-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Mon Feb 15 23:32:08 2021
-- Host        : MOONCELL running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0_sim_netlist.vhdl
-- Design      : CNN_imp_axi_dma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu3eg-sbva484-1-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_fifo is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_init_reg2_reg_2 : out STD_LOGIC;
    sig_init_reg2_reg_3 : out STD_LOGIC;
    sig_init_reg2_reg_4 : out STD_LOGIC;
    sig_init_reg2_reg_5 : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_4 : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    \sig_realigner_btt2_reg[16]\ : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\ : in STD_LOGIC_VECTOR ( 59 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end CNN_imp_axi_dma_0_0_axi_datamover_fifo;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_fifo is
  signal \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_cmd2mstr_cmd_valid\ : STD_LOGIC;
  signal sig_init_done_5 : STD_LOGIC;
  signal \sig_init_done_i_1__5_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_child_error_reg_i_1 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__10\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__11\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__7\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__8\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__9\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \sig_m_valid_dup_i_1__1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[25]_i_1\ : label is "soft_lutpair358";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  sig_cmd2mstr_cmd_valid <= \^sig_cmd2mstr_cmd_valid\;
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => s_axis_s2mm_cmd_tvalid_split,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(10),
      Q => Q(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(11),
      Q => Q(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(12),
      Q => Q(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(13),
      Q => Q(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(14),
      Q => Q(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(15),
      Q => Q(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(16),
      Q => Q(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(17),
      Q => Q(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(18),
      Q => Q(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(19),
      Q => Q(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(20),
      Q => Q(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(21),
      Q => Q(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(22),
      Q => Q(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(23),
      Q => Q(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(24),
      Q => Q(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(25),
      Q => Q(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(26),
      Q => Q(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(27),
      Q => Q(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(28),
      Q => Q(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(29),
      Q => Q(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(30),
      Q => Q(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(31),
      Q => Q(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(32),
      Q => Q(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(3),
      Q => Q(3),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(33),
      Q => Q(33),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(34),
      Q => Q(34),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(35),
      Q => Q(35),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(36),
      Q => Q(36),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(37),
      Q => Q(37),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(38),
      Q => Q(38),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(39),
      Q => Q(39),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(40),
      Q => Q(40),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(41),
      Q => Q(41),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(42),
      Q => Q(42),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(4),
      Q => Q(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(43),
      Q => Q(43),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(44),
      Q => Q(44),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(45),
      Q => Q(45),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(46),
      Q => Q(46),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(47),
      Q => Q(47),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(48),
      Q => Q(48),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(49),
      Q => Q(49),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(50),
      Q => Q(50),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(51),
      Q => Q(51),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(52),
      Q => Q(52),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(5),
      Q => Q(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(53),
      Q => Q(53),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(54),
      Q => Q(54),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(55),
      Q => Q(55),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(56),
      Q => Q(56),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(57),
      Q => Q(57),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(58),
      Q => Q(58),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(59),
      Q => Q(59),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(6),
      Q => Q(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(7),
      Q => Q(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(8),
      Q => Q(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(9),
      Q => Q(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => s_axis_s2mm_cmd_tvalid_split,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => \^sig_cmd2mstr_cmd_valid\,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      I5 => sig_init_done_5,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F0F080808080"
    )
        port map (
      I0 => s_axis_s2mm_cmd_tvalid_split,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_psm_halt,
      I4 => sig_input_reg_empty,
      I5 => \^sig_cmd2mstr_cmd_valid\,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0\,
      Q => \^sig_cmd2mstr_cmd_valid\,
      R => '0'
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_csm_pop_child_cmd,
      O => SR(0)
    );
\sig_init_done_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_2,
      O => sig_init_reg2_reg_4
    );
\sig_init_done_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_3,
      O => sig_init_reg2_reg_5
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_5,
      O => \sig_init_done_i_1__5_n_0\
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done,
      O => sig_init_reg2_reg_0
    );
\sig_init_done_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_4,
      O => sig_init_reg2_reg_1
    );
\sig_init_done_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_0,
      O => sig_init_reg2_reg_2
    );
\sig_init_done_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      I1 => \^sig_init_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_1,
      O => sig_init_reg2_reg_3
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__5_n_0\,
      Q => sig_init_done_5,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_init_reg_reg_0\,
      Q => \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2\,
      S => sig_stream_rst
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_init_reg_reg_1
    );
\sig_realigner_btt2[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => \sig_realigner_btt2_reg[16]\,
      O => sig_init_reg_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_fifo_14 is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_init_reg2_reg_2 : out STD_LOGIC;
    sig_init_reg2_reg_3 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    sig_regfifo_empty_reg0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 59 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_fifo_14 : entity is "axi_datamover_fifo";
end CNN_imp_axi_dma_0_0_axi_datamover_fifo_14;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_fifo_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tready\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_init_done_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__2\ : label is "soft_lutpair48";
begin
  E(0) <= \^e\(0);
  s_axis_mm2s_cmd_tready <= \^s_axis_mm2s_cmd_tready\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^s_axis_mm2s_cmd_tready\,
      I1 => s_axis_mm2s_cmd_tvalid_split,
      O => \^e\(0)
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(0),
      Q => Q(0),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(10),
      Q => Q(10),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(11),
      Q => Q(11),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(12),
      Q => Q(12),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(13),
      Q => Q(13),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(14),
      Q => Q(14),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(15),
      Q => Q(15),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(16),
      Q => Q(16),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(17),
      Q => Q(17),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(18),
      Q => Q(18),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(19),
      Q => Q(19),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(1),
      Q => Q(1),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(20),
      Q => Q(20),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(21),
      Q => Q(21),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(22),
      Q => Q(22),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(23),
      Q => Q(23),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(24),
      Q => Q(24),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(25),
      Q => Q(25),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(26),
      Q => Q(26),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(2),
      Q => Q(2),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(27),
      Q => Q(27),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(28),
      Q => Q(28),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(29),
      Q => Q(29),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(30),
      Q => Q(30),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(31),
      Q => Q(31),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(32),
      Q => Q(32),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(3),
      Q => Q(3),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(33),
      Q => Q(33),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(34),
      Q => Q(34),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(35),
      Q => Q(35),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(36),
      Q => Q(36),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(37),
      Q => Q(37),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(38),
      Q => Q(38),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(39),
      Q => Q(39),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(40),
      Q => Q(40),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(41),
      Q => Q(41),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(42),
      Q => Q(42),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(4),
      Q => Q(4),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(43),
      Q => Q(43),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(44),
      Q => Q(44),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(45),
      Q => Q(45),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(46),
      Q => Q(46),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(47),
      Q => Q(47),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(48),
      Q => Q(48),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(49),
      Q => Q(49),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(50),
      Q => Q(50),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(51),
      Q => Q(51),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(52),
      Q => Q(52),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(5),
      Q => Q(5),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(53),
      Q => Q(53),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(54),
      Q => Q(54),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(55),
      Q => Q(55),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(56),
      Q => Q(56),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(57),
      Q => Q(57),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(58),
      Q => Q(58),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(59),
      Q => Q(59),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(6),
      Q => Q(6),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(7),
      Q => Q(7),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(8),
      Q => Q(8),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \^e\(0),
      D => D(9),
      Q => Q(9),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => s_axis_mm2s_cmd_tvalid_split,
      I1 => \^s_axis_mm2s_cmd_tready\,
      I2 => sig_regfifo_empty_reg0,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0\,
      Q => \^s_axis_mm2s_cmd_tready\,
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      Q => sig_cmd2mstr_cmd_valid,
      R => '0'
    );
sig_init_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_mmap_reset_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \^sig_init_done\,
      O => sig_init_done_i_1_n_0
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_mmap_reset_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_0,
      O => sig_init_reg2_reg_0
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_mmap_reset_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_1,
      O => sig_init_reg2_reg_1
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_mmap_reset_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_2,
      O => sig_init_reg2_reg_2
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      I1 => sig_mmap_reset_reg,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_init_done_3,
      O => sig_init_reg2_reg_3
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => \^sig_init_done\,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_mmap_reset_reg,
      Q => \GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2\,
      S => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized0\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal m_axis_mm2s_sts_tdata_int : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mm2s_decerr_i_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of mm2s_interr_i_i_1 : label is "soft_lutpair46";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_rsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(0),
      Q => m_axis_mm2s_sts_tdata_int(4),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(1),
      Q => m_axis_mm2s_sts_tdata_int(5),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_regfifo,
      D => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2),
      Q => m_axis_mm2s_sts_tdata_int(6),
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => m_axis_mm2s_sts_tready,
      I3 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I4 => \^sig_init_done\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_mmap_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => sig_rsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I4 => m_axis_mm2s_sts_tready,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
mm2s_decerr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mm2s_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_mm2s_sts_tdata_int(5),
      O => mm2s_decerr_i
    );
mm2s_interr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mm2s_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_mm2s_sts_tdata_int(4),
      O => mm2s_interr_i
    );
mm2s_slverr_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mm2s_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_mm2s_sts_tdata_int(6),
      O => mm2s_slverr_i
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized4\ is
  port (
    sig_init_done : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\ : out STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    s2mm_sts_received : in STD_LOGIC;
    smpl_dma_overflow : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized4\ is
  signal \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_empty_reg_reg_0\ : STD_LOGIC;
  signal \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^use_single_reg.sig_regfifo_full_reg_reg_0\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tdata_int : STD_LOGIC_VECTOR ( 34 downto 4 );
  signal \^sig_init_done\ : STD_LOGIC;
  signal sig_push_regfifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[14]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[15]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[16]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[17]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[18]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[19]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[23]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[24]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[25]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_done_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\ : label is "soft_lutpair340";
begin
  \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ <= \^use_single_reg.sig_regfifo_empty_reg_reg_0\;
  \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ <= \^use_single_reg.sig_regfifo_full_reg_reg_0\;
  sig_init_done <= \^sig_init_done\;
\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata_int(34),
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => s2mm_sts_received,
      I3 => smpl_dma_overflow,
      O => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(8),
      O => sts_received_i_reg_0(0)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(18),
      O => sts_received_i_reg_0(10)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(19),
      O => sts_received_i_reg_0(11)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(20),
      O => sts_received_i_reg_0(12)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(21),
      O => sts_received_i_reg_0(13)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(22),
      O => sts_received_i_reg_0(14)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(23),
      O => sts_received_i_reg_0(15)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(24),
      O => sts_received_i_reg_0(16)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(25),
      O => sts_received_i_reg_0(17)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(26),
      O => sts_received_i_reg_0(18)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(27),
      O => sts_received_i_reg_0(19)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(9),
      O => sts_received_i_reg_0(1)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(28),
      O => sts_received_i_reg_0(20)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(29),
      O => sts_received_i_reg_0(21)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(30),
      O => sts_received_i_reg_0(22)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(31),
      O => sts_received_i_reg_0(23)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(32),
      O => sts_received_i_reg_0(24)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(33),
      O => sts_received_i_reg_0(25)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(10),
      O => sts_received_i_reg_0(2)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(11),
      O => sts_received_i_reg_0(3)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(12),
      O => sts_received_i_reg_0(4)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(13),
      O => sts_received_i_reg_0(5)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(14),
      O => sts_received_i_reg_0(6)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(15),
      O => sts_received_i_reg_0(7)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(16),
      O => sts_received_i_reg_0(8)
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(17),
      O => sts_received_i_reg_0(9)
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(5),
      O => s2mm_decerr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(7),
      O => sts_received_i_reg
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(4),
      O => s2mm_interr_i
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => s2mm_sts_received,
      I1 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tdata_int(6),
      O => s2mm_slverr_i
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I1 => sig_wsc2stat_status_valid,
      O => sig_push_regfifo
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(6),
      Q => m_axis_s2mm_sts_tdata_int(10),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(7),
      Q => m_axis_s2mm_sts_tdata_int(11),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(8),
      Q => m_axis_s2mm_sts_tdata_int(12),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(9),
      Q => m_axis_s2mm_sts_tdata_int(13),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(10),
      Q => m_axis_s2mm_sts_tdata_int(14),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(11),
      Q => m_axis_s2mm_sts_tdata_int(15),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(12),
      Q => m_axis_s2mm_sts_tdata_int(16),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(13),
      Q => m_axis_s2mm_sts_tdata_int(17),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(14),
      Q => m_axis_s2mm_sts_tdata_int(18),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(15),
      Q => m_axis_s2mm_sts_tdata_int(19),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(16),
      Q => m_axis_s2mm_sts_tdata_int(20),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(17),
      Q => m_axis_s2mm_sts_tdata_int(21),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(18),
      Q => m_axis_s2mm_sts_tdata_int(22),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(19),
      Q => m_axis_s2mm_sts_tdata_int(23),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(20),
      Q => m_axis_s2mm_sts_tdata_int(24),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(21),
      Q => m_axis_s2mm_sts_tdata_int(25),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(22),
      Q => m_axis_s2mm_sts_tdata_int(26),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(23),
      Q => m_axis_s2mm_sts_tdata_int(27),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(24),
      Q => m_axis_s2mm_sts_tdata_int(28),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(25),
      Q => m_axis_s2mm_sts_tdata_int(29),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(26),
      Q => m_axis_s2mm_sts_tdata_int(30),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(27),
      Q => m_axis_s2mm_sts_tdata_int(31),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(28),
      Q => m_axis_s2mm_sts_tdata_int(32),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(29),
      Q => m_axis_s2mm_sts_tdata_int(33),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(30),
      Q => m_axis_s2mm_sts_tdata_int(34),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(0),
      Q => m_axis_s2mm_sts_tdata_int(4),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(1),
      Q => m_axis_s2mm_sts_tdata_int(5),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(2),
      Q => m_axis_s2mm_sts_tdata_int(6),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(3),
      Q => m_axis_s2mm_sts_tdata_int(7),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(4),
      Q => m_axis_s2mm_sts_tdata_int(8),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_regfifo,
      D => D(5),
      Q => m_axis_s2mm_sts_tdata_int(9),
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => m_axis_s2mm_sts_tready,
      I3 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I4 => \^sig_init_done\,
      O => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0\,
      Q => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      R => sig_stream_rst
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => \^use_single_reg.sig_regfifo_empty_reg_reg_0\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      I4 => m_axis_s2mm_sts_tready,
      O => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0\,
      Q => \^use_single_reg.sig_regfifo_full_reg_reg_0\,
      R => '0'
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_ibttcc is
  port (
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    sig_mstr2dre_cmd_valid : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_push_input_reg13_out : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 38 downto 0 );
    sig_xfer_cmd_cmplt_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_realign_strt_offset_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    sig_first_realigner_cmd_reg_0 : out STD_LOGIC;
    \sig_btt_cntr_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    sig_bytes_to_mbaa : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rd_en : out STD_LOGIC;
    \sig_realigner_btt2_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_child_addr_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_child_addr_cntr_lsh_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_xfer_is_seq_reg_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_child_addr_cntr_lsh_reg[7]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \FSM_onehot_sig_csm_state_reg[4]_0\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wr_fifo_1 : in STD_LOGIC;
    sig_inhibit_rdy_n_2 : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \sig_realigner_btt2_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_ibttcc : entity is "axi_datamover_ibttcc";
end CNN_imp_axi_dma_0_0_axi_datamover_ibttcc;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_ibttcc is
  signal \FSM_onehot_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr[25]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_btt_cntr_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_7 : STD_LOGIC;
  signal \^sig_bytes_to_mbaa\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_6_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\ : STD_LOGIC;
  signal \^sig_child_addr_cntr_lsh_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_child_addr_cntr_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_burst_type_reg : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal sig_child_error_reg : STD_LOGIC;
  signal sig_child_qual_burst_type : STD_LOGIC;
  signal sig_child_qual_error_reg : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal \sig_cmd2addr_valid_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_cmd2data_valid_i_1__0_n_0\ : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal \^sig_first_realigner_cmd_reg_0\ : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2dre_cmd_valid\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_pcc2sf_xfer_ready : STD_LOGIC;
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_halt_ns : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_psm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_input_reg13_out\ : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_eof_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_realigner_btt2[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_realigner_btt2_reg[25]_0\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_10_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_3_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_4_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_5_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_6_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_7_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_8_n_0 : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_9_n_0 : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
  signal NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[1]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_1\ : label is "soft_lutpair302";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[0]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[1]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[2]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[4]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[5]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[0]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_2\ : label is "soft_lutpair305";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[0]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[1]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[2]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa2_carry : label is 11;
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[10]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[12]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[15]_i_3\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[4]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[5]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \sig_child_addr_cntr_msh[9]_i_2\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of sig_csm_pop_child_cmd_i_1 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of sig_csm_pop_sf_fifo_i_1 : label is "soft_lutpair302";
  attribute KEEP : string;
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_needed_2_realign_cmds_i_1 : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of sig_psm_ld_calc1_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of sig_psm_ld_chcmd_reg_i_1 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of sig_psm_ld_realigner_reg_i_1 : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_1 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of sig_realign_eof_reg_i_1 : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[10]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[12]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[14]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[25]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[4]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[5]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[6]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[7]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[8]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[9]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_10 : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_5 : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of sig_skip_align2mbaa_s_h_i_9 : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of sig_xfer_cmd_cmplt_reg_i_1 : label is "soft_lutpair310";
begin
  \sig_btt_cntr_reg[25]_0\(25 downto 0) <= \^sig_btt_cntr_reg[25]_0\(25 downto 0);
  sig_bytes_to_mbaa(0) <= \^sig_bytes_to_mbaa\(0);
  sig_calc_error_reg_reg_0 <= \^sig_calc_error_reg_reg_0\;
  \sig_child_addr_cntr_lsh_reg[15]_0\(15 downto 0) <= \^sig_child_addr_cntr_lsh_reg[15]_0\(15 downto 0);
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_first_realigner_cmd_reg_0 <= \^sig_first_realigner_cmd_reg_0\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2dre_cmd_valid <= \^sig_mstr2dre_cmd_valid\;
  sig_psm_halt <= \^sig_psm_halt\;
  sig_push_input_reg13_out <= \^sig_push_input_reg13_out\;
  \sig_realigner_btt2_reg[25]_0\(25 downto 0) <= \^sig_realigner_btt2_reg[25]_0\(25 downto 0);
\FSM_onehot_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5151FF51"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state[1]_i_2_n_0\,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => dout(6),
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I4 => sig_child_cmd_reg_full,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      O => \FSM_onehot_sig_csm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_pcc2sf_xfer_ready,
      I1 => dout(5),
      O => \FSM_onehot_sig_csm_state[1]_i_2_n_0\
    );
\FSM_onehot_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      I3 => sig_child_cmd_reg_full,
      I4 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I5 => sig_child_error_reg,
      O => \FSM_onehot_sig_csm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg[4]_0\,
      I1 => sig_pcc2sf_xfer_ready,
      I2 => sig_csm_pop_child_cmd_ns,
      I3 => sig_child_error_reg,
      I4 => empty,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      O => \FSM_onehot_sig_csm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE0E0"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I3 => empty,
      I4 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      O => \FSM_onehot_sig_csm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      S => sig_reset_reg
    );
\FSM_onehot_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_csm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      R => sig_reset_reg
    );
\FSM_onehot_sig_csm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      R => sig_reset_reg
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA45EF45"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => \^sig_push_input_reg13_out\,
      O => sig_psm_state_ns(0)
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_psm_state(0),
      I3 => sig_realign_reg_empty,
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AFC0"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^sig_push_input_reg13_out\,
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      I4 => sig_psm_state(2),
      O => sig_psm_state_ns(1)
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF04000400"
    )
        port map (
      I0 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      I1 => sig_psm_state(1),
      I2 => sig_child_cmd_reg_full,
      I3 => sig_psm_state(0),
      I4 => sig_realign_reg_empty,
      I5 => sig_psm_state(2),
      O => sig_psm_state_ns(2)
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => sig_first_realigner_cmd,
      I2 => sig_skip_align2mbaa,
      I3 => sig_skip_align2mbaa_s_h,
      O => \FSM_sequential_sig_psm_state[2]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(0),
      Q => sig_psm_state(0),
      R => sig_reset_reg
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(1),
      Q => sig_psm_state(1),
      R => sig_reset_reg
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(2),
      Q => sig_psm_state(2),
      R => sig_reset_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(15),
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(14),
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(13),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(12),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(11),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[10]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(10),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[9]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(9),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[8]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(8),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[7]\,
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \^sig_child_addr_cntr_lsh_reg[15]_0\(7),
      O => \i__carry_i_8_n_0\
    );
\sig_btt_cntr[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_input_reg_empty\,
      I4 => \^sig_psm_halt\,
      O => \sig_btt_cntr[25]_i_1_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(0),
      Q => \^sig_btt_cntr_reg[25]_0\(0),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(10),
      Q => \^sig_btt_cntr_reg[25]_0\(10),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(11),
      Q => \^sig_btt_cntr_reg[25]_0\(11),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(12),
      Q => \^sig_btt_cntr_reg[25]_0\(12),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(13),
      Q => \^sig_btt_cntr_reg[25]_0\(13),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(14),
      Q => \^sig_btt_cntr_reg[25]_0\(14),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(15),
      Q => \^sig_btt_cntr_reg[25]_0\(15),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(16),
      Q => \^sig_btt_cntr_reg[25]_0\(16),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(17),
      Q => \^sig_btt_cntr_reg[25]_0\(17),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(18),
      Q => \^sig_btt_cntr_reg[25]_0\(18),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(19),
      Q => \^sig_btt_cntr_reg[25]_0\(19),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(1),
      Q => \^sig_btt_cntr_reg[25]_0\(1),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(20),
      Q => \^sig_btt_cntr_reg[25]_0\(20),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(21),
      Q => \^sig_btt_cntr_reg[25]_0\(21),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(22),
      Q => \^sig_btt_cntr_reg[25]_0\(22),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(23),
      Q => \^sig_btt_cntr_reg[25]_0\(23),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(24),
      Q => \^sig_btt_cntr_reg[25]_0\(24),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(25),
      Q => \^sig_btt_cntr_reg[25]_0\(25),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(2),
      Q => \^sig_btt_cntr_reg[25]_0\(2),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(3),
      Q => \^sig_btt_cntr_reg[25]_0\(3),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(4),
      Q => \^sig_btt_cntr_reg[25]_0\(4),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(5),
      Q => \^sig_btt_cntr_reg[25]_0\(5),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(6),
      Q => \^sig_btt_cntr_reg[25]_0\(6),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(7),
      Q => \^sig_btt_cntr_reg[25]_0\(7),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(8),
      Q => \^sig_btt_cntr_reg[25]_0\(8),
      R => sig_reset_reg
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[25]_i_1_n_0\,
      D => \out\(9),
      Q => \^sig_btt_cntr_reg[25]_0\(9),
      R => sig_reset_reg
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_sig_btt_lt_b2mbaa2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => sig_btt_lt_b2mbaa2,
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_5,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_6,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_7,
      DI(7 downto 4) => B"0000",
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => S(0),
      S(2) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_bytes_to_mbaa\(0),
      I1 => \^sig_btt_cntr_reg[25]_0\(6),
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      O => sig_btt_lt_b2mbaa2_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"104551C7"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I3 => sig_input_addr_reg(5),
      I4 => \^sig_btt_cntr_reg[25]_0\(4),
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111411177774"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(3),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(2),
      I5 => \^sig_btt_cntr_reg[25]_0\(2),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1474"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(1),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => \^sig_btt_cntr_reg[25]_0\(0),
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41822418"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(5),
      I1 => sig_input_addr_reg(4),
      I2 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I3 => sig_input_addr_reg(5),
      I4 => \^sig_btt_cntr_reg[25]_0\(4),
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000156A856A80001"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(2),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(2),
      I4 => \^sig_btt_cntr_reg[25]_0\(3),
      I5 => sig_input_addr_reg(3),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1881"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(0),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => \^sig_btt_cntr_reg[25]_0\(1),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(3),
      I5 => sig_input_addr_reg(4),
      O => \^sig_bytes_to_mbaa\(0)
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => sig_btt_is_zero,
      I1 => \^sig_psm_halt\,
      I2 => \^sig_input_reg_empty\,
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \^sig_calc_error_reg_reg_0\,
      O => sig_calc_error_reg_i_1_n_0
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => sig_calc_error_reg_i_4_n_0,
      I2 => sig_calc_error_reg_i_5_n_0,
      I3 => sig_calc_error_reg_i_6_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => sig_calc_error_reg_i_6_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_calc_error_reg_i_1_n_0,
      Q => \^sig_calc_error_reg_reg_0\,
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_child_qual_burst_type,
      I2 => sig_csm_ld_xfer,
      O => \sig_child_addr_cntr_lsh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CO(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_1\,
      CO(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_2\,
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_3\,
      CO(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_4\,
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_7\,
      DI(7) => '0',
      DI(6 downto 0) => \sig_child_addr_cntr_lsh_reg[7]_0\(6 downto 0),
      O(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      O(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      S(7) => \i__carry_i_8_n_0\,
      S(6 downto 0) => \sig_child_addr_cntr_lsh_reg[7]_1\(6 downto 0)
    );
\sig_child_addr_cntr_lsh_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_child_addr_cntr_lsh_inferred__0/i__carry__0_CO_UNCONNECTED\(7),
      CO(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_1\,
      CO(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_2\,
      CO(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_3\,
      CO(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_4\,
      CO(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_5\,
      CO(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_6\,
      CO(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\,
      O(6) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\,
      O(5) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      O(4) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      O(3) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      O(2) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      O(1) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      O(0) => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      S(7) => \i__carry__0_i_1_n_0\,
      S(6) => \i__carry__0_i_2_n_0\,
      S(5) => \i__carry__0_i_3_n_0\,
      S(4) => \i__carry__0_i_4_n_0\,
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_15\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(0),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_13\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(10),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_12\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(11),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_11\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(12),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_10\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(13),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_9\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(14),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_8\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(15),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_14\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(1),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_13\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(2),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_12\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(3),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_11\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(4),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_10\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(5),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_9\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(6),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry_n_8\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(7),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_15\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(8),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[15]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_inferred__0/i__carry__0_n_14\,
      Q => \^sig_child_addr_cntr_lsh_reg[15]_0\(9),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => data(0),
      I1 => sig_child_addr_cntr_msh_reg(0),
      I2 => \^sig_csm_pop_child_cmd\,
      O => p_0_in(0)
    );
\sig_child_addr_cntr_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(10),
      I3 => \sig_child_addr_cntr_msh[10]_i_2_n_0\,
      O => p_0_in(10)
    );
\sig_child_addr_cntr_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(8),
      I1 => sig_child_addr_cntr_msh_reg(6),
      I2 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I3 => sig_child_addr_cntr_msh_reg(7),
      I4 => sig_child_addr_cntr_msh_reg(9),
      O => \sig_child_addr_cntr_msh[10]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      I3 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      O => p_0_in(11)
    );
\sig_child_addr_cntr_msh[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8B88"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      I3 => sig_child_addr_cntr_msh_reg(11),
      I4 => sig_child_addr_cntr_msh_reg(12),
      O => p_0_in(12)
    );
\sig_child_addr_cntr_msh[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BB8B8B8B8B8B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(13),
      I3 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      I4 => sig_child_addr_cntr_msh_reg(11),
      I5 => sig_child_addr_cntr_msh_reg(12),
      O => p_0_in(13)
    );
\sig_child_addr_cntr_msh[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(9),
      I1 => sig_child_addr_cntr_msh_reg(7),
      I2 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I3 => sig_child_addr_cntr_msh_reg(6),
      I4 => sig_child_addr_cntr_msh_reg(8),
      I5 => sig_child_addr_cntr_msh_reg(10),
      O => \sig_child_addr_cntr_msh[13]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(14),
      I3 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      I4 => sig_child_addr_cntr_msh_reg(13),
      O => p_0_in(14)
    );
\sig_child_addr_cntr_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd\,
      I1 => sig_csm_ld_xfer,
      I2 => sig_child_qual_burst_type,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \sig_child_addr_cntr_msh[15]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(15),
      I3 => sig_child_addr_cntr_msh_reg(13),
      I4 => \sig_child_addr_cntr_msh[15]_i_3_n_0\,
      I5 => sig_child_addr_cntr_msh_reg(14),
      O => p_0_in(15)
    );
\sig_child_addr_cntr_msh[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(12),
      I1 => sig_child_addr_cntr_msh_reg(11),
      I2 => \sig_child_addr_cntr_msh[13]_i_2_n_0\,
      O => \sig_child_addr_cntr_msh[15]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(0),
      I3 => sig_child_addr_cntr_msh_reg(1),
      O => p_0_in(1)
    );
\sig_child_addr_cntr_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(2),
      I3 => sig_child_addr_cntr_msh_reg(0),
      I4 => sig_child_addr_cntr_msh_reg(1),
      O => p_0_in(2)
    );
\sig_child_addr_cntr_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(3),
      I3 => sig_child_addr_cntr_msh_reg(1),
      I4 => sig_child_addr_cntr_msh_reg(0),
      I5 => sig_child_addr_cntr_msh_reg(2),
      O => p_0_in(3)
    );
\sig_child_addr_cntr_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(4),
      I3 => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(2),
      I1 => sig_child_addr_cntr_msh_reg(0),
      I2 => sig_child_addr_cntr_msh_reg(1),
      I3 => sig_child_addr_cntr_msh_reg(3),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(5),
      I3 => \sig_child_addr_cntr_msh[5]_i_2_n_0\,
      O => p_0_in(5)
    );
\sig_child_addr_cntr_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(3),
      I1 => sig_child_addr_cntr_msh_reg(1),
      I2 => sig_child_addr_cntr_msh_reg(0),
      I3 => sig_child_addr_cntr_msh_reg(2),
      I4 => sig_child_addr_cntr_msh_reg(4),
      O => \sig_child_addr_cntr_msh[5]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      O => p_0_in(6)
    );
\sig_child_addr_cntr_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(7),
      I3 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I4 => sig_child_addr_cntr_msh_reg(6),
      O => p_0_in(7)
    );
\sig_child_addr_cntr_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B88BB8B8B8B8B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(8),
      I3 => sig_child_addr_cntr_msh_reg(6),
      I4 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I5 => sig_child_addr_cntr_msh_reg(7),
      O => p_0_in(8)
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(4),
      I1 => sig_child_addr_cntr_msh_reg(2),
      I2 => sig_child_addr_cntr_msh_reg(0),
      I3 => sig_child_addr_cntr_msh_reg(1),
      I4 => sig_child_addr_cntr_msh_reg(3),
      I5 => sig_child_addr_cntr_msh_reg(5),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd\,
      I2 => sig_child_addr_cntr_msh_reg(9),
      I3 => \sig_child_addr_cntr_msh[9]_i_2_n_0\,
      O => p_0_in(9)
    );
\sig_child_addr_cntr_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(7),
      I1 => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      I3 => sig_child_addr_cntr_msh_reg(8),
      O => \sig_child_addr_cntr_msh[9]_i_2_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_child_addr_cntr_msh_reg(0),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => sig_child_addr_cntr_msh_reg(10),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => sig_child_addr_cntr_msh_reg(11),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => sig_child_addr_cntr_msh_reg(12),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => sig_child_addr_cntr_msh_reg(13),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => sig_child_addr_cntr_msh_reg(14),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => sig_child_addr_cntr_msh_reg(15),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => sig_child_addr_cntr_msh_reg(1),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => sig_child_addr_cntr_msh_reg(2),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => sig_child_addr_cntr_msh_reg(3),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => sig_child_addr_cntr_msh_reg(4),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => sig_child_addr_cntr_msh_reg(5),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => sig_child_addr_cntr_msh_reg(6),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => sig_child_addr_cntr_msh_reg(7),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => sig_child_addr_cntr_msh_reg(8),
      R => sig_reset_reg
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => sig_child_addr_cntr_msh_reg(9),
      R => sig_reset_reg
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[15]_0\(15),
      I1 => O(0),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[15]_0\(6),
      I1 => dout(4),
      O => \sig_child_addr_cntr_lsh_reg[6]_0\(4)
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[15]_0\(5),
      I1 => dout(3),
      O => \sig_child_addr_cntr_lsh_reg[6]_0\(3)
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[15]_0\(4),
      I1 => dout(2),
      O => \sig_child_addr_cntr_lsh_reg[6]_0\(2)
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[15]_0\(3),
      I1 => dout(1),
      O => \sig_child_addr_cntr_lsh_reg[6]_0\(1)
    );
sig_child_addr_lsh_rollover_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[15]_0\(2),
      I1 => dout(0),
      O => \sig_child_addr_cntr_lsh_reg[6]_0\(0)
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => sig_reset_reg
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg[6]_0\(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg[6]_0\(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => SR(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => SR(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => SR(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => SR(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => SR(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => SR(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => SR(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg[6]_0\(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => SR(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => SR(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg[6]_0\(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg[6]_0\(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg[6]_0\(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg[6]_0\(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => SR(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => SR(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_psm_ld_chcmd_reg,
      Q => sig_child_cmd_reg_full,
      R => SR(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => \^sig_calc_error_reg_reg_0\,
      Q => sig_child_error_reg,
      R => SR(0)
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_burst_type_reg,
      Q => sig_child_qual_burst_type,
      R => sig_reset_reg
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_csm_pop_child_cmd\,
      D => sig_child_error_reg,
      Q => sig_child_qual_error_reg,
      R => sig_reset_reg
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070777000"
    )
        port map (
      I0 => dout(5),
      I1 => sig_pcc2sf_xfer_ready,
      I2 => sig_needed_2_realign_cmds,
      I3 => \^sig_csm_pop_child_cmd\,
      I4 => \^sig_child_qual_first_of_2\,
      I5 => sig_reset_reg,
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
\sig_cmd2addr_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_csm_ld_xfer,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => sig_cmd2addr_valid_reg_0,
      O => \sig_cmd2addr_valid_i_1__0_n_0\
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd2addr_valid_i_1__0_n_0\,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
\sig_cmd2data_valid_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54540454"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_csm_ld_xfer,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_inhibit_rdy_n_2,
      I4 => sig_cmd2data_valid_reg_0,
      O => \sig_cmd2data_valid_i_1__0_n_0\
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_cmd2data_valid_i_1__0_n_0\,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^sig_mstr2addr_cmd_valid\,
      I1 => \^sig_mstr2data_cmd_valid\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => sig_reset_reg
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd\,
      R => sig_reset_reg
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => \^sig_mstr2data_cmd_valid\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => sig_pcc2sf_xfer_ready,
      R => sig_reset_reg
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DC"
    )
        port map (
      I0 => sig_psm_ld_realigner_reg,
      I1 => \^sig_push_input_reg13_out\,
      I2 => sig_first_realigner_cmd,
      I3 => sig_reset_reg,
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^sig_psm_halt\,
      I1 => \^sig_input_reg_empty\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => \^sig_calc_error_reg_reg_0\,
      O => \^sig_push_input_reg13_out\
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(28),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(38),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(39),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(40),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(41),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(42),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(43),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(44),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(45),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(46),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(47),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(29),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(48),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(49),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(50),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(51),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(52),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(53),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(54),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(55),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(56),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(57),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(30),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(58),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(59),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(31),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(32),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(33),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(34),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(35),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(36),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(37),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(26),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => Q(27),
      Q => sig_input_eof_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_push_input_reg13_out\,
      D => '0',
      Q => \^sig_input_reg_empty\,
      S => sig_input_cache_type_reg0
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => SR(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(0),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt\,
      S => sig_reset_reg
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => sig_reset_reg
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => sig_psm_state(1),
      I2 => sig_child_cmd_reg_full,
      I3 => sig_psm_state(0),
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => sig_psm_ld_chcmd_reg,
      R => sig_reset_reg
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4200"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_realign_reg_empty,
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => sig_reset_reg
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A00CA000000000"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      I4 => sig_child_cmd_reg_full,
      I5 => sig_psm_state(0),
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => sig_reset_reg
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(0),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(10),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(11),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(11),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(12),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(13),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(14),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(15),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(16),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(16),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(17),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(17),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(18),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(18),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(19),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(19),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(1),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(1),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(20),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(20),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(21),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(21),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(22),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(22),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(23),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(23),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(24),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(24),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(25),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(25),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(2),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(3),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(4),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(5),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(6),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(7),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(8),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_realigner_btt2_reg[25]_0\(9),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(9),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_calc_error_reg_reg_0\,
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(28),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(27),
      R => sig_realign_tag_reg0
    );
sig_realign_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg,
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realign_eof_reg0
    );
sig_realign_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_eof_reg0,
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(26),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_psm_ld_realigner_reg,
      I2 => \^sig_mstr2dre_cmd_valid\,
      I3 => sig_inhibit_rdy_n,
      I4 => \sig_realign_strt_offset_reg_reg[0]_0\,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_psm_ld_realigner_reg,
      Q => \^sig_mstr2dre_cmd_valid\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset(0)
    );
\sig_realign_strt_offset_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset(1)
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset(0),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(29),
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset(1),
      Q => \sig_realign_strt_offset_reg_reg[1]_0\(30),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      I2 => \^sig_btt_cntr_reg[25]_0\(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(10),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(11),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(12),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(13),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(14),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(15),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => sig_input_addr_reg(1),
      I2 => \^sig_first_realigner_cmd_reg_0\,
      I3 => \^sig_btt_cntr_reg[25]_0\(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_skip_align2mbaa,
      O => \^sig_first_realigner_cmd_reg_0\
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56FF5600"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => \^sig_first_realigner_cmd_reg_0\,
      I4 => \^sig_btt_cntr_reg[25]_0\(2),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FEFFFF01FE0000"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(3),
      I4 => \^sig_first_realigner_cmd_reg_0\,
      I5 => \^sig_btt_cntr_reg[25]_0\(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_realigner_btt2[4]_i_2_n_0\,
      I1 => \^sig_first_realigner_cmd_reg_0\,
      I2 => \^sig_btt_cntr_reg[25]_0\(4),
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      O => \sig_realigner_btt2[4]_i_2_n_0\
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_realigner_btt2[5]_i_2_n_0\,
      I1 => \^sig_first_realigner_cmd_reg_0\,
      I2 => \^sig_btt_cntr_reg[25]_0\(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(3),
      I5 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[5]_i_2_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(6),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(7),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(8),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(9),
      I1 => \^sig_first_realigner_cmd_reg_0\,
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => \^sig_realigner_btt2_reg[25]_0\(0),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => \^sig_realigner_btt2_reg[25]_0\(10),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => \^sig_realigner_btt2_reg[25]_0\(11),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => \^sig_realigner_btt2_reg[25]_0\(12),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => \^sig_realigner_btt2_reg[25]_0\(13),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => \^sig_realigner_btt2_reg[25]_0\(14),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => \^sig_realigner_btt2_reg[25]_0\(15),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(16),
      Q => \^sig_realigner_btt2_reg[25]_0\(16),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(17),
      Q => \^sig_realigner_btt2_reg[25]_0\(17),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(18),
      Q => \^sig_realigner_btt2_reg[25]_0\(18),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(19),
      Q => \^sig_realigner_btt2_reg[25]_0\(19),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => \^sig_realigner_btt2_reg[25]_0\(1),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(20),
      Q => \^sig_realigner_btt2_reg[25]_0\(20),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(21),
      Q => \^sig_realigner_btt2_reg[25]_0\(21),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(22),
      Q => \^sig_realigner_btt2_reg[25]_0\(22),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(23),
      Q => \^sig_realigner_btt2_reg[25]_0\(23),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(24),
      Q => \^sig_realigner_btt2_reg[25]_0\(24),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_btt_cntr_reg[25]_0\(25),
      Q => \^sig_realigner_btt2_reg[25]_0\(25),
      R => \sig_realigner_btt2_reg[16]_0\(0)
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => \^sig_realigner_btt2_reg[25]_0\(2),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => \^sig_realigner_btt2_reg[25]_0\(3),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => \^sig_realigner_btt2_reg[25]_0\(4),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => \^sig_realigner_btt2_reg[25]_0\(5),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => \^sig_realigner_btt2_reg[25]_0\(6),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => \^sig_realigner_btt2_reg[25]_0\(7),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => \^sig_realigner_btt2_reg[25]_0\(8),
      R => sig_reset_reg
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => \^sig_realigner_btt2_reg[25]_0\(9),
      R => sig_reset_reg
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C5C0"
    )
        port map (
      I0 => sig_psm_ld_chcmd_reg,
      I1 => sig_skip_align2mbaa,
      I2 => sig_psm_ld_realigner_reg,
      I3 => sig_skip_align2mbaa_s_h,
      I4 => sig_reset_reg,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(21),
      I1 => \^sig_btt_cntr_reg[25]_0\(17),
      I2 => sig_first_realigner_cmd,
      I3 => \^sig_btt_cntr_reg[25]_0\(12),
      O => sig_skip_align2mbaa_s_h_i_10_n_0
    );
sig_skip_align2mbaa_s_h_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFEE"
    )
        port map (
      I0 => \^sig_bytes_to_mbaa\(0),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_skip_align2mbaa_s_h_i_3_n_0,
      I3 => sig_btt_lt_b2mbaa2,
      I4 => sig_skip_align2mbaa_s_h_i_4_n_0,
      O => sig_skip_align2mbaa
    );
sig_skip_align2mbaa_s_h_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h_i_5_n_0,
      I1 => \^sig_btt_cntr_reg[25]_0\(24),
      I2 => \^sig_btt_cntr_reg[25]_0\(8),
      I3 => \^sig_btt_cntr_reg[25]_0\(19),
      I4 => \^sig_btt_cntr_reg[25]_0\(15),
      I5 => sig_skip_align2mbaa_s_h_i_6_n_0,
      O => sig_skip_align2mbaa_s_h_i_3_n_0
    );
sig_skip_align2mbaa_s_h_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002808002"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h_i_7_n_0,
      I1 => \^sig_btt_cntr_reg[25]_0\(0),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => \^sig_btt_cntr_reg[25]_0\(1),
      I5 => sig_skip_align2mbaa_s_h_i_8_n_0,
      O => sig_skip_align2mbaa_s_h_i_4_n_0
    );
sig_skip_align2mbaa_s_h_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(22),
      I1 => \^sig_btt_cntr_reg[25]_0\(11),
      I2 => \^sig_btt_cntr_reg[25]_0\(25),
      I3 => \^sig_btt_cntr_reg[25]_0\(7),
      O => sig_skip_align2mbaa_s_h_i_5_n_0
    );
sig_skip_align2mbaa_s_h_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(13),
      I1 => \^sig_btt_cntr_reg[25]_0\(20),
      I2 => \^sig_btt_cntr_reg[25]_0\(9),
      I3 => \^sig_btt_cntr_reg[25]_0\(14),
      I4 => sig_skip_align2mbaa_s_h_i_9_n_0,
      I5 => sig_skip_align2mbaa_s_h_i_10_n_0,
      O => sig_skip_align2mbaa_s_h_i_6_n_0
    );
sig_skip_align2mbaa_s_h_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001400404100240"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(6),
      I1 => \^sig_btt_cntr_reg[25]_0\(5),
      I2 => sig_input_addr_reg(4),
      I3 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I4 => sig_input_addr_reg(5),
      I5 => \^sig_btt_cntr_reg[25]_0\(4),
      O => sig_skip_align2mbaa_s_h_i_7_n_0
    );
sig_skip_align2mbaa_s_h_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F99F9F9F9FF6"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => \^sig_btt_cntr_reg[25]_0\(3),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(0),
      I5 => \^sig_btt_cntr_reg[25]_0\(2),
      O => sig_skip_align2mbaa_s_h_i_8_n_0
    );
sig_skip_align2mbaa_s_h_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sig_btt_cntr_reg[25]_0\(23),
      I1 => \^sig_btt_cntr_reg[25]_0\(10),
      I2 => \^sig_btt_cntr_reg[25]_0\(18),
      I3 => \^sig_btt_cntr_reg[25]_0\(16),
      O => sig_skip_align2mbaa_s_h_i_9_n_0
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBAAAABABBBABA"
    )
        port map (
      I0 => sig_reset_reg,
      I1 => sig_csm_ld_xfer,
      I2 => sig_wr_fifo,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => sig_wr_fifo_1,
      I5 => \^sig_mstr2addr_cmd_valid\,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(15),
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[15]_0\(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_error_reg,
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => sig_child_qual_error_reg,
      I1 => \^sig_child_qual_first_of_2\,
      I2 => dout(6),
      I3 => dout(5),
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_is_seq_reg_reg_0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(0),
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(1),
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(2),
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(3),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(4),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_qual_burst_type,
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_pcc2sf_xfer_ready,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_mssai_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    sig_strm_tlast : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_eop_sent1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_full0 : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    ld_btt_cntr_reg10 : out STD_LOGIC;
    sig_btt_eq_0_reg : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    sig_s_ready_dup_reg_0 : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_s_ready_dup_reg_1 : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]_2\ : in STD_LOGIC;
    lsig_set_absorb2tlast1 : in STD_LOGIC;
    sig_cmd_empty_reg : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_valid_fifo_ld12_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_ld_cmd : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_sent_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_mssai_skid_buf : entity is "axi_datamover_mssai_skid_buf";
end CNN_imp_axi_dma_0_0_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_mssai_skid_buf is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \sig_data_reg_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_1_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^sig_dre2ibtt_eop\ : STD_LOGIC;
  signal \^sig_eop_sent1_out\ : STD_LOGIC;
  signal sig_eop_sent_reg_i_2_n_0 : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_2__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_strb_reg_out_reg[0]_0\ : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC;
  signal sig_strb_skid_reg : STD_LOGIC;
  signal \^sig_strm_tlast\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][5]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][6]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][7]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][0]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][1]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][2]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][4]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][5]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][6]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][7]_i_1\ : label is "soft_lutpair324";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_s_ready_out;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_dre2ibtt_eop <= \^sig_dre2ibtt_eop\;
  sig_eop_sent1_out <= \^sig_eop_sent1_out\;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  \sig_strb_reg_out_reg[0]_0\ <= \^sig_strb_reg_out_reg[0]_0\;
  sig_strm_tlast <= \^sig_strm_tlast\;
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555C00000000000"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo,
      I1 => sig_s_ready_dup_reg_1,
      I2 => \^sig_dre2ibtt_eop\,
      I3 => lsig_cmd_fetch_pause,
      I4 => sig_need_cmd_flush,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_sm_pop_cmd_fifo_reg
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => \sig_data_reg_out_reg[7]_0\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I1 => Q(0),
      I2 => sig_m_valid_out,
      I3 => \^sig_strm_tlast\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      O => sig_eop_halt_xfer_reg_2(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => \sig_data_reg_out_reg[7]_2\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I1 => Q(0),
      I2 => sig_m_valid_out,
      I3 => \^sig_strm_tlast\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\,
      O => sig_eop_halt_xfer_reg(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg[2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => \sig_data_reg_out_reg[7]_1\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I1 => Q(0),
      I2 => sig_m_valid_out,
      I3 => \^sig_strm_tlast\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\,
      O => sig_eop_halt_xfer_reg_0(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[2]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[3]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[4]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[5]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[6]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_data_reg_out_reg_n_0_[7]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => \sig_data_reg_out_reg[7]_3\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I1 => Q(0),
      I2 => sig_m_valid_out,
      I3 => \^sig_strm_tlast\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\,
      O => sig_eop_halt_xfer_reg_1(0)
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I1 => sig_valid_fifo_ld12_out,
      I2 => CO(0),
      O => ld_btt_cntr_reg10
    );
\sig_btt_cntr[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_eop_sent1_out\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4FFFFF4F4F4F0"
    )
        port map (
      I0 => sig_btt_eq_0_reg_0,
      I1 => sig_btt_eq_0_reg_1,
      I2 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      I3 => sig_valid_fifo_ld12_out,
      I4 => sig_ld_cmd,
      I5 => sig_btt_eq_0,
      O => sig_btt_eq_0_reg
    );
\sig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_strb_reg_out_reg[0]_0\,
      I1 => sig_eop_sent_reg_reg(0),
      O => \sig_strb_reg_out_reg[0]_1\
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D555FFFFD555D555"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => \^sig_strm_tlast\,
      I2 => sig_m_valid_out,
      I3 => lsig_absorb2tlast,
      I4 => lsig_set_absorb2tlast1,
      I5 => sig_cmd_empty_reg,
      O => sig_cmd_full0
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[0]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(0),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[0]_i_1_n_0\
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[1]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(1),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[1]_i_1_n_0\
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[2]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(2),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[2]_i_1_n_0\
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[3]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(3),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[3]_i_1_n_0\
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[4]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(4),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[4]_i_1_n_0\
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[5]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(5),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[5]_i_1_n_0\
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[6]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(6),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[6]_i_1_n_0\
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \sig_data_skid_reg_reg_n_0_[7]\,
      I1 => \sig_data_skid_reg_reg[7]_0\(7),
      I2 => sig_s_ready_dup2,
      O => \sig_data_reg_out[7]_i_1_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[0]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[1]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[2]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[3]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[4]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[5]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[6]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[7]_i_1_n_0\,
      Q => \sig_data_reg_out_reg_n_0_[7]\,
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[7]_0\(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => '0'
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^sig_strm_tlast\,
      I1 => sig_m_valid_out,
      I2 => Q(0),
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      O => \^sig_dre2ibtt_eop\
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => lsig_absorb2tlast,
      I1 => Q(0),
      I2 => sig_m_valid_out,
      I3 => sig_eop_sent_reg_reg(1),
      I4 => \^sig_strm_tlast\,
      I5 => sig_eop_sent_reg_i_2_n_0,
      O => \^sig_eop_sent1_out\
    );
sig_eop_sent_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => sig_s_ready_dup_reg_1,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\,
      I2 => Q(0),
      I3 => sig_m_valid_out,
      I4 => \^sig_strm_tlast\,
      O => sig_eop_sent_reg_i_2_n_0
    );
\sig_last_reg_out_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => skid2dre_wlast,
      I1 => sig_s_ready_dup4,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => \^sig_strm_tlast\,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => skid2dre_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02AA"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup_reg_1,
      I2 => lsig_absorb2tlast,
      I3 => sig_s_ready_dup,
      I4 => sig_s_ready_dup_reg_0,
      O => \sig_m_valid_dup_i_2__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_2__1_n_0\,
      Q => sig_m_valid_dup,
      R => sig_m_valid_dup_reg_0
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_2__1_n_0\,
      Q => sig_m_valid_out,
      R => sig_m_valid_dup_reg_0
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF2A"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => sig_s_ready_dup_reg_0,
      I2 => sig_m_valid_dup,
      I3 => sig_reset_reg,
      I4 => sig_s_ready_dup_reg_1,
      I5 => lsig_absorb2tlast,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup_reg_1,
      I2 => lsig_absorb2tlast,
      O => sig_data_reg_out_en
    );
\sig_strb_reg_out[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => \sig_strb_reg_out_reg[0]_2\,
      O => E(0)
    );
\sig_strb_reg_out[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => skid2dre_wstrb,
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg,
      O => sig_strb_skid_mux_out
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out,
      Q => \^sig_strb_reg_out_reg[0]_0\,
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => skid2dre_wstrb,
      Q => sig_strb_skid_reg,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_rd_status_cntl is
  port (
    sig_rd_sts_slverr_reg_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_rsc2stat_status_valid : out STD_LOGIC;
    sig_rsc2data_ready : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_rd_sts_slverr_reg0 : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_data2rsc_valid : in STD_LOGIC;
    sig_data2rsc_decerr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_rd_status_cntl : entity is "axi_datamover_rd_status_cntl";
end CNN_imp_axi_dma_0_0_axi_datamover_rd_status_cntl;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_rd_status_cntl is
  signal sig_push_rd_sts_reg : STD_LOGIC;
  signal sig_rd_sts_decerr_reg0 : STD_LOGIC;
  signal sig_rd_sts_interr_reg_i_1_n_0 : STD_LOGIC;
  signal \^sig_rd_sts_slverr_reg_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_rsc2data_ready\ : STD_LOGIC;
  signal \^sig_rsc2stat_status_valid\ : STD_LOGIC;
begin
  sig_rd_sts_slverr_reg_reg_0(2 downto 0) <= \^sig_rd_sts_slverr_reg_reg_0\(2 downto 0);
  sig_rsc2data_ready <= \^sig_rsc2data_ready\;
  sig_rsc2stat_status_valid <= \^sig_rsc2stat_status_valid\;
sig_rd_sts_decerr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rd_sts_slverr_reg_reg_0\(1),
      I1 => sig_data2rsc_decerr,
      O => sig_rd_sts_decerr_reg0
    );
sig_rd_sts_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_decerr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(1),
      R => sig_rd_sts_interr_reg_i_1_n_0
    );
sig_rd_sts_interr_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_rsc2stat_status_valid\,
      I1 => sig_stat2rsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_rd_sts_interr_reg_i_1_n_0
    );
sig_rd_sts_interr_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_rsc2data_ready\,
      I1 => sig_data2rsc_valid,
      O => sig_push_rd_sts_reg
    );
sig_rd_sts_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_interr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(0),
      R => sig_rd_sts_interr_reg_i_1_n_0
    );
sig_rd_sts_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '0',
      Q => \^sig_rsc2data_ready\,
      S => sig_rd_sts_interr_reg_i_1_n_0
    );
sig_rd_sts_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => '1',
      Q => \^sig_rsc2stat_status_valid\,
      R => sig_rd_sts_interr_reg_i_1_n_0
    );
sig_rd_sts_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_rd_sts_reg,
      D => sig_rd_sts_slverr_reg0,
      Q => \^sig_rd_sts_slverr_reg_reg_0\(2),
      R => sig_rd_sts_interr_reg_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    sig_s_h_halt_reg_reg_1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_reset : entity is "axi_datamover_reset";
end CNN_imp_axi_dma_0_0_axi_datamover_reset;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_reset is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
  signal \^sig_s_h_halt_reg\ : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
  sig_s_h_halt_reg <= \^sig_s_h_halt_reg\;
  sig_stream_rst <= \^sig_stream_rst\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_0,
      Q => s2mm_halt_cmplt,
      R => \^sig_stream_rst\
    );
\sig_halt_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_s_h_halt_reg\,
      I1 => sig_data2addr_stop_req,
      O => sig_s_h_halt_reg_reg_0
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_1,
      Q => \^sig_s_h_halt_reg\,
      R => \^sig_stream_rst\
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_reset_12 is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    sig_mmap_rst : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_halt_cmplt_reg_0 : in STD_LOGIC;
    sig_s_h_halt_reg_reg_1 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_reset_12 : entity is "axi_datamover_reset";
end CNN_imp_axi_dma_0_0_axi_datamover_reset_12;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_reset_12 is
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from\ : STD_LOGIC;
  signal \^sig_mmap_rst\ : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
begin
  sig_cmd_stat_rst_user_reg_n_cdc_from <= \^sig_cmd_stat_rst_user_reg_n_cdc_from\;
  sig_mmap_rst <= \^sig_mmap_rst\;
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \out\,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      R => '0'
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_cmplt_reg_0,
      Q => mm2s_halt_cmplt,
      R => \^sig_mmap_rst\
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => sig_data2addr_stop_req,
      O => sig_s_h_halt_reg_reg_0
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_1,
      Q => \^sig_rst2all_stop_request\,
      R => \^sig_mmap_rst\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from\,
      O => \^sig_mmap_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_s_ready_out_reg_1 : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    sig_m_valid_dup_reg_1 : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_strb_skid_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end CNN_imp_axi_dma_0_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_skid2mm_buf is
  signal \sig_data_reg_out[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[21]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[22]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[23]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[25]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[26]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[27]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[29]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[30]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[31]_i_2__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[9]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__3_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_dup;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[0]\,
      O => \sig_data_reg_out[0]_i_1__2_n_0\
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(10),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[10]\,
      O => \sig_data_reg_out[10]_i_1__1_n_0\
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(11),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[11]\,
      O => \sig_data_reg_out[11]_i_1__1_n_0\
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(12),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[12]\,
      O => \sig_data_reg_out[12]_i_1__1_n_0\
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(13),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[13]\,
      O => \sig_data_reg_out[13]_i_1__1_n_0\
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(14),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[14]\,
      O => \sig_data_reg_out[14]_i_1__1_n_0\
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(15),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[15]\,
      O => \sig_data_reg_out[15]_i_1__1_n_0\
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(16),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[16]\,
      O => \sig_data_reg_out[16]_i_1__1_n_0\
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(17),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[17]\,
      O => \sig_data_reg_out[17]_i_1__1_n_0\
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(18),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[18]\,
      O => \sig_data_reg_out[18]_i_1__1_n_0\
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(19),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[19]\,
      O => \sig_data_reg_out[19]_i_1__1_n_0\
    );
\sig_data_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[1]\,
      O => \sig_data_reg_out[1]_i_1__2_n_0\
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(20),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[20]\,
      O => \sig_data_reg_out[20]_i_1__1_n_0\
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(21),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[21]\,
      O => \sig_data_reg_out[21]_i_1__1_n_0\
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(22),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[22]\,
      O => \sig_data_reg_out[22]_i_1__1_n_0\
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(23),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[23]\,
      O => \sig_data_reg_out[23]_i_1__1_n_0\
    );
\sig_data_reg_out[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(24),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[24]\,
      O => \sig_data_reg_out[24]_i_1__1_n_0\
    );
\sig_data_reg_out[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(25),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[25]\,
      O => \sig_data_reg_out[25]_i_1__1_n_0\
    );
\sig_data_reg_out[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(26),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[26]\,
      O => \sig_data_reg_out[26]_i_1__1_n_0\
    );
\sig_data_reg_out[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(27),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[27]\,
      O => \sig_data_reg_out[27]_i_1__1_n_0\
    );
\sig_data_reg_out[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(28),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[28]\,
      O => \sig_data_reg_out[28]_i_1__1_n_0\
    );
\sig_data_reg_out[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(29),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[29]\,
      O => \sig_data_reg_out[29]_i_1__1_n_0\
    );
\sig_data_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[2]\,
      O => \sig_data_reg_out[2]_i_1__2_n_0\
    );
\sig_data_reg_out[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(30),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[30]\,
      O => \sig_data_reg_out[30]_i_1__1_n_0\
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(31),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[31]\,
      O => \sig_data_reg_out[31]_i_2__0_n_0\
    );
\sig_data_reg_out[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[3]\,
      O => \sig_data_reg_out[3]_i_1__2_n_0\
    );
\sig_data_reg_out[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(4),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[4]\,
      O => \sig_data_reg_out[4]_i_1__2_n_0\
    );
\sig_data_reg_out[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(5),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[5]\,
      O => \sig_data_reg_out[5]_i_1__2_n_0\
    );
\sig_data_reg_out[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(6),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[6]\,
      O => \sig_data_reg_out[6]_i_1__2_n_0\
    );
\sig_data_reg_out[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(7),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[7]\,
      O => \sig_data_reg_out[7]_i_1__2_n_0\
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(8),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[8]\,
      O => \sig_data_reg_out[8]_i_1__1_n_0\
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(9),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[9]\,
      O => \sig_data_reg_out[9]_i_1__1_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[0]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[10]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[11]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[12]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[13]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[14]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[15]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[16]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[17]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[18]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[19]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[1]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[20]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[21]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[22]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[23]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[24]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[25]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[26]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[27]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[28]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[29]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[2]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[30]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[31]_i_2__0_n_0\,
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[3]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[4]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[5]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[6]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[7]_i_1__2_n_0\,
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[8]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[9]_i_1__1_n_0\,
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => \sig_data_skid_reg_reg_n_0_[10]\,
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => \sig_data_skid_reg_reg_n_0_[11]\,
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => \sig_data_skid_reg_reg_n_0_[12]\,
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => \sig_data_skid_reg_reg_n_0_[13]\,
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => \sig_data_skid_reg_reg_n_0_[14]\,
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => \sig_data_skid_reg_reg_n_0_[15]\,
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => \sig_data_skid_reg_reg_n_0_[16]\,
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => \sig_data_skid_reg_reg_n_0_[17]\,
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => \sig_data_skid_reg_reg_n_0_[18]\,
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => \sig_data_skid_reg_reg_n_0_[19]\,
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => \sig_data_skid_reg_reg_n_0_[20]\,
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => \sig_data_skid_reg_reg_n_0_[21]\,
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => \sig_data_skid_reg_reg_n_0_[22]\,
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => \sig_data_skid_reg_reg_n_0_[23]\,
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => \sig_data_skid_reg_reg_n_0_[24]\,
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => \sig_data_skid_reg_reg_n_0_[25]\,
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => \sig_data_skid_reg_reg_n_0_[26]\,
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => \sig_data_skid_reg_reg_n_0_[27]\,
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => \sig_data_skid_reg_reg_n_0_[28]\,
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => \sig_data_skid_reg_reg_n_0_[29]\,
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => \sig_data_skid_reg_reg_n_0_[30]\,
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => \sig_data_skid_reg_reg_n_0_[31]\,
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => \sig_data_skid_reg_reg_n_0_[8]\,
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => \sig_data_skid_reg_reg_n_0_[9]\,
      R => '0'
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => sig_m_valid_dup_reg_1,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => sig_m_valid_dup_reg_0
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => sig_m_valid_dup_reg_0
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => sig_m_valid_dup_reg_1,
      O => sig_s_ready_out_reg_1
    );
\sig_s_ready_dup_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEEEFE"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_reset_reg,
      I2 => sig_s_ready_dup,
      I3 => sig_m_valid_dup,
      I4 => sig_m_valid_dup_reg_1,
      O => \sig_s_ready_dup_i_1__3_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__3_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__3_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(0),
      Q => m_axi_s2mm_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(1),
      Q => m_axi_s2mm_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(2),
      Q => m_axi_s2mm_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_strb_reg_out_reg[3]_0\(3),
      Q => m_axi_s2mm_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[3]_0\(3),
      Q => Q(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    sig_slast_with_stop : in STD_LOGIC;
    \sig_sstrb_stop_mask_reg[3]_0\ : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_cmd_loaded : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_data_skid_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end CNN_imp_axi_dma_0_0_axi_datamover_skid_buf;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_skid_buf is
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_dup_i_2_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal sig_mvalid_stop_reg_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_dup_i_2_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axis_mm2s_tvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_out;
  sig_sstrb_stop_mask(0) <= \^sig_sstrb_stop_mask\(0);
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(10),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(10),
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(11),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(11),
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(12),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(12),
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(13),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(13),
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(14),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(14),
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(15),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(15),
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(16),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(16),
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(17),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(17),
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(18),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(18),
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(19),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(19),
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(20),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(20),
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(21),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(21),
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(22),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(22),
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(23),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(23),
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(24),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(24),
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(25),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(25),
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(26),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(26),
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(27),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(27),
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(28),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(28),
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(29),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(29),
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(30),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(30),
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_data_reg_out0
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_mm2s_tready,
      I1 => sig_m_valid_dup,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(31),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(31),
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(8),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(8),
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_0\(9),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(9),
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(0),
      Q => m_axis_mm2s_tdata(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(10),
      Q => m_axis_mm2s_tdata(10),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(11),
      Q => m_axis_mm2s_tdata(11),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(12),
      Q => m_axis_mm2s_tdata(12),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(13),
      Q => m_axis_mm2s_tdata(13),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(14),
      Q => m_axis_mm2s_tdata(14),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(15),
      Q => m_axis_mm2s_tdata(15),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(16),
      Q => m_axis_mm2s_tdata(16),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(17),
      Q => m_axis_mm2s_tdata(17),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(18),
      Q => m_axis_mm2s_tdata(18),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(19),
      Q => m_axis_mm2s_tdata(19),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(1),
      Q => m_axis_mm2s_tdata(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(20),
      Q => m_axis_mm2s_tdata(20),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(21),
      Q => m_axis_mm2s_tdata(21),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(22),
      Q => m_axis_mm2s_tdata(22),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(23),
      Q => m_axis_mm2s_tdata(23),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(24),
      Q => m_axis_mm2s_tdata(24),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(25),
      Q => m_axis_mm2s_tdata(25),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(26),
      Q => m_axis_mm2s_tdata(26),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(27),
      Q => m_axis_mm2s_tdata(27),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(28),
      Q => m_axis_mm2s_tdata(28),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(29),
      Q => m_axis_mm2s_tdata(29),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(2),
      Q => m_axis_mm2s_tdata(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(30),
      Q => m_axis_mm2s_tdata(30),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(31),
      Q => m_axis_mm2s_tdata(31),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(3),
      Q => m_axis_mm2s_tdata(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(4),
      Q => m_axis_mm2s_tdata(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(5),
      Q => m_axis_mm2s_tdata(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(6),
      Q => m_axis_mm2s_tdata(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(7),
      Q => m_axis_mm2s_tdata(7),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(8),
      Q => m_axis_mm2s_tdata(8),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_data_skid_mux_out(9),
      Q => m_axis_mm2s_tdata(9),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(0),
      Q => sig_data_skid_reg(0),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(10),
      Q => sig_data_skid_reg(10),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(11),
      Q => sig_data_skid_reg(11),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(12),
      Q => sig_data_skid_reg(12),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(13),
      Q => sig_data_skid_reg(13),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(14),
      Q => sig_data_skid_reg(14),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(15),
      Q => sig_data_skid_reg(15),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(16),
      Q => sig_data_skid_reg(16),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(17),
      Q => sig_data_skid_reg(17),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(18),
      Q => sig_data_skid_reg(18),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(19),
      Q => sig_data_skid_reg(19),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(1),
      Q => sig_data_skid_reg(1),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(20),
      Q => sig_data_skid_reg(20),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(21),
      Q => sig_data_skid_reg(21),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(22),
      Q => sig_data_skid_reg(22),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(23),
      Q => sig_data_skid_reg(23),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(24),
      Q => sig_data_skid_reg(24),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(25),
      Q => sig_data_skid_reg(25),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(26),
      Q => sig_data_skid_reg(26),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(27),
      Q => sig_data_skid_reg(27),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(28),
      Q => sig_data_skid_reg(28),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(29),
      Q => sig_data_skid_reg(29),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(2),
      Q => sig_data_skid_reg(2),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(30),
      Q => sig_data_skid_reg(30),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(31),
      Q => sig_data_skid_reg(31),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(3),
      Q => sig_data_skid_reg(3),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(4),
      Q => sig_data_skid_reg(4),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(5),
      Q => sig_data_skid_reg(5),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(6),
      Q => sig_data_skid_reg(6),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(7),
      Q => sig_data_skid_reg(7),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(8),
      Q => sig_data_skid_reg(8),
      R => sig_mmap_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[31]_0\(9),
      Q => sig_data_skid_reg(9),
      R => sig_mmap_rst
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_slast_with_stop,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => m_axis_mm2s_tlast,
      R => sig_data_reg_out0
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => sig_mmap_rst
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A2AAAA00AAAA"
    )
        port map (
      I0 => sig_m_valid_dup_i_2_n_0,
      I1 => sig_halt_reg_dly2,
      I2 => sig_halt_reg_dly3,
      I3 => sig_m_valid_dup,
      I4 => \^sig_sstrb_stop_mask\(0),
      I5 => m_axis_mm2s_tready,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002AFF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_s_ready_dup,
      I2 => m_axis_mm2s_tready,
      I3 => sig_m_valid_out_reg_0,
      I4 => sig_data_reg_out0,
      I5 => sig_mmap_reset_reg,
      O => sig_m_valid_dup_i_2_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_mvalid_stop_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF200F00"
    )
        port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => sig_m_valid_dup,
      I3 => \^sig_sstrb_stop_mask\(0),
      I4 => m_axis_mm2s_tready,
      I5 => sig_mvalid_stop,
      O => sig_mvalid_stop_reg_i_1_n_0
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_mvalid_stop_reg_i_1_n_0,
      Q => sig_mvalid_stop,
      R => sig_mmap_rst
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => sig_s_ready_dup_i_2_n_0,
      I1 => \^sig_sstrb_stop_mask\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF700"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => lsig_cmd_loaded,
      I2 => empty,
      I3 => sig_s_ready_dup,
      I4 => m_axis_mm2s_tready,
      I5 => sig_mmap_reset_reg,
      O => sig_s_ready_dup_i_2_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_sstrb_stop_mask_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_sstrb_stop_mask_reg[3]_0\,
      Q => \^sig_sstrb_stop_mask\(0),
      R => sig_mmap_rst
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(1),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(2),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(3),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => m_axis_mm2s_tkeep(0),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => m_axis_mm2s_tkeep(1),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => m_axis_mm2s_tkeep(2),
      R => sig_data_reg_out0
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => m_axis_mm2s_tkeep(3),
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_strb_skid_reg(0),
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_strb_skid_reg(1),
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_strb_skid_reg(2),
      R => sig_mmap_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_strb_skid_reg(3),
      R => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    skid2dre_wstrb : out STD_LOGIC;
    skid2dre_wlast : out STD_LOGIC;
    sig_sstrb_stop_mask : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sready_stop_reg_reg_0 : in STD_LOGIC;
    sig_halt_reg_dly2 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_mvalid_stop_reg_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\ : entity is "axi_datamover_skid_buf";
end \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\ is
  signal sig_data_reg_out0 : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_m_valid_dup_i_2__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_mvalid_stop : STD_LOGIC;
  signal \sig_mvalid_stop_reg_i_1__0_n_0\ : STD_LOGIC;
  signal sig_mvalid_stop_set : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_s_ready_dup_i_2__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_slast_with_stop : STD_LOGIC;
  signal \^sig_sstrb_stop_mask\ : STD_LOGIC;
  signal sig_sstrb_with_stop : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC;
  signal sig_strb_skid_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_last_skid_reg_i_1__0\ : label is "soft_lutpair267";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1__0\ : label is "soft_lutpair267";
begin
  \out\ <= sig_m_valid_dup;
  s_axis_s2mm_tready <= sig_s_ready_out;
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
  sig_sstrb_stop_mask <= \^sig_sstrb_stop_mask\;
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(0),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(0),
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(1),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(1),
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(2),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(2),
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(3),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(3),
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(4),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(4),
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(5),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(5),
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(6),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(6),
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tdata(7),
      I1 => sig_s_ready_dup,
      I2 => sig_data_skid_reg(7),
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => Q(0),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => Q(1),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => Q(2),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => Q(3),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => Q(4),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => Q(5),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => Q(6),
      R => sig_data_reg_out0
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => Q(7),
      R => sig_data_reg_out0
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tlast,
      I2 => sig_s_ready_dup,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => skid2dre_wlast,
      R => sig_data_reg_out0
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tlast,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_slast_with_stop,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \sig_m_valid_dup_i_2__0_n_0\,
      I1 => sig_mvalid_stop,
      I2 => sig_reset_reg,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I4 => sig_mvalid_stop_set,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B3"
    )
        port map (
      I0 => sig_mvalid_stop_reg_reg_0,
      I1 => sig_m_valid_dup,
      I2 => sig_s_ready_dup,
      I3 => s_axis_s2mm_tvalid,
      O => \sig_m_valid_dup_i_2__0_n_0\
    );
\sig_m_valid_dup_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CAC8C8C"
    )
        port map (
      I0 => sig_mvalid_stop_reg_reg_0,
      I1 => \^sig_sstrb_stop_mask\,
      I2 => sig_m_valid_dup,
      I3 => sig_halt_reg_dly3,
      I4 => sig_halt_reg_dly2,
      O => sig_mvalid_stop_set
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_mvalid_stop_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF200F00"
    )
        port map (
      I0 => sig_halt_reg_dly2,
      I1 => sig_halt_reg_dly3,
      I2 => sig_m_valid_dup,
      I3 => \^sig_sstrb_stop_mask\,
      I4 => sig_mvalid_stop_reg_reg_0,
      I5 => sig_mvalid_stop,
      O => \sig_mvalid_stop_reg_i_1__0_n_0\
    );
sig_mvalid_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_mvalid_stop_reg_i_1__0_n_0\,
      Q => sig_mvalid_stop,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \sig_s_ready_dup_i_2__1_n_0\,
      I1 => \^sig_sstrb_stop_mask\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_halt_reg_dly2,
      I4 => sig_halt_reg_dly3,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
\sig_s_ready_dup_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF70"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tvalid,
      I2 => sig_s_ready_dup,
      I3 => sig_mvalid_stop_reg_reg_0,
      I4 => sig_reset_reg,
      O => \sig_s_ready_dup_i_2__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
sig_sready_stop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sready_stop_reg_reg_0,
      Q => \^sig_sstrb_stop_mask\,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_mvalid_stop,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_data_reg_out0
    );
\sig_strb_reg_out[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tkeep(0),
      I2 => sig_s_ready_dup,
      I3 => sig_strb_skid_reg,
      O => sig_strb_skid_mux_out
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out,
      Q => skid2dre_wstrb,
      R => sig_data_reg_out0
    );
\sig_strb_skid_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_sstrb_stop_mask\,
      I1 => s_axis_s2mm_tkeep(0),
      O => sig_sstrb_with_stop
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_sstrb_with_stop,
      Q => sig_strb_skid_reg,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    lsig_end_of_cmd_reg0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[34]_0\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_strb_reg_out_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 37 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_m_valid_out_reg_1 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg : in STD_LOGIC;
    empty : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_m_valid_dup_reg_0 : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[34]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized1\ : entity is "axi_datamover_skid_buf";
end \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized1\ is
  signal \sig_data_reg_out[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[21]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[22]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[23]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[25]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[26]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[27]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[29]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[30]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[9]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal \^sig_data_reg_out_reg[34]_0\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal \sig_data_skid_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__3_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_s_ready_dup;
  \sig_data_reg_out_reg[34]_0\(34 downto 0) <= \^sig_data_reg_out_reg[34]_0\(34 downto 0);
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
\GEN_INDET_BTT.lsig_byte_cntr[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      O => E(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => lsig_end_of_cmd_reg,
      I3 => \^sig_data_reg_out_reg[34]_0\(34),
      O => DI(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => lsig_end_of_cmd_reg,
      I3 => \^sig_data_reg_out_reg[34]_0\(33),
      O => DI(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_m_valid_dup_reg_0,
      I2 => lsig_end_of_cmd_reg,
      I3 => \^sig_data_reg_out_reg[34]_0\(32),
      O => DI(0)
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_ibtt2wdc_tlast,
      I1 => sig_next_cmd_cmplt_reg,
      O => lsig_end_of_cmd_reg0
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(0),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[0]\,
      O => \sig_data_reg_out[0]_i_1__0_n_0\
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(10),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[10]\,
      O => \sig_data_reg_out[10]_i_1__0_n_0\
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(11),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[11]\,
      O => \sig_data_reg_out[11]_i_1__0_n_0\
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(12),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[12]\,
      O => \sig_data_reg_out[12]_i_1__0_n_0\
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(13),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[13]\,
      O => \sig_data_reg_out[13]_i_1__0_n_0\
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(14),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[14]\,
      O => \sig_data_reg_out[14]_i_1__0_n_0\
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(15),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[15]\,
      O => \sig_data_reg_out[15]_i_1__0_n_0\
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(16),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[16]\,
      O => \sig_data_reg_out[16]_i_1__0_n_0\
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(17),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[17]\,
      O => \sig_data_reg_out[17]_i_1__0_n_0\
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(18),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[18]\,
      O => \sig_data_reg_out[18]_i_1__0_n_0\
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(19),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[19]\,
      O => \sig_data_reg_out[19]_i_1__0_n_0\
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(1),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[1]\,
      O => \sig_data_reg_out[1]_i_1__0_n_0\
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(20),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[20]\,
      O => \sig_data_reg_out[20]_i_1__0_n_0\
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(21),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[21]\,
      O => \sig_data_reg_out[21]_i_1__0_n_0\
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(22),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[22]\,
      O => \sig_data_reg_out[22]_i_1__0_n_0\
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(23),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[23]\,
      O => \sig_data_reg_out[23]_i_1__0_n_0\
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(24),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[24]\,
      O => \sig_data_reg_out[24]_i_1__0_n_0\
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(25),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[25]\,
      O => \sig_data_reg_out[25]_i_1__0_n_0\
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(26),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[26]\,
      O => \sig_data_reg_out[26]_i_1__0_n_0\
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(27),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[27]\,
      O => \sig_data_reg_out[27]_i_1__0_n_0\
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(28),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[28]\,
      O => \sig_data_reg_out[28]_i_1__0_n_0\
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(29),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[29]\,
      O => \sig_data_reg_out[29]_i_1__0_n_0\
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(2),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[2]\,
      O => \sig_data_reg_out[2]_i_1__0_n_0\
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(30),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[30]\,
      O => \sig_data_reg_out[30]_i_1__0_n_0\
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(31),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[31]\,
      O => \sig_data_reg_out[31]_i_1__1_n_0\
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_reg_0,
      O => sig_data_reg_out_en
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(3),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[3]\,
      O => \sig_data_reg_out[3]_i_1__0_n_0\
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(4),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[4]\,
      O => \sig_data_reg_out[4]_i_1__0_n_0\
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(5),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[5]\,
      O => \sig_data_reg_out[5]_i_1__0_n_0\
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(6),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[6]\,
      O => \sig_data_reg_out[6]_i_1__0_n_0\
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(7),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[7]\,
      O => \sig_data_reg_out[7]_i_1__0_n_0\
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(8),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[8]\,
      O => \sig_data_reg_out[8]_i_1__0_n_0\
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(9),
      I1 => sig_s_ready_dup,
      I2 => \sig_data_skid_reg_reg_n_0_[9]\,
      O => \sig_data_reg_out[9]_i_1__0_n_0\
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[0]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[10]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(10),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[11]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(11),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[12]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(12),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[13]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(13),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[14]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(14),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[15]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(15),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[16]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(16),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[17]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(17),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[18]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(18),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[19]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(19),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[1]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[20]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(20),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[21]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(21),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[22]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(22),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[23]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(23),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[24]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(24),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[25]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(25),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[26]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(26),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[27]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(27),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[28]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(28),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[29]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(29),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[2]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[30]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(30),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[31]_i_1__1_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(31),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out_reg[34]_1\(0),
      Q => \^sig_data_reg_out_reg[34]_0\(32),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out_reg[34]_1\(1),
      Q => \^sig_data_reg_out_reg[34]_0\(33),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out_reg[34]_1\(2),
      Q => \^sig_data_reg_out_reg[34]_0\(34),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[3]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[4]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[5]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(5),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[6]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(6),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[7]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(7),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[8]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(8),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => \sig_data_reg_out[9]_i_1__0_n_0\,
      Q => \^sig_data_reg_out_reg[34]_0\(9),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => \sig_data_skid_reg_reg_n_0_[0]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => \sig_data_skid_reg_reg_n_0_[10]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => \sig_data_skid_reg_reg_n_0_[11]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => \sig_data_skid_reg_reg_n_0_[12]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => \sig_data_skid_reg_reg_n_0_[13]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => \sig_data_skid_reg_reg_n_0_[14]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => \sig_data_skid_reg_reg_n_0_[15]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => \sig_data_skid_reg_reg_n_0_[16]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => \sig_data_skid_reg_reg_n_0_[17]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => \sig_data_skid_reg_reg_n_0_[18]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => \sig_data_skid_reg_reg_n_0_[19]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => \sig_data_skid_reg_reg_n_0_[1]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => \sig_data_skid_reg_reg_n_0_[20]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => \sig_data_skid_reg_reg_n_0_[21]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => \sig_data_skid_reg_reg_n_0_[22]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => \sig_data_skid_reg_reg_n_0_[23]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => \sig_data_skid_reg_reg_n_0_[24]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => \sig_data_skid_reg_reg_n_0_[25]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => \sig_data_skid_reg_reg_n_0_[26]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => \sig_data_skid_reg_reg_n_0_[27]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => \sig_data_skid_reg_reg_n_0_[28]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => \sig_data_skid_reg_reg_n_0_[29]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => \sig_data_skid_reg_reg_n_0_[2]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => \sig_data_skid_reg_reg_n_0_[30]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => \sig_data_skid_reg_reg_n_0_[31]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => Q(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => Q(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => Q(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => \sig_data_skid_reg_reg_n_0_[3]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => \sig_data_skid_reg_reg_n_0_[4]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => \sig_data_skid_reg_reg_n_0_[5]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => \sig_data_skid_reg_reg_n_0_[6]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => \sig_data_skid_reg_reg_n_0_[7]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => \sig_data_skid_reg_reg_n_0_[8]\,
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => \sig_data_skid_reg_reg_n_0_[9]\,
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(36),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => sig_m_valid_dup_reg_0,
      I2 => sig_s_ready_dup,
      I3 => empty,
      O => \sig_m_valid_dup_i_1__3_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_dup,
      R => sig_m_valid_out_reg_1
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__3_n_0\,
      Q => sig_m_valid_out,
      R => sig_m_valid_out_reg_1
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF8AFFFF"
    )
        port map (
      I0 => sig_s_ready_dup,
      I1 => empty,
      I2 => sig_m_valid_dup,
      I3 => sig_reset_reg,
      I4 => sig_m_valid_dup_reg_0,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(32),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(33),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(34),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(35),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(37),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(4),
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_reg_out_reg[4]_0\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_reg_out_reg[4]_0\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_reg_out_reg[4]_0\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_reg_out_reg[4]_0\(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_data_reg_out_en,
      D => sig_strb_skid_mux_out(4),
      Q => \sig_strb_reg_out_reg[4]_0\(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    sig_eop_halt_xfer_reg : out STD_LOGIC;
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    ld_btt_cntr_reg1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_halt_xfer_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg1 : in STD_LOGIC;
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_cmd_full : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    ld_btt_cntr_reg2 : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_slice : entity is "axi_datamover_slice";
end CNN_imp_axi_dma_0_0_axi_datamover_slice;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_slice is
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
begin
  sig_tstrb_fifo_rdy <= \^sig_tstrb_fifo_rdy\;
  sig_valid_fifo_ld12_out <= \^sig_valid_fifo_ld12_out\;
  slice_insert_valid <= \^slice_insert_valid\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000AEAEAE"
    )
        port map (
      I0 => ld_btt_cntr_reg1,
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => CO(0),
      I4 => \^sig_valid_fifo_ld12_out\,
      I5 => SR(0),
      O => ld_btt_cntr_reg1_reg
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000002F"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => m_valid_i_reg_0,
      I2 => \^slice_insert_valid\,
      I3 => \areset_d_reg_n_0_[0]\,
      I4 => p_1_in,
      O => \^sig_tstrb_fifo_rdy\
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EECE"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => sig_tstrb_fifo_valid,
      I2 => sig_inhibit_rdy_n,
      I3 => m_valid_i_reg_0,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ld_btt_cntr_reg2,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg3,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F2"
    )
        port map (
      I0 => \^sig_valid_fifo_ld12_out\,
      I1 => sig_btt_eq_0,
      I2 => sig_sm_ld_dre_cmd,
      I3 => sig_cmd_full,
      O => E(0)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(9),
      I1 => \out\(8),
      O => S(4)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(6),
      O => S(3)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(5),
      I1 => \out\(4),
      O => S(2)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(3),
      I1 => \out\(2),
      O => S(1)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      O => S(0)
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^sig_valid_fifo_ld12_out\,
      I1 => sig_eop_halt_xfer_reg_0,
      I2 => SR(0),
      O => sig_eop_halt_xfer_reg
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => sig_curr_eof_reg,
      O => sig_tstrb_fifo_data_in(3)
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg2,
      I3 => \^sig_tstrb_fifo_rdy\,
      O => \^sig_valid_fifo_ld12_out\
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => sig_tstrb_fifo_data_in(3),
      Q => Q(0),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_valid_fifo_ld12_out\,
      D => CO(0),
      Q => Q(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2 is
  port (
    D : out STD_LOGIC_VECTOR ( 126 downto 0 );
    \sig_strbgen_bytes_ireg2_reg[7]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \sig_xfer_strt_strb_ireg3_reg[1]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[1]_0\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[1]_1\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[14]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[31]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[46]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[111]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[111]_0\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[113]\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[113]_0\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[113]_1\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[113]_2\ : in STD_LOGIC;
    \sig_xfer_strt_strb_ireg3_reg[113]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2 : entity is "axi_datamover_strb_gen2";
end CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2 is
  signal \^sig_strbgen_bytes_ireg2_reg[7]\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[126]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[65]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[66]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[78]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[79]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[100]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[101]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[102]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[103]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[104]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[105]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[106]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[107]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[108]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[109]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[110]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[111]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[114]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[115]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[116]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[117]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[118]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[119]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[120]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[121]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[122]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[123]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[124]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[126]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[15]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[65]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[66]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[68]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[69]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[70]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[71]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[72]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[73]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[74]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[75]_i_2\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[76]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[77]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[78]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[78]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[79]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[79]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[82]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[83]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[84]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[85]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[86]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[87]_i_2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[88]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[89]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[90]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[91]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[92]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[93]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[94]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[95]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[98]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[99]_i_2\ : label is "soft_lutpair52";
begin
  \sig_strbgen_bytes_ireg2_reg[7]\ <= \^sig_strbgen_bytes_ireg2_reg[7]\;
\sig_xfer_strt_strb_ireg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \sig_xfer_strt_strb_ireg3_reg[14]\,
      I3 => Q(3),
      I4 => Q(1),
      I5 => Q(6),
      O => D(0)
    );
\sig_xfer_strt_strb_ireg3[100]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\,
      O => D(99)
    );
\sig_xfer_strt_strb_ireg3[100]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[101]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\,
      O => D(100)
    );
\sig_xfer_strt_strb_ireg3[101]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I3 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[102]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\,
      O => D(101)
    );
\sig_xfer_strt_strb_ireg3[102]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\,
      O => D(102)
    );
\sig_xfer_strt_strb_ireg3[103]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I4 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[104]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\,
      O => D(103)
    );
\sig_xfer_strt_strb_ireg3[104]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\,
      O => D(104)
    );
\sig_xfer_strt_strb_ireg3[105]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\,
      O => D(105)
    );
\sig_xfer_strt_strb_ireg3[106]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0037FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\,
      O => D(106)
    );
\sig_xfer_strt_strb_ireg3[107]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFDFC080"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I4 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[108]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\,
      O => D(107)
    );
\sig_xfer_strt_strb_ireg3[108]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\,
      O => D(108)
    );
\sig_xfer_strt_strb_ireg3[109]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I3 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\,
      O => D(10)
    );
\sig_xfer_strt_strb_ireg3[110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3_reg[46]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\,
      O => D(109)
    );
\sig_xfer_strt_strb_ireg3[110]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3_reg[46]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => D(110)
    );
\sig_xfer_strt_strb_ireg3[111]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I4 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[112]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3_reg[46]\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => D(111)
    );
\sig_xfer_strt_strb_ireg3[113]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\,
      O => D(112)
    );
\sig_xfer_strt_strb_ireg3[113]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8FFFF8F8F88"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[113]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[113]_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[113]_1\,
      I3 => Q(6),
      I4 => \sig_xfer_strt_strb_ireg3_reg[113]_2\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[113]_3\,
      O => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[114]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\,
      O => D(113)
    );
\sig_xfer_strt_strb_ireg3[114]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF1FFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(3),
      O => \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[115]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\,
      O => D(114)
    );
\sig_xfer_strt_strb_ireg3[115]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I2 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      O => \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\,
      O => D(115)
    );
\sig_xfer_strt_strb_ireg3[116]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      O => \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[117]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\,
      O => D(116)
    );
\sig_xfer_strt_strb_ireg3[117]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      O => \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[118]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\,
      O => D(117)
    );
\sig_xfer_strt_strb_ireg3[118]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(3),
      O => \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[119]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\,
      O => D(118)
    );
\sig_xfer_strt_strb_ireg3[119]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I2 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      O => \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\,
      O => D(11)
    );
\sig_xfer_strt_strb_ireg3[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\,
      O => D(119)
    );
\sig_xfer_strt_strb_ireg3[120]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      O => \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[121]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\,
      O => D(120)
    );
\sig_xfer_strt_strb_ireg3[121]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      O => \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[122]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\,
      O => D(121)
    );
\sig_xfer_strt_strb_ireg3[122]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF7FFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(2),
      O => \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[123]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      O => D(122)
    );
\sig_xfer_strt_strb_ireg3[123]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C080"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      O => \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F7000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(0),
      I2 => \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\,
      I3 => Q(1),
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      O => D(123)
    );
\sig_xfer_strt_strb_ireg3[124]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      O => \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[125]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D00000D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[126]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I4 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      O => D(124)
    );
\sig_xfer_strt_strb_ireg3[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[126]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I4 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      O => D(125)
    );
\sig_xfer_strt_strb_ireg3[126]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      O => \sig_xfer_strt_strb_ireg3[126]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I1 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      O => D(126)
    );
\sig_xfer_strt_strb_ireg3[127]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I1 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      O => \^sig_strbgen_bytes_ireg2_reg[7]\
    );
\sig_xfer_strt_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\,
      O => D(12)
    );
\sig_xfer_strt_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[78]_i_3_n_0\,
      O => D(13)
    );
\sig_xfer_strt_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3_reg[14]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[78]_i_3_n_0\,
      O => D(14)
    );
\sig_xfer_strt_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01010100"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I4 => \sig_xfer_strt_strb_ireg3[79]_i_2_n_0\,
      O => D(15)
    );
\sig_xfer_strt_strb_ireg3[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3_reg[14]\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      O => D(16)
    );
\sig_xfer_strt_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\,
      O => D(17)
    );
\sig_xfer_strt_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\,
      O => D(18)
    );
\sig_xfer_strt_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\,
      O => D(19)
    );
\sig_xfer_strt_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[65]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I4 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      O => D(1)
    );
\sig_xfer_strt_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\,
      O => D(20)
    );
\sig_xfer_strt_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\,
      O => D(21)
    );
\sig_xfer_strt_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\,
      O => D(22)
    );
\sig_xfer_strt_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\,
      O => D(23)
    );
\sig_xfer_strt_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\,
      O => D(24)
    );
\sig_xfer_strt_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\,
      O => D(25)
    );
\sig_xfer_strt_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\,
      O => D(26)
    );
\sig_xfer_strt_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\,
      O => D(27)
    );
\sig_xfer_strt_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\,
      O => D(28)
    );
\sig_xfer_strt_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\,
      O => D(29)
    );
\sig_xfer_strt_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1500150015000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[66]_i_2_n_0\,
      O => D(2)
    );
\sig_xfer_strt_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4045404540450000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\,
      O => D(30)
    );
\sig_xfer_strt_strb_ireg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110111111101010"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => D(31)
    );
\sig_xfer_strt_strb_ireg3[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1510151015100000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => D(32)
    );
\sig_xfer_strt_strb_ireg3[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\,
      O => D(33)
    );
\sig_xfer_strt_strb_ireg3[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\,
      O => D(34)
    );
\sig_xfer_strt_strb_ireg3[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\,
      O => D(35)
    );
\sig_xfer_strt_strb_ireg3[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\,
      O => D(36)
    );
\sig_xfer_strt_strb_ireg3[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\,
      O => D(37)
    );
\sig_xfer_strt_strb_ireg3[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[102]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\,
      O => D(38)
    );
\sig_xfer_strt_strb_ireg3[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[103]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\,
      O => D(39)
    );
\sig_xfer_strt_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      O => D(3)
    );
\sig_xfer_strt_strb_ireg3[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[104]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\,
      O => D(40)
    );
\sig_xfer_strt_strb_ireg3[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[105]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\,
      O => D(41)
    );
\sig_xfer_strt_strb_ireg3[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[106]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\,
      O => D(42)
    );
\sig_xfer_strt_strb_ireg3[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[107]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\,
      O => D(43)
    );
\sig_xfer_strt_strb_ireg3[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[108]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\,
      O => D(44)
    );
\sig_xfer_strt_strb_ireg3[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[109]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\,
      O => D(45)
    );
\sig_xfer_strt_strb_ireg3[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[110]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3_reg[46]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\,
      O => D(46)
    );
\sig_xfer_strt_strb_ireg3[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3_reg[46]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[111]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => D(47)
    );
\sig_xfer_strt_strb_ireg3[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3_reg[46]\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => D(48)
    );
\sig_xfer_strt_strb_ireg3[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\,
      O => D(49)
    );
\sig_xfer_strt_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      O => D(4)
    );
\sig_xfer_strt_strb_ireg3[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[114]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\,
      O => D(50)
    );
\sig_xfer_strt_strb_ireg3[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[115]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\,
      O => D(51)
    );
\sig_xfer_strt_strb_ireg3[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[116]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\,
      O => D(52)
    );
\sig_xfer_strt_strb_ireg3[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[117]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\,
      O => D(53)
    );
\sig_xfer_strt_strb_ireg3[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[118]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\,
      O => D(54)
    );
\sig_xfer_strt_strb_ireg3[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[119]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\,
      O => D(55)
    );
\sig_xfer_strt_strb_ireg3[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[120]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\,
      O => D(56)
    );
\sig_xfer_strt_strb_ireg3[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[121]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\,
      O => D(57)
    );
\sig_xfer_strt_strb_ireg3[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[122]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\,
      O => D(58)
    );
\sig_xfer_strt_strb_ireg3[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[123]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      O => D(59)
    );
\sig_xfer_strt_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\,
      O => D(5)
    );
\sig_xfer_strt_strb_ireg3[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5051505150510000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(0),
      I2 => \sig_xfer_strt_strb_ireg3[124]_i_2_n_0\,
      I3 => Q(1),
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      O => D(60)
    );
\sig_xfer_strt_strb_ireg3[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444404044404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[126]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I4 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      O => D(61)
    );
\sig_xfer_strt_strb_ireg3[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545450045004500"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[126]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I4 => \^sig_strbgen_bytes_ireg2_reg[7]\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      O => D(62)
    );
\sig_xfer_strt_strb_ireg3[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555557500000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\,
      I3 => Q(2),
      I4 => Q(0),
      I5 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      O => D(63)
    );
\sig_xfer_strt_strb_ireg3[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0D000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[65]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I4 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      O => D(64)
    );
\sig_xfer_strt_strb_ireg3[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(1),
      O => \sig_xfer_strt_strb_ireg3[65]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F55000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[66]_i_2_n_0\,
      O => D(65)
    );
\sig_xfer_strt_strb_ireg3[66]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      O => \sig_xfer_strt_strb_ireg3[66]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      O => D(66)
    );
\sig_xfer_strt_strb_ireg3[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      O => D(67)
    );
\sig_xfer_strt_strb_ireg3[68]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(2),
      O => \sig_xfer_strt_strb_ireg3[68]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\,
      O => D(68)
    );
\sig_xfer_strt_strb_ireg3[69]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I1 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      O => \sig_xfer_strt_strb_ireg3[69]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\,
      O => D(6)
    );
\sig_xfer_strt_strb_ireg3[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\,
      O => D(69)
    );
\sig_xfer_strt_strb_ireg3[70]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(3),
      O => \sig_xfer_strt_strb_ireg3[70]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\,
      O => D(70)
    );
\sig_xfer_strt_strb_ireg3[71]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I2 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      O => \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\,
      O => D(71)
    );
\sig_xfer_strt_strb_ireg3[72]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(3),
      O => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\,
      O => D(72)
    );
\sig_xfer_strt_strb_ireg3[73]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      O => \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\,
      O => D(73)
    );
\sig_xfer_strt_strb_ireg3[74]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000037"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\,
      O => D(74)
    );
\sig_xfer_strt_strb_ireg3[75]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I3 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\,
      O => D(75)
    );
\sig_xfer_strt_strb_ireg3[76]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[76]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[78]_i_3_n_0\,
      O => D(76)
    );
\sig_xfer_strt_strb_ireg3[77]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I2 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[77]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3_reg[14]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[78]_i_3_n_0\,
      O => D(77)
    );
\sig_xfer_strt_strb_ireg3[78]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(4),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[78]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[78]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I3 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[78]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[79]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I4 => \sig_xfer_strt_strb_ireg3[79]_i_2_n_0\,
      O => D(78)
    );
\sig_xfer_strt_strb_ireg3[79]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I4 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[79]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[71]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\,
      O => D(7)
    );
\sig_xfer_strt_strb_ireg3[80]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3_reg[14]\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      O => D(79)
    );
\sig_xfer_strt_strb_ireg3[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\,
      O => D(80)
    );
\sig_xfer_strt_strb_ireg3[81]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFEFFFFEFEFEE"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[113]\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[113]_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[113]_1\,
      I3 => Q(6),
      I4 => \sig_xfer_strt_strb_ireg3_reg[113]_2\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[113]_3\,
      O => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\,
      O => D(81)
    );
\sig_xfer_strt_strb_ireg3[82]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F1F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[82]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\,
      O => D(82)
    );
\sig_xfer_strt_strb_ireg3[83]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I2 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => \sig_xfer_strt_strb_ireg3[83]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[84]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\,
      O => D(83)
    );
\sig_xfer_strt_strb_ireg3[84]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[84]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\,
      O => D(84)
    );
\sig_xfer_strt_strb_ireg3[85]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDC8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => \sig_xfer_strt_strb_ireg3[85]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\,
      O => D(85)
    );
\sig_xfer_strt_strb_ireg3[86]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F7F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[86]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\,
      O => D(86)
    );
\sig_xfer_strt_strb_ireg3[87]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F7F080"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I2 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => \sig_xfer_strt_strb_ireg3[87]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[88]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\,
      O => D(87)
    );
\sig_xfer_strt_strb_ireg3[88]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[88]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\,
      O => D(88)
    );
\sig_xfer_strt_strb_ireg3[89]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => \sig_xfer_strt_strb_ireg3[89]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[72]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\,
      O => D(8)
    );
\sig_xfer_strt_strb_ireg3[90]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\,
      O => D(89)
    );
\sig_xfer_strt_strb_ireg3[90]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003F7F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[90]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\,
      O => D(90)
    );
\sig_xfer_strt_strb_ireg3[91]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFDFC080"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I1 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => \sig_xfer_strt_strb_ireg3[91]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[92]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\,
      O => D(91)
    );
\sig_xfer_strt_strb_ireg3[92]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[92]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\,
      O => D(92)
    );
\sig_xfer_strt_strb_ireg3[93]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => \sig_xfer_strt_strb_ireg3[93]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[94]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5DF000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\,
      O => D(93)
    );
\sig_xfer_strt_strb_ireg3[94]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[94]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000707070000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => D(94)
    );
\sig_xfer_strt_strb_ireg3[95]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[81]_i_2_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => \sig_xfer_strt_strb_ireg3[95]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[96]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F75000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      O => D(95)
    );
\sig_xfer_strt_strb_ireg3[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\,
      O => D(96)
    );
\sig_xfer_strt_strb_ireg3[98]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5000000000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\,
      I2 => Q(0),
      I3 => \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I5 => \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\,
      O => D(97)
    );
\sig_xfer_strt_strb_ireg3[98]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      O => \sig_xfer_strt_strb_ireg3[98]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[99]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000D0D0D0000000"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[100]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[101]_i_2_n_0\,
      O => D(98)
    );
\sig_xfer_strt_strb_ireg3[99]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3_reg[1]_0\,
      I1 => \sig_xfer_strt_strb_ireg3_reg[111]_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[31]\,
      I3 => \sig_xfer_strt_strb_ireg3_reg[111]\,
      I4 => \sig_xfer_strt_strb_ireg3[113]_i_2_n_0\,
      O => \sig_xfer_strt_strb_ireg3[99]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444444404040"
    )
        port map (
      I0 => Q(6),
      I1 => \sig_xfer_strt_strb_ireg3[74]_i_2_n_0\,
      I2 => \sig_xfer_strt_strb_ireg3_reg[1]\,
      I3 => \sig_xfer_strt_strb_ireg3[73]_i_2_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3_reg[1]_1\,
      I5 => \sig_xfer_strt_strb_ireg3[75]_i_2_n_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2__parameterized0\ is
  port (
    \sig_finish_addr_offset_ireg2_reg[0]\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[0]_0\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[0]_1\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[0]_2\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[1]\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[1]_0\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[2]\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[1]_1\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[1]_2\ : out STD_LOGIC;
    \sig_finish_addr_offset_ireg2_reg[2]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2__parameterized0\ : entity is "axi_datamover_strb_gen2";
end \CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2__parameterized0\ is
begin
\sig_xfer_end_strb_ireg3[100]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00E001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[1]_0\
    );
\sig_xfer_end_strb_ireg3[102]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF008001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[0]\
    );
\sig_xfer_end_strb_ireg3[108]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000E0000001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[1]\
    );
\sig_xfer_end_strb_ireg3[111]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FE000001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[2]\
    );
\sig_xfer_end_strb_ireg3[84]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0FF00FF01"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(5),
      I4 => Q(3),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[1]_2\
    );
\sig_xfer_end_strb_ireg3[90]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF800FFFF0001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[0]_2\
    );
\sig_xfer_end_strb_ireg3[92]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000FFFF0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[1]_1\
    );
\sig_xfer_end_strb_ireg3[94]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFF0001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[0]_1\
    );
\sig_xfer_end_strb_ireg3[95]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00FFFF0001"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[2]_0\
    );
\sig_xfer_end_strb_ireg3[98]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F081"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(5),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(4),
      O => \sig_finish_addr_offset_ireg2_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_lite_if is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0\ : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : out STD_LOGIC;
    buffer_length_wren0 : out STD_LOGIC;
    buffer_length_wren0_0 : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    buffer_length_wren1 : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3\ : in STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ : in STD_LOGIC;
    idle : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_lite_if : entity is "axi_dma_lite_if";
end CNN_imp_axi_dma_0_0_axi_dma_lite_if;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_lite_if is
  signal \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_sync_write.axi2ip_wrce_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_sync_write.axi2ip_wrce_reg[22]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.rdy_i_2_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\ : STD_LOGIC;
  signal \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\ : STD_LOGIC;
  signal araddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal arvalid : STD_LOGIC;
  signal arvalid_d1 : STD_LOGIC;
  signal arvalid_d1_i_1_n_0 : STD_LOGIC;
  signal arvalid_re : STD_LOGIC;
  signal awvalid : STD_LOGIC;
  signal awvalid_d1 : STD_LOGIC;
  signal awvalid_d10 : STD_LOGIC;
  signal axi2ip_rdaddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi2ip_rdaddr_i : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ip2axi_rddata1_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rdy : STD_LOGIC;
  signal rvalid : STD_LOGIC;
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal wr_addr_cap : STD_LOGIC;
  signal wr_data_cap : STD_LOGIC;
  signal wr_data_cap0 : STD_LOGIC;
  signal wr_in_progress : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  signal wvalid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_wren_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_wren_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.bvalid_i_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.rdy_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \GEN_SYNC_WRITE.wr_addr_cap_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of arvalid_d1_i_1 : label is "soft_lutpair26";
begin
  \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ <= \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\;
  \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\(0) <= \^gen_sync_write.axi2ip_wrce_reg[10]_0\(0);
  \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0\(2 downto 0) <= \^gen_sync_write.axi2ip_wrce_reg[22]_0\(2 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
\GEN_REG_FOR_SMPL.buffer_length_wren_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_sync_write.axi2ip_wrce_reg[22]_0\(2),
      I1 => buffer_length_wren1,
      O => buffer_length_wren0
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_sync_write.axi2ip_wrce_reg[10]_0\(0),
      I1 => buffer_length_wren1,
      O => buffer_length_wren0_0
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(0),
      Q => axi2ip_rdaddr_i(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(1),
      Q => axi2ip_rdaddr_i(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(2),
      Q => axi2ip_rdaddr_i(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(3),
      Q => axi2ip_rdaddr_i(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(4),
      Q => axi2ip_rdaddr_i(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(5),
      Q => axi2ip_rdaddr_i(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(6),
      Q => axi2ip_rdaddr_i(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(7),
      Q => axi2ip_rdaddr_i(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(8),
      Q => axi2ip_rdaddr_i(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => arvalid_re,
      D => araddr(9),
      Q => axi2ip_rdaddr_i(9),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(0),
      Q => axi2ip_rdaddr(0),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(1),
      Q => axi2ip_rdaddr(1),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(2),
      Q => axi2ip_rdaddr(2),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(3),
      Q => axi2ip_rdaddr(3),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(4),
      Q => axi2ip_rdaddr(4),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(5),
      Q => axi2ip_rdaddr(5),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(6),
      Q => axi2ip_rdaddr(6),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(7),
      Q => axi2ip_rdaddr(7),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(8),
      Q => axi2ip_rdaddr(8),
      R => SR(0)
    );
\GEN_SYNC_READ.axi2ip_rdaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi2ip_rdaddr_i(9),
      Q => axi2ip_rdaddr(9),
      R => SR(0)
    );
\GEN_SYNC_READ.rvalid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^s_axi_lite_arready\,
      Q => rvalid,
      R => SR(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\,
      I2 => s2mm_dmasr,
      I3 => mm2s_dmasr,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\,
      O => ip2axi_rddata1_out(0)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      I5 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4_n_0\,
      I1 => Q(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(0),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(0),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0\,
      I2 => Q(10),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(10),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => ip2axi_rddata1_out(10)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => axi2ip_rdaddr(2),
      I2 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(10),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(10),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\,
      I2 => Q(11),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(11),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => ip2axi_rddata1_out(11)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(11),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(11),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\,
      O => ip2axi_rddata1_out(12)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(0),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\(0),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      I5 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0\,
      I1 => Q(12),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(12),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(12),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(12),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444400000"
    )
        port map (
      I0 => axi2ip_rdaddr(2),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0\,
      I4 => axi2ip_rdaddr(3),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0\,
      O => ip2axi_rddata1_out(13)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(13),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(13),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => Q(13),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(13),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0000C"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(1),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\(1),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5_n_0\,
      O => ip2axi_rddata1_out(14)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => axi2ip_rdaddr(0),
      I1 => axi2ip_rdaddr(1),
      I2 => axi2ip_rdaddr(9),
      I3 => axi2ip_rdaddr(8),
      I4 => axi2ip_rdaddr(7),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => axi2ip_rdaddr(5),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => axi2ip_rdaddr(6),
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(3),
      I3 => axi2ip_rdaddr(4),
      I4 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(2),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      I5 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_5_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7_n_0\,
      I1 => Q(14),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(14),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_6_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(14),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(14),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_7_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0\,
      I2 => Q(15),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(15),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => ip2axi_rddata1_out(15)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(15),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(15),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => axi2ip_rdaddr(5),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi2ip_rdaddr(5),
      I1 => axi2ip_rdaddr(6),
      I2 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(0),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(0),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(16)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0\,
      I1 => Q(16),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(16),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(16),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(16),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(17)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0\,
      I1 => Q(17),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(17),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(17),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(17),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(2),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(2),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(18)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0\,
      I1 => Q(18),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(18),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(18),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(18),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(3),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(3),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(19)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0\,
      I1 => Q(19),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(19),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(19),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(19),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA8888888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4_n_0\,
      O => ip2axi_rddata1_out(1)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\,
      I2 => axi2ip_rdaddr(4),
      I3 => idle,
      I4 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7_n_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD5D"
    )
        port map (
      I0 => axi2ip_rdaddr(2),
      I1 => idle,
      I2 => axi2ip_rdaddr(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_5_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => axi2ip_rdaddr(6),
      I1 => axi2ip_rdaddr(5),
      I2 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_6_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088088000"
    )
        port map (
      I0 => axi2ip_rdaddr(4),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\,
      I2 => axi2ip_rdaddr(6),
      I3 => Q(1),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(1),
      I5 => axi2ip_rdaddr(5),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_7_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(4),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(4),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(20)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0\,
      I1 => Q(20),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(20),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(20),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(20),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(5),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(5),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(21)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0\,
      I1 => Q(21),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(21),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(21),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(21),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(6),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(22)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0\,
      I1 => Q(22),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(22),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(22),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(22),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(7),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(7),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(23)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0\,
      I1 => Q(23),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(23),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(23),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(23),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(0),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(0),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(24)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0\,
      I1 => Q(24),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(24),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(24),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(24),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(1),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(1),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(25)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0\,
      I1 => Q(25),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(25),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => axi2ip_rdaddr(4),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(25),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(25),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(26),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(2),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => ip2axi_rddata1_out(26)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A000000000C"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(26),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(2),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(27),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(3),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => ip2axi_rddata1_out(27)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A000000000C"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(27),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(3),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(28),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(4),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => ip2axi_rddata1_out(28)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A000000000C"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(28),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(4),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(29),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(5),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => ip2axi_rddata1_out(29)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A000000000C"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(29),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(5),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(2)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0\,
      I1 => Q(2),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(2),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(2),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(2),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(30),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => ip2axi_rddata1_out(30)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A000000000C"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(30),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(6),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      I1 => s_axi_lite_rready,
      I2 => \out\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(31),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(7),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      O => ip2axi_rddata1_out(31)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => axi2ip_rdaddr(0),
      I1 => axi2ip_rdaddr(1),
      I2 => axi2ip_rdaddr(2),
      I3 => axi2ip_rdaddr(9),
      I4 => axi2ip_rdaddr(8),
      I5 => axi2ip_rdaddr(7),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A000000000C"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(31),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(7),
      I2 => axi2ip_rdaddr(4),
      I3 => axi2ip_rdaddr(3),
      I4 => axi2ip_rdaddr(5),
      I5 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => axi2ip_rdaddr(4),
      I1 => axi2ip_rdaddr(3),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => axi2ip_rdaddr(3),
      I1 => axi2ip_rdaddr(4),
      I2 => axi2ip_rdaddr(6),
      I3 => axi2ip_rdaddr(5),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\(0),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(0),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      O => ip2axi_rddata1_out(3)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3_n_0\,
      I1 => Q(3),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(3),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(3),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(3),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAA808080"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\,
      O => ip2axi_rddata1_out(4)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEAEAEA"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\(1),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_6_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(1),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0\,
      I5 => axi2ip_rdaddr(2),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEA00000000"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4_n_0\,
      I1 => Q(4),
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(4),
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      I5 => axi2ip_rdaddr(3),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(4),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(4),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_4_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\,
      O => ip2axi_rddata1_out(5)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0\,
      I2 => Q(5),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(5),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(5),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(5),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\,
      I2 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\,
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1\,
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0\,
      O => ip2axi_rddata1_out(6)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_3_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0\,
      I2 => Q(6),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(6),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(6),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(6),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\,
      I2 => Q(7),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(7),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => ip2axi_rddata1_out(7)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(7),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(7),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\,
      I2 => Q(8),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(8),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => ip2axi_rddata1_out(8)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(8),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(8),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2_n_0\,
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\,
      I2 => Q(9),
      I3 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_4_n_0\,
      I4 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(9),
      I5 => \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_5_n_0\,
      O => ip2axi_rddata1_out(9)
    );
\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C00A0"
    )
        port map (
      I0 => \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(9),
      I1 => \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(9),
      I2 => axi2ip_rdaddr(5),
      I3 => axi2ip_rdaddr(6),
      I4 => axi2ip_rdaddr(4),
      O => \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(0),
      Q => s_axi_lite_rdata(0),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(10),
      Q => s_axi_lite_rdata(10),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(11),
      Q => s_axi_lite_rdata(11),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(12),
      Q => s_axi_lite_rdata(12),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(13),
      Q => s_axi_lite_rdata(13),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(14),
      Q => s_axi_lite_rdata(14),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(15),
      Q => s_axi_lite_rdata(15),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(16),
      Q => s_axi_lite_rdata(16),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(17),
      Q => s_axi_lite_rdata(17),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(18),
      Q => s_axi_lite_rdata(18),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(19),
      Q => s_axi_lite_rdata(19),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(1),
      Q => s_axi_lite_rdata(1),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(20),
      Q => s_axi_lite_rdata(20),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(21),
      Q => s_axi_lite_rdata(21),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(22),
      Q => s_axi_lite_rdata(22),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(23),
      Q => s_axi_lite_rdata(23),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(24),
      Q => s_axi_lite_rdata(24),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(25),
      Q => s_axi_lite_rdata(25),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(26),
      Q => s_axi_lite_rdata(26),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(27),
      Q => s_axi_lite_rdata(27),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(28),
      Q => s_axi_lite_rdata(28),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(29),
      Q => s_axi_lite_rdata(29),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(2),
      Q => s_axi_lite_rdata(2),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(30),
      Q => s_axi_lite_rdata(30),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(31),
      Q => s_axi_lite_rdata(31),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(3),
      Q => s_axi_lite_rdata(3),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(4),
      Q => s_axi_lite_rdata(4),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(5),
      Q => s_axi_lite_rdata(5),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(6),
      Q => s_axi_lite_rdata(6),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(7),
      Q => s_axi_lite_rdata(7),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(8),
      Q => s_axi_lite_rdata(8),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => rvalid,
      D => ip2axi_rddata1_out(9),
      Q => s_axi_lite_rdata(9),
      R => \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => rvalid,
      I1 => \out\,
      I2 => s_axi_lite_rready,
      I3 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      O => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\
    );
\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0\,
      Q => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      R => '0'
    );
\GEN_SYNC_WRITE.awvalid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axi_lite_bvalid\,
      I1 => \out\,
      O => awvalid_d10
    );
\GEN_SYNC_WRITE.awvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => awvalid,
      Q => awvalid_d1,
      R => awvalid_d10
    );
\GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(0),
      I4 => s_axi_lite_awaddr(4),
      I5 => s_axi_lite_awaddr(1),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(2),
      I3 => s_axi_lite_awaddr(1),
      I4 => s_axi_lite_awaddr(0),
      I5 => s_axi_lite_awaddr(4),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(4),
      I4 => s_axi_lite_awaddr(1),
      I5 => s_axi_lite_awaddr(2),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      I1 => s_axi_lite_awaddr(3),
      I2 => s_axi_lite_awaddr(4),
      I3 => s_axi_lite_awaddr(0),
      I4 => s_axi_lite_awaddr(1),
      I5 => s_axi_lite_awaddr(2),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(2),
      I4 => s_axi_lite_awaddr(4),
      I5 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      I1 => s_axi_lite_awaddr(2),
      I2 => s_axi_lite_awaddr(3),
      I3 => s_axi_lite_awaddr(4),
      I4 => s_axi_lite_awaddr(0),
      I5 => s_axi_lite_awaddr(1),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(0),
      I3 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      I4 => s_axi_lite_awaddr(2),
      I5 => s_axi_lite_awaddr(4),
      O => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rdy,
      I1 => \out\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => s_axi_lite_awaddr(3),
      I1 => s_axi_lite_awaddr(1),
      I2 => s_axi_lite_awaddr(0),
      I3 => s_axi_lite_awaddr(4),
      I4 => s_axi_lite_awaddr(2),
      I5 => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_2_n_0\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1_n_0\,
      Q => \^gen_sync_write.axi2ip_wrce_reg[22]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0\,
      Q => \^gen_sync_write.axi2ip_wrce_reg[10]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[12]_i_1_n_0\,
      Q => \^gen_sync_write.axi2ip_wrce_reg[22]_0\(1),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[13]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0\,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[18]_i_1_n_0\,
      Q => E(0),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1_n_0\,
      Q => p_0_in1_in,
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[22]_i_1_n_0\,
      Q => \^gen_sync_write.axi2ip_wrce_reg[22]_0\(2),
      R => '0'
    );
\GEN_SYNC_WRITE.axi2ip_wrce_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1_n_0\,
      Q => \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\(0),
      R => '0'
    );
\GEN_SYNC_WRITE.bvalid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44C0"
    )
        port map (
      I0 => s_axi_lite_bready,
      I1 => \out\,
      I2 => \^s_axi_lite_awready\,
      I3 => \^s_axi_lite_bvalid\,
      O => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\
    );
\GEN_SYNC_WRITE.bvalid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.bvalid_i_i_1_n_0\,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
\GEN_SYNC_WRITE.rdy_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rdy,
      I1 => \out\,
      O => wr_data_cap0
    );
\GEN_SYNC_WRITE.rdy_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_addr_cap,
      I1 => wr_data_cap,
      O => \GEN_SYNC_WRITE.rdy_i_2_n_0\
    );
\GEN_SYNC_WRITE.rdy_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.rdy_i_2_n_0\,
      Q => rdy,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_addr_cap_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => wr_in_progress,
      I1 => awvalid_d1,
      I2 => awvalid,
      I3 => wr_addr_cap,
      O => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_addr_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0\,
      Q => wr_addr_cap,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_data_cap_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => wvalid_d1,
      I1 => wvalid,
      I2 => wr_data_cap,
      O => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_data_cap_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0\,
      Q => wr_data_cap,
      R => wr_data_cap0
    );
\GEN_SYNC_WRITE.wr_in_progress_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => awvalid_d1,
      I1 => awvalid,
      I2 => wr_in_progress,
      O => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\
    );
\GEN_SYNC_WRITE.wr_in_progress_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_SYNC_WRITE.wr_in_progress_i_1_n_0\,
      Q => wr_in_progress,
      R => awvalid_d10
    );
\GEN_SYNC_WRITE.wready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => rdy,
      Q => \^s_axi_lite_awready\,
      R => '0'
    );
\GEN_SYNC_WRITE.wvalid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => wvalid,
      Q => wvalid_d1,
      R => awvalid_d10
    );
\araddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => araddr(0),
      R => SR(0)
    );
\araddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => araddr(1),
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => araddr(2),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => araddr(3),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => araddr(4),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => araddr(5),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(6),
      Q => araddr(6),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(7),
      Q => araddr(7),
      R => SR(0)
    );
\araddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(8),
      Q => araddr(8),
      R => SR(0)
    );
\araddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(9),
      Q => araddr(9),
      R => SR(0)
    );
arready_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => arvalid_d1,
      I1 => arvalid,
      I2 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      O => arvalid_re
    );
arready_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_re,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
arvalid_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\,
      I1 => arvalid,
      I2 => \^gen_sync_read.s_axi_lite_rvalid_i_reg_0\,
      O => arvalid_d1_i_1_n_0
    );
arvalid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => arvalid_d1_i_1_n_0,
      Q => arvalid_d1,
      R => '0'
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_mm2s_cmdsts_if is
  port (
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    dma_mm2s_error : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_decerr_i_reg_0 : out STD_LOGIC;
    mm2s_slverr_i_reg_0 : out STD_LOGIC;
    mm2s_interr_i_reg_0 : out STD_LOGIC;
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\ : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    mm2s_decerr_i : in STD_LOGIC;
    \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1\ : in STD_LOGIC;
    sts_received_i_reg_1 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_mm2s_cmdsts_if : entity is "axi_dma_mm2s_cmdsts_if";
end CNN_imp_axi_dma_0_0_axi_dma_mm2s_cmdsts_if;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_mm2s_cmdsts_if is
  signal \^dma_mm2s_error\ : STD_LOGIC;
  signal \^m_axis_mm2s_sts_tready\ : STD_LOGIC;
  signal mm2s_error_i_1_n_0 : STD_LOGIC;
  signal mm2s_smpl_decerr_set : STD_LOGIC;
  signal mm2s_smpl_interr_set : STD_LOGIC;
  signal mm2s_smpl_slverr_set : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid_split\ : STD_LOGIC;
  signal \^sts_received_i_reg_0\ : STD_LOGIC;
  signal sts_tready_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dma_interr_i_1__0\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of mm2s_error_i_1 : label is "soft_lutpair1";
begin
  dma_mm2s_error <= \^dma_mm2s_error\;
  m_axis_mm2s_sts_tready <= \^m_axis_mm2s_sts_tready\;
  s_axis_mm2s_cmd_tvalid_split <= \^s_axis_mm2s_cmd_tvalid_split\;
  sts_received_i_reg_0 <= \^sts_received_i_reg_0\;
\FSM_sequential_smpl_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00031100"
    )
        port map (
      I0 => \^sts_received_i_reg_0\,
      I1 => mm2s_stop_i,
      I2 => \^s_axis_mm2s_cmd_tvalid_split\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1\,
      Q => \^s_axis_mm2s_cmd_tvalid_split\,
      R => \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\
    );
dma_decerr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_smpl_decerr_set,
      I1 => dma_decerr_reg,
      O => mm2s_decerr_i_reg_0
    );
\dma_interr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_smpl_interr_set,
      I1 => dma_interr_reg,
      O => mm2s_interr_i_reg_0
    );
dma_slverr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_smpl_slverr_set,
      I1 => dma_slverr_reg,
      O => mm2s_slverr_i_reg_0
    );
mm2s_decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_decerr_i,
      Q => mm2s_smpl_decerr_set,
      R => \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\
    );
mm2s_error_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mm2s_smpl_interr_set,
      I1 => mm2s_smpl_decerr_set,
      I2 => mm2s_smpl_slverr_set,
      I3 => \^dma_mm2s_error\,
      O => mm2s_error_i_1_n_0
    );
mm2s_error_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_error_i_1_n_0,
      Q => \^dma_mm2s_error\,
      R => \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\
    );
mm2s_interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_interr_i,
      Q => mm2s_smpl_interr_set,
      R => \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\
    );
mm2s_slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_slverr_i,
      Q => mm2s_smpl_slverr_set,
      R => \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_received_i_reg_1,
      Q => \^sts_received_i_reg_0\,
      R => '0'
    );
sts_tready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => \^sts_received_i_reg_0\,
      I1 => \out\,
      I2 => \^m_axis_mm2s_sts_tready\,
      I3 => m_axis_mm2s_sts_tvalid_int,
      O => sts_tready_i_1_n_0
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_tready_i_1_n_0,
      Q => \^m_axis_mm2s_sts_tready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_mm2s_sts_mngr is
  port (
    mm2s_halted_clr : out STD_LOGIC;
    mm2s_halted_set : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_reg : out STD_LOGIC;
    mm2s_halted_set_reg_0 : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_sts_received_clr : in STD_LOGIC;
    idle : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_mm2s_sts_mngr : entity is "axi_dma_mm2s_sts_mngr";
end CNN_imp_axi_dma_0_0_axi_dma_mm2s_sts_mngr;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_mm2s_sts_mngr is
  signal all_is_idle_d1 : STD_LOGIC;
  signal \^mm2s_halted_set\ : STD_LOGIC;
begin
  mm2s_halted_set <= \^mm2s_halted_set\;
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_all_idle,
      Q => all_is_idle_d1,
      R => mm2s_halted_set_reg_0
    );
\axi_dma_tstvec[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^mm2s_halted_set\,
      I1 => mm2s_dmasr,
      I2 => mm2s_stop_i,
      I3 => mm2s_sts_received_clr,
      O => axi_dma_tstvec(0)
    );
idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE0A00000000"
    )
        port map (
      I0 => idle,
      I1 => mm2s_dmacr(0),
      I2 => all_is_idle_d1,
      I3 => mm2s_all_idle,
      I4 => \^mm2s_halted_set\,
      I5 => m_axi_sg_aresetn,
      O => idle_reg
    );
mm2s_halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_dmacr(0),
      Q => mm2s_halted_clr,
      R => mm2s_halted_set_reg_0
    );
mm2s_halted_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_halted_set0,
      Q => \^mm2s_halted_set\,
      R => mm2s_halted_set_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_register is
  port (
    mm2s_error_out : out STD_LOGIC;
    mm2s_length_wren : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    mm2s_dmasr : out STD_LOGIC;
    idle : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s_axi_lite_wdata_0_sp_1 : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    soft_reset : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    err_irq_reg_0 : out STD_LOGIC;
    \threshold_is_zero__6\ : out STD_LOGIC;
    buffer_length_wren1 : out STD_LOGIC;
    \dmacr_i_reg[3]_0\ : out STD_LOGIC;
    \dmacr_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmacr_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dmacr_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \dmacr_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    buffer_length_wren0 : in STD_LOGIC;
    \dmacr_i_reg[0]_1\ : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]_1\ : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in1_in : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_register : entity is "axi_dma_register";
end CNN_imp_axi_dma_0_0_axi_dma_register;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_register is
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0\ : STD_LOGIC;
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0\ : STD_LOGIC;
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0\ : STD_LOGIC;
  signal \GEN_REG_FOR_SMPL.buffer_length_wren_i_6_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[23]_i_3_n_0\ : STD_LOGIC;
  signal \dmacr_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal \introut_i_1__0_n_0\ : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal \^mm2s_error_out\ : STD_LOGIC;
  signal s_axi_lite_wdata_0_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_wren_i_6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \dmacr_i[23]_i_2\ : label is "soft_lutpair30";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\ <= \^dmacr_i_reg[0]_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  \dmacr_i_reg[4]_0\(1 downto 0) <= \^dmacr_i_reg[4]_0\(1 downto 0);
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  mm2s_error_out <= \^mm2s_error_out\;
  s_axi_lite_wdata_0_sp_1 <= s_axi_lite_wdata_0_sn_1;
\GEN_CMD_BTT_EQL_23.cmnd_data[26]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dmacr_i_reg[4]_0\(0),
      O => \dmacr_i_reg[3]_0\
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(0),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(10),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(10),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(11),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(11),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(12),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(12),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(13),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(13),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(14),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(14),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(15),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(15),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(16),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(16),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(17),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(17),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(18),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(18),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(19),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(19),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(1),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(20),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(20),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(21),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(21),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(22),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(22),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(23),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(23),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(24),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(24),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(25),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(25),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(26),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(26),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(27),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(27),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(28),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(28),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(29),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(29),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(2),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(30),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(30),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(31),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(3),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(4),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(5),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(6),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(7),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(8),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(8),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0),
      D => s_axi_lite_wdata(9),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(9),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(0),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(10),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(10),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(11),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(11),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(12),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(12),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(13),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(13),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(14),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(14),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(15),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(15),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(16),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(16),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(17),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(17),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(18),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(18),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(19),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(19),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(1),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(20),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(20),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(21),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(21),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(22),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(22),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(23),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(23),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(24),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(24),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(25),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(25),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(2),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(3),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(4),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(5),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(6),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(7),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(8),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(8),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0),
      D => s_axi_lite_wdata(9),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(9),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0\,
      I1 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0\,
      I2 => s_axi_lite_wdata(6),
      I3 => s_axi_lite_wdata(7),
      I4 => s_axi_lite_wdata(8),
      I5 => s_axi_lite_wdata(9),
      O => buffer_length_wren1
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0\,
      I1 => s_axi_lite_wdata(5),
      I2 => s_axi_lite_wdata(4),
      I3 => s_axi_lite_wdata(3),
      I4 => s_axi_lite_wdata(2),
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_3_n_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => s_axi_lite_wdata(15),
      I2 => s_axi_lite_wdata(25),
      I3 => s_axi_lite_wdata(24),
      I4 => \dmacr_i[23]_i_3_n_0\,
      I5 => \GEN_REG_FOR_SMPL.buffer_length_wren_i_6_n_0\,
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_4_n_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_axi_lite_wdata(13),
      I1 => s_axi_lite_wdata(12),
      I2 => s_axi_lite_wdata(11),
      I3 => s_axi_lite_wdata(10),
      I4 => s_axi_lite_wdata(0),
      I5 => s_axi_lite_wdata(1),
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_5_n_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_lite_wdata(21),
      I1 => s_axi_lite_wdata(20),
      I2 => s_axi_lite_wdata(23),
      I3 => s_axi_lite_wdata(22),
      O => \GEN_REG_FOR_SMPL.buffer_length_wren_i_6_n_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => buffer_length_wren0,
      Q => mm2s_length_wren,
      R => \dmacr_i_reg[4]_1\(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => s_axi_lite_wdata(0),
      I1 => E(0),
      I2 => \^dmacr_i_reg[0]_0\,
      I3 => \dmacr_i_reg[2]_1\,
      I4 => mm2s_stop,
      I5 => \^mm2s_error_out\,
      O => s_axi_lite_wdata_0_sn_1
    );
\dmacr_i[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_lite_wdata(22),
      I1 => s_axi_lite_wdata(23),
      I2 => s_axi_lite_wdata(20),
      I3 => s_axi_lite_wdata(21),
      I4 => \dmacr_i[23]_i_3_n_0\,
      O => \threshold_is_zero__6\
    );
\dmacr_i[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_lite_wdata(16),
      I1 => s_axi_lite_wdata(17),
      I2 => s_axi_lite_wdata(18),
      I3 => s_axi_lite_wdata(19),
      O => \dmacr_i[23]_i_3_n_0\
    );
\dmacr_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECFFFFFFECECECEC"
    )
        port map (
      I0 => s_axi_lite_wdata(2),
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => E(0),
      I3 => s2mm_soft_reset_done,
      I4 => mm2s_soft_reset_done,
      I5 => \dmacr_i_reg[2]_1\,
      O => \dmacr_i[2]_i_2_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]_1\,
      Q => \^dmacr_i_reg[0]_0\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(12),
      Q => \^q\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(13),
      Q => \^q\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(14),
      Q => \^q\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(16),
      Q => \dmacr_i_reg[23]_0\(0),
      S => SS(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(17),
      Q => \dmacr_i_reg[23]_0\(1),
      R => SS(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(18),
      Q => \dmacr_i_reg[23]_0\(2),
      R => SS(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(19),
      Q => \dmacr_i_reg[23]_0\(3),
      R => SS(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(20),
      Q => \dmacr_i_reg[23]_0\(4),
      R => SS(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \dmacr_i_reg[23]_0\(5),
      R => SS(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \dmacr_i_reg[23]_0\(6),
      R => SS(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(23),
      Q => \dmacr_i_reg[23]_0\(7),
      R => SS(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(24),
      Q => \dmacr_i_reg[31]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(25),
      Q => \dmacr_i_reg[31]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(26),
      Q => \dmacr_i_reg[31]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(27),
      Q => \dmacr_i_reg[31]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(28),
      Q => \dmacr_i_reg[31]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(29),
      Q => \dmacr_i_reg[31]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \dmacr_i[2]_i_2_n_0\,
      Q => \^dmacr_i_reg[2]_0\,
      R => soft_reset_clr
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(30),
      Q => \dmacr_i_reg[31]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(31),
      Q => \dmacr_i_reg[31]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(3),
      Q => \^dmacr_i_reg[4]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(4),
      Q => \^dmacr_i_reg[4]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5FDF00CC"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => \^mm2s_error_out\,
      I2 => p_0_in1_in,
      I3 => error_d1,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
error_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_interr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      O => \^mm2s_error_out\
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^mm2s_error_out\,
      Q => error_d1,
      R => \dmacr_i_reg[4]_1\(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => halted_reg_0,
      Q => mm2s_dmasr,
      R => '0'
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => idle_reg_0,
      Q => idle,
      R => '0'
    );
\introut_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
        port map (
      I0 => \^ioc_irq_reg_0\,
      I1 => \^q\(0),
      I2 => m_axi_sg_aresetn,
      I3 => \^dmacr_i_reg[2]_0\,
      I4 => \^err_irq_reg_0\,
      I5 => \^q\(2),
      O => \introut_i_1__0_n_0\
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \introut_i_1__0_n_0\,
      Q => mm2s_introut,
      R => '0'
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_lite_wdata(12),
      I1 => p_0_in1_in,
      I2 => axi_dma_tstvec(0),
      I3 => \^ioc_irq_reg_0\,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => \^ioc_irq_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
mm2s_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^dmacr_i_reg[0]_0\,
      I1 => mm2s_halt_cmplt,
      I2 => mm2s_stop_i,
      I3 => mm2s_all_idle,
      O => mm2s_halted_set0
    );
soft_reset_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => \dmacr_i_reg[2]_1\,
      O => soft_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_register_s2mm is
  port (
    s2mm_length_wren : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    s2mm_dmasr : out STD_LOGIC;
    idle_reg_0 : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    dma_slverr_reg_1 : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    soft_reset_re0 : out STD_LOGIC;
    \dmacr_i_reg[2]_1\ : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    \dmacr_i_reg[2]_2\ : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    s2mm_stop_i : out STD_LOGIC;
    err_irq_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ioc_irq_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[3]_0\ : out STD_LOGIC;
    \dmacr_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmacr_i_reg[23]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \dmacr_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \dmacr_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    buffer_length_wren0 : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    idle_reg_1 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_2 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    \dmacr_i_reg[2]_3\ : in STD_LOGIC;
    \dmacr_i_reg[0]_1\ : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_stop : in STD_LOGIC;
    mm2s_error_out : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s_soft_reset_i_0 : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    \dmacr_i_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ioc_irq_reg_1 : in STD_LOGIC;
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_register_s2mm : entity is "axi_dma_register_s2mm";
end CNN_imp_axi_dma_0_0_axi_dma_register_s2mm;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_register_s2mm is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dmacr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal error_d1 : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal ioc_irq_i_1_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal s2mm_error_out : STD_LOGIC;
  signal \^s2mm_stop_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_dma_tstvec[4]_INST_0_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[5]_INST_0_i_1\ : label is "soft_lutpair31";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]_0\ <= \^dmacr_i_reg[0]_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  \dmacr_i_reg[4]_0\(1 downto 0) <= \^dmacr_i_reg[4]_0\(1 downto 0);
  err_irq_reg_0 <= \^err_irq_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  s2mm_stop_i <= \^s2mm_stop_i\;
\GEN_CMD_BTT_EQL_23.cmnd_data[26]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dmacr_i_reg[4]_0\(0),
      O => \dmacr_i_reg[3]_0\
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(0),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(10),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(10),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(11),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(11),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(12),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(12),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(13),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(13),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(14),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(14),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(15),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(15),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(16),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(16),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(17),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(17),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(18),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(18),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(19),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(19),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(1),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(20),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(20),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(21),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(21),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(22),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(22),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(23),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(23),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(24),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(24),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(25),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(25),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(26),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(26),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(27),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(27),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(28),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(28),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(29),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(29),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(2),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(30),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(30),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(31),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(3),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(4),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(5),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(6),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(7),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(8),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(8),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_address_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0),
      D => s_axi_lite_wdata(9),
      Q => \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(9),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(0),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(10),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(10),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(11),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(11),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(12),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(12),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(13),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(13),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(14),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(14),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(15),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(15),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(16),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(16),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(17),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(17),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(18),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(18),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(19),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(19),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(1),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(20),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(20),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(21),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(21),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(22),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(22),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(23),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(23),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(24),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(24),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(25),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(25),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(2),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(3),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(4),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(5),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(6),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(7),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(8),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(8),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0),
      D => D(9),
      Q => \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(9),
      R => \dmacr_i_reg[4]_1\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_wren_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => buffer_length_wren0,
      Q => s2mm_length_wren,
      R => \dmacr_i_reg[4]_1\(0)
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800FFFFA800A800"
    )
        port map (
      I0 => mm2s_all_idle,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => \dmacr_i_reg[2]_3\,
      I3 => mm2s_halt_cmplt,
      I4 => soft_reset_clr,
      I5 => s_soft_reset_i,
      O => \dmacr_i_reg[2]_1\
    );
\GNE_SYNC_RESET.s_soft_reset_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800FFFFA800A800"
    )
        port map (
      I0 => s2mm_all_idle,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => \dmacr_i_reg[2]_3\,
      I3 => s2mm_halt_cmplt,
      I4 => soft_reset_clr,
      I5 => s_soft_reset_i_0,
      O => \dmacr_i_reg[2]_2\
    );
\axi_dma_tstvec[4]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma_s2mm_error,
      I1 => dma_mm2s_error,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => \dmacr_i_reg[2]_3\,
      O => mm2s_stop_i
    );
\axi_dma_tstvec[5]_INST_0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dma_mm2s_error,
      I1 => dma_s2mm_error,
      I2 => \^dmacr_i_reg[2]_0\,
      I3 => \dmacr_i_reg[2]_3\,
      O => \^s2mm_stop_i\
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => dma_slverr_reg_2,
      Q => \^dma_slverr_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_interr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      I3 => m_axi_sg_aresetn,
      I4 => \dmacr_i_reg[2]_3\,
      I5 => \dmacr_i_reg[0]_1\,
      O => dma_slverr_reg_1
    );
\dmacr_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_interr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      I3 => m_axi_sg_aresetn,
      I4 => \dmacr_i_reg[2]_3\,
      I5 => \dmacr_i[0]_i_2__0_n_0\,
      O => \dmacr_i[0]_i_1__0_n_0\
    );
\dmacr_i[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000B8"
    )
        port map (
      I0 => s_axi_lite_wdata(0),
      I1 => E(0),
      I2 => \^dmacr_i_reg[0]_0\,
      I3 => \^dmacr_i_reg[2]_0\,
      I4 => s2mm_stop,
      I5 => mm2s_error_out,
      O => \dmacr_i[0]_i_2__0_n_0\
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECFFFFFFECECECEC"
    )
        port map (
      I0 => s_axi_lite_wdata(2),
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => E(0),
      I3 => s2mm_soft_reset_done,
      I4 => mm2s_soft_reset_done,
      I5 => \dmacr_i_reg[2]_3\,
      O => \dmacr_i[2]_i_1_n_0\
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \dmacr_i[0]_i_1__0_n_0\,
      Q => \^dmacr_i_reg[0]_0\,
      R => '0'
    );
\dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(12),
      Q => \^q\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(13),
      Q => \^q\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(14),
      Q => \^q\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(16),
      Q => \dmacr_i_reg[23]_0\(0),
      S => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(17),
      Q => \dmacr_i_reg[23]_0\(1),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(18),
      Q => \dmacr_i_reg[23]_0\(2),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(19),
      Q => \dmacr_i_reg[23]_0\(3),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(20),
      Q => \dmacr_i_reg[23]_0\(4),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(21),
      Q => \dmacr_i_reg[23]_0\(5),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(22),
      Q => \dmacr_i_reg[23]_0\(6),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(23),
      Q => \dmacr_i_reg[23]_0\(7),
      R => \dmacr_i_reg[16]_0\(0)
    );
\dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(24),
      Q => \dmacr_i_reg[31]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(25),
      Q => \dmacr_i_reg[31]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(26),
      Q => \dmacr_i_reg[31]_0\(2),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(27),
      Q => \dmacr_i_reg[31]_0\(3),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(28),
      Q => \dmacr_i_reg[31]_0\(4),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(29),
      Q => \dmacr_i_reg[31]_0\(5),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \dmacr_i[2]_i_1_n_0\,
      Q => \^dmacr_i_reg[2]_0\,
      R => soft_reset_clr
    );
\dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(30),
      Q => \dmacr_i_reg[31]_0\(6),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(31),
      Q => \dmacr_i_reg[31]_0\(7),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(3),
      Q => \^dmacr_i_reg[4]_0\(0),
      R => \dmacr_i_reg[4]_1\(0)
    );
\dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => E(0),
      D => s_axi_lite_wdata(4),
      Q => \^dmacr_i_reg[4]_0\(1),
      R => \dmacr_i_reg[4]_1\(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => s_axi_lite_wdata(14),
      I1 => s2mm_error_out,
      I2 => error_d1,
      I3 => ioc_irq_reg_1,
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
\error_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dma_slverr_reg_0\,
      I1 => \^dma_interr_reg_0\,
      I2 => \^dma_decerr_reg_0\,
      O => s2mm_error_out
    );
error_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_error_out,
      Q => error_d1,
      R => \dmacr_i_reg[4]_1\(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => halted_reg_0,
      Q => s2mm_dmasr,
      R => '0'
    );
idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => idle_reg_1,
      Q => idle_reg_0,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400040004000"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => m_axi_sg_aresetn,
      I2 => \^err_irq_reg_0\,
      I3 => \^q\(2),
      I4 => \^ioc_irq_reg_0\,
      I5 => \^q\(0),
      O => introut_i_1_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => s2mm_introut,
      R => '0'
    );
ioc_irq_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => s_axi_lite_wdata(12),
      I1 => ioc_irq_reg_1,
      I2 => axi_dma_tstvec(0),
      I3 => \^ioc_irq_reg_0\,
      O => ioc_irq_i_1_n_0
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ioc_irq_i_1_n_0,
      Q => \^ioc_irq_reg_0\,
      R => \dmacr_i_reg[4]_1\(0)
    );
s2mm_halted_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^dmacr_i_reg[0]_0\,
      I1 => s2mm_halt_cmplt,
      I2 => \^s2mm_stop_i\,
      I3 => s2mm_all_idle,
      O => s2mm_halted_set0
    );
soft_reset_re_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => \dmacr_i_reg[2]_3\,
      I2 => soft_reset_d1,
      O => soft_reset_re0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_reset is
  port (
    \out\ : out STD_LOGIC;
    \GNE_SYNC_RESET.prmry_resetn_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    soft_reset_re : out STD_LOGIC;
    \GNE_SYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    m_axi_sg_aresetn : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_2\ : out STD_LOGIC;
    assert_sftrst_d1_reg_0 : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_2\ : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    halted_reg : in STD_LOGIC;
    s2mm_halted_set : in STD_LOGIC;
    s2mm_halted_clr : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    mm2s_halted_clr : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_reset : entity is "axi_dma_reset";
end CNN_imp_axi_dma_0_0_axi_dma_reset;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_reset is
  signal \GNE_SYNC_RESET.halt_i_i_1_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.prmry_reset_out_n_reg0\ : STD_LOGIC;
  signal \^gne_sync_reset.s_soft_reset_i_reg_1\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal mm2s_halt : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of n_0_0 : signal is "no";
  signal n_0_1234 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute equivalent_register_removal of \out\ : signal is "no";
  signal resetn_i : STD_LOGIC;
  attribute RTL_KEEP of resetn_i : signal is "true";
  attribute equivalent_register_removal of resetn_i : signal is "no";
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal s_soft_reset_i_re : STD_LOGIC;
  signal sft_rst_dly1 : STD_LOGIC;
  signal sft_rst_dly2 : STD_LOGIC;
  signal sft_rst_dly3 : STD_LOGIC;
  signal sft_rst_dly4 : STD_LOGIC;
  signal sft_rst_dly5 : STD_LOGIC;
  signal sft_rst_dly6 : STD_LOGIC;
  signal sft_rst_dly7 : STD_LOGIC;
  signal \^soft_reset_re\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.min_assert_sftrst_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1\ : label is "soft_lutpair374";
  attribute KEEP : string;
  attribute KEEP of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute KEEP of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute KEEP of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
begin
  \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ <= \^gne_sync_reset.s_soft_reset_i_reg_1\;
  \out\ <= \^out\;
  soft_reset_re <= \^soft_reset_re\;
\FSM_sequential_smpl_cs[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => \GNE_SYNC_RESET.scndry_resetn_reg_2\
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => assert_sftrst_d1,
      I1 => min_assert_sftrst,
      I2 => \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\,
      O => assert_sftrst_d1_reg_0
    );
\GNE_SYNC_RESET.halt_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => mm2s_halt,
      I1 => \^soft_reset_re\,
      I2 => mm2s_stop,
      I3 => min_assert_sftrst,
      I4 => scndry_out,
      I5 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      O => \GNE_SYNC_RESET.halt_i_i_1_n_0\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.halt_i_i_1_n_0\,
      Q => mm2s_halt,
      R => '0'
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => sft_rst_dly7,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      O => \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.min_assert_sftrst_i_1_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => scndry_out,
      I2 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      O => \GNE_SYNC_RESET.prmry_reset_out_n_reg0\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.prmry_reset_out_n_reg0\,
      Q => mm2s_prmry_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => resetn_i,
      Q => \GNE_SYNC_RESET.prmry_resetn_reg_0\,
      R => '0'
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.s_soft_reset_i_reg_2\,
      Q => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      R => '0'
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => resetn_i,
      Q => \^out\,
      R => '0'
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      I1 => s_soft_reset_i_d1,
      O => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => mm2s_all_idle,
      D => '0',
      Q => sft_rst_dly1,
      S => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly1,
      Q => sft_rst_dly2,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly2,
      Q => sft_rst_dly3,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly3,
      Q => sft_rst_dly4,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly4,
      Q => sft_rst_dly5,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly5,
      Q => sft_rst_dly6,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => mm2s_all_idle,
      D => sft_rst_dly6,
      Q => sft_rst_dly7,
      R => s_soft_reset_i_re
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      I1 => scndry_out,
      I2 => min_assert_sftrst,
      O => resetn_i
    );
dm_prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn_i,
      O => \GNE_SYNC_RESET.s_soft_reset_i_reg_0\
    );
halted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF1F1"
    )
        port map (
      I0 => \^out\,
      I1 => halted_reg,
      I2 => s2mm_halted_set,
      I3 => s2mm_halted_clr,
      I4 => s2mm_dmasr,
      O => \GNE_SYNC_RESET.scndry_resetn_reg_0\
    );
\halted_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFF1F1"
    )
        port map (
      I0 => \^out\,
      I1 => halted_reg,
      I2 => mm2s_halted_set,
      I3 => mm2s_halted_clr,
      I4 => mm2s_dmasr,
      O => \GNE_SYNC_RESET.scndry_resetn_reg_1\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_1234: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => n_0_1234
    );
introut_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\,
      I1 => halted_reg,
      O => m_axi_sg_aresetn
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
sig_s_h_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mm2s_halt,
      I1 => sig_rst2all_stop_request,
      O => \GNE_SYNC_RESET.halt_i_reg_0\
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => soft_reset,
      Q => soft_reset_d1,
      R => '0'
    );
soft_reset_re_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => soft_reset_re0,
      Q => \^soft_reset_re\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_reset_1 is
  port (
    \out\ : out STD_LOGIC;
    \GNE_SYNC_RESET.prmry_resetn_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ : out STD_LOGIC;
    \GNE_SYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    soft_reset_clr : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GNE_SYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GNE_SYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    assert_sftrst_d1_reg_0 : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_2\ : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC;
    soft_reset_re : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ : in STD_LOGIC;
    \dmacr_i_reg[2]\ : in STD_LOGIC;
    \threshold_is_zero__6\ : in STD_LOGIC;
    \dmacr_i_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dmacr_i_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_reset_1 : entity is "axi_dma_reset";
end CNN_imp_axi_dma_0_0_axi_dma_reset_1;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_reset_1 is
  signal \GNE_SYNC_RESET.halt_i_i_1__0_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.prmry_reset_out_n_reg0\ : STD_LOGIC;
  signal \^gne_sync_reset.s_soft_reset_i_reg_1\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.sft_rst_dly1_reg_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.sft_rst_dly2_reg_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.sft_rst_dly3_reg_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.sft_rst_dly4_reg_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.sft_rst_dly5_reg_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.sft_rst_dly6_reg_n_0\ : STD_LOGIC;
  signal \GNE_SYNC_RESET.sft_rst_dly7_reg_n_0\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal min_assert_sftrst : STD_LOGIC;
  signal n_0_0 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of n_0_0 : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of n_0_0 : signal is "no";
  signal n_0_1236 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  attribute RTL_KEEP of \out\ : signal is "true";
  attribute equivalent_register_removal of \out\ : signal is "no";
  signal resetn_i : STD_LOGIC;
  attribute RTL_KEEP of resetn_i : signal is "true";
  attribute equivalent_register_removal of resetn_i : signal is "no";
  signal s2mm_halt : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  signal s_soft_reset_i_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.min_assert_sftrst_i_1__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\ : label is "soft_lutpair375";
  attribute KEEP : string;
  attribute KEEP of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_reset_out_n_reg\ : label is "no";
  attribute KEEP of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.prmry_resetn_reg\ : label is "no";
  attribute KEEP of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "yes";
  attribute equivalent_register_removal of \GNE_SYNC_RESET.scndry_resetn_reg\ : label is "no";
  attribute SOFT_HLUTNM of \dmacr_i[2]_i_1__0\ : label is "soft_lutpair376";
begin
  \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ <= \^gne_sync_reset.s_soft_reset_i_reg_1\;
  \out\ <= \^out\;
\FSM_sequential_smpl_cs[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => \GNE_SYNC_RESET.scndry_resetn_reg_1\
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => assert_sftrst_d1,
      I1 => min_assert_sftrst,
      I2 => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\,
      O => assert_sftrst_d1_reg_0
    );
\GNE_SYNC_RESET.halt_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FE0000"
    )
        port map (
      I0 => s2mm_halt,
      I1 => soft_reset_re,
      I2 => s2mm_stop,
      I3 => min_assert_sftrst,
      I4 => scndry_out,
      I5 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      O => \GNE_SYNC_RESET.halt_i_i_1__0_n_0\
    );
\GNE_SYNC_RESET.halt_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.halt_i_i_1__0_n_0\,
      Q => s2mm_halt,
      R => '0'
    );
\GNE_SYNC_RESET.min_assert_sftrst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \GNE_SYNC_RESET.sft_rst_dly7_reg_n_0\,
      I1 => min_assert_sftrst,
      I2 => s_soft_reset_i_d1,
      I3 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      O => \GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0\
    );
\GNE_SYNC_RESET.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.min_assert_sftrst_i_1__0_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_reset_out_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => scndry_out,
      I2 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      O => \GNE_SYNC_RESET.prmry_reset_out_n_reg0\
    );
\GNE_SYNC_RESET.prmry_reset_out_n_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.prmry_reset_out_n_reg0\,
      Q => s2mm_prmry_reset_out_n,
      R => '0'
    );
\GNE_SYNC_RESET.prmry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => resetn_i,
      Q => \GNE_SYNC_RESET.prmry_resetn_reg_0\,
      R => '0'
    );
\GNE_SYNC_RESET.s_soft_reset_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GNE_SYNC_RESET.s_soft_reset_i_reg_2\,
      Q => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      R => '0'
    );
\GNE_SYNC_RESET.scndry_resetn_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => resetn_i,
      Q => \^out\,
      R => '0'
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      I1 => s_soft_reset_i_d1,
      O => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => s2mm_all_idle,
      D => '0',
      Q => \GNE_SYNC_RESET.sft_rst_dly1_reg_n_0\,
      S => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => s2mm_all_idle,
      D => \GNE_SYNC_RESET.sft_rst_dly1_reg_n_0\,
      Q => \GNE_SYNC_RESET.sft_rst_dly2_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => s2mm_all_idle,
      D => \GNE_SYNC_RESET.sft_rst_dly2_reg_n_0\,
      Q => \GNE_SYNC_RESET.sft_rst_dly3_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly4_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => s2mm_all_idle,
      D => \GNE_SYNC_RESET.sft_rst_dly3_reg_n_0\,
      Q => \GNE_SYNC_RESET.sft_rst_dly4_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly5_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => s2mm_all_idle,
      D => \GNE_SYNC_RESET.sft_rst_dly4_reg_n_0\,
      Q => \GNE_SYNC_RESET.sft_rst_dly5_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly6_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => s2mm_all_idle,
      D => \GNE_SYNC_RESET.sft_rst_dly5_reg_n_0\,
      Q => \GNE_SYNC_RESET.sft_rst_dly6_reg_n_0\,
      R => s_soft_reset_i_re
    );
\GNE_SYNC_RESET.sft_rst_dly7_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => s2mm_all_idle,
      D => \GNE_SYNC_RESET.sft_rst_dly6_reg_n_0\,
      Q => \GNE_SYNC_RESET.sft_rst_dly7_reg_n_0\,
      R => s_soft_reset_i_re
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\dm_prmry_resetn_inferred_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      I1 => scndry_out,
      I2 => min_assert_sftrst,
      O => resetn_i
    );
dm_prmry_resetn_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => resetn_i,
      O => \GNE_SYNC_RESET.s_soft_reset_i_reg_0\
    );
\dmacr_i[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \threshold_is_zero__6\,
      I1 => \dmacr_i_reg[16]\(1),
      I2 => \^out\,
      I3 => \dmacr_i_reg[4]\,
      O => \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\(0)
    );
\dmacr_i[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"888F"
    )
        port map (
      I0 => \threshold_is_zero__6\,
      I1 => \dmacr_i_reg[16]\(0),
      I2 => \^out\,
      I3 => \dmacr_i_reg[4]\,
      O => SS(0)
    );
\dmacr_i[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\,
      I1 => \dmacr_i_reg[2]\,
      O => soft_reset_clr
    );
\dmacr_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      I1 => \dmacr_i_reg[4]\,
      O => \GNE_SYNC_RESET.scndry_resetn_reg_0\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_1236: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\,
      O => n_0_1236
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \^gne_sync_reset.s_soft_reset_i_reg_1\,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
\sig_s_h_halt_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_halt,
      I1 => sig_s_h_halt_reg,
      O => \GNE_SYNC_RESET.halt_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_s2mm_cmdsts_if is
  port (
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    smpl_dma_overflow : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\ : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_done_reg_0\ : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0\ : in STD_LOGIC;
    sts_received_i_reg_1 : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1\ : in STD_LOGIC;
    s2mm_stop_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    dma_interr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_s2mm_cmdsts_if : entity is "axi_dma_s2mm_cmdsts_if";
end CNN_imp_axi_dma_0_0_axi_dma_s2mm_cmdsts_if;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_s2mm_cmdsts_if is
  signal \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0\ : STD_LOGIC;
  signal \^dma_s2mm_error\ : STD_LOGIC;
  signal \^m_axis_s2mm_sts_tready\ : STD_LOGIC;
  signal s2mm_brcvd : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal s2mm_bytes_rcvd_wren : STD_LOGIC;
  signal s2mm_error_i_1_n_0 : STD_LOGIC;
  signal s2mm_smpl_decerr_set : STD_LOGIC;
  signal s2mm_smpl_slverr_set : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid_split\ : STD_LOGIC;
  signal \^smpl_dma_overflow\ : STD_LOGIC;
  signal \^sts_received_i_reg_0\ : STD_LOGIC;
  signal \sts_tready_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[11]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[15]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[16]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[17]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[18]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[19]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[20]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[21]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[22]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[23]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[24]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[25]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[25]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[5]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_REG_FOR_SMPL.buffer_length_i[9]_i_1\ : label is "soft_lutpair12";
begin
  dma_s2mm_error <= \^dma_s2mm_error\;
  m_axis_s2mm_sts_tready <= \^m_axis_s2mm_sts_tready\;
  s_axis_s2mm_cmd_tvalid_split <= \^s_axis_s2mm_cmd_tvalid_split\;
  smpl_dma_overflow <= \^smpl_dma_overflow\;
  sts_received_i_reg_0 <= \^sts_received_i_reg_0\;
\FSM_sequential_smpl_cs[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00031100"
    )
        port map (
      I0 => \^sts_received_i_reg_0\,
      I1 => s2mm_stop_i,
      I2 => \^s_axis_s2mm_cmd_tvalid_split\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0\,
      Q => \^s_axis_s2mm_cmd_tvalid_split\,
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\GEN_REG_FOR_SMPL.buffer_length_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(0),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(0),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(10),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(10),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(10)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(11),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(11),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(11)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(12),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(12),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(12)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(13),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(13),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(13)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(14),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(14),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(14)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(15),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(15),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(15)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(16),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(16),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(16)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(17),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(17),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(17)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(18),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(18),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(18)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(19),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(19),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(19)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(1),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(1),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(1)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(20),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(20),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(20)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(21),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(21),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(21)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(22),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(22),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(22)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(23),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(23),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(23)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(24),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(24),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(24)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_bytes_rcvd_wren,
      I1 => axi2ip_wrce(0),
      O => E(0)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[25]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(25),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(25),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(25)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(2),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(2),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(2)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(3),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(3),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(3)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(4),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(4),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(4)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(5),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(5),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(5)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(6),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(6),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(6)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(7),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(7),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(7)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(8),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(8),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(8)
    );
\GEN_REG_FOR_SMPL.buffer_length_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s2mm_brcvd(9),
      I1 => s2mm_bytes_rcvd_wren,
      I2 => s_axi_lite_wdata(9),
      O => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(9)
    );
\INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1\,
      Q => \^smpl_dma_overflow\,
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(0),
      Q => s2mm_brcvd(0),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(10),
      Q => s2mm_brcvd(10),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(11),
      Q => s2mm_brcvd(11),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(12),
      Q => s2mm_brcvd(12),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(13),
      Q => s2mm_brcvd(13),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(14),
      Q => s2mm_brcvd(14),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(15),
      Q => s2mm_brcvd(15),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(16),
      Q => s2mm_brcvd(16),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(17),
      Q => s2mm_brcvd(17),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(18),
      Q => s2mm_brcvd(18),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(19),
      Q => s2mm_brcvd(19),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(1),
      Q => s2mm_brcvd(1),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(20),
      Q => s2mm_brcvd(20),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(21),
      Q => s2mm_brcvd(21),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(22),
      Q => s2mm_brcvd(22),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(23),
      Q => s2mm_brcvd(23),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(24),
      Q => s2mm_brcvd(24),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(25),
      Q => s2mm_brcvd(25),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(2),
      Q => s2mm_brcvd(2),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(3),
      Q => s2mm_brcvd(3),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(4),
      Q => s2mm_brcvd(4),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(5),
      Q => s2mm_brcvd(5),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(6),
      Q => s2mm_brcvd(6),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(7),
      Q => s2mm_brcvd(7),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(8),
      Q => s2mm_brcvd(8),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(9),
      Q => s2mm_brcvd(9),
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_decerr_i,
      Q => s2mm_smpl_decerr_set,
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_done_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \INDETERMINATE_BTT_MODE.s2mm_done_reg_0\,
      Q => s2mm_bytes_rcvd_wren,
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_interr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_interr_i,
      Q => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0\,
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_slverr_i,
      Q => s2mm_smpl_slverr_set,
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
\dma_decerr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_smpl_decerr_set,
      I1 => dma_decerr_reg,
      O => \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0\
    );
dma_interr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^smpl_dma_overflow\,
      I1 => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0\,
      I2 => dma_interr_reg,
      O => \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0\
    );
\dma_slverr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s2mm_smpl_slverr_set,
      I1 => dma_slverr_reg,
      O => \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0\
    );
s2mm_error_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s2mm_smpl_slverr_set,
      I1 => s2mm_smpl_decerr_set,
      I2 => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_n_0\,
      I3 => \^smpl_dma_overflow\,
      I4 => \^dma_s2mm_error\,
      O => s2mm_error_i_1_n_0
    );
s2mm_error_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_error_i_1_n_0,
      Q => \^dma_s2mm_error\,
      R => \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\
    );
sts_received_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_received_i_reg_1,
      Q => \^sts_received_i_reg_0\,
      R => '0'
    );
\sts_tready_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04C4"
    )
        port map (
      I0 => \^sts_received_i_reg_0\,
      I1 => \out\,
      I2 => \^m_axis_s2mm_sts_tready\,
      I3 => m_axis_s2mm_sts_tvalid_int,
      O => \sts_tready_i_1__0_n_0\
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sts_tready_i_1__0_n_0\,
      Q => \^m_axis_s2mm_sts_tready\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_s2mm_sts_mngr is
  port (
    s2mm_halted_clr : out STD_LOGIC;
    s2mm_halted_set : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_reg : out STD_LOGIC;
    s2mm_halted_set_reg_0 : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC;
    s2mm_stop_i : in STD_LOGIC;
    s2mm_sts_received_clr : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_s2mm_sts_mngr : entity is "axi_dma_s2mm_sts_mngr";
end CNN_imp_axi_dma_0_0_axi_dma_s2mm_sts_mngr;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_s2mm_sts_mngr is
  signal all_is_idle_d1 : STD_LOGIC;
  signal \^s2mm_halted_set\ : STD_LOGIC;
begin
  s2mm_halted_set <= \^s2mm_halted_set\;
all_is_idle_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_all_idle,
      Q => all_is_idle_d1,
      R => s2mm_halted_set_reg_0
    );
\axi_dma_tstvec[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^s2mm_halted_set\,
      I1 => s2mm_dmasr,
      I2 => s2mm_stop_i,
      I3 => s2mm_sts_received_clr,
      O => axi_dma_tstvec(0)
    );
\idle_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE0A00000000"
    )
        port map (
      I0 => idle_reg_0,
      I1 => s2mm_dmacr(0),
      I2 => all_is_idle_d1,
      I3 => s2mm_all_idle,
      I4 => \^s2mm_halted_set\,
      I5 => m_axi_sg_aresetn,
      O => idle_reg
    );
s2mm_halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_dmacr(0),
      Q => s2mm_halted_clr,
      R => s2mm_halted_set_reg_0
    );
s2mm_halted_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_halted_set0,
      Q => \^s2mm_halted_set\,
      R => s2mm_halted_set_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_smple_sm is
  port (
    s2mm_sts_received_clr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_all_idle : out STD_LOGIC;
    sts_received_clr_reg_0 : out STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    s_axis_s2mm_cmd_tdata : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sts_received_i_reg : in STD_LOGIC;
    s2mm_stop_i : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_length_wren : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0\ : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_smple_sm : entity is "axi_dma_smple_sm";
end CNN_imp_axi_dma_0_0_axi_dma_smple_sm;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_smple_sm is
  signal \FSM_sequential_smpl_cs[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0_n_0\ : STD_LOGIC;
  signal \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmnds_queued : STD_LOGIC;
  signal \cmnds_queued_i_1__0_n_0\ : STD_LOGIC;
  signal s2mm_cmnd_wr : STD_LOGIC;
  signal \^s2mm_sts_received_clr\ : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tdata\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal smpl_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sts_received_clr_cmb : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_smpl_cs_reg[0]\ : label is "execute_xfer:01,wait_status:10,idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_smpl_cs_reg[1]\ : label is "execute_xfer:01,wait_status:10,idle:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sts_received_clr_i_1__0\ : label is "soft_lutpair3";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  s2mm_sts_received_clr <= \^s2mm_sts_received_clr\;
  s_axis_s2mm_cmd_tdata(59 downto 0) <= \^s_axis_s2mm_cmd_tdata\(59 downto 0);
\FSM_sequential_smpl_cs[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
        port map (
      I0 => s2mm_stop_i,
      I1 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => smpl_ns(0)
    );
\FSM_sequential_smpl_cs[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666667666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s2mm_stop_i,
      I3 => s2mm_dmacr(0),
      I4 => s2mm_length_wren,
      I5 => cmnds_queued,
      O => \FSM_sequential_smpl_cs[1]_i_2__0_n_0\
    );
\FSM_sequential_smpl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \FSM_sequential_smpl_cs[1]_i_2__0_n_0\,
      D => smpl_ns(0),
      Q => \^q\(0),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\FSM_sequential_smpl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \FSM_sequential_smpl_cs[1]_i_2__0_n_0\,
      D => D(0),
      Q => \^q\(1),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001000000"
    )
        port map (
      I0 => s2mm_stop_i,
      I1 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => \^s_axis_s2mm_cmd_tdata\(27),
      O => \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0_n_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => s2mm_stop_i,
      I1 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \out\,
      O => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(0),
      Q => \^s_axis_s2mm_cmd_tdata\(0),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(10),
      Q => \^s_axis_s2mm_cmd_tdata\(10),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(11),
      Q => \^s_axis_s2mm_cmd_tdata\(11),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(12),
      Q => \^s_axis_s2mm_cmd_tdata\(12),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(13),
      Q => \^s_axis_s2mm_cmd_tdata\(13),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(14),
      Q => \^s_axis_s2mm_cmd_tdata\(14),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(15),
      Q => \^s_axis_s2mm_cmd_tdata\(15),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(16),
      Q => \^s_axis_s2mm_cmd_tdata\(16),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(17),
      Q => \^s_axis_s2mm_cmd_tdata\(17),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(18),
      Q => \^s_axis_s2mm_cmd_tdata\(18),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(19),
      Q => \^s_axis_s2mm_cmd_tdata\(19),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(1),
      Q => \^s_axis_s2mm_cmd_tdata\(1),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(20),
      Q => \^s_axis_s2mm_cmd_tdata\(20),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(21),
      Q => \^s_axis_s2mm_cmd_tdata\(21),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(22),
      Q => \^s_axis_s2mm_cmd_tdata\(22),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(23),
      Q => \^s_axis_s2mm_cmd_tdata\(23),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(24),
      Q => \^s_axis_s2mm_cmd_tdata\(24),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(25),
      Q => \^s_axis_s2mm_cmd_tdata\(25),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0\,
      Q => \^s_axis_s2mm_cmd_tdata\(26),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(2),
      Q => \^s_axis_s2mm_cmd_tdata\(2),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1__0_n_0\,
      Q => \^s_axis_s2mm_cmd_tdata\(27),
      R => '0'
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(0),
      Q => \^s_axis_s2mm_cmd_tdata\(28),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(1),
      Q => \^s_axis_s2mm_cmd_tdata\(29),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(2),
      Q => \^s_axis_s2mm_cmd_tdata\(30),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(3),
      Q => \^s_axis_s2mm_cmd_tdata\(31),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(4),
      Q => \^s_axis_s2mm_cmd_tdata\(32),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(3),
      Q => \^s_axis_s2mm_cmd_tdata\(3),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(5),
      Q => \^s_axis_s2mm_cmd_tdata\(33),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(6),
      Q => \^s_axis_s2mm_cmd_tdata\(34),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(7),
      Q => \^s_axis_s2mm_cmd_tdata\(35),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(8),
      Q => \^s_axis_s2mm_cmd_tdata\(36),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(9),
      Q => \^s_axis_s2mm_cmd_tdata\(37),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(10),
      Q => \^s_axis_s2mm_cmd_tdata\(38),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(11),
      Q => \^s_axis_s2mm_cmd_tdata\(39),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(12),
      Q => \^s_axis_s2mm_cmd_tdata\(40),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(13),
      Q => \^s_axis_s2mm_cmd_tdata\(41),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(14),
      Q => \^s_axis_s2mm_cmd_tdata\(42),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(4),
      Q => \^s_axis_s2mm_cmd_tdata\(4),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(15),
      Q => \^s_axis_s2mm_cmd_tdata\(43),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(16),
      Q => \^s_axis_s2mm_cmd_tdata\(44),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(17),
      Q => \^s_axis_s2mm_cmd_tdata\(45),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(18),
      Q => \^s_axis_s2mm_cmd_tdata\(46),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(19),
      Q => \^s_axis_s2mm_cmd_tdata\(47),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(20),
      Q => \^s_axis_s2mm_cmd_tdata\(48),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(21),
      Q => \^s_axis_s2mm_cmd_tdata\(49),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(22),
      Q => \^s_axis_s2mm_cmd_tdata\(50),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(23),
      Q => \^s_axis_s2mm_cmd_tdata\(51),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(24),
      Q => \^s_axis_s2mm_cmd_tdata\(52),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(5),
      Q => \^s_axis_s2mm_cmd_tdata\(5),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(25),
      Q => \^s_axis_s2mm_cmd_tdata\(53),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(26),
      Q => \^s_axis_s2mm_cmd_tdata\(54),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(27),
      Q => \^s_axis_s2mm_cmd_tdata\(55),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(28),
      Q => \^s_axis_s2mm_cmd_tdata\(56),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(29),
      Q => \^s_axis_s2mm_cmd_tdata\(57),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(30),
      Q => \^s_axis_s2mm_cmd_tdata\(58),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(31),
      Q => \^s_axis_s2mm_cmd_tdata\(59),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(6),
      Q => \^s_axis_s2mm_cmd_tdata\(6),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(7),
      Q => \^s_axis_s2mm_cmd_tdata\(7),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(8),
      Q => \^s_axis_s2mm_cmd_tdata\(8),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(9),
      Q => \^s_axis_s2mm_cmd_tdata\(9),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I3 => s2mm_stop_i,
      O => write_cmnd_cmb
    );
\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => s2mm_cmnd_wr,
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => s2mm_cmnd_wr,
      I1 => s_axis_s2mm_cmd_tready,
      I2 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      O => \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011110111"
    )
        port map (
      I0 => \^q\(1),
      I1 => cmnds_queued,
      I2 => s2mm_length_wren,
      I3 => s2mm_dmacr(0),
      I4 => s2mm_stop_i,
      I5 => \^q\(0),
      O => s2mm_all_idle
    );
\cmnds_queued_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => \out\,
      I1 => s2mm_cmnd_wr,
      I2 => sts_received_i_reg,
      I3 => cmnds_queued,
      I4 => s2mm_stop_i,
      O => \cmnds_queued_i_1__0_n_0\
    );
cmnds_queued_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \cmnds_queued_i_1__0_n_0\,
      Q => cmnds_queued,
      R => '0'
    );
\sts_received_clr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sts_received_i_reg,
      I3 => s2mm_stop_i,
      O => sts_received_clr_cmb
    );
sts_received_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_received_clr_cmb,
      Q => \^s2mm_sts_received_clr\,
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\sts_received_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^s2mm_sts_received_clr\,
      I1 => \out\,
      I2 => sts_received_i_reg,
      I3 => m_axis_s2mm_sts_tvalid_int,
      O => sts_received_clr_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_smple_sm_28 is
  port (
    mm2s_sts_received_clr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_all_idle : out STD_LOGIC;
    sts_received_clr_reg_0 : out STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    s_axis_mm2s_cmd_tdata : out STD_LOGIC_VECTOR ( 59 downto 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sts_received_i_reg : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    mm2s_length_wren : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0\ : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_smple_sm_28 : entity is "axi_dma_smple_sm";
end CNN_imp_axi_dma_0_0_axi_dma_smple_sm_28;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_smple_sm_28 is
  signal \FSM_sequential_smpl_cs[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmnds_queued : STD_LOGIC;
  signal cmnds_queued_i_1_n_0 : STD_LOGIC;
  signal mm2s_cmnd_wr_1 : STD_LOGIC;
  signal \^mm2s_sts_received_clr\ : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tdata\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal smpl_ns : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sts_received_clr_cmb : STD_LOGIC;
  signal write_cmnd_cmb : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_smpl_cs_reg[0]\ : label is "execute_xfer:01,wait_status:10,idle:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_smpl_cs_reg[1]\ : label is "execute_xfer:01,wait_status:10,idle:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of sts_received_clr_i_1 : label is "soft_lutpair0";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  mm2s_sts_received_clr <= \^mm2s_sts_received_clr\;
  s_axis_mm2s_cmd_tdata(59 downto 0) <= \^s_axis_mm2s_cmd_tdata\(59 downto 0);
\FSM_sequential_smpl_cs[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"004F"
    )
        port map (
      I0 => mm2s_stop_i,
      I1 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => smpl_ns(0)
    );
\FSM_sequential_smpl_cs[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666667666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => mm2s_stop_i,
      I3 => mm2s_dmacr(0),
      I4 => mm2s_length_wren,
      I5 => cmnds_queued,
      O => \FSM_sequential_smpl_cs[1]_i_2_n_0\
    );
\FSM_sequential_smpl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \FSM_sequential_smpl_cs[1]_i_2_n_0\,
      D => smpl_ns(0),
      Q => \^q\(0),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\FSM_sequential_smpl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \FSM_sequential_smpl_cs[1]_i_2_n_0\,
      D => D(0),
      Q => \^q\(1),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000001000000"
    )
        port map (
      I0 => mm2s_stop_i,
      I1 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => \^s_axis_mm2s_cmd_tdata\(27),
      O => \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => mm2s_stop_i,
      I1 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \out\,
      O => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(0),
      Q => \^s_axis_mm2s_cmd_tdata\(0),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(10),
      Q => \^s_axis_mm2s_cmd_tdata\(10),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(11),
      Q => \^s_axis_mm2s_cmd_tdata\(11),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(12),
      Q => \^s_axis_mm2s_cmd_tdata\(12),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(13),
      Q => \^s_axis_mm2s_cmd_tdata\(13),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(14),
      Q => \^s_axis_mm2s_cmd_tdata\(14),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(15),
      Q => \^s_axis_mm2s_cmd_tdata\(15),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(16),
      Q => \^s_axis_mm2s_cmd_tdata\(16),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(17),
      Q => \^s_axis_mm2s_cmd_tdata\(17),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(18),
      Q => \^s_axis_mm2s_cmd_tdata\(18),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(19),
      Q => \^s_axis_mm2s_cmd_tdata\(19),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(1),
      Q => \^s_axis_mm2s_cmd_tdata\(1),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(20),
      Q => \^s_axis_mm2s_cmd_tdata\(20),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(21),
      Q => \^s_axis_mm2s_cmd_tdata\(21),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(22),
      Q => \^s_axis_mm2s_cmd_tdata\(22),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(23),
      Q => \^s_axis_mm2s_cmd_tdata\(23),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(24),
      Q => \^s_axis_mm2s_cmd_tdata\(24),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(25),
      Q => \^s_axis_mm2s_cmd_tdata\(25),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0\,
      Q => \^s_axis_mm2s_cmd_tdata\(26),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(2),
      Q => \^s_axis_mm2s_cmd_tdata\(2),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_CMD_BTT_EQL_23.cmnd_data[34]_i_1_n_0\,
      Q => \^s_axis_mm2s_cmd_tdata\(27),
      R => '0'
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(0),
      Q => \^s_axis_mm2s_cmd_tdata\(28),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(1),
      Q => \^s_axis_mm2s_cmd_tdata\(29),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(2),
      Q => \^s_axis_mm2s_cmd_tdata\(30),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(3),
      Q => \^s_axis_mm2s_cmd_tdata\(31),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(4),
      Q => \^s_axis_mm2s_cmd_tdata\(32),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(3),
      Q => \^s_axis_mm2s_cmd_tdata\(3),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(5),
      Q => \^s_axis_mm2s_cmd_tdata\(33),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(6),
      Q => \^s_axis_mm2s_cmd_tdata\(34),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(7),
      Q => \^s_axis_mm2s_cmd_tdata\(35),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(8),
      Q => \^s_axis_mm2s_cmd_tdata\(36),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(9),
      Q => \^s_axis_mm2s_cmd_tdata\(37),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(10),
      Q => \^s_axis_mm2s_cmd_tdata\(38),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(11),
      Q => \^s_axis_mm2s_cmd_tdata\(39),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(12),
      Q => \^s_axis_mm2s_cmd_tdata\(40),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(13),
      Q => \^s_axis_mm2s_cmd_tdata\(41),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(14),
      Q => \^s_axis_mm2s_cmd_tdata\(42),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(4),
      Q => \^s_axis_mm2s_cmd_tdata\(4),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(15),
      Q => \^s_axis_mm2s_cmd_tdata\(43),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(16),
      Q => \^s_axis_mm2s_cmd_tdata\(44),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(17),
      Q => \^s_axis_mm2s_cmd_tdata\(45),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(18),
      Q => \^s_axis_mm2s_cmd_tdata\(46),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(19),
      Q => \^s_axis_mm2s_cmd_tdata\(47),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(20),
      Q => \^s_axis_mm2s_cmd_tdata\(48),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(21),
      Q => \^s_axis_mm2s_cmd_tdata\(49),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(22),
      Q => \^s_axis_mm2s_cmd_tdata\(50),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(23),
      Q => \^s_axis_mm2s_cmd_tdata\(51),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(24),
      Q => \^s_axis_mm2s_cmd_tdata\(52),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(5),
      Q => \^s_axis_mm2s_cmd_tdata\(5),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(25),
      Q => \^s_axis_mm2s_cmd_tdata\(53),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(26),
      Q => \^s_axis_mm2s_cmd_tdata\(54),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(27),
      Q => \^s_axis_mm2s_cmd_tdata\(55),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(28),
      Q => \^s_axis_mm2s_cmd_tdata\(56),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(29),
      Q => \^s_axis_mm2s_cmd_tdata\(57),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(30),
      Q => \^s_axis_mm2s_cmd_tdata\(58),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(31),
      Q => \^s_axis_mm2s_cmd_tdata\(59),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(6),
      Q => \^s_axis_mm2s_cmd_tdata\(6),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(7),
      Q => \^s_axis_mm2s_cmd_tdata\(7),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(8),
      Q => \^s_axis_mm2s_cmd_tdata\(8),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => \GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0\,
      D => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(9),
      Q => \^s_axis_mm2s_cmd_tdata\(9),
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_CMD_BTT_EQL_23.cmnd_wr_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      I3 => mm2s_stop_i,
      O => write_cmnd_cmb
    );
\GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => mm2s_cmnd_wr_1,
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
\GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mm2s_cmnd_wr_1,
      I1 => s_axis_mm2s_cmd_tready,
      I2 => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\,
      O => \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\
    );
\GNE_SYNC_RESET.sft_rst_dly1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011110111"
    )
        port map (
      I0 => \^q\(1),
      I1 => cmnds_queued,
      I2 => mm2s_length_wren,
      I3 => mm2s_dmacr(0),
      I4 => mm2s_stop_i,
      I5 => \^q\(0),
      O => mm2s_all_idle
    );
cmnds_queued_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A88"
    )
        port map (
      I0 => \out\,
      I1 => mm2s_cmnd_wr_1,
      I2 => sts_received_i_reg,
      I3 => cmnds_queued,
      I4 => mm2s_stop_i,
      O => cmnds_queued_i_1_n_0
    );
cmnds_queued_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => cmnds_queued_i_1_n_0,
      Q => cmnds_queued,
      R => '0'
    );
sts_received_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sts_received_i_reg,
      I3 => mm2s_stop_i,
      O => sts_received_clr_cmb
    );
sts_received_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sts_received_clr_cmb,
      Q => \^mm2s_sts_received_clr\,
      R => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\
    );
sts_received_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \^mm2s_sts_received_clr\,
      I1 => \out\,
      I2 => sts_received_i_reg,
      I3 => m_axis_mm2s_sts_tvalid_int,
      O => sts_received_clr_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen is
  port (
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_FOR_SYNC.s_last_reg_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    m_axis_mm2s_tvalid : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen : entity is "axi_dma_sofeof_gen";
end CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen is
  signal \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_last_d10 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[0]_INST_0\ : label is "soft_lutpair2";
begin
  axi_dma_tstvec(1 downto 0) <= \^axi_dma_tstvec\(1 downto 0);
\GEN_FOR_SYNC.s_last_d1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      O => s_last_d10
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_last_d10,
      Q => s_last_d1,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => m_axis_mm2s_tlast,
      Q => s_last,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => m_axis_mm2s_tready,
      Q => s_ready,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_sof_generated_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA0000"
    )
        port map (
      I0 => s_sof_generated,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => p_3_in,
      I4 => \out\,
      I5 => \^axi_dma_tstvec\(1),
      O => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_FOR_SYNC.s_sof_generated_i_1_n_0\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      O => p_3_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_3_in,
      Q => s_valid_d1,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => m_axis_mm2s_tvalid,
      Q => s_valid,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\axi_dma_tstvec[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_sof_generated,
      I3 => s_ready,
      I4 => s_valid,
      O => \^axi_dma_tstvec\(0)
    );
\axi_dma_tstvec[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404000000000"
    )
        port map (
      I0 => s_last_d1,
      I1 => s_valid,
      I2 => s_ready,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last,
      O => \^axi_dma_tstvec\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen_0 is
  port (
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_FOR_SYNC.s_last_reg_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen_0 : entity is "axi_dma_sofeof_gen";
end CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen_0;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen_0 is
  signal \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_3_in : STD_LOGIC;
  signal s_last : STD_LOGIC;
  signal s_last_d1 : STD_LOGIC;
  signal s_last_d10 : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal s_sof_d1_cdc_tig : STD_LOGIC;
  signal s_sof_generated : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_FOR_SYNC.s_valid_d1_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \axi_dma_tstvec[2]_INST_0\ : label is "soft_lutpair17";
begin
  axi_dma_tstvec(1 downto 0) <= \^axi_dma_tstvec\(1 downto 0);
\GEN_FOR_SYNC.s_last_d1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_valid,
      I1 => s_ready,
      I2 => s_last,
      O => s_last_d10
    );
\GEN_FOR_SYNC.s_last_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_last_d10,
      Q => s_last_d1,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_last_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axis_s2mm_tlast,
      Q => s_last,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_ready_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axis_s2mm_tready,
      Q => s_ready,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_sof_generated,
      Q => s_sof_d1_cdc_tig,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_sof_generated_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBAA0000"
    )
        port map (
      I0 => s_sof_generated,
      I1 => s_valid_d1,
      I2 => s_sof_d1_cdc_tig,
      I3 => p_3_in,
      I4 => \out\,
      I5 => \^axi_dma_tstvec\(1),
      O => \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0\
    );
\GEN_FOR_SYNC.s_sof_generated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_FOR_SYNC.s_sof_generated_i_1__0_n_0\,
      Q => s_sof_generated,
      R => '0'
    );
\GEN_FOR_SYNC.s_valid_d1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_ready,
      I1 => s_valid,
      O => p_3_in
    );
\GEN_FOR_SYNC.s_valid_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_3_in,
      Q => s_valid_d1,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\GEN_FOR_SYNC.s_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axis_s2mm_tvalid,
      Q => s_valid,
      R => \GEN_FOR_SYNC.s_last_reg_0\
    );
\axi_dma_tstvec[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D000000"
    )
        port map (
      I0 => s_valid_d1,
      I1 => s_sof_d1_cdc_tig,
      I2 => s_sof_generated,
      I3 => s_ready,
      I4 => s_valid,
      O => \^axi_dma_tstvec\(0)
    );
\axi_dma_tstvec[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40C0404000000000"
    )
        port map (
      I0 => s_last_d1,
      I1 => s_valid,
      I2 => s_ready,
      I3 => s_sof_generated,
      I4 => s_sof_d1_cdc_tig,
      I5 => s_last,
      O => \^axi_dma_tstvec\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cdc_sync is
  port (
    mm2s_soft_reset_done0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cdc_sync : entity is "cdc_sync";
end CNN_imp_axi_dma_0_0_cdc_sync;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\,
      I1 => s2mm_soft_reset_done,
      I2 => \^scndry_out\,
      O => mm2s_soft_reset_done0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cdc_sync_2 is
  port (
    scndry_out : out STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cdc_sync_2 : entity is "cdc_sync";
end CNN_imp_axi_dma_0_0_cdc_sync_2;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cdc_sync_2 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_full_p1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_last_dbeat_reg_2 : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_2\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg_i_4_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f is
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__5\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \sig_last_dbeat_i_2__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_1 : label is "soft_lutpair362";
begin
  \INFERRED_GEN.cnt_i_reg[1]_0\(1 downto 0) <= \^inferred_gen.cnt_i_reg[1]_0\(1 downto 0);
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80009200"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I1 => \^sig_last_dbeat_reg\,
      I2 => FIFO_Full_reg,
      I3 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      I4 => \^sig_last_dbeat_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAFF7F55150080"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I1 => sig_mstr2data_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_2\,
      I4 => \^sig_last_dbeat_reg\,
      I5 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I2 => FIFO_Full_reg,
      I3 => \^sig_last_dbeat_reg\,
      I4 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => Q(1),
      I3 => \^sig_last_dbeat_reg\,
      O => D(0)
    );
\sig_dbeat_cntr[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => D(1)
    );
\sig_dbeat_cntr[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_last_dbeat_reg_0,
      I2 => \sig_dbeat_cntr_reg[0]\,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \sig_dbeat_cntr_reg[5]\,
      I5 => Q(3),
      O => D(2)
    );
\sig_last_dbeat_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_last_dbeat_reg_0,
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
\sig_last_dbeat_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I1 => sig_last_dbeat_reg_1,
      I2 => \^sig_last_dbeat_reg\,
      I3 => sig_last_dbeat_reg_2,
      O => sig_last_dbeat3_out
    );
\sig_ld_new_cmd_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_last_dbeat_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_ld_new_cmd_reg_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_last_dbeat_reg\,
      I1 => sig_last_mmap_dbeat,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[0]\,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_next_sequential_reg,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_calc_error_reg_i_4_n_0,
      O => \^sig_last_dbeat_reg\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFE"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_5_n_0,
      I1 => sig_wdc_status_going_full,
      I2 => sig_rd_empty,
      I3 => sig_dqual_reg_empty_reg_0,
      I4 => sig_wsc2stat_status_valid,
      I5 => sig_stat2wsc_status_ready,
      O => sig_next_calc_error_reg_i_4_n_0
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_4_0(2),
      I1 => sig_next_calc_error_reg_i_4_0(0),
      I2 => sig_next_calc_error_reg_i_4_0(1),
      O => sig_next_calc_error_reg_i_5_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_rep_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_rep__0_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_rep_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_rep__0_0\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_4_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3_0 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_13 : entity is "cntr_incr_decr_addn_f";
end CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_13;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_13 is
  signal \INFERRED_GEN.cnt_i[0]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[1]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]_rep_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[0]_rep__0_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg_i_6_n_0 : STD_LOGIC;
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__0\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__0\ : label is "soft_lutpair255";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \INFERRED_GEN.cnt_i_reg[0]\ : label is "INFERRED_GEN.cnt_i_reg[0]";
  attribute ORIG_CELL_NAME of \INFERRED_GEN.cnt_i_reg[0]_rep\ : label is "INFERRED_GEN.cnt_i_reg[0]";
  attribute ORIG_CELL_NAME of \INFERRED_GEN.cnt_i_reg[0]_rep__0\ : label is "INFERRED_GEN.cnt_i_reg[0]";
  attribute ORIG_CELL_NAME of \INFERRED_GEN.cnt_i_reg[1]\ : label is "INFERRED_GEN.cnt_i_reg[1]";
  attribute ORIG_CELL_NAME of \INFERRED_GEN.cnt_i_reg[1]_rep\ : label is "INFERRED_GEN.cnt_i_reg[1]";
  attribute ORIG_CELL_NAME of \INFERRED_GEN.cnt_i_reg[1]_rep__0\ : label is "INFERRED_GEN.cnt_i_reg[1]";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[2]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[3]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[5]_i_1__0\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of sig_next_cmd_cmplt_reg_i_1 : label is "soft_lutpair258";
begin
  \INFERRED_GEN.cnt_i_reg[0]_rep_0\ <= \^inferred_gen.cnt_i_reg[0]_rep_0\;
  \INFERRED_GEN.cnt_i_reg[0]_rep__0_0\ <= \^inferred_gen.cnt_i_reg[0]_rep__0_0\;
  \INFERRED_GEN.cnt_i_reg[1]_0\(1 downto 0) <= \^inferred_gen.cnt_i_reg[1]_0\(1 downto 0);
  \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ <= \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008220"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I3 => sig_wr_fifo,
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_wr_fifo,
      I2 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[0]_rep__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_wr_fifo,
      I2 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      O => \INFERRED_GEN.cnt_i[0]_rep__0_i_1_n_0\
    );
\INFERRED_GEN.cnt_i[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_wr_fifo,
      I2 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      O => \INFERRED_GEN.cnt_i[0]_rep_i_1_n_0\
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => sig_wr_fifo,
      I3 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => sig_wr_fifo,
      I3 => \^inferred_gen.cnt_i_reg[0]_rep__0_0\,
      O => \INFERRED_GEN.cnt_i[1]_rep__0_i_1_n_0\
    );
\INFERRED_GEN.cnt_i[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AA6"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      I1 => \^sig_next_sequential_reg_reg\,
      I2 => sig_wr_fifo,
      I3 => \^inferred_gen.cnt_i_reg[0]_rep_0\,
      O => \INFERRED_GEN.cnt_i[1]_rep_i_1_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_wr_fifo,
      I2 => \^inferred_gen.cnt_i_reg[1]_0\(0),
      I3 => \^sig_next_sequential_reg_reg\,
      I4 => \^inferred_gen.cnt_i_reg[1]_0\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(0),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[0]_rep_i_1_n_0\,
      Q => \^inferred_gen.cnt_i_reg[0]_rep_0\,
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[0]_rep__0_i_1_n_0\,
      Q => \^inferred_gen.cnt_i_reg[0]_rep__0_0\,
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^inferred_gen.cnt_i_reg[1]_0\(1),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[1]_rep\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[1]_rep_i_1_n_0\,
      Q => \INFERRED_GEN.cnt_i_reg[1]_rep_0\,
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[1]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[1]_rep__0_i_1_n_0\,
      Q => \INFERRED_GEN.cnt_i_reg[1]_rep__0_0\,
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_mmap_rst
    );
\sig_dbeat_cntr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^sig_next_sequential_reg_reg\,
      O => D(0)
    );
\sig_dbeat_cntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \^sig_next_sequential_reg_reg\,
      O => D(1)
    );
\sig_dbeat_cntr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE01"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \^sig_next_sequential_reg_reg\,
      O => D(2)
    );
\sig_dbeat_cntr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(4),
      I5 => \^sig_next_sequential_reg_reg\,
      O => D(3)
    );
\sig_dbeat_cntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \sig_dbeat_cntr_reg[7]\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^sig_next_sequential_reg_reg\,
      O => D(4)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB04"
    )
        port map (
      I0 => Q(4),
      I1 => \sig_dbeat_cntr_reg[7]\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => \^sig_next_sequential_reg_reg\,
      O => D(5)
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_last_dbeat_reg,
      O => E(0)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFB0004"
    )
        port map (
      I0 => Q(5),
      I1 => \sig_dbeat_cntr_reg[7]\,
      I2 => Q(4),
      I3 => Q(6),
      I4 => Q(7),
      I5 => \^sig_next_sequential_reg_reg\,
      O => D(6)
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51FB000040EA0000"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_last_dbeat_reg,
      I2 => sig_last_dbeat_reg_0,
      I3 => \out\(0),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_last_dbeat_reg_1,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_ld_new_cmd_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0
    );
sig_next_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_next_sequential_reg_reg\,
      I1 => m_axi_mm2s_rlast,
      I2 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => m_axi_mm2s_rlast_0
    );
sig_next_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      I1 => sig_next_sequential_reg,
      I2 => sig_last_dbeat_reg_1,
      I3 => sig_dqual_reg_empty,
      I4 => sig_next_cmd_cmplt_reg_i_4_n_0,
      O => \^sig_next_sequential_reg_reg\
    );
sig_next_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => full,
      I1 => sig_dqual_reg_empty_reg,
      I2 => m_axi_mm2s_rvalid,
      I3 => sig_next_cmd_cmplt_reg_i_5_n_0,
      O => \^gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
sig_next_cmd_cmplt_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFFFE"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_6_n_0,
      I1 => sig_next_calc_error_reg,
      I2 => sig_rd_empty,
      I3 => sig_rsc2stat_status_valid,
      I4 => sig_stat2rsc_status_ready,
      O => sig_next_cmd_cmplt_reg_i_4_n_0
    );
sig_next_cmd_cmplt_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBFBFF"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_3_0,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_next_cmd_cmplt_reg_i_4_0(0),
      I4 => sig_next_cmd_cmplt_reg_i_4_0(1),
      I5 => sig_next_cmd_cmplt_reg_i_4_0(2),
      O => sig_next_cmd_cmplt_reg_i_5_n_0
    );
sig_next_cmd_cmplt_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_next_cmd_cmplt_reg_i_4_0(2),
      I1 => sig_next_cmd_cmplt_reg_i_4_0(1),
      I2 => sig_next_cmd_cmplt_reg_i_4_0(0),
      O => sig_next_cmd_cmplt_reg_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_18 is
  port (
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_18 : entity is "cntr_incr_decr_addn_f";
end CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_18;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of sig_posted_to_axi_2_i_1 : label is "soft_lutpair45";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
FIFO_Full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008220"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_halt_reg_reg\,
      I2 => \^q\(0),
      I3 => FIFO_Full_reg,
      I4 => sig_rd_empty,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => sig_mstr2addr_cmd_valid,
      I4 => \^sig_halt_reg_reg\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAAAA66A66666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_halt_reg_reg\,
      I2 => sig_mstr2addr_cmd_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A03AA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => \^q\(0),
      I3 => \^sig_halt_reg_reg\,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_mmap_rst
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => sig_sf_allow_addr_req,
      I2 => sig_addr_reg_empty,
      I3 => sig_rd_empty,
      O => \^sig_halt_reg_reg\
    );
sig_posted_to_axi_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_reg_empty,
      I2 => sig_sf_allow_addr_req,
      I3 => sig_data2addr_stop_req,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_20 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sel : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_20 : entity is "cntr_incr_decr_addn_f";
end CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_20;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D02000002000"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I1 => FIFO_Full_reg,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => sel,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AA5955"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => sig_mstr2sf_cmd_valid,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFAEAA08005155"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2sf_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F20FF00FF00FF0D"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I1 => FIFO_Full_reg,
      I2 => sel,
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_mmap_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_4 is
  port (
    sig_halt_reg_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_4 : entity is "cntr_incr_decr_addn_f";
end CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_4;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_push_addr_reg1_out\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_addr_reg[31]_i_2__0\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sig_posted_to_axi_2_i_1__0\ : label is "soft_lutpair338";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_push_addr_reg1_out <= \^sig_push_addr_reg1_out\;
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020220222020000"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_rd_empty,
      I2 => FIFO_Full_reg,
      I3 => sig_data2addr_stop_req,
      I4 => \^q\(0),
      I5 => FIFO_Full_reg_0,
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5595AA6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_mstr2addr_cmd_valid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^sig_push_addr_reg1_out\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAA6A666666"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_push_addr_reg1_out\,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => sig_mstr2addr_cmd_valid,
      I5 => \^q\(0),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77778088FFFF0100"
    )
        port map (
      I0 => FIFO_Full_reg_0,
      I1 => \^q\(0),
      I2 => sig_data2addr_stop_req,
      I3 => FIFO_Full_reg,
      I4 => sig_rd_empty,
      I5 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => sig_data2addr_stop_req,
      O => \^sig_push_addr_reg1_out\
    );
\sig_posted_to_axi_2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => FIFO_Full_reg,
      I2 => sig_rd_empty,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_5 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_5 : entity is "cntr_incr_decr_addn_f";
end CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_5;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_sm_pop_cmd_fifo_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__4\ : label is "soft_lutpair337";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08060000"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000320000FF3000"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      I2 => \out\(0),
      I3 => sig_sm_pop_cmd_fifo_reg(0),
      I4 => sig_sm_pop_cmd_fifo_reg(2),
      I5 => sig_sm_pop_cmd_fifo_reg(1),
      O => D(0)
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBF40BF4040BF40"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I2 => sig_mstr2dre_cmd_valid,
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52F0F0F4"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => sig_wr_fifo,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => sig_scatter2drc_cmd_ready,
      I1 => \^q\(2),
      I2 => \out\(0),
      I3 => sig_sm_pop_cmd_fifo_reg(2),
      I4 => sig_sm_pop_cmd_fifo_reg(0),
      I5 => sig_sm_pop_cmd_fifo_i_2_n_0,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0000000E0"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo_i_2_n_0,
      I1 => sig_scatter2drc_cmd_ready,
      I2 => sig_sm_pop_cmd_fifo_reg(0),
      I3 => sig_sm_pop_cmd_fifo_reg(2),
      I4 => \out\(0),
      I5 => \^q\(2),
      O => sig_sm_pop_cmd_fifo_ns
    );
sig_sm_pop_cmd_fifo_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo_reg(1),
      I1 => sig_need_cmd_flush,
      I2 => \^q\(2),
      O => sig_sm_pop_cmd_fifo_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1001012000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => sig_push_coelsc_reg,
      I3 => \^sig_wr_fifo\,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAA6AA5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_s2mm_bvalid,
      I4 => sig_push_coelsc_reg,
      I5 => \^q\(3),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_inhibit_rdy_n,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => m_axi_s2mm_bvalid,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFE7F80800180"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7078F0F0F0F0F1F0"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(3),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_0\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_1\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \sig_wdc_statcnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\ : entity is "cntr_incr_decr_addn_f";
end \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\ is
  signal \^inferred_gen.cnt_i_reg[3]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2\ : label is "soft_lutpair372";
begin
  \INFERRED_GEN.cnt_i_reg[3]_0\ <= \^inferred_gen.cnt_i_reg[3]_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0104040200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I2 => sig_rd_empty,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \out\(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      I3 => sig_coelsc_reg_empty,
      O => \^inferred_gen.cnt_i_reg[3]_0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65559AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_data2wsc_valid,
      I4 => \^inferred_gen.cnt_i_reg[3]_0\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAADFFF45552000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_data2wsc_valid,
      I4 => \^inferred_gen.cnt_i_reg[3]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => sig_rd_empty,
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^inferred_gen.cnt_i_reg[3]_0\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7780FF00FF00FF01"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[3]_1\,
      I3 => sig_rd_empty,
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A55A1AF0F00F0F"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[3]_0\,
      I1 => \sig_wdc_statcnt_reg[3]\(2),
      I2 => \sig_wdc_statcnt_reg[3]\(1),
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(0),
      I5 => sig_wr_fifo,
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F708CE31"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \sig_wdc_statcnt_reg[3]\(0),
      I2 => \^inferred_gen.cnt_i_reg[3]_0\,
      I3 => \sig_wdc_statcnt_reg[3]\(2),
      I4 => \sig_wdc_statcnt_reg[3]\(1),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555554AAAAAA2A"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \sig_wdc_statcnt_reg[3]\(1),
      I2 => \sig_wdc_statcnt_reg[3]\(2),
      I3 => \sig_wdc_statcnt_reg[3]\(0),
      I4 => \sig_wdc_statcnt_reg[3]\(3),
      I5 => \^inferred_gen.cnt_i_reg[3]_0\,
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FB04FF00FA05"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg[3]\(1),
      I1 => \^inferred_gen.cnt_i_reg[3]_0\,
      I2 => \sig_wdc_statcnt_reg[3]\(2),
      I3 => \sig_wdc_statcnt_reg[3]\(3),
      I4 => \sig_wdc_statcnt_reg[3]\(0),
      I5 => sig_wr_fifo,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC;
    lsig_set_absorb2tlast1 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_1\ : in STD_LOGIC;
    sig_dre2ibtt_tlast_reg_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_absorb2tlast_reg\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FIFO_Full_i_3 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[0]_i_1__5\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__4\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[4]_i_3\ : label is "soft_lutpair334";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A880A82A"
    )
        port map (
      I0 => FIFO_Full_i_2_n_0,
      I1 => \^q\(3),
      I2 => FIFO_Full_i_3_n_0,
      I3 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I4 => \^q\(4),
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000280000010000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \^q\(1),
      I4 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I5 => \^q\(3),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F0F0E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => sig_wr_fifo,
      I2 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => FIFO_Full_i_3_n_0
    );
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0F0F000400000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \out\(0),
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_strm_tlast,
      I4 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I5 => lsig_absorb2tlast,
      O => \INFERRED_GEN.cnt_i_reg[4]_0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => slice_insert_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => slice_insert_valid,
      I4 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I5 => \^q\(1),
      O => \INFERRED_GEN.cnt_i[1]_i_1__7_n_0\
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I2 => \^q\(0),
      I3 => sig_wr_fifo,
      I4 => \^q\(1),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE7FFF00018000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \^q\(1),
      I4 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2212222222222E22"
    )
        port map (
      I0 => \^q\(4),
      I1 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DFDFFF"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[4]_1\,
      I4 => \^q\(0),
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INFERRED_GEN.cnt_i[1]_i_1__7_n_0\,
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
sig_cmd_full_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(4),
      I1 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I2 => \out\(0),
      I3 => sig_strm_tlast,
      O => lsig_set_absorb2tlast1
    );
sig_dre2ibtt_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101000"
    )
        port map (
      I0 => sig_dre2ibtt_tlast_reg_reg,
      I1 => \^q\(4),
      I2 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I3 => sig_strm_tlast,
      I4 => \out\(1),
      O => sig_dre2ibtt_tlast
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_dynshreg_f is
  port (
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_dynshreg_f : entity is "dynshreg_f";
end CNN_imp_axi_dma_0_0_dynshreg_f;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_dynshreg_f is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  \out\(39 downto 0) <= \^out\(39 downto 0);
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_reg_reg,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_mstr2addr_cmd_valid,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \^out\(39)
    );
\sig_addr_valid_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(39),
      O => sig_xfer_calc_err_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_dynshreg_f_19 is
  port (
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_dynshreg_f_19 : entity is "dynshreg_f";
end CNN_imp_axi_dma_0_0_dynshreg_f_19;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_dynshreg_f_19 is
  signal \^out\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^sig_cmd2addr_valid_reg\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  \out\(37 downto 0) <= \^out\(37 downto 0);
  sig_cmd2addr_valid_reg <= \^sig_cmd2addr_valid_reg\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => '1',
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2addr_cmd_valid,
      I1 => sig_calc_error_reg_reg_0,
      I2 => sig_calc_error_reg_reg_1,
      O => \^sig_cmd2addr_valid_reg\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_cmd2addr_valid_reg\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(37)
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(37),
      O => sig_calc_error_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized0\ is
  port (
    sig_first_dbeat_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 260 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 260 downto 0 );
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_next_strt_strb_reg_reg[0]\ : in STD_LOGIC;
    \sig_next_last_strb_reg_reg[87]\ : in STD_LOGIC;
    \sig_next_strt_strb_reg_reg[44]\ : in STD_LOGIC;
    \sig_next_last_strb_reg_reg[87]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized0\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 260 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][100]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][100]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][100]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][101]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][101]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][101]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][102]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][102]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][102]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][103]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][103]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][103]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][104]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][104]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][104]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][105]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][105]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][105]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][106]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][106]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][106]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][107]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][107]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][107]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][108]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][108]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][108]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][109]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][109]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][109]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][110]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][110]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][110]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][111]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][111]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][111]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][112]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][112]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][112]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][113]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][113]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][113]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][114]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][114]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][114]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][115]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][115]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][115]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][116]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][116]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][116]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][117]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][117]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][117]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][118]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][118]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][118]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][119]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][119]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][119]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][120]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][120]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][120]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][121]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][121]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][121]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][122]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][122]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][122]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][123]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][123]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][123]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][124]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][124]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][124]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][125]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][125]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][125]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][126]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][126]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][126]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][127]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][127]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][127]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][128]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][128]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][128]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][129]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][129]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][129]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][130]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][130]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][130]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][131]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][131]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][131]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][132]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][132]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][132]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][133]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][133]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][133]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][134]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][134]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][134]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][135]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][135]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][135]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][136]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][136]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][136]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][137]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][137]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][137]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][138]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][138]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][138]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][139]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][139]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][139]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][140]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][140]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][140]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][141]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][141]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][141]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][142]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][142]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][142]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][143]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][143]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][143]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][144]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][144]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][144]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][145]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][145]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][145]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][146]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][146]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][146]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][147]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][147]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][147]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][148]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][148]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][148]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][149]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][149]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][149]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][150]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][150]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][150]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][151]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][151]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][151]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][152]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][152]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][152]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][153]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][153]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][153]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][154]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][154]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][154]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][155]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][155]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][155]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][156]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][156]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][156]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][157]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][157]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][157]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][158]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][158]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][158]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][159]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][159]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][159]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][160]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][160]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][160]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][161]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][161]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][161]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][162]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][162]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][162]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][163]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][163]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][163]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][164]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][164]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][164]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][165]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][165]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][165]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][166]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][166]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][166]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][167]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][167]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][167]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][168]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][168]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][168]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][169]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][169]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][169]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][170]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][170]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][170]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][171]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][171]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][171]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][172]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][172]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][172]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][173]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][173]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][173]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][174]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][174]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][174]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][175]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][175]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][175]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][176]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][176]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][176]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][177]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][177]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][177]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][178]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][178]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][178]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][179]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][179]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][179]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][180]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][180]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][180]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][181]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][181]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][181]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][182]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][182]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][182]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][183]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][183]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][183]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][184]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][184]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][184]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][185]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][185]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][185]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][186]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][186]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][186]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][187]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][187]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][187]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][188]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][188]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][188]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][189]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][189]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][189]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][190]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][190]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][190]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][191]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][191]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][191]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][192]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][192]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][192]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][193]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][193]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][193]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][194]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][194]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][194]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][195]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][195]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][195]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][196]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][196]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][196]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][197]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][197]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][197]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][198]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][198]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][198]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][199]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][199]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][199]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][200]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][200]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][200]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][201]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][201]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][201]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][202]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][202]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][202]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][203]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][203]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][203]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][204]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][204]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][204]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][205]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][205]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][205]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][206]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][206]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][206]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][207]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][207]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][207]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][208]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][208]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][208]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][209]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][209]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][209]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][210]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][210]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][210]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][211]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][211]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][211]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][212]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][212]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][212]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][213]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][213]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][213]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][214]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][214]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][214]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][215]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][215]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][215]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][216]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][216]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][216]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][217]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][217]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][217]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][218]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][218]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][218]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][219]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][219]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][219]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][220]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][220]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][220]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][221]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][221]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][221]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][222]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][222]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][222]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][223]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][223]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][223]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][224]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][224]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][224]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][225]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][225]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][225]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][226]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][226]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][226]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][227]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][227]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][227]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][228]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][228]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][228]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][229]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][229]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][229]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][230]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][230]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][230]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][231]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][231]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][231]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][232]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][232]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][232]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][233]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][233]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][233]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][234]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][234]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][234]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][235]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][235]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][235]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][236]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][236]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][236]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][237]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][237]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][237]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][238]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][238]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][238]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][239]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][239]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][239]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][240]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][240]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][240]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][241]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][241]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][241]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][242]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][242]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][242]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][243]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][243]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][243]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][244]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][244]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][244]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][245]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][245]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][245]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][246]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][246]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][246]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][247]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][247]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][247]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][248]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][248]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][248]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][249]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][249]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][249]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][250]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][250]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][250]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][251]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][251]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][251]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][252]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][252]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][252]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][253]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][253]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][253]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][254]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][254]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][254]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][255]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][255]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][255]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][256]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][256]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][256]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][257]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][257]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][257]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][258]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][258]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][258]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][259]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][259]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][259]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][260]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][260]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][260]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][261]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][261]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][261]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][262]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][262]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][262]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][270]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][270]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][270]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][68]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][69]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][70]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][71]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][72]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][73]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][74]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][75]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][76]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][77]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][78]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][79]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][80]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][81]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][82]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][83]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][84]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][85]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][86]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][87]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][87]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][88]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][88]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][88]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][89]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][89]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][89]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][90]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][90]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][90]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][91]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][91]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][91]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][92]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][92]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][92]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][93]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][93]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][93]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][94]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][94]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][94]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][95]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][95]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][95]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][96]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][96]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][96]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][97]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][97]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][97]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][98]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][98]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][98]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][99]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][99]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][99]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(260 downto 0) <= \^out\(260 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][100]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(163),
      Q => \^out\(163)
    );
\INFERRED_GEN.data_reg[3][101]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(162),
      Q => \^out\(162)
    );
\INFERRED_GEN.data_reg[3][102]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(161),
      Q => \^out\(161)
    );
\INFERRED_GEN.data_reg[3][103]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(160),
      Q => \^out\(160)
    );
\INFERRED_GEN.data_reg[3][104]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(159),
      Q => \^out\(159)
    );
\INFERRED_GEN.data_reg[3][105]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(158),
      Q => \^out\(158)
    );
\INFERRED_GEN.data_reg[3][106]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(157),
      Q => \^out\(157)
    );
\INFERRED_GEN.data_reg[3][107]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(156),
      Q => \^out\(156)
    );
\INFERRED_GEN.data_reg[3][108]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(155),
      Q => \^out\(155)
    );
\INFERRED_GEN.data_reg[3][109]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(154),
      Q => \^out\(154)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(253),
      Q => \^out\(253)
    );
\INFERRED_GEN.data_reg[3][110]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(153),
      Q => \^out\(153)
    );
\INFERRED_GEN.data_reg[3][111]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(152),
      Q => \^out\(152)
    );
\INFERRED_GEN.data_reg[3][112]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(151),
      Q => \^out\(151)
    );
\INFERRED_GEN.data_reg[3][113]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(150),
      Q => \^out\(150)
    );
\INFERRED_GEN.data_reg[3][114]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(149),
      Q => \^out\(149)
    );
\INFERRED_GEN.data_reg[3][115]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(148),
      Q => \^out\(148)
    );
\INFERRED_GEN.data_reg[3][116]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(147),
      Q => \^out\(147)
    );
\INFERRED_GEN.data_reg[3][117]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(146),
      Q => \^out\(146)
    );
\INFERRED_GEN.data_reg[3][118]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(145),
      Q => \^out\(145)
    );
\INFERRED_GEN.data_reg[3][119]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(144),
      Q => \^out\(144)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(252),
      Q => \^out\(252)
    );
\INFERRED_GEN.data_reg[3][120]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(143),
      Q => \^out\(143)
    );
\INFERRED_GEN.data_reg[3][121]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(142),
      Q => \^out\(142)
    );
\INFERRED_GEN.data_reg[3][122]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(141),
      Q => \^out\(141)
    );
\INFERRED_GEN.data_reg[3][123]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(140),
      Q => \^out\(140)
    );
\INFERRED_GEN.data_reg[3][124]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(139),
      Q => \^out\(139)
    );
\INFERRED_GEN.data_reg[3][125]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(138),
      Q => \^out\(138)
    );
\INFERRED_GEN.data_reg[3][126]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(137),
      Q => \^out\(137)
    );
\INFERRED_GEN.data_reg[3][127]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(136),
      Q => \^out\(136)
    );
\INFERRED_GEN.data_reg[3][128]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(135),
      Q => \^out\(135)
    );
\INFERRED_GEN.data_reg[3][129]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(134),
      Q => \^out\(134)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(251),
      Q => \^out\(251)
    );
\INFERRED_GEN.data_reg[3][130]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(133),
      Q => \^out\(133)
    );
\INFERRED_GEN.data_reg[3][131]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(132),
      Q => \^out\(132)
    );
\INFERRED_GEN.data_reg[3][132]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(131),
      Q => \^out\(131)
    );
\INFERRED_GEN.data_reg[3][133]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(130),
      Q => \^out\(130)
    );
\INFERRED_GEN.data_reg[3][134]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(129),
      Q => \^out\(129)
    );
\INFERRED_GEN.data_reg[3][135]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(128),
      Q => \^out\(128)
    );
\INFERRED_GEN.data_reg[3][136]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(127),
      Q => \^out\(127)
    );
\INFERRED_GEN.data_reg[3][137]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(126),
      Q => \^out\(126)
    );
\INFERRED_GEN.data_reg[3][138]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(125),
      Q => \^out\(125)
    );
\INFERRED_GEN.data_reg[3][139]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(124),
      Q => \^out\(124)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(250),
      Q => \^out\(250)
    );
\INFERRED_GEN.data_reg[3][140]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(123),
      Q => \^out\(123)
    );
\INFERRED_GEN.data_reg[3][141]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(122),
      Q => \^out\(122)
    );
\INFERRED_GEN.data_reg[3][142]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(121),
      Q => \^out\(121)
    );
\INFERRED_GEN.data_reg[3][143]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(120),
      Q => \^out\(120)
    );
\INFERRED_GEN.data_reg[3][144]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(119),
      Q => \^out\(119)
    );
\INFERRED_GEN.data_reg[3][145]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(118),
      Q => \^out\(118)
    );
\INFERRED_GEN.data_reg[3][146]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(117),
      Q => \^out\(117)
    );
\INFERRED_GEN.data_reg[3][147]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(116),
      Q => \^out\(116)
    );
\INFERRED_GEN.data_reg[3][148]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(115),
      Q => \^out\(115)
    );
\INFERRED_GEN.data_reg[3][149]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(114),
      Q => \^out\(114)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(249),
      Q => \^out\(249)
    );
\INFERRED_GEN.data_reg[3][150]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(113),
      Q => \^out\(113)
    );
\INFERRED_GEN.data_reg[3][151]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(112),
      Q => \^out\(112)
    );
\INFERRED_GEN.data_reg[3][152]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(111),
      Q => \^out\(111)
    );
\INFERRED_GEN.data_reg[3][153]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(110),
      Q => \^out\(110)
    );
\INFERRED_GEN.data_reg[3][154]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(109),
      Q => \^out\(109)
    );
\INFERRED_GEN.data_reg[3][155]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(108),
      Q => \^out\(108)
    );
\INFERRED_GEN.data_reg[3][156]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(107),
      Q => \^out\(107)
    );
\INFERRED_GEN.data_reg[3][157]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(106),
      Q => \^out\(106)
    );
\INFERRED_GEN.data_reg[3][158]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(105),
      Q => \^out\(105)
    );
\INFERRED_GEN.data_reg[3][159]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(104),
      Q => \^out\(104)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(248),
      Q => \^out\(248)
    );
\INFERRED_GEN.data_reg[3][160]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(103),
      Q => \^out\(103)
    );
\INFERRED_GEN.data_reg[3][161]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(102),
      Q => \^out\(102)
    );
\INFERRED_GEN.data_reg[3][162]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(101),
      Q => \^out\(101)
    );
\INFERRED_GEN.data_reg[3][163]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(100),
      Q => \^out\(100)
    );
\INFERRED_GEN.data_reg[3][164]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(99),
      Q => \^out\(99)
    );
\INFERRED_GEN.data_reg[3][165]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(98),
      Q => \^out\(98)
    );
\INFERRED_GEN.data_reg[3][166]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(97),
      Q => \^out\(97)
    );
\INFERRED_GEN.data_reg[3][167]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(96),
      Q => \^out\(96)
    );
\INFERRED_GEN.data_reg[3][168]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(95),
      Q => \^out\(95)
    );
\INFERRED_GEN.data_reg[3][169]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(94),
      Q => \^out\(94)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(247),
      Q => \^out\(247)
    );
\INFERRED_GEN.data_reg[3][170]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(93),
      Q => \^out\(93)
    );
\INFERRED_GEN.data_reg[3][171]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(92),
      Q => \^out\(92)
    );
\INFERRED_GEN.data_reg[3][172]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(91),
      Q => \^out\(91)
    );
\INFERRED_GEN.data_reg[3][173]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(90),
      Q => \^out\(90)
    );
\INFERRED_GEN.data_reg[3][174]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(89),
      Q => \^out\(89)
    );
\INFERRED_GEN.data_reg[3][175]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(88),
      Q => \^out\(88)
    );
\INFERRED_GEN.data_reg[3][176]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(87),
      Q => \^out\(87)
    );
\INFERRED_GEN.data_reg[3][177]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(86),
      Q => \^out\(86)
    );
\INFERRED_GEN.data_reg[3][178]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(85),
      Q => \^out\(85)
    );
\INFERRED_GEN.data_reg[3][179]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(84),
      Q => \^out\(84)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(246),
      Q => \^out\(246)
    );
\INFERRED_GEN.data_reg[3][180]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(83),
      Q => \^out\(83)
    );
\INFERRED_GEN.data_reg[3][181]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(82),
      Q => \^out\(82)
    );
\INFERRED_GEN.data_reg[3][182]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(81),
      Q => \^out\(81)
    );
\INFERRED_GEN.data_reg[3][183]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(80),
      Q => \^out\(80)
    );
\INFERRED_GEN.data_reg[3][184]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(79),
      Q => \^out\(79)
    );
\INFERRED_GEN.data_reg[3][185]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(78),
      Q => \^out\(78)
    );
\INFERRED_GEN.data_reg[3][186]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(77),
      Q => \^out\(77)
    );
\INFERRED_GEN.data_reg[3][187]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(76),
      Q => \^out\(76)
    );
\INFERRED_GEN.data_reg[3][188]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(75),
      Q => \^out\(75)
    );
\INFERRED_GEN.data_reg[3][189]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(74),
      Q => \^out\(74)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(245),
      Q => \^out\(245)
    );
\INFERRED_GEN.data_reg[3][190]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(73),
      Q => \^out\(73)
    );
\INFERRED_GEN.data_reg[3][191]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(72),
      Q => \^out\(72)
    );
\INFERRED_GEN.data_reg[3][192]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(71),
      Q => \^out\(71)
    );
\INFERRED_GEN.data_reg[3][193]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(70),
      Q => \^out\(70)
    );
\INFERRED_GEN.data_reg[3][194]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(69),
      Q => \^out\(69)
    );
\INFERRED_GEN.data_reg[3][195]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(68),
      Q => \^out\(68)
    );
\INFERRED_GEN.data_reg[3][196]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(67),
      Q => \^out\(67)
    );
\INFERRED_GEN.data_reg[3][197]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(66),
      Q => \^out\(66)
    );
\INFERRED_GEN.data_reg[3][198]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(65),
      Q => \^out\(65)
    );
\INFERRED_GEN.data_reg[3][199]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(64),
      Q => \^out\(64)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(244),
      Q => \^out\(244)
    );
\INFERRED_GEN.data_reg[3][200]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(63),
      Q => \^out\(63)
    );
\INFERRED_GEN.data_reg[3][201]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(62),
      Q => \^out\(62)
    );
\INFERRED_GEN.data_reg[3][202]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(61),
      Q => \^out\(61)
    );
\INFERRED_GEN.data_reg[3][203]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(60),
      Q => \^out\(60)
    );
\INFERRED_GEN.data_reg[3][204]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(59),
      Q => \^out\(59)
    );
\INFERRED_GEN.data_reg[3][205]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(58),
      Q => \^out\(58)
    );
\INFERRED_GEN.data_reg[3][206]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(57),
      Q => \^out\(57)
    );
\INFERRED_GEN.data_reg[3][207]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(56),
      Q => \^out\(56)
    );
\INFERRED_GEN.data_reg[3][208]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(55),
      Q => \^out\(55)
    );
\INFERRED_GEN.data_reg[3][209]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(54),
      Q => \^out\(54)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(243),
      Q => \^out\(243)
    );
\INFERRED_GEN.data_reg[3][210]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(53),
      Q => \^out\(53)
    );
\INFERRED_GEN.data_reg[3][211]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(52),
      Q => \^out\(52)
    );
\INFERRED_GEN.data_reg[3][212]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(51),
      Q => \^out\(51)
    );
\INFERRED_GEN.data_reg[3][213]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(50),
      Q => \^out\(50)
    );
\INFERRED_GEN.data_reg[3][214]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(49),
      Q => \^out\(49)
    );
\INFERRED_GEN.data_reg[3][215]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(48),
      Q => \^out\(48)
    );
\INFERRED_GEN.data_reg[3][216]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(47),
      Q => \^out\(47)
    );
\INFERRED_GEN.data_reg[3][217]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(46),
      Q => \^out\(46)
    );
\INFERRED_GEN.data_reg[3][218]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(45),
      Q => \^out\(45)
    );
\INFERRED_GEN.data_reg[3][219]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(44),
      Q => \^out\(44)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(242),
      Q => \^out\(242)
    );
\INFERRED_GEN.data_reg[3][220]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(43),
      Q => \^out\(43)
    );
\INFERRED_GEN.data_reg[3][221]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(42),
      Q => \^out\(42)
    );
\INFERRED_GEN.data_reg[3][222]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(41),
      Q => \^out\(41)
    );
\INFERRED_GEN.data_reg[3][223]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(40),
      Q => \^out\(40)
    );
\INFERRED_GEN.data_reg[3][224]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(39),
      Q => \^out\(39)
    );
\INFERRED_GEN.data_reg[3][225]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(38),
      Q => \^out\(38)
    );
\INFERRED_GEN.data_reg[3][226]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(37),
      Q => \^out\(37)
    );
\INFERRED_GEN.data_reg[3][227]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(36),
      Q => \^out\(36)
    );
\INFERRED_GEN.data_reg[3][228]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(35),
      Q => \^out\(35)
    );
\INFERRED_GEN.data_reg[3][229]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(34),
      Q => \^out\(34)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(241),
      Q => \^out\(241)
    );
\INFERRED_GEN.data_reg[3][230]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(33),
      Q => \^out\(33)
    );
\INFERRED_GEN.data_reg[3][231]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(32),
      Q => \^out\(32)
    );
\INFERRED_GEN.data_reg[3][232]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(31),
      Q => \^out\(31)
    );
\INFERRED_GEN.data_reg[3][233]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(30),
      Q => \^out\(30)
    );
\INFERRED_GEN.data_reg[3][234]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(29),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][235]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][236]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][237]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][238]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][239]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(240),
      Q => \^out\(240)
    );
\INFERRED_GEN.data_reg[3][240]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][241]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[3][242]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][243]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][244]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][245]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][246]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][247]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][248]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][249]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(239),
      Q => \^out\(239)
    );
\INFERRED_GEN.data_reg[3][250]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][251]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][252]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][253]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][254]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][255]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][256]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][257]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][258]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][259]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(238),
      Q => \^out\(238)
    );
\INFERRED_GEN.data_reg[3][260]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][261]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][262]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(237),
      Q => \^out\(237)
    );
\INFERRED_GEN.data_reg[3][270]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][270]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_mstr2data_cmd_valid,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(236),
      Q => \^out\(236)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(235),
      Q => \^out\(235)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(234),
      Q => \^out\(234)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(260),
      Q => \^out\(260)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(233),
      Q => \^out\(233)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(232),
      Q => \^out\(232)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(231),
      Q => \^out\(231)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(230),
      Q => \^out\(230)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(229),
      Q => \^out\(229)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(228),
      Q => \^out\(228)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(227),
      Q => \^out\(227)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(226),
      Q => \^out\(226)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(225),
      Q => \^out\(225)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(224),
      Q => \^out\(224)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(259),
      Q => \^out\(259)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(223),
      Q => \^out\(223)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(222),
      Q => \^out\(222)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(221),
      Q => \^out\(221)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(220),
      Q => \^out\(220)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(219),
      Q => \^out\(219)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(218),
      Q => \^out\(218)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(217),
      Q => \^out\(217)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(216),
      Q => \^out\(216)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(215),
      Q => \^out\(215)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(214),
      Q => \^out\(214)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(258),
      Q => \^out\(258)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(213),
      Q => \^out\(213)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(212),
      Q => \^out\(212)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(211),
      Q => \^out\(211)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(210),
      Q => \^out\(210)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(209),
      Q => \^out\(209)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(208),
      Q => \^out\(208)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(207),
      Q => \^out\(207)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(206),
      Q => \^out\(206)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(205),
      Q => \^out\(205)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(204),
      Q => \^out\(204)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(257),
      Q => \^out\(257)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(203),
      Q => \^out\(203)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(202),
      Q => \^out\(202)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(201),
      Q => \^out\(201)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(200),
      Q => \^out\(200)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(199),
      Q => \^out\(199)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(198),
      Q => \^out\(198)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(197),
      Q => \^out\(197)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(196),
      Q => \^out\(196)
    );
\INFERRED_GEN.data_reg[3][68]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(195),
      Q => \^out\(195)
    );
\INFERRED_GEN.data_reg[3][69]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(194),
      Q => \^out\(194)
    );
\INFERRED_GEN.data_reg[3][70]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(193),
      Q => \^out\(193)
    );
\INFERRED_GEN.data_reg[3][71]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(192),
      Q => \^out\(192)
    );
\INFERRED_GEN.data_reg[3][72]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(191),
      Q => \^out\(191)
    );
\INFERRED_GEN.data_reg[3][73]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(190),
      Q => \^out\(190)
    );
\INFERRED_GEN.data_reg[3][74]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(189),
      Q => \^out\(189)
    );
\INFERRED_GEN.data_reg[3][75]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(188),
      Q => \^out\(188)
    );
\INFERRED_GEN.data_reg[3][76]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(187),
      Q => \^out\(187)
    );
\INFERRED_GEN.data_reg[3][77]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(186),
      Q => \^out\(186)
    );
\INFERRED_GEN.data_reg[3][78]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(185),
      Q => \^out\(185)
    );
\INFERRED_GEN.data_reg[3][79]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(184),
      Q => \^out\(184)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(256),
      Q => \^out\(256)
    );
\INFERRED_GEN.data_reg[3][80]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(183),
      Q => \^out\(183)
    );
\INFERRED_GEN.data_reg[3][81]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(182),
      Q => \^out\(182)
    );
\INFERRED_GEN.data_reg[3][82]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(181),
      Q => \^out\(181)
    );
\INFERRED_GEN.data_reg[3][83]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(180),
      Q => \^out\(180)
    );
\INFERRED_GEN.data_reg[3][84]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(179),
      Q => \^out\(179)
    );
\INFERRED_GEN.data_reg[3][85]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(178),
      Q => \^out\(178)
    );
\INFERRED_GEN.data_reg[3][86]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(177),
      Q => \^out\(177)
    );
\INFERRED_GEN.data_reg[3][87]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(176),
      Q => \^out\(176)
    );
\INFERRED_GEN.data_reg[3][88]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(175),
      Q => \^out\(175)
    );
\INFERRED_GEN.data_reg[3][89]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(174),
      Q => \^out\(174)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(255),
      Q => \^out\(255)
    );
\INFERRED_GEN.data_reg[3][90]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_strt_strb_reg_reg[0]\,
      A1 => \sig_next_last_strb_reg_reg[87]_0\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(173),
      Q => \^out\(173)
    );
\INFERRED_GEN.data_reg[3][91]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(172),
      Q => \^out\(172)
    );
\INFERRED_GEN.data_reg[3][92]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(171),
      Q => \^out\(171)
    );
\INFERRED_GEN.data_reg[3][93]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(170),
      Q => \^out\(170)
    );
\INFERRED_GEN.data_reg[3][94]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(169),
      Q => \^out\(169)
    );
\INFERRED_GEN.data_reg[3][95]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(168),
      Q => \^out\(168)
    );
\INFERRED_GEN.data_reg[3][96]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(167),
      Q => \^out\(167)
    );
\INFERRED_GEN.data_reg[3][97]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(166),
      Q => \^out\(166)
    );
\INFERRED_GEN.data_reg[3][98]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(165),
      Q => \^out\(165)
    );
\INFERRED_GEN.data_reg[3][99]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \sig_next_last_strb_reg_reg[87]\,
      A1 => \sig_next_strt_strb_reg_reg[44]\,
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(164),
      Q => \^out\(164)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_1(0),
      A1 => sig_next_calc_error_reg_reg_1(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(254),
      Q => \^out\(254)
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_dbeat_cntr_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^out\(0),
      I2 => \sig_dbeat_cntr_reg[0]\,
      I3 => sig_first_dbeat,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_first_dbeat_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized1\ is
  port (
    sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized1\ is
  signal \^sel\ : STD_LOGIC;
  signal sig_offset_fifo_data_out : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
begin
  sel <= \^sel\;
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => sig_offset_fifo_data_out(7),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\,
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      O => D(0)
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_rep_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => sig_offset_fifo_data_out(7),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\,
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(4),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(3),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(2),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(1),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_mm2s_aclk,
      D => \in\(0),
      Q => sig_offset_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[2]\,
      I1 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I2 => sig_mstr2sf_cmd_valid,
      O => \^sel\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized2\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized2\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair373";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5444"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1),
      I2 => sig_wresp_sfifo_out(1),
      I3 => sig_wresp_sfifo_out(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(1),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2),
      I2 => sig_wresp_sfifo_out(1),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I4 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5504"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      I1 => sig_wresp_sfifo_out(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sig_wr_fifo,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized3\ is
  port (
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized3\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][19]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][19]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][20]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][20]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][21]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][21]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][22]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][22]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][23]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][23]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][23]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][24]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][24]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][24]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][25]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][25]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][25]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][26]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][26]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][26]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][27]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][27]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][27]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][28]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][28]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][28]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
begin
  \out\(28 downto 0) <= \^out\(28 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      O => sig_coelsc_interr_reg0
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => sig_data2wsc_cmd_cmplt_reg
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][19]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[5][20]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][21]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[5][22]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[5][23]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][24]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][25]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][26]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][27]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][28]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][28]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_data2wsc_valid,
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized4\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ : in STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized4\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \out\(29 downto 0) <= \^out\(29 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"43F3"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\,
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FFDFF000FCCC"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^out\(27),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      I4 => Q(2),
      I5 => sig_scatter2drc_cmd_ready,
      O => \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC8888CCCF8888"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\,
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      I3 => sig_cmd_fifo_data_out(34),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      O => D(1)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000F000000070"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(1),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2),
      I4 => \^out\(27),
      I5 => Q(2),
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040000"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(34),
      I1 => E(0),
      I2 => sig_need_cmd_flush,
      I3 => lsig_cmd_fetch_pause,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => lsig_first_dbeat,
      O => sig_sm_ld_dre_cmd_reg
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \^out\(29)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(21)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \^out\(28)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \^out\(27)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_mstr2dre_cmd_valid,
      I1 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\,
      I2 => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => sig_cmd_fifo_data_out(34)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \^out\(26)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \^out\(25)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \^out\(24)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \^out\(23)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \^out\(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized5\ is
  port (
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_2\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    \sig_burst_dbeat_cntr_reg[3]\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized5\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_last_reg_out_reg_0\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg[3][0]_i_1\ : label is "soft_lutpair335";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute SOFT_HLUTNM of \sig_byte_cntr[0]_i_1\ : label is "soft_lutpair335";
begin
  \out\(2 downto 0) <= \^out\(2 downto 0);
  sig_last_reg_out_reg_0 <= \^sig_last_reg_out_reg_0\;
  sig_wr_fifo <= \^sig_wr_fifo\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \^out\(2),
      I1 => sig_strm_tlast,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I3 => Q(4),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      O => sig_last_reg_out_reg_4(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_byte_cntr_reg[0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      O => \sig_strb_reg_out_reg[0]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \^out\(2),
      I1 => sig_strm_tlast,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I3 => Q(4),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      O => sig_last_reg_out_reg_1(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_byte_cntr_reg[0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      O => \sig_strb_reg_out_reg[0]_1\
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E0"
    )
        port map (
      I0 => \^out\(2),
      I1 => sig_strm_tlast,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I3 => Q(4),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      O => sig_last_reg_out_reg_2(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg[2][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_byte_cntr_reg[0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      O => \sig_strb_reg_out_reg[0]_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000000000"
    )
        port map (
      I0 => \^out\(2),
      I1 => sig_strm_tlast,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I3 => Q(4),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      O => sig_last_reg_out_reg_3(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      I1 => \^out\(0),
      I2 => \sig_byte_cntr_reg[0]\,
      O => \sig_strb_reg_out_reg[0]_2\
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(0),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[2]\,
      I2 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      O => \^sig_wr_fifo\
    );
\sig_burst_dbeat_cntr[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_last_reg_out_reg_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      O => sig_last_reg_out_reg(0)
    );
\sig_byte_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => \^out\(0),
      I1 => \sig_byte_cntr_reg[0]\,
      I2 => sig_clr_dbc_reg,
      I3 => \sig_byte_cntr_reg[0]_0\(0),
      O => \sig_strb_reg_out_reg[0]_3\(0)
    );
sig_cmd_full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A800"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg[3]\,
      I1 => \^out\(2),
      I2 => sig_strm_tlast,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I4 => Q(4),
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      O => \^sig_last_reg_out_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized6\ is
  port (
    \sig_xfer_addr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_xfer_len_reg_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_single_dbeat2_out : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized6\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_dynshreg_f__parameterized6\ is
  signal \^fifo_full_reg\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal \^sig_xfer_len_reg_reg[1]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[0]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair364";
begin
  FIFO_Full_reg <= \^fifo_full_reg\;
  \out\(4 downto 0) <= \^out\(4 downto 0);
  \sig_xfer_len_reg_reg[1]\ <= \^sig_xfer_len_reg_reg[1]\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(9),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(6),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(5),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(3),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(8),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(2),
      Q => sig_cmd_fifo_data_out(6)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg,
      I1 => sig_next_calc_error_reg_reg_0,
      I2 => sig_mstr2data_cmd_valid,
      O => \^fifo_full_reg\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^fifo_full_reg\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(7),
      Q => \^out\(2)
    );
\sig_dbeat_cntr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(6),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      O => D(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => Q(0),
      O => D(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[4]\,
      O => D(4)
    );
\sig_first_dbeat_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000A0A0A0"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^sig_xfer_len_reg_reg[1]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_first_dbeat_reg_1,
      I4 => sig_first_dbeat_reg_2,
      I5 => \sig_dbeat_cntr_reg[1]\,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => sig_cmd_fifo_data_out(6),
      I2 => sig_cmd_fifo_data_out(9),
      I3 => sig_cmd_fifo_data_out(10),
      I4 => sig_cmd_fifo_data_out(8),
      O => \^sig_xfer_len_reg_reg[1]\
    );
\sig_next_strt_strb_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => \sig_xfer_addr_reg_reg[1]\(0)
    );
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(1),
      O => \sig_xfer_addr_reg_reg[1]\(1)
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^sig_xfer_len_reg_reg[1]\,
      I1 => \sig_dbeat_cntr_reg[1]\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_single_dbeat2_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^q\(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[0]\(0),
      I2 => \gwdc.wr_data_count_i_reg[0]_0\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1_21\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1_21\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1_21\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1_21\ is
  signal \^di\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal count_value_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_fwft.count_en\ : STD_LOGIC;
  attribute HLUTNM : string;
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_15\ : label is "lutpair0";
  attribute HLUTNM of \gwdc.wr_data_count_i[7]_i_7\ : label is "lutpair0";
begin
  DI(0) <= \^di\(0);
  Q(0) <= \^q\(0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5AAAA655"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[0]_0\(1),
      I4 => ram_empty_i,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C02F"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      O => \gen_fwft.count_en\
    );
\count_value_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A9A96AAA6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => count_value_i(0),
      O => \count_value_i[1]_i_3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => count_value_i(0),
      R => SR(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \gen_fwft.count_en\,
      D => \count_value_i[1]_i_3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\gwdc.wr_data_count_i[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(1),
      I2 => \^q\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => count_value_i(0),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      O => \^di\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    enb : out STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair269";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      I1 => \^enb\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => E(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_22\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_22\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_22\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_22\ is
  signal \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair33";
begin
  \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ <= \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\;
  Q(6 downto 0) <= \^q\(6 downto 0);
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \count_value_i_reg_n_0_[7]\,
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[7]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\,
      I1 => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\,
      I2 => \^leaving_empty0\,
      I3 => going_full1,
      I4 => ram_wr_en_pf,
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      I3 => \^q\(5),
      I4 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      I3 => \^q\(2),
      I4 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^fsm_sequential_gen_fwft.curr_fwft_state_reg[1]\
    );
\gwdc.wr_data_count_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      I2 => \^q\(5),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      O => S(2)
    );
\gwdc.wr_data_count_i[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      I2 => \^q\(4),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => S(1)
    );
\gwdc.wr_data_count_i[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => S(0)
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => DI(0)
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(6),
      I2 => \count_value_i_reg_n_0_[7]\,
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(7),
      O => S(4)
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(5),
      I2 => \^q\(6),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(6),
      O => S(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_25\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gwdc.wr_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_25\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_25\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_25\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_13_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair35";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[7]_i_1\ : label is 35;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[7]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[7]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[7]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[7]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => ram_wr_en_pf,
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[7]\(0),
      I2 => \gwdc.wr_data_count_i_reg[7]_0\(0),
      I3 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[7]_i_13_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(4),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(3),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(2),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[7]_0\(1),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(5) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(4) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_4\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_5\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_6\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(5) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(4) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(3) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      DI(2 downto 1) => DI(1 downto 0),
      DI(0) => \^q\(0),
      O(7 downto 1) => D(6 downto 0),
      O(0) => \NLW_gwdc.wr_data_count_i_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7 downto 3) => S(6 downto 2),
      S(2) => \gwdc.wr_data_count_i[7]_i_13_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_9\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_9\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_9\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair271";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[6]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[6]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[6]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(6),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair270";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_10\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_10\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair273";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_23\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_23\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_23\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_23\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair34";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__2_n_0\
    );
\count_value_i[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAA200000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[1]_0\(1),
      I2 => \count_value_i_reg[1]_0\(0),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1__2_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_26\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_26\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_26\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_26\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair37";
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6\ is
  port (
    going_full1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    enb : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[4]\ : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gwdc.wr_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair282";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699669966969"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \gwdc.wr_data_count_i_reg[2]\(1),
      I5 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      O => D(0)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69FF696969690069"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[2]\(1),
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      I3 => \^q\(0),
      I4 => \gwdc.wr_data_count_i_reg[2]\(0),
      I5 => \gwdc.wr_data_count_i_reg[4]_0\(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69699669"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(3),
      I2 => \^q\(3),
      I3 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I4 => \^q\(2),
      O => D(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1EE1788787781EE1"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \gwdc.wr_data_count_i_reg[4]\,
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(4),
      I3 => \count_value_i_reg_n_0_[4]\,
      I4 => \gwdc.wr_data_count_i_reg[4]_0\(3),
      I5 => \^q\(3),
      O => D(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F999FFF990009990"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[4]_0\(2),
      I2 => \gwdc.wr_data_count_i_reg[4]_0\(1),
      I3 => \gwdc.wr_data_count_i_reg[2]\(1),
      I4 => \^q\(1),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6_6\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : out STD_LOGIC;
    enb : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gwdc.wr_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    full : in STD_LOGIC;
    going_full1 : in STD_LOGIC;
    clr_full : in STD_LOGIC;
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6_6\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6_6\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6_6\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ram_empty_i_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_3\ : label is "soft_lutpair287";
begin
  \count_value_i_reg[4]_0\(4 downto 0) <= \^count_value_i_reg[4]_0\(4 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      I2 => \^count_value_i_reg[4]_0\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(1),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(2),
      I3 => \^count_value_i_reg[4]_0\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => \^count_value_i_reg[4]_0\(0),
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \^count_value_i_reg[4]_0\(3),
      I4 => \^count_value_i_reg[4]_0\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^count_value_i_reg[4]_0\(4),
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003B2A2A2A"
    )
        port map (
      I0 => full,
      I1 => enb,
      I2 => leaving_empty0,
      I3 => going_full1,
      I4 => E(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000008200"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\,
      I1 => Q(1),
      I2 => \^count_value_i_reg[4]_0\(1),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^count_value_i_reg[4]_0\(0),
      I5 => Q(0),
      O => leaving_empty0
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(3),
      I1 => Q(3),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => Q(2),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^count_value_i_reg[4]_0\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^count_value_i_reg[4]_0\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33C96696996C33C"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(0),
      I1 => \^count_value_i_reg[4]_0\(1),
      I2 => \gwdc.wr_data_count_i_reg[1]\(1),
      I3 => Q(1),
      I4 => \gwdc.wr_data_count_i_reg[1]\(0),
      I5 => Q(0),
      O => D(0)
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[4]_0\(2),
      I1 => Q(2),
      O => \count_value_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    enb : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair283";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => enb,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7_7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7_7\ : entity is "xpm_counter_updn";
end \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7_7\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair288";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_24 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_24 : entity is "xpm_fifo_reg_bit";
end CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_24;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_24 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_8 is
  port (
    rst_d1 : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_8 : entity is "xpm_fifo_reg_bit";
end CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_8;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_8 is
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => clr_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end CNN_imp_axi_dma_0_0_xpm_fifo_rst;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]\(1),
      I3 => \count_value_i_reg[1]\(0),
      O => SR(0)
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_rst_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_rst_11 : entity is "xpm_fifo_rst";
end CNN_imp_axi_dma_0_0_xpm_fifo_rst_11;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_rst_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[6]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_rst_27 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[6]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_rst_27 : entity is "xpm_fifo_rst";
end CNN_imp_axi_dma_0_0_xpm_fifo_rst_27;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_rst_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_empty_i,
      I2 => \count_value_i_reg[1]\(1),
      I3 => \count_value_i_reg[1]\(0),
      O => SR(0)
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[6]\,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1154 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 1154 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1154 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 1154 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 147840;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1155;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1156;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of CNN_imp_axi_dma_0_0_xpm_memory_base : entity is 1156;
end CNN_imp_axi_dma_0_0_xpm_memory_base;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 1153 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 147840;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 143;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 720;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 791;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 720;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 791;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 720;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_10\ : label is 791;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 792;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 863;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 792;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 863;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 792;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_11\ : label is 863;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 864;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 935;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 864;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 935;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 864;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_12\ : label is 935;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 936;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 1007;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 936;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 1007;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 936;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_13\ : label is 1007;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 1008;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 1079;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 1008;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 1079;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 1008;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_14\ : label is 1079;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 1080;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 1151;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 1080;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 1151;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 1080;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_15\ : label is 1151;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is "p0_d2";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 1152;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 1153;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 1152;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 1153;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 1152;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_16\ : label is 1153;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 215;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 215;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 144;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 215;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 216;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 287;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 216;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 287;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 216;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_3\ : label is 287;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 288;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 359;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 288;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 359;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 288;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_4\ : label is 359;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 360;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 431;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 360;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 431;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 360;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_5\ : label is 431;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 432;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 503;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 432;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 503;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 432;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_6\ : label is 503;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 504;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 575;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 504;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 575;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 504;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_7\ : label is 575;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 576;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 647;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 576;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 647;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 576;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_8\ : label is 647;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is "p8_d64";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 648;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 719;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is "p8_d64";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 648;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 719;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 147840;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 511;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 648;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_9\ : label is 719;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(1154) <= \<const0>\;
  douta(1153) <= \<const0>\;
  douta(1152) <= \<const0>\;
  douta(1151) <= \<const0>\;
  douta(1150) <= \<const0>\;
  douta(1149) <= \<const0>\;
  douta(1148) <= \<const0>\;
  douta(1147) <= \<const0>\;
  douta(1146) <= \<const0>\;
  douta(1145) <= \<const0>\;
  douta(1144) <= \<const0>\;
  douta(1143) <= \<const0>\;
  douta(1142) <= \<const0>\;
  douta(1141) <= \<const0>\;
  douta(1140) <= \<const0>\;
  douta(1139) <= \<const0>\;
  douta(1138) <= \<const0>\;
  douta(1137) <= \<const0>\;
  douta(1136) <= \<const0>\;
  douta(1135) <= \<const0>\;
  douta(1134) <= \<const0>\;
  douta(1133) <= \<const0>\;
  douta(1132) <= \<const0>\;
  douta(1131) <= \<const0>\;
  douta(1130) <= \<const0>\;
  douta(1129) <= \<const0>\;
  douta(1128) <= \<const0>\;
  douta(1127) <= \<const0>\;
  douta(1126) <= \<const0>\;
  douta(1125) <= \<const0>\;
  douta(1124) <= \<const0>\;
  douta(1123) <= \<const0>\;
  douta(1122) <= \<const0>\;
  douta(1121) <= \<const0>\;
  douta(1120) <= \<const0>\;
  douta(1119) <= \<const0>\;
  douta(1118) <= \<const0>\;
  douta(1117) <= \<const0>\;
  douta(1116) <= \<const0>\;
  douta(1115) <= \<const0>\;
  douta(1114) <= \<const0>\;
  douta(1113) <= \<const0>\;
  douta(1112) <= \<const0>\;
  douta(1111) <= \<const0>\;
  douta(1110) <= \<const0>\;
  douta(1109) <= \<const0>\;
  douta(1108) <= \<const0>\;
  douta(1107) <= \<const0>\;
  douta(1106) <= \<const0>\;
  douta(1105) <= \<const0>\;
  douta(1104) <= \<const0>\;
  douta(1103) <= \<const0>\;
  douta(1102) <= \<const0>\;
  douta(1101) <= \<const0>\;
  douta(1100) <= \<const0>\;
  douta(1099) <= \<const0>\;
  douta(1098) <= \<const0>\;
  douta(1097) <= \<const0>\;
  douta(1096) <= \<const0>\;
  douta(1095) <= \<const0>\;
  douta(1094) <= \<const0>\;
  douta(1093) <= \<const0>\;
  douta(1092) <= \<const0>\;
  douta(1091) <= \<const0>\;
  douta(1090) <= \<const0>\;
  douta(1089) <= \<const0>\;
  douta(1088) <= \<const0>\;
  douta(1087) <= \<const0>\;
  douta(1086) <= \<const0>\;
  douta(1085) <= \<const0>\;
  douta(1084) <= \<const0>\;
  douta(1083) <= \<const0>\;
  douta(1082) <= \<const0>\;
  douta(1081) <= \<const0>\;
  douta(1080) <= \<const0>\;
  douta(1079) <= \<const0>\;
  douta(1078) <= \<const0>\;
  douta(1077) <= \<const0>\;
  douta(1076) <= \<const0>\;
  douta(1075) <= \<const0>\;
  douta(1074) <= \<const0>\;
  douta(1073) <= \<const0>\;
  douta(1072) <= \<const0>\;
  douta(1071) <= \<const0>\;
  douta(1070) <= \<const0>\;
  douta(1069) <= \<const0>\;
  douta(1068) <= \<const0>\;
  douta(1067) <= \<const0>\;
  douta(1066) <= \<const0>\;
  douta(1065) <= \<const0>\;
  douta(1064) <= \<const0>\;
  douta(1063) <= \<const0>\;
  douta(1062) <= \<const0>\;
  douta(1061) <= \<const0>\;
  douta(1060) <= \<const0>\;
  douta(1059) <= \<const0>\;
  douta(1058) <= \<const0>\;
  douta(1057) <= \<const0>\;
  douta(1056) <= \<const0>\;
  douta(1055) <= \<const0>\;
  douta(1054) <= \<const0>\;
  douta(1053) <= \<const0>\;
  douta(1052) <= \<const0>\;
  douta(1051) <= \<const0>\;
  douta(1050) <= \<const0>\;
  douta(1049) <= \<const0>\;
  douta(1048) <= \<const0>\;
  douta(1047) <= \<const0>\;
  douta(1046) <= \<const0>\;
  douta(1045) <= \<const0>\;
  douta(1044) <= \<const0>\;
  douta(1043) <= \<const0>\;
  douta(1042) <= \<const0>\;
  douta(1041) <= \<const0>\;
  douta(1040) <= \<const0>\;
  douta(1039) <= \<const0>\;
  douta(1038) <= \<const0>\;
  douta(1037) <= \<const0>\;
  douta(1036) <= \<const0>\;
  douta(1035) <= \<const0>\;
  douta(1034) <= \<const0>\;
  douta(1033) <= \<const0>\;
  douta(1032) <= \<const0>\;
  douta(1031) <= \<const0>\;
  douta(1030) <= \<const0>\;
  douta(1029) <= \<const0>\;
  douta(1028) <= \<const0>\;
  douta(1027) <= \<const0>\;
  douta(1026) <= \<const0>\;
  douta(1025) <= \<const0>\;
  douta(1024) <= \<const0>\;
  douta(1023) <= \<const0>\;
  douta(1022) <= \<const0>\;
  douta(1021) <= \<const0>\;
  douta(1020) <= \<const0>\;
  douta(1019) <= \<const0>\;
  douta(1018) <= \<const0>\;
  douta(1017) <= \<const0>\;
  douta(1016) <= \<const0>\;
  douta(1015) <= \<const0>\;
  douta(1014) <= \<const0>\;
  douta(1013) <= \<const0>\;
  douta(1012) <= \<const0>\;
  douta(1011) <= \<const0>\;
  douta(1010) <= \<const0>\;
  douta(1009) <= \<const0>\;
  douta(1008) <= \<const0>\;
  douta(1007) <= \<const0>\;
  douta(1006) <= \<const0>\;
  douta(1005) <= \<const0>\;
  douta(1004) <= \<const0>\;
  douta(1003) <= \<const0>\;
  douta(1002) <= \<const0>\;
  douta(1001) <= \<const0>\;
  douta(1000) <= \<const0>\;
  douta(999) <= \<const0>\;
  douta(998) <= \<const0>\;
  douta(997) <= \<const0>\;
  douta(996) <= \<const0>\;
  douta(995) <= \<const0>\;
  douta(994) <= \<const0>\;
  douta(993) <= \<const0>\;
  douta(992) <= \<const0>\;
  douta(991) <= \<const0>\;
  douta(990) <= \<const0>\;
  douta(989) <= \<const0>\;
  douta(988) <= \<const0>\;
  douta(987) <= \<const0>\;
  douta(986) <= \<const0>\;
  douta(985) <= \<const0>\;
  douta(984) <= \<const0>\;
  douta(983) <= \<const0>\;
  douta(982) <= \<const0>\;
  douta(981) <= \<const0>\;
  douta(980) <= \<const0>\;
  douta(979) <= \<const0>\;
  douta(978) <= \<const0>\;
  douta(977) <= \<const0>\;
  douta(976) <= \<const0>\;
  douta(975) <= \<const0>\;
  douta(974) <= \<const0>\;
  douta(973) <= \<const0>\;
  douta(972) <= \<const0>\;
  douta(971) <= \<const0>\;
  douta(970) <= \<const0>\;
  douta(969) <= \<const0>\;
  douta(968) <= \<const0>\;
  douta(967) <= \<const0>\;
  douta(966) <= \<const0>\;
  douta(965) <= \<const0>\;
  douta(964) <= \<const0>\;
  douta(963) <= \<const0>\;
  douta(962) <= \<const0>\;
  douta(961) <= \<const0>\;
  douta(960) <= \<const0>\;
  douta(959) <= \<const0>\;
  douta(958) <= \<const0>\;
  douta(957) <= \<const0>\;
  douta(956) <= \<const0>\;
  douta(955) <= \<const0>\;
  douta(954) <= \<const0>\;
  douta(953) <= \<const0>\;
  douta(952) <= \<const0>\;
  douta(951) <= \<const0>\;
  douta(950) <= \<const0>\;
  douta(949) <= \<const0>\;
  douta(948) <= \<const0>\;
  douta(947) <= \<const0>\;
  douta(946) <= \<const0>\;
  douta(945) <= \<const0>\;
  douta(944) <= \<const0>\;
  douta(943) <= \<const0>\;
  douta(942) <= \<const0>\;
  douta(941) <= \<const0>\;
  douta(940) <= \<const0>\;
  douta(939) <= \<const0>\;
  douta(938) <= \<const0>\;
  douta(937) <= \<const0>\;
  douta(936) <= \<const0>\;
  douta(935) <= \<const0>\;
  douta(934) <= \<const0>\;
  douta(933) <= \<const0>\;
  douta(932) <= \<const0>\;
  douta(931) <= \<const0>\;
  douta(930) <= \<const0>\;
  douta(929) <= \<const0>\;
  douta(928) <= \<const0>\;
  douta(927) <= \<const0>\;
  douta(926) <= \<const0>\;
  douta(925) <= \<const0>\;
  douta(924) <= \<const0>\;
  douta(923) <= \<const0>\;
  douta(922) <= \<const0>\;
  douta(921) <= \<const0>\;
  douta(920) <= \<const0>\;
  douta(919) <= \<const0>\;
  douta(918) <= \<const0>\;
  douta(917) <= \<const0>\;
  douta(916) <= \<const0>\;
  douta(915) <= \<const0>\;
  douta(914) <= \<const0>\;
  douta(913) <= \<const0>\;
  douta(912) <= \<const0>\;
  douta(911) <= \<const0>\;
  douta(910) <= \<const0>\;
  douta(909) <= \<const0>\;
  douta(908) <= \<const0>\;
  douta(907) <= \<const0>\;
  douta(906) <= \<const0>\;
  douta(905) <= \<const0>\;
  douta(904) <= \<const0>\;
  douta(903) <= \<const0>\;
  douta(902) <= \<const0>\;
  douta(901) <= \<const0>\;
  douta(900) <= \<const0>\;
  douta(899) <= \<const0>\;
  douta(898) <= \<const0>\;
  douta(897) <= \<const0>\;
  douta(896) <= \<const0>\;
  douta(895) <= \<const0>\;
  douta(894) <= \<const0>\;
  douta(893) <= \<const0>\;
  douta(892) <= \<const0>\;
  douta(891) <= \<const0>\;
  douta(890) <= \<const0>\;
  douta(889) <= \<const0>\;
  douta(888) <= \<const0>\;
  douta(887) <= \<const0>\;
  douta(886) <= \<const0>\;
  douta(885) <= \<const0>\;
  douta(884) <= \<const0>\;
  douta(883) <= \<const0>\;
  douta(882) <= \<const0>\;
  douta(881) <= \<const0>\;
  douta(880) <= \<const0>\;
  douta(879) <= \<const0>\;
  douta(878) <= \<const0>\;
  douta(877) <= \<const0>\;
  douta(876) <= \<const0>\;
  douta(875) <= \<const0>\;
  douta(874) <= \<const0>\;
  douta(873) <= \<const0>\;
  douta(872) <= \<const0>\;
  douta(871) <= \<const0>\;
  douta(870) <= \<const0>\;
  douta(869) <= \<const0>\;
  douta(868) <= \<const0>\;
  douta(867) <= \<const0>\;
  douta(866) <= \<const0>\;
  douta(865) <= \<const0>\;
  douta(864) <= \<const0>\;
  douta(863) <= \<const0>\;
  douta(862) <= \<const0>\;
  douta(861) <= \<const0>\;
  douta(860) <= \<const0>\;
  douta(859) <= \<const0>\;
  douta(858) <= \<const0>\;
  douta(857) <= \<const0>\;
  douta(856) <= \<const0>\;
  douta(855) <= \<const0>\;
  douta(854) <= \<const0>\;
  douta(853) <= \<const0>\;
  douta(852) <= \<const0>\;
  douta(851) <= \<const0>\;
  douta(850) <= \<const0>\;
  douta(849) <= \<const0>\;
  douta(848) <= \<const0>\;
  douta(847) <= \<const0>\;
  douta(846) <= \<const0>\;
  douta(845) <= \<const0>\;
  douta(844) <= \<const0>\;
  douta(843) <= \<const0>\;
  douta(842) <= \<const0>\;
  douta(841) <= \<const0>\;
  douta(840) <= \<const0>\;
  douta(839) <= \<const0>\;
  douta(838) <= \<const0>\;
  douta(837) <= \<const0>\;
  douta(836) <= \<const0>\;
  douta(835) <= \<const0>\;
  douta(834) <= \<const0>\;
  douta(833) <= \<const0>\;
  douta(832) <= \<const0>\;
  douta(831) <= \<const0>\;
  douta(830) <= \<const0>\;
  douta(829) <= \<const0>\;
  douta(828) <= \<const0>\;
  douta(827) <= \<const0>\;
  douta(826) <= \<const0>\;
  douta(825) <= \<const0>\;
  douta(824) <= \<const0>\;
  douta(823) <= \<const0>\;
  douta(822) <= \<const0>\;
  douta(821) <= \<const0>\;
  douta(820) <= \<const0>\;
  douta(819) <= \<const0>\;
  douta(818) <= \<const0>\;
  douta(817) <= \<const0>\;
  douta(816) <= \<const0>\;
  douta(815) <= \<const0>\;
  douta(814) <= \<const0>\;
  douta(813) <= \<const0>\;
  douta(812) <= \<const0>\;
  douta(811) <= \<const0>\;
  douta(810) <= \<const0>\;
  douta(809) <= \<const0>\;
  douta(808) <= \<const0>\;
  douta(807) <= \<const0>\;
  douta(806) <= \<const0>\;
  douta(805) <= \<const0>\;
  douta(804) <= \<const0>\;
  douta(803) <= \<const0>\;
  douta(802) <= \<const0>\;
  douta(801) <= \<const0>\;
  douta(800) <= \<const0>\;
  douta(799) <= \<const0>\;
  douta(798) <= \<const0>\;
  douta(797) <= \<const0>\;
  douta(796) <= \<const0>\;
  douta(795) <= \<const0>\;
  douta(794) <= \<const0>\;
  douta(793) <= \<const0>\;
  douta(792) <= \<const0>\;
  douta(791) <= \<const0>\;
  douta(790) <= \<const0>\;
  douta(789) <= \<const0>\;
  douta(788) <= \<const0>\;
  douta(787) <= \<const0>\;
  douta(786) <= \<const0>\;
  douta(785) <= \<const0>\;
  douta(784) <= \<const0>\;
  douta(783) <= \<const0>\;
  douta(782) <= \<const0>\;
  douta(781) <= \<const0>\;
  douta(780) <= \<const0>\;
  douta(779) <= \<const0>\;
  douta(778) <= \<const0>\;
  douta(777) <= \<const0>\;
  douta(776) <= \<const0>\;
  douta(775) <= \<const0>\;
  douta(774) <= \<const0>\;
  douta(773) <= \<const0>\;
  douta(772) <= \<const0>\;
  douta(771) <= \<const0>\;
  douta(770) <= \<const0>\;
  douta(769) <= \<const0>\;
  douta(768) <= \<const0>\;
  douta(767) <= \<const0>\;
  douta(766) <= \<const0>\;
  douta(765) <= \<const0>\;
  douta(764) <= \<const0>\;
  douta(763) <= \<const0>\;
  douta(762) <= \<const0>\;
  douta(761) <= \<const0>\;
  douta(760) <= \<const0>\;
  douta(759) <= \<const0>\;
  douta(758) <= \<const0>\;
  douta(757) <= \<const0>\;
  douta(756) <= \<const0>\;
  douta(755) <= \<const0>\;
  douta(754) <= \<const0>\;
  douta(753) <= \<const0>\;
  douta(752) <= \<const0>\;
  douta(751) <= \<const0>\;
  douta(750) <= \<const0>\;
  douta(749) <= \<const0>\;
  douta(748) <= \<const0>\;
  douta(747) <= \<const0>\;
  douta(746) <= \<const0>\;
  douta(745) <= \<const0>\;
  douta(744) <= \<const0>\;
  douta(743) <= \<const0>\;
  douta(742) <= \<const0>\;
  douta(741) <= \<const0>\;
  douta(740) <= \<const0>\;
  douta(739) <= \<const0>\;
  douta(738) <= \<const0>\;
  douta(737) <= \<const0>\;
  douta(736) <= \<const0>\;
  douta(735) <= \<const0>\;
  douta(734) <= \<const0>\;
  douta(733) <= \<const0>\;
  douta(732) <= \<const0>\;
  douta(731) <= \<const0>\;
  douta(730) <= \<const0>\;
  douta(729) <= \<const0>\;
  douta(728) <= \<const0>\;
  douta(727) <= \<const0>\;
  douta(726) <= \<const0>\;
  douta(725) <= \<const0>\;
  douta(724) <= \<const0>\;
  douta(723) <= \<const0>\;
  douta(722) <= \<const0>\;
  douta(721) <= \<const0>\;
  douta(720) <= \<const0>\;
  douta(719) <= \<const0>\;
  douta(718) <= \<const0>\;
  douta(717) <= \<const0>\;
  douta(716) <= \<const0>\;
  douta(715) <= \<const0>\;
  douta(714) <= \<const0>\;
  douta(713) <= \<const0>\;
  douta(712) <= \<const0>\;
  douta(711) <= \<const0>\;
  douta(710) <= \<const0>\;
  douta(709) <= \<const0>\;
  douta(708) <= \<const0>\;
  douta(707) <= \<const0>\;
  douta(706) <= \<const0>\;
  douta(705) <= \<const0>\;
  douta(704) <= \<const0>\;
  douta(703) <= \<const0>\;
  douta(702) <= \<const0>\;
  douta(701) <= \<const0>\;
  douta(700) <= \<const0>\;
  douta(699) <= \<const0>\;
  douta(698) <= \<const0>\;
  douta(697) <= \<const0>\;
  douta(696) <= \<const0>\;
  douta(695) <= \<const0>\;
  douta(694) <= \<const0>\;
  douta(693) <= \<const0>\;
  douta(692) <= \<const0>\;
  douta(691) <= \<const0>\;
  douta(690) <= \<const0>\;
  douta(689) <= \<const0>\;
  douta(688) <= \<const0>\;
  douta(687) <= \<const0>\;
  douta(686) <= \<const0>\;
  douta(685) <= \<const0>\;
  douta(684) <= \<const0>\;
  douta(683) <= \<const0>\;
  douta(682) <= \<const0>\;
  douta(681) <= \<const0>\;
  douta(680) <= \<const0>\;
  douta(679) <= \<const0>\;
  douta(678) <= \<const0>\;
  douta(677) <= \<const0>\;
  douta(676) <= \<const0>\;
  douta(675) <= \<const0>\;
  douta(674) <= \<const0>\;
  douta(673) <= \<const0>\;
  douta(672) <= \<const0>\;
  douta(671) <= \<const0>\;
  douta(670) <= \<const0>\;
  douta(669) <= \<const0>\;
  douta(668) <= \<const0>\;
  douta(667) <= \<const0>\;
  douta(666) <= \<const0>\;
  douta(665) <= \<const0>\;
  douta(664) <= \<const0>\;
  douta(663) <= \<const0>\;
  douta(662) <= \<const0>\;
  douta(661) <= \<const0>\;
  douta(660) <= \<const0>\;
  douta(659) <= \<const0>\;
  douta(658) <= \<const0>\;
  douta(657) <= \<const0>\;
  douta(656) <= \<const0>\;
  douta(655) <= \<const0>\;
  douta(654) <= \<const0>\;
  douta(653) <= \<const0>\;
  douta(652) <= \<const0>\;
  douta(651) <= \<const0>\;
  douta(650) <= \<const0>\;
  douta(649) <= \<const0>\;
  douta(648) <= \<const0>\;
  douta(647) <= \<const0>\;
  douta(646) <= \<const0>\;
  douta(645) <= \<const0>\;
  douta(644) <= \<const0>\;
  douta(643) <= \<const0>\;
  douta(642) <= \<const0>\;
  douta(641) <= \<const0>\;
  douta(640) <= \<const0>\;
  douta(639) <= \<const0>\;
  douta(638) <= \<const0>\;
  douta(637) <= \<const0>\;
  douta(636) <= \<const0>\;
  douta(635) <= \<const0>\;
  douta(634) <= \<const0>\;
  douta(633) <= \<const0>\;
  douta(632) <= \<const0>\;
  douta(631) <= \<const0>\;
  douta(630) <= \<const0>\;
  douta(629) <= \<const0>\;
  douta(628) <= \<const0>\;
  douta(627) <= \<const0>\;
  douta(626) <= \<const0>\;
  douta(625) <= \<const0>\;
  douta(624) <= \<const0>\;
  douta(623) <= \<const0>\;
  douta(622) <= \<const0>\;
  douta(621) <= \<const0>\;
  douta(620) <= \<const0>\;
  douta(619) <= \<const0>\;
  douta(618) <= \<const0>\;
  douta(617) <= \<const0>\;
  douta(616) <= \<const0>\;
  douta(615) <= \<const0>\;
  douta(614) <= \<const0>\;
  douta(613) <= \<const0>\;
  douta(612) <= \<const0>\;
  douta(611) <= \<const0>\;
  douta(610) <= \<const0>\;
  douta(609) <= \<const0>\;
  douta(608) <= \<const0>\;
  douta(607) <= \<const0>\;
  douta(606) <= \<const0>\;
  douta(605) <= \<const0>\;
  douta(604) <= \<const0>\;
  douta(603) <= \<const0>\;
  douta(602) <= \<const0>\;
  douta(601) <= \<const0>\;
  douta(600) <= \<const0>\;
  douta(599) <= \<const0>\;
  douta(598) <= \<const0>\;
  douta(597) <= \<const0>\;
  douta(596) <= \<const0>\;
  douta(595) <= \<const0>\;
  douta(594) <= \<const0>\;
  douta(593) <= \<const0>\;
  douta(592) <= \<const0>\;
  douta(591) <= \<const0>\;
  douta(590) <= \<const0>\;
  douta(589) <= \<const0>\;
  douta(588) <= \<const0>\;
  douta(587) <= \<const0>\;
  douta(586) <= \<const0>\;
  douta(585) <= \<const0>\;
  douta(584) <= \<const0>\;
  douta(583) <= \<const0>\;
  douta(582) <= \<const0>\;
  douta(581) <= \<const0>\;
  douta(580) <= \<const0>\;
  douta(579) <= \<const0>\;
  douta(578) <= \<const0>\;
  douta(577) <= \<const0>\;
  douta(576) <= \<const0>\;
  douta(575) <= \<const0>\;
  douta(574) <= \<const0>\;
  douta(573) <= \<const0>\;
  douta(572) <= \<const0>\;
  douta(571) <= \<const0>\;
  douta(570) <= \<const0>\;
  douta(569) <= \<const0>\;
  douta(568) <= \<const0>\;
  douta(567) <= \<const0>\;
  douta(566) <= \<const0>\;
  douta(565) <= \<const0>\;
  douta(564) <= \<const0>\;
  douta(563) <= \<const0>\;
  douta(562) <= \<const0>\;
  douta(561) <= \<const0>\;
  douta(560) <= \<const0>\;
  douta(559) <= \<const0>\;
  douta(558) <= \<const0>\;
  douta(557) <= \<const0>\;
  douta(556) <= \<const0>\;
  douta(555) <= \<const0>\;
  douta(554) <= \<const0>\;
  douta(553) <= \<const0>\;
  douta(552) <= \<const0>\;
  douta(551) <= \<const0>\;
  douta(550) <= \<const0>\;
  douta(549) <= \<const0>\;
  douta(548) <= \<const0>\;
  douta(547) <= \<const0>\;
  douta(546) <= \<const0>\;
  douta(545) <= \<const0>\;
  douta(544) <= \<const0>\;
  douta(543) <= \<const0>\;
  douta(542) <= \<const0>\;
  douta(541) <= \<const0>\;
  douta(540) <= \<const0>\;
  douta(539) <= \<const0>\;
  douta(538) <= \<const0>\;
  douta(537) <= \<const0>\;
  douta(536) <= \<const0>\;
  douta(535) <= \<const0>\;
  douta(534) <= \<const0>\;
  douta(533) <= \<const0>\;
  douta(532) <= \<const0>\;
  douta(531) <= \<const0>\;
  douta(530) <= \<const0>\;
  douta(529) <= \<const0>\;
  douta(528) <= \<const0>\;
  douta(527) <= \<const0>\;
  douta(526) <= \<const0>\;
  douta(525) <= \<const0>\;
  douta(524) <= \<const0>\;
  douta(523) <= \<const0>\;
  douta(522) <= \<const0>\;
  douta(521) <= \<const0>\;
  douta(520) <= \<const0>\;
  douta(519) <= \<const0>\;
  douta(518) <= \<const0>\;
  douta(517) <= \<const0>\;
  douta(516) <= \<const0>\;
  douta(515) <= \<const0>\;
  douta(514) <= \<const0>\;
  douta(513) <= \<const0>\;
  douta(512) <= \<const0>\;
  douta(511) <= \<const0>\;
  douta(510) <= \<const0>\;
  douta(509) <= \<const0>\;
  douta(508) <= \<const0>\;
  douta(507) <= \<const0>\;
  douta(506) <= \<const0>\;
  douta(505) <= \<const0>\;
  douta(504) <= \<const0>\;
  douta(503) <= \<const0>\;
  douta(502) <= \<const0>\;
  douta(501) <= \<const0>\;
  douta(500) <= \<const0>\;
  douta(499) <= \<const0>\;
  douta(498) <= \<const0>\;
  douta(497) <= \<const0>\;
  douta(496) <= \<const0>\;
  douta(495) <= \<const0>\;
  douta(494) <= \<const0>\;
  douta(493) <= \<const0>\;
  douta(492) <= \<const0>\;
  douta(491) <= \<const0>\;
  douta(490) <= \<const0>\;
  douta(489) <= \<const0>\;
  douta(488) <= \<const0>\;
  douta(487) <= \<const0>\;
  douta(486) <= \<const0>\;
  douta(485) <= \<const0>\;
  douta(484) <= \<const0>\;
  douta(483) <= \<const0>\;
  douta(482) <= \<const0>\;
  douta(481) <= \<const0>\;
  douta(480) <= \<const0>\;
  douta(479) <= \<const0>\;
  douta(478) <= \<const0>\;
  douta(477) <= \<const0>\;
  douta(476) <= \<const0>\;
  douta(475) <= \<const0>\;
  douta(474) <= \<const0>\;
  douta(473) <= \<const0>\;
  douta(472) <= \<const0>\;
  douta(471) <= \<const0>\;
  douta(470) <= \<const0>\;
  douta(469) <= \<const0>\;
  douta(468) <= \<const0>\;
  douta(467) <= \<const0>\;
  douta(466) <= \<const0>\;
  douta(465) <= \<const0>\;
  douta(464) <= \<const0>\;
  douta(463) <= \<const0>\;
  douta(462) <= \<const0>\;
  douta(461) <= \<const0>\;
  douta(460) <= \<const0>\;
  douta(459) <= \<const0>\;
  douta(458) <= \<const0>\;
  douta(457) <= \<const0>\;
  douta(456) <= \<const0>\;
  douta(455) <= \<const0>\;
  douta(454) <= \<const0>\;
  douta(453) <= \<const0>\;
  douta(452) <= \<const0>\;
  douta(451) <= \<const0>\;
  douta(450) <= \<const0>\;
  douta(449) <= \<const0>\;
  douta(448) <= \<const0>\;
  douta(447) <= \<const0>\;
  douta(446) <= \<const0>\;
  douta(445) <= \<const0>\;
  douta(444) <= \<const0>\;
  douta(443) <= \<const0>\;
  douta(442) <= \<const0>\;
  douta(441) <= \<const0>\;
  douta(440) <= \<const0>\;
  douta(439) <= \<const0>\;
  douta(438) <= \<const0>\;
  douta(437) <= \<const0>\;
  douta(436) <= \<const0>\;
  douta(435) <= \<const0>\;
  douta(434) <= \<const0>\;
  douta(433) <= \<const0>\;
  douta(432) <= \<const0>\;
  douta(431) <= \<const0>\;
  douta(430) <= \<const0>\;
  douta(429) <= \<const0>\;
  douta(428) <= \<const0>\;
  douta(427) <= \<const0>\;
  douta(426) <= \<const0>\;
  douta(425) <= \<const0>\;
  douta(424) <= \<const0>\;
  douta(423) <= \<const0>\;
  douta(422) <= \<const0>\;
  douta(421) <= \<const0>\;
  douta(420) <= \<const0>\;
  douta(419) <= \<const0>\;
  douta(418) <= \<const0>\;
  douta(417) <= \<const0>\;
  douta(416) <= \<const0>\;
  douta(415) <= \<const0>\;
  douta(414) <= \<const0>\;
  douta(413) <= \<const0>\;
  douta(412) <= \<const0>\;
  douta(411) <= \<const0>\;
  douta(410) <= \<const0>\;
  douta(409) <= \<const0>\;
  douta(408) <= \<const0>\;
  douta(407) <= \<const0>\;
  douta(406) <= \<const0>\;
  douta(405) <= \<const0>\;
  douta(404) <= \<const0>\;
  douta(403) <= \<const0>\;
  douta(402) <= \<const0>\;
  douta(401) <= \<const0>\;
  douta(400) <= \<const0>\;
  douta(399) <= \<const0>\;
  douta(398) <= \<const0>\;
  douta(397) <= \<const0>\;
  douta(396) <= \<const0>\;
  douta(395) <= \<const0>\;
  douta(394) <= \<const0>\;
  douta(393) <= \<const0>\;
  douta(392) <= \<const0>\;
  douta(391) <= \<const0>\;
  douta(390) <= \<const0>\;
  douta(389) <= \<const0>\;
  douta(388) <= \<const0>\;
  douta(387) <= \<const0>\;
  douta(386) <= \<const0>\;
  douta(385) <= \<const0>\;
  douta(384) <= \<const0>\;
  douta(383) <= \<const0>\;
  douta(382) <= \<const0>\;
  douta(381) <= \<const0>\;
  douta(380) <= \<const0>\;
  douta(379) <= \<const0>\;
  douta(378) <= \<const0>\;
  douta(377) <= \<const0>\;
  douta(376) <= \<const0>\;
  douta(375) <= \<const0>\;
  douta(374) <= \<const0>\;
  douta(373) <= \<const0>\;
  douta(372) <= \<const0>\;
  douta(371) <= \<const0>\;
  douta(370) <= \<const0>\;
  douta(369) <= \<const0>\;
  douta(368) <= \<const0>\;
  douta(367) <= \<const0>\;
  douta(366) <= \<const0>\;
  douta(365) <= \<const0>\;
  douta(364) <= \<const0>\;
  douta(363) <= \<const0>\;
  douta(362) <= \<const0>\;
  douta(361) <= \<const0>\;
  douta(360) <= \<const0>\;
  douta(359) <= \<const0>\;
  douta(358) <= \<const0>\;
  douta(357) <= \<const0>\;
  douta(356) <= \<const0>\;
  douta(355) <= \<const0>\;
  douta(354) <= \<const0>\;
  douta(353) <= \<const0>\;
  douta(352) <= \<const0>\;
  douta(351) <= \<const0>\;
  douta(350) <= \<const0>\;
  douta(349) <= \<const0>\;
  douta(348) <= \<const0>\;
  douta(347) <= \<const0>\;
  douta(346) <= \<const0>\;
  douta(345) <= \<const0>\;
  douta(344) <= \<const0>\;
  douta(343) <= \<const0>\;
  douta(342) <= \<const0>\;
  douta(341) <= \<const0>\;
  douta(340) <= \<const0>\;
  douta(339) <= \<const0>\;
  douta(338) <= \<const0>\;
  douta(337) <= \<const0>\;
  douta(336) <= \<const0>\;
  douta(335) <= \<const0>\;
  douta(334) <= \<const0>\;
  douta(333) <= \<const0>\;
  douta(332) <= \<const0>\;
  douta(331) <= \<const0>\;
  douta(330) <= \<const0>\;
  douta(329) <= \<const0>\;
  douta(328) <= \<const0>\;
  douta(327) <= \<const0>\;
  douta(326) <= \<const0>\;
  douta(325) <= \<const0>\;
  douta(324) <= \<const0>\;
  douta(323) <= \<const0>\;
  douta(322) <= \<const0>\;
  douta(321) <= \<const0>\;
  douta(320) <= \<const0>\;
  douta(319) <= \<const0>\;
  douta(318) <= \<const0>\;
  douta(317) <= \<const0>\;
  douta(316) <= \<const0>\;
  douta(315) <= \<const0>\;
  douta(314) <= \<const0>\;
  douta(313) <= \<const0>\;
  douta(312) <= \<const0>\;
  douta(311) <= \<const0>\;
  douta(310) <= \<const0>\;
  douta(309) <= \<const0>\;
  douta(308) <= \<const0>\;
  douta(307) <= \<const0>\;
  douta(306) <= \<const0>\;
  douta(305) <= \<const0>\;
  douta(304) <= \<const0>\;
  douta(303) <= \<const0>\;
  douta(302) <= \<const0>\;
  douta(301) <= \<const0>\;
  douta(300) <= \<const0>\;
  douta(299) <= \<const0>\;
  douta(298) <= \<const0>\;
  douta(297) <= \<const0>\;
  douta(296) <= \<const0>\;
  douta(295) <= \<const0>\;
  douta(294) <= \<const0>\;
  douta(293) <= \<const0>\;
  douta(292) <= \<const0>\;
  douta(291) <= \<const0>\;
  douta(290) <= \<const0>\;
  douta(289) <= \<const0>\;
  douta(288) <= \<const0>\;
  douta(287) <= \<const0>\;
  douta(286) <= \<const0>\;
  douta(285) <= \<const0>\;
  douta(284) <= \<const0>\;
  douta(283) <= \<const0>\;
  douta(282) <= \<const0>\;
  douta(281) <= \<const0>\;
  douta(280) <= \<const0>\;
  douta(279) <= \<const0>\;
  douta(278) <= \<const0>\;
  douta(277) <= \<const0>\;
  douta(276) <= \<const0>\;
  douta(275) <= \<const0>\;
  douta(274) <= \<const0>\;
  douta(273) <= \<const0>\;
  douta(272) <= \<const0>\;
  douta(271) <= \<const0>\;
  douta(270) <= \<const0>\;
  douta(269) <= \<const0>\;
  douta(268) <= \<const0>\;
  douta(267) <= \<const0>\;
  douta(266) <= \<const0>\;
  douta(265) <= \<const0>\;
  douta(264) <= \<const0>\;
  douta(263) <= \<const0>\;
  douta(262) <= \<const0>\;
  douta(261) <= \<const0>\;
  douta(260) <= \<const0>\;
  douta(259) <= \<const0>\;
  douta(258) <= \<const0>\;
  douta(257) <= \<const0>\;
  douta(256) <= \<const0>\;
  douta(255) <= \<const0>\;
  douta(254) <= \<const0>\;
  douta(253) <= \<const0>\;
  douta(252) <= \<const0>\;
  douta(251) <= \<const0>\;
  douta(250) <= \<const0>\;
  douta(249) <= \<const0>\;
  douta(248) <= \<const0>\;
  douta(247) <= \<const0>\;
  douta(246) <= \<const0>\;
  douta(245) <= \<const0>\;
  douta(244) <= \<const0>\;
  douta(243) <= \<const0>\;
  douta(242) <= \<const0>\;
  douta(241) <= \<const0>\;
  douta(240) <= \<const0>\;
  douta(239) <= \<const0>\;
  douta(238) <= \<const0>\;
  douta(237) <= \<const0>\;
  douta(236) <= \<const0>\;
  douta(235) <= \<const0>\;
  douta(234) <= \<const0>\;
  douta(233) <= \<const0>\;
  douta(232) <= \<const0>\;
  douta(231) <= \<const0>\;
  douta(230) <= \<const0>\;
  douta(229) <= \<const0>\;
  douta(228) <= \<const0>\;
  douta(227) <= \<const0>\;
  douta(226) <= \<const0>\;
  douta(225) <= \<const0>\;
  douta(224) <= \<const0>\;
  douta(223) <= \<const0>\;
  douta(222) <= \<const0>\;
  douta(221) <= \<const0>\;
  douta(220) <= \<const0>\;
  douta(219) <= \<const0>\;
  douta(218) <= \<const0>\;
  douta(217) <= \<const0>\;
  douta(216) <= \<const0>\;
  douta(215) <= \<const0>\;
  douta(214) <= \<const0>\;
  douta(213) <= \<const0>\;
  douta(212) <= \<const0>\;
  douta(211) <= \<const0>\;
  douta(210) <= \<const0>\;
  douta(209) <= \<const0>\;
  douta(208) <= \<const0>\;
  douta(207) <= \<const0>\;
  douta(206) <= \<const0>\;
  douta(205) <= \<const0>\;
  douta(204) <= \<const0>\;
  douta(203) <= \<const0>\;
  douta(202) <= \<const0>\;
  douta(201) <= \<const0>\;
  douta(200) <= \<const0>\;
  douta(199) <= \<const0>\;
  douta(198) <= \<const0>\;
  douta(197) <= \<const0>\;
  douta(196) <= \<const0>\;
  douta(195) <= \<const0>\;
  douta(194) <= \<const0>\;
  douta(193) <= \<const0>\;
  douta(192) <= \<const0>\;
  douta(191) <= \<const0>\;
  douta(190) <= \<const0>\;
  douta(189) <= \<const0>\;
  douta(188) <= \<const0>\;
  douta(187) <= \<const0>\;
  douta(186) <= \<const0>\;
  douta(185) <= \<const0>\;
  douta(184) <= \<const0>\;
  douta(183) <= \<const0>\;
  douta(182) <= \<const0>\;
  douta(181) <= \<const0>\;
  douta(180) <= \<const0>\;
  douta(179) <= \<const0>\;
  douta(178) <= \<const0>\;
  douta(177) <= \<const0>\;
  douta(176) <= \<const0>\;
  douta(175) <= \<const0>\;
  douta(174) <= \<const0>\;
  douta(173) <= \<const0>\;
  douta(172) <= \<const0>\;
  douta(171) <= \<const0>\;
  douta(170) <= \<const0>\;
  douta(169) <= \<const0>\;
  douta(168) <= \<const0>\;
  douta(167) <= \<const0>\;
  douta(166) <= \<const0>\;
  douta(165) <= \<const0>\;
  douta(164) <= \<const0>\;
  douta(163) <= \<const0>\;
  douta(162) <= \<const0>\;
  douta(161) <= \<const0>\;
  douta(160) <= \<const0>\;
  douta(159) <= \<const0>\;
  douta(158) <= \<const0>\;
  douta(157) <= \<const0>\;
  douta(156) <= \<const0>\;
  douta(155) <= \<const0>\;
  douta(154) <= \<const0>\;
  douta(153) <= \<const0>\;
  douta(152) <= \<const0>\;
  douta(151) <= \<const0>\;
  douta(150) <= \<const0>\;
  douta(149) <= \<const0>\;
  douta(148) <= \<const0>\;
  douta(147) <= \<const0>\;
  douta(146) <= \<const0>\;
  douta(145) <= \<const0>\;
  douta(144) <= \<const0>\;
  douta(143) <= \<const0>\;
  douta(142) <= \<const0>\;
  douta(141) <= \<const0>\;
  douta(140) <= \<const0>\;
  douta(139) <= \<const0>\;
  douta(138) <= \<const0>\;
  douta(137) <= \<const0>\;
  douta(136) <= \<const0>\;
  douta(135) <= \<const0>\;
  douta(134) <= \<const0>\;
  douta(133) <= \<const0>\;
  douta(132) <= \<const0>\;
  douta(131) <= \<const0>\;
  douta(130) <= \<const0>\;
  douta(129) <= \<const0>\;
  douta(128) <= \<const0>\;
  douta(127) <= \<const0>\;
  douta(126) <= \<const0>\;
  douta(125) <= \<const0>\;
  douta(124) <= \<const0>\;
  douta(123) <= \<const0>\;
  douta(122) <= \<const0>\;
  douta(121) <= \<const0>\;
  douta(120) <= \<const0>\;
  douta(119) <= \<const0>\;
  douta(118) <= \<const0>\;
  douta(117) <= \<const0>\;
  douta(116) <= \<const0>\;
  douta(115) <= \<const0>\;
  douta(114) <= \<const0>\;
  douta(113) <= \<const0>\;
  douta(112) <= \<const0>\;
  douta(111) <= \<const0>\;
  douta(110) <= \<const0>\;
  douta(109) <= \<const0>\;
  douta(108) <= \<const0>\;
  douta(107) <= \<const0>\;
  douta(106) <= \<const0>\;
  douta(105) <= \<const0>\;
  douta(104) <= \<const0>\;
  douta(103) <= \<const0>\;
  douta(102) <= \<const0>\;
  douta(101) <= \<const0>\;
  douta(100) <= \<const0>\;
  douta(99) <= \<const0>\;
  douta(98) <= \<const0>\;
  douta(97) <= \<const0>\;
  douta(96) <= \<const0>\;
  douta(95) <= \<const0>\;
  douta(94) <= \<const0>\;
  douta(93) <= \<const0>\;
  douta(92) <= \<const0>\;
  douta(91) <= \<const0>\;
  douta(90) <= \<const0>\;
  douta(89) <= \<const0>\;
  douta(88) <= \<const0>\;
  douta(87) <= \<const0>\;
  douta(86) <= \<const0>\;
  douta(85) <= \<const0>\;
  douta(84) <= \<const0>\;
  douta(83) <= \<const0>\;
  douta(82) <= \<const0>\;
  douta(81) <= \<const0>\;
  douta(80) <= \<const0>\;
  douta(79) <= \<const0>\;
  douta(78) <= \<const0>\;
  douta(77) <= \<const0>\;
  douta(76) <= \<const0>\;
  douta(75) <= \<const0>\;
  douta(74) <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(1154) <= \<const0>\;
  doutb(1153 downto 0) <= \^doutb\(1153 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 0) => dina(63 downto 32),
      DINPADINP(3 downto 0) => dina(67 downto 64),
      DINPBDINP(3 downto 0) => dina(71 downto 68),
      DOUTADOUT(31 downto 0) => \^doutb\(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^doutb\(63 downto 32),
      DOUTPADOUTP(3 downto 0) => \^doutb\(67 downto 64),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(103 downto 72),
      DINBDIN(31 downto 0) => dina(135 downto 104),
      DINPADINP(3 downto 0) => dina(139 downto 136),
      DINPBDINP(3 downto 0) => dina(143 downto 140),
      DOUTADOUT(31 downto 0) => \^doutb\(103 downto 72),
      DOUTBDOUT(31 downto 0) => \^doutb\(135 downto 104),
      DOUTPADOUTP(3 downto 0) => \^doutb\(139 downto 136),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(143 downto 140),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_10\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(751 downto 720),
      DINBDIN(31 downto 0) => dina(783 downto 752),
      DINPADINP(3 downto 0) => dina(787 downto 784),
      DINPBDINP(3 downto 0) => dina(791 downto 788),
      DOUTADOUT(31 downto 0) => \^doutb\(751 downto 720),
      DOUTBDOUT(31 downto 0) => \^doutb\(783 downto 752),
      DOUTPADOUTP(3 downto 0) => \^doutb\(787 downto 784),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(791 downto 788),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_10_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_11\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(823 downto 792),
      DINBDIN(31 downto 0) => dina(855 downto 824),
      DINPADINP(3 downto 0) => dina(859 downto 856),
      DINPBDINP(3 downto 0) => dina(863 downto 860),
      DOUTADOUT(31 downto 0) => \^doutb\(823 downto 792),
      DOUTBDOUT(31 downto 0) => \^doutb\(855 downto 824),
      DOUTPADOUTP(3 downto 0) => \^doutb\(859 downto 856),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(863 downto 860),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_11_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_12\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(895 downto 864),
      DINBDIN(31 downto 0) => dina(927 downto 896),
      DINPADINP(3 downto 0) => dina(931 downto 928),
      DINPBDINP(3 downto 0) => dina(935 downto 932),
      DOUTADOUT(31 downto 0) => \^doutb\(895 downto 864),
      DOUTBDOUT(31 downto 0) => \^doutb\(927 downto 896),
      DOUTPADOUTP(3 downto 0) => \^doutb\(931 downto 928),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(935 downto 932),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_12_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_13\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(967 downto 936),
      DINBDIN(31 downto 0) => dina(999 downto 968),
      DINPADINP(3 downto 0) => dina(1003 downto 1000),
      DINPBDINP(3 downto 0) => dina(1007 downto 1004),
      DOUTADOUT(31 downto 0) => \^doutb\(967 downto 936),
      DOUTBDOUT(31 downto 0) => \^doutb\(999 downto 968),
      DOUTPADOUTP(3 downto 0) => \^doutb\(1003 downto 1000),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(1007 downto 1004),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_13_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_14\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(1039 downto 1008),
      DINBDIN(31 downto 0) => dina(1071 downto 1040),
      DINPADINP(3 downto 0) => dina(1075 downto 1072),
      DINPBDINP(3 downto 0) => dina(1079 downto 1076),
      DOUTADOUT(31 downto 0) => \^doutb\(1039 downto 1008),
      DOUTBDOUT(31 downto 0) => \^doutb\(1071 downto 1040),
      DOUTPADOUTP(3 downto 0) => \^doutb\(1075 downto 1072),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(1079 downto 1076),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_14_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_15\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(1111 downto 1080),
      DINBDIN(31 downto 0) => dina(1143 downto 1112),
      DINPADINP(3 downto 0) => dina(1147 downto 1144),
      DINPBDINP(3 downto 0) => dina(1151 downto 1148),
      DOUTADOUT(31 downto 0) => \^doutb\(1111 downto 1080),
      DOUTBDOUT(31 downto 0) => \^doutb\(1143 downto 1112),
      DOUTPADOUTP(3 downto 0) => \^doutb\(1147 downto 1144),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(1151 downto 1148),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_15_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_16\: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => addrb(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 5) => addra(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINA_UNCONNECTED\(15 downto 0),
      CASDINB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINB_UNCONNECTED\(15 downto 0),
      CASDINPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPA_UNCONNECTED\(1 downto 0),
      CASDINPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDINPB_UNCONNECTED\(1 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTA_UNCONNECTED\(15 downto 0),
      CASDOUTB(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTB_UNCONNECTED\(15 downto 0),
      CASDOUTPA(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPA_UNCONNECTED\(1 downto 0),
      CASDOUTPB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_CASDOUTPB_UNCONNECTED\(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DINADIN(15 downto 2) => B"11111111111111",
      DINADIN(1 downto 0) => dina(1153 downto 1152),
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"11",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTADOUT_UNCONNECTED\(15 downto 2),
      DOUTADOUT(1 downto 0) => \^doutb\(1153 downto 1152),
      DOUTBDOUT(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTBDOUT_UNCONNECTED\(15 downto 0),
      DOUTPADOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPADOUTP_UNCONNECTED\(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_16_DOUTPBDOUTP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_2\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(175 downto 144),
      DINBDIN(31 downto 0) => dina(207 downto 176),
      DINPADINP(3 downto 0) => dina(211 downto 208),
      DINPBDINP(3 downto 0) => dina(215 downto 212),
      DOUTADOUT(31 downto 0) => \^doutb\(175 downto 144),
      DOUTBDOUT(31 downto 0) => \^doutb\(207 downto 176),
      DOUTPADOUTP(3 downto 0) => \^doutb\(211 downto 208),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(215 downto 212),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_3\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(247 downto 216),
      DINBDIN(31 downto 0) => dina(279 downto 248),
      DINPADINP(3 downto 0) => dina(283 downto 280),
      DINPBDINP(3 downto 0) => dina(287 downto 284),
      DOUTADOUT(31 downto 0) => \^doutb\(247 downto 216),
      DOUTBDOUT(31 downto 0) => \^doutb\(279 downto 248),
      DOUTPADOUTP(3 downto 0) => \^doutb\(283 downto 280),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(287 downto 284),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_3_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_4\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(319 downto 288),
      DINBDIN(31 downto 0) => dina(351 downto 320),
      DINPADINP(3 downto 0) => dina(355 downto 352),
      DINPBDINP(3 downto 0) => dina(359 downto 356),
      DOUTADOUT(31 downto 0) => \^doutb\(319 downto 288),
      DOUTBDOUT(31 downto 0) => \^doutb\(351 downto 320),
      DOUTPADOUTP(3 downto 0) => \^doutb\(355 downto 352),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(359 downto 356),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_4_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_5\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(391 downto 360),
      DINBDIN(31 downto 0) => dina(423 downto 392),
      DINPADINP(3 downto 0) => dina(427 downto 424),
      DINPBDINP(3 downto 0) => dina(431 downto 428),
      DOUTADOUT(31 downto 0) => \^doutb\(391 downto 360),
      DOUTBDOUT(31 downto 0) => \^doutb\(423 downto 392),
      DOUTPADOUTP(3 downto 0) => \^doutb\(427 downto 424),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(431 downto 428),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_5_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_6\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(463 downto 432),
      DINBDIN(31 downto 0) => dina(495 downto 464),
      DINPADINP(3 downto 0) => dina(499 downto 496),
      DINPBDINP(3 downto 0) => dina(503 downto 500),
      DOUTADOUT(31 downto 0) => \^doutb\(463 downto 432),
      DOUTBDOUT(31 downto 0) => \^doutb\(495 downto 464),
      DOUTPADOUTP(3 downto 0) => \^doutb\(499 downto 496),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(503 downto 500),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_6_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_7\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(535 downto 504),
      DINBDIN(31 downto 0) => dina(567 downto 536),
      DINPADINP(3 downto 0) => dina(571 downto 568),
      DINPBDINP(3 downto 0) => dina(575 downto 572),
      DOUTADOUT(31 downto 0) => \^doutb\(535 downto 504),
      DOUTBDOUT(31 downto 0) => \^doutb\(567 downto 536),
      DOUTPADOUTP(3 downto 0) => \^doutb\(571 downto 568),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(575 downto 572),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_7_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_8\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(607 downto 576),
      DINBDIN(31 downto 0) => dina(639 downto 608),
      DINPADINP(3 downto 0) => dina(643 downto 640),
      DINPBDINP(3 downto 0) => dina(647 downto 644),
      DOUTADOUT(31 downto 0) => \^doutb\(607 downto 576),
      DOUTBDOUT(31 downto 0) => \^doutb\(639 downto 608),
      DOUTPADOUTP(3 downto 0) => \^doutb\(643 downto 640),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(647 downto 644),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_8_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_9\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(679 downto 648),
      DINBDIN(31 downto 0) => dina(711 downto 680),
      DINPADINP(3 downto 0) => dina(715 downto 712),
      DINPBDINP(3 downto 0) => dina(719 downto 716),
      DOUTADOUT(31 downto 0) => \^doutb\(679 downto 648),
      DOUTBDOUT(31 downto 0) => \^doutb\(711 downto 680),
      DOUTPADOUTP(3 downto 0) => \^doutb\(715 downto 712),
      DOUTPBDOUTP(3 downto 0) => \^doutb\(719 downto 716),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_9_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ : entity is 12;
end \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_rd_b.doutb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      Q => doutb(8),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8\: unisim.vcomponents.RAM32M16
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000",
      INIT_E => X"0000000000000000",
      INIT_F => X"0000000000000000",
      INIT_G => X"0000000000000000",
      INIT_H => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addrb(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => addrb(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => addrb(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => addrb(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => dina(7 downto 6),
      DIE(1) => '0',
      DIE(0) => dina(8),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOE(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOE_UNCONNECTED\(1),
      DOE(0) => \gen_rd_b.doutb_reg0\(8),
      DOF(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOF_UNCONNECTED\(1 downto 0),
      DOG(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOG_UNCONNECTED\(1 downto 0),
      DOH(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8_DOH_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 37 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 37 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 4864;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ : entity is 40;
end \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d38";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 4864;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 37;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"00",
      ADDRARDADDR(12 downto 6) => addrb(6 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(14 downto 13) => B"00",
      ADDRBWRADDR(12 downto 6) => addra(6 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINA_UNCONNECTED\(31 downto 0),
      CASDINB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINB_UNCONNECTED\(31 downto 0),
      CASDINPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPA_UNCONNECTED\(3 downto 0),
      CASDINPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDINPB_UNCONNECTED\(3 downto 0),
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => dina(31 downto 0),
      DINBDIN(31 downto 6) => B"11111111111111111111111111",
      DINBDIN(5 downto 0) => dina(37 downto 32),
      DINPADINP(3 downto 0) => B"1111",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => doutb(31 downto 0),
      DOUTBDOUT(31 downto 6) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTBDOUT_UNCONNECTED\(31 downto 6),
      DOUTBDOUT(5 downto 0) => doutb(37 downto 32),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => enb,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => wea(0),
      WEBWE(6) => wea(0),
      WEBWE(5) => wea(0),
      WEBWE(4) => wea(0),
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2rsc_status_ready : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    sig_mmap_reset_reg : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    sig_regfifo_empty_reg0 : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end CNN_imp_axi_dma_0_0_axi_datamover_cmd_status;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_cmd_status is
  signal I_CMD_FIFO_n_6 : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized0\
     port map (
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0\(2 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2rsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      mm2s_sts_received => mm2s_sts_received,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => sig_init_done_3,
      sig_init_done_reg_0 => I_CMD_FIFO_n_6,
      sig_mmap_rst => sig_mmap_rst,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid
    );
I_CMD_FIFO: entity work.CNN_imp_axi_dma_0_0_axi_datamover_fifo_14
     port map (
      D(59 downto 0) => D(59 downto 0),
      E(0) => E(0),
      Q(59 downto 0) => Q(59 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_init_reg2_reg_1 => sig_init_reg2_reg_0,
      sig_init_reg2_reg_2 => sig_init_reg2_reg_1,
      sig_init_reg2_reg_3 => I_CMD_FIFO_n_6,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_regfifo_empty_reg0 => sig_regfifo_empty_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_cmd_status__parameterized0\ is
  port (
    sig_reset_reg : out STD_LOGIC;
    sig_cmd2mstr_cmd_valid : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_stat2wsc_status_ready : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\ : out STD_LOGIC;
    sig_init_reg2_reg : out STD_LOGIC;
    sig_init_reg2_reg_0 : out STD_LOGIC;
    sig_init_reg2_reg_1 : out STD_LOGIC;
    sig_init_reg2_reg_2 : out STD_LOGIC;
    sig_init_reg2_reg_3 : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    sig_input_reg_empty : in STD_LOGIC;
    sig_psm_halt : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    s2mm_sts_received : in STD_LOGIC;
    smpl_dma_overflow : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    \sig_realigner_btt2_reg[16]\ : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\ : in STD_LOGIC_VECTOR ( 59 downto 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_cmd_status__parameterized0\ : entity is "axi_datamover_cmd_status";
end \CNN_imp_axi_dma_0_0_axi_datamover_cmd_status__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_cmd_status__parameterized0\ is
  signal I_CMD_FIFO_n_5 : STD_LOGIC;
  signal sig_init_done_4 : STD_LOGIC;
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized4\
     port map (
      D(30 downto 0) => D(30 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]_0\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\,
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => sig_stat2wsc_status_ready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s2mm_sts_received => s2mm_sts_received,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => sig_init_done_4,
      sig_init_done_reg_0 => I_CMD_FIFO_n_5,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      smpl_dma_overflow => smpl_dma_overflow,
      sts_received_i_reg => sts_received_i_reg,
      sts_received_i_reg_0(25 downto 0) => sts_received_i_reg_0(25 downto 0)
    );
I_CMD_FIFO: entity work.CNN_imp_axi_dma_0_0_axi_datamover_fifo
     port map (
      Q(59 downto 0) => Q(59 downto 0),
      SR(0) => SR(0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0\(59 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(59 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_4 => sig_init_done_4,
      sig_init_reg2_reg_0 => sig_init_reg2_reg,
      sig_init_reg2_reg_1 => I_CMD_FIFO_n_5,
      sig_init_reg2_reg_2 => sig_init_reg2_reg_0,
      sig_init_reg2_reg_3 => sig_init_reg2_reg_1,
      sig_init_reg2_reg_4 => sig_init_reg2_reg_2,
      sig_init_reg2_reg_5 => sig_init_reg2_reg_3,
      sig_init_reg_reg_0 => sig_reset_reg,
      sig_init_reg_reg_1 => sig_init_reg_reg,
      sig_init_reg_reg_2(0) => sig_init_reg_reg_0(0),
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      \sig_realigner_btt2_reg[16]\ => \sig_realigner_btt2_reg[16]\,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_pcc is
  port (
    sig_mmap_reset_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    sig_calc_error_reg_reg_0 : out STD_LOGIC_VECTOR ( 258 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_regfifo_empty_reg0 : out STD_LOGIC;
    sig_mstr2addr_cmd_valid : out STD_LOGIC;
    sig_mstr2data_cmd_valid : out STD_LOGIC;
    sig_mstr2sf_cmd_valid : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    sig_cmd2mstr_cmd_valid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_data2mstr_cmd_ready : in STD_LOGIC;
    sig_sf2mstr_cmd_ready : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_cmd2dre_valid_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_pcc : entity is "axi_datamover_pcc";
end CNN_imp_axi_dma_0_0_axi_datamover_pcc;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_pcc is
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0\ : STD_LOGIC;
  signal I_END_STRB_GEN_n_0 : STD_LOGIC;
  signal I_END_STRB_GEN_n_1 : STD_LOGIC;
  signal I_END_STRB_GEN_n_2 : STD_LOGIC;
  signal I_END_STRB_GEN_n_3 : STD_LOGIC;
  signal I_END_STRB_GEN_n_4 : STD_LOGIC;
  signal I_END_STRB_GEN_n_5 : STD_LOGIC;
  signal I_END_STRB_GEN_n_6 : STD_LOGIC;
  signal I_END_STRB_GEN_n_7 : STD_LOGIC;
  signal I_END_STRB_GEN_n_8 : STD_LOGIC;
  signal I_END_STRB_GEN_n_9 : STD_LOGIC;
  signal I_STRT_STRB_GEN_n_127 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_addr_aligned_im0 : STD_LOGIC;
  signal sig_addr_aligned_ireg1 : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh0__0\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_addr_cntr_im0_msh[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[14]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_addr_cntr_im0_msh[9]_i_2_n_0\ : STD_LOGIC;
  signal sig_addr_cntr_im0_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_addr_cntr_lsh_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_addr_cntr_lsh_kh : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_addr_incr_ge_bpdb_im1 : STD_LOGIC;
  signal sig_adjusted_addr_incr_im1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sig_brst_cnt_eq_one_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_one_ireg1 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_im0 : STD_LOGIC;
  signal sig_brst_cnt_eq_zero_ireg1 : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[23]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[25]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_2_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_2_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[16]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[17]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[18]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[19]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[20]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[21]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[22]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[23]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[24]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[25]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_im0_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa_ireg1_i_5_n_0 : STD_LOGIC;
  signal sig_btt_is_zero : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_im01 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_11_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_12_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_13_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_14_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_15_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_16_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_17_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_18_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_4 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_5 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_6 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_7 : STD_LOGIC;
  signal sig_bytes_to_mbaa_im0 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal sig_bytes_to_mbaa_ireg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\ : STD_LOGIC;
  signal sig_calc_error_pushed : STD_LOGIC;
  signal sig_calc_error_pushed_i_1_n_0 : STD_LOGIC;
  signal sig_calc_error_reg0 : STD_LOGIC;
  signal sig_calc_error_reg_i_2_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC_VECTOR ( 258 downto 0 );
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2dre_valid_i_1_n_0 : STD_LOGIC;
  signal sig_finish_addr_offset_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_finish_addr_offset_ireg2[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[6]_i_4_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[6]_i_5_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[6]_i_6_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[6]_i_7_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2[6]_i_8_n_0\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal sig_first_xfer_im0 : STD_LOGIC;
  signal sig_first_xfer_im0_i_1_n_0 : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_eof_reg_reg_n_0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_addr_offset_im2 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal sig_ld_xfer_reg : STD_LOGIC;
  signal sig_ld_xfer_reg_i_1_n_0 : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp : STD_LOGIC;
  signal sig_ld_xfer_reg_tmp_i_1_n_0 : STD_LOGIC;
  signal sig_mbaa_addr_cntr_slice_im0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_mmap_reset_reg\ : STD_LOGIC;
  signal \^sig_mstr2addr_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2data_cmd_valid\ : STD_LOGIC;
  signal \^sig_mstr2sf_cmd_valid\ : STD_LOGIC;
  signal sig_no_btt_residue_im0 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1 : STD_LOGIC;
  signal sig_no_btt_residue_ireg1_i_2_n_0 : STD_LOGIC;
  signal sig_parent_done : STD_LOGIC;
  signal sig_parent_done_i_1_n_0 : STD_LOGIC;
  signal sig_predict_addr_lsh_im1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_predict_addr_lsh_im2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_predict_addr_lsh_ireg3 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sig_sm_halt_ns : STD_LOGIC;
  signal sig_sm_halt_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg : STD_LOGIC;
  signal sig_sm_ld_calc2_reg_ns : STD_LOGIC;
  signal sig_sm_ld_calc3_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg : STD_LOGIC;
  signal sig_sm_pop_input_reg_ns : STD_LOGIC;
  signal sig_strbgen_addr_ireg2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_strbgen_bytes_im1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \sig_strbgen_bytes_ireg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2__0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal sig_strbgen_bytes_ireg2_n_0 : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_strbgen_bytes_ireg2_reg_n_0_[7]\ : STD_LOGIC;
  signal sig_xfer_end_strb_ireg3 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \sig_xfer_end_strb_ireg3[100]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[101]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[102]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[103]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[104]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[105]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[106]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[107]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[108]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[109]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[10]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[110]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[111]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[112]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[113]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[114]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[115]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[116]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[117]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[118]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[119]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[120]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[121]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[122]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[123]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[124]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[125]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[126]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[127]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[127]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[127]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[127]_i_4_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[12]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[13]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[14]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[16]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[17]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[18]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[19]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[20]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[21]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[22]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[24]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[25]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[26]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[27]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[28]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[29]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[30]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[32]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[33]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[34]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[35]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[36]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[37]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[38]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[39]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[40]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[41]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[42]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[43]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[44]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[45]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[46]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[47]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[48]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[49]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[50]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[51]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[52]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[53]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[54]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[55]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[56]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[57]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[58]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[59]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[60]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[61]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[62]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[63]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[65]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[66]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[67]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[68]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[69]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[70]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[71]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[72]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[73]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[74]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[75]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[76]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[77]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[78]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[79]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[80]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[81]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[82]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[83]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[84]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[85]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[86]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[87]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[87]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[88]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[89]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[90]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[91]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[92]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[93]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[94]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[95]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[96]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[96]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[97]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[98]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[99]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_end_strb_ireg3[9]_i_1_n_0\ : STD_LOGIC;
  signal sig_xfer_len_eq_0_im2 : STD_LOGIC;
  signal sig_xfer_len_eq_0_ireg3 : STD_LOGIC;
  signal sig_xfer_reg_empty : STD_LOGIC;
  signal sig_xfer_reg_empty_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_strt_strb_im2 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_xfer_strt_strb_ireg3 : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal \sig_xfer_strt_strb_ireg3[112]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[113]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[113]_i_4_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[113]_i_5_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[113]_i_6_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[113]_i_7_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_10_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_11_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_13_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_14_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_15_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_16_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_17_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_18_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_19_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_20_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_4_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_5_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_8_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[127]_i_9_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[63]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[80]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[97]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[97]_i_3_n_0\ : STD_LOGIC;
  signal \sig_xfer_strt_strb_ireg3[97]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_im0_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[2]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[5]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_pcc_sm_state[6]_i_1\ : label is "soft_lutpair222";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[0]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[1]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[2]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[5]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[6]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_pcc_sm_state_reg[7]\ : label is "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][100]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][101]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][102]_srl4_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][103]_srl4_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][104]_srl4_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][105]_srl4_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][106]_srl4_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][107]_srl4_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][108]_srl4_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][109]_srl4_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][10]_srl4_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][110]_srl4_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][111]_srl4_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][112]_srl4_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][113]_srl4_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][114]_srl4_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][115]_srl4_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][116]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][117]_srl4_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][118]_srl4_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][119]_srl4_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][11]_srl4_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][120]_srl4_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][121]_srl4_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][122]_srl4_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][123]_srl4_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][124]_srl4_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][125]_srl4_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][126]_srl4_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][127]_srl4_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][128]_srl4_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][129]_srl4_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][12]_srl4_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][130]_srl4_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][131]_srl4_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][132]_srl4_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][133]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][134]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][135]_srl4_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][136]_srl4_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][137]_srl4_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][138]_srl4_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][139]_srl4_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][13]_srl4_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][140]_srl4_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][141]_srl4_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][142]_srl4_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][143]_srl4_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][144]_srl4_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][145]_srl4_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][146]_srl4_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][147]_srl4_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][148]_srl4_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][149]_srl4_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][14]_srl4_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][150]_srl4_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][151]_srl4_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][152]_srl4_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][153]_srl4_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][154]_srl4_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][155]_srl4_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][156]_srl4_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][157]_srl4_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][158]_srl4_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][159]_srl4_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][15]_srl4_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][160]_srl4_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][161]_srl4_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][162]_srl4_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][163]_srl4_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][164]_srl4_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][165]_srl4_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][166]_srl4_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][167]_srl4_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][168]_srl4_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][169]_srl4_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][16]_srl4_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][170]_srl4_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][171]_srl4_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][172]_srl4_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][173]_srl4_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][174]_srl4_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][175]_srl4_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][176]_srl4_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][177]_srl4_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][178]_srl4_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][179]_srl4_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][17]_srl4_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][180]_srl4_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][181]_srl4_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][182]_srl4_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][183]_srl4_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][184]_srl4_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][185]_srl4_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][186]_srl4_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][187]_srl4_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][188]_srl4_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][189]_srl4_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][18]_srl4_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][190]_srl4_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][191]_srl4_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][192]_srl4_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][193]_srl4_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][194]_srl4_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][195]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][196]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][197]_srl4_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][198]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][199]_srl4_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][19]_srl4_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][200]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][201]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][202]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][203]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][204]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][205]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][206]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][207]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][208]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][209]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][20]_srl4_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][210]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][211]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][212]_srl4_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][213]_srl4_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][214]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][215]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][216]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][217]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][218]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][219]_srl4_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][21]_srl4_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][220]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][221]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][222]_srl4_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][223]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][224]_srl4_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][225]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][226]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][227]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][228]_srl4_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][229]_srl4_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][22]_srl4_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][230]_srl4_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][231]_srl4_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][232]_srl4_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][233]_srl4_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][234]_srl4_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][235]_srl4_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][236]_srl4_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][237]_srl4_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][238]_srl4_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][239]_srl4_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][240]_srl4_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][241]_srl4_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][242]_srl4_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][243]_srl4_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][244]_srl4_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][245]_srl4_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][246]_srl4_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][247]_srl4_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][248]_srl4_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][249]_srl4_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][250]_srl4_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][251]_srl4_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][252]_srl4_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][253]_srl4_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][254]_srl4_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][255]_srl4_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][256]_srl4_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][257]_srl4_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][258]_srl4_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][259]_srl4_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][260]_srl4_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][261]_srl4_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][262]_srl4_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][3]_srl4_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_1__1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][54]_srl4_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][55]_srl4_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][56]_srl4_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][57]_srl4_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][58]_srl4_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][59]_srl4_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][60]_srl4_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][61]_srl4_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][62]_srl4_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][63]_srl4_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][64]_srl4_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][65]_srl4_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][66]_srl4_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][67]_srl4_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][68]_srl4_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][69]_srl4_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][70]_srl4_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][71]_srl4_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][72]_srl4_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][73]_srl4_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][74]_srl4_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][75]_srl4_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][76]_srl4_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][77]_srl4_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][78]_srl4_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][79]_srl4_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][7]_srl4_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][80]_srl4_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][81]_srl4_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][82]_srl4_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][83]_srl4_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][84]_srl4_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][85]_srl4_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][86]_srl4_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][87]_srl4_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][88]_srl4_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][89]_srl4_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][8]_srl4_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][90]_srl4_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][91]_srl4_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][92]_srl4_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][93]_srl4_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][94]_srl4_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][95]_srl4_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][96]_srl4_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][97]_srl4_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][98]_srl4_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][99]_srl4_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[3][9]_srl4_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of sig_addr_aligned_ireg1_i_1 : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[10]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[11]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[14]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[4]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[5]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \sig_addr_cntr_im0_msh[9]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_addr_cntr_incr_ireg2[8]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of sig_brst_cnt_eq_one_ireg1_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of sig_btt_eq_b2mbaa_ireg1_i_3 : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_1 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of sig_btt_lt_b2mbaa_ireg1_i_18 : label is "soft_lutpair212";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lt_b2mbaa_ireg1_reg_i_2 : label is 11;
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[2]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[4]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[6]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sig_bytes_to_mbaa_ireg1[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of sig_calc_error_pushed_i_1 : label is "soft_lutpair219";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_finish_addr_offset_ireg2_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of sig_ld_xfer_reg_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of sig_no_btt_residue_ireg1_i_1 : label is "soft_lutpair228";
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_predict_addr_lsh_ireg3_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of sig_sm_pop_input_reg_i_1 : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of sig_strbgen_bytes_ireg2_i_1 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[100]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[102]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[104]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[108]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[112]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[16]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[20]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[24]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[26]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[28]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[30]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[32]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[34]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[36]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[38]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[40]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[44]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[48]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[80]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[84]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[88]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[90]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[92]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[94]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[96]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \sig_xfer_end_strb_ireg3[98]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of sig_xfer_len_eq_0_ireg3_i_1 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of sig_xfer_reg_empty_i_1 : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[112]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[113]_i_6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_11\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_12\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_13\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_17\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_20\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[127]_i_8\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \sig_xfer_strt_strb_ireg3[80]_i_2\ : label is "soft_lutpair254";
begin
  \in\(34 downto 0) <= \^in\(34 downto 0);
  sig_calc_error_reg_reg_0(258 downto 0) <= \^sig_calc_error_reg_reg_0\(258 downto 0);
  sig_mmap_reset_reg <= \^sig_mmap_reset_reg\;
  sig_mstr2addr_cmd_valid <= \^sig_mstr2addr_cmd_valid\;
  sig_mstr2data_cmd_valid <= \^sig_mstr2data_cmd_valid\;
  sig_mstr2sf_cmd_valid <= \^sig_mstr2sf_cmd_valid\;
\FSM_onehot_sig_pcc_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => sig_parent_done,
      I4 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I5 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => sig_cmd2mstr_cmd_valid,
      I1 => \^in\(34),
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      O => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      I2 => sig_parent_done,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I4 => sig_calc_error_pushed,
      O => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      I2 => sig_sm_ld_calc3_reg,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDF0F0F0FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => sig_cmd2addr_valid_reg_0,
      I2 => \FSM_onehot_sig_pcc_sm_state[5]_i_3_n_0\,
      I3 => \^sig_mstr2sf_cmd_valid\,
      I4 => \^sig_mstr2data_cmd_valid\,
      I5 => \^sig_mstr2addr_cmd_valid\,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2FFA2A2A2FFA2"
    )
        port map (
      I0 => \^sig_mstr2data_cmd_valid\,
      I1 => sig_inhibit_rdy_n_0,
      I2 => sig_cmd2data_valid_reg_0,
      I3 => \^sig_mstr2sf_cmd_valid\,
      I4 => sig_inhibit_rdy_n_1,
      I5 => sig_cmd2dre_valid_reg_0,
      O => \FSM_onehot_sig_pcc_sm_state[5]_i_3_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BBB0AA0000B0AA"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^sig_mstr2addr_cmd_valid\,
      I2 => sig_data2mstr_cmd_ready,
      I3 => \^sig_mstr2data_cmd_valid\,
      I4 => \^sig_mstr2sf_cmd_valid\,
      I5 => sig_sf2mstr_cmd_ready,
      O => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\
    );
\FSM_onehot_sig_pcc_sm_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      O => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\
    );
\FSM_onehot_sig_pcc_sm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      S => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0\,
      Q => sig_sm_ld_calc2_reg_ns,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg\
    );
\FSM_onehot_sig_pcc_sm_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0\,
      Q => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg\
    );
\INFERRED_GEN.data_reg[3][100]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(34),
      I3 => sig_xfer_end_strb_ireg3(34),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(162)
    );
\INFERRED_GEN.data_reg[3][101]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(33),
      I3 => sig_xfer_end_strb_ireg3(33),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(161)
    );
\INFERRED_GEN.data_reg[3][102]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(32),
      I3 => sig_xfer_end_strb_ireg3(32),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(160)
    );
\INFERRED_GEN.data_reg[3][103]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(31),
      I3 => sig_xfer_end_strb_ireg3(31),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(159)
    );
\INFERRED_GEN.data_reg[3][104]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(30),
      I3 => sig_xfer_end_strb_ireg3(30),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(158)
    );
\INFERRED_GEN.data_reg[3][105]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(29),
      I3 => sig_xfer_end_strb_ireg3(29),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(157)
    );
\INFERRED_GEN.data_reg[3][106]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(28),
      I3 => sig_xfer_end_strb_ireg3(28),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(156)
    );
\INFERRED_GEN.data_reg[3][107]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(27),
      I3 => sig_xfer_end_strb_ireg3(27),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(155)
    );
\INFERRED_GEN.data_reg[3][108]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(26),
      I3 => sig_xfer_end_strb_ireg3(26),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(154)
    );
\INFERRED_GEN.data_reg[3][109]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(25),
      I3 => sig_xfer_end_strb_ireg3(25),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(153)
    );
\INFERRED_GEN.data_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(124),
      I3 => sig_xfer_end_strb_ireg3(124),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(252)
    );
\INFERRED_GEN.data_reg[3][110]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(24),
      I3 => sig_xfer_end_strb_ireg3(24),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(152)
    );
\INFERRED_GEN.data_reg[3][111]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(23),
      I3 => sig_xfer_end_strb_ireg3(23),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(151)
    );
\INFERRED_GEN.data_reg[3][112]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(22),
      I3 => sig_xfer_end_strb_ireg3(22),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(150)
    );
\INFERRED_GEN.data_reg[3][113]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(21),
      I3 => sig_xfer_end_strb_ireg3(21),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(149)
    );
\INFERRED_GEN.data_reg[3][114]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(20),
      I3 => sig_xfer_end_strb_ireg3(20),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(148)
    );
\INFERRED_GEN.data_reg[3][115]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(19),
      I3 => sig_xfer_end_strb_ireg3(19),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(147)
    );
\INFERRED_GEN.data_reg[3][116]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(18),
      I3 => sig_xfer_end_strb_ireg3(18),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(146)
    );
\INFERRED_GEN.data_reg[3][117]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(17),
      I3 => sig_xfer_end_strb_ireg3(17),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(145)
    );
\INFERRED_GEN.data_reg[3][118]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(16),
      I3 => sig_xfer_end_strb_ireg3(16),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(144)
    );
\INFERRED_GEN.data_reg[3][119]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(15),
      I3 => sig_xfer_end_strb_ireg3(15),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(143)
    );
\INFERRED_GEN.data_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(123),
      I3 => sig_xfer_end_strb_ireg3(123),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(251)
    );
\INFERRED_GEN.data_reg[3][120]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(14),
      I3 => sig_xfer_end_strb_ireg3(14),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(142)
    );
\INFERRED_GEN.data_reg[3][121]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(13),
      I3 => sig_xfer_end_strb_ireg3(13),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(141)
    );
\INFERRED_GEN.data_reg[3][122]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(12),
      I3 => sig_xfer_end_strb_ireg3(12),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(140)
    );
\INFERRED_GEN.data_reg[3][123]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(11),
      I3 => sig_xfer_end_strb_ireg3(11),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(139)
    );
\INFERRED_GEN.data_reg[3][124]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(10),
      I3 => sig_xfer_end_strb_ireg3(10),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(138)
    );
\INFERRED_GEN.data_reg[3][125]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(9),
      I3 => sig_xfer_end_strb_ireg3(9),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(137)
    );
\INFERRED_GEN.data_reg[3][126]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(8),
      I3 => sig_xfer_end_strb_ireg3(8),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(136)
    );
\INFERRED_GEN.data_reg[3][127]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(7),
      I3 => sig_xfer_end_strb_ireg3(7),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(135)
    );
\INFERRED_GEN.data_reg[3][128]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(6),
      I3 => sig_xfer_end_strb_ireg3(6),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(134)
    );
\INFERRED_GEN.data_reg[3][129]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(5),
      I3 => sig_xfer_end_strb_ireg3(5),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(133)
    );
\INFERRED_GEN.data_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(122),
      I3 => sig_xfer_end_strb_ireg3(122),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(250)
    );
\INFERRED_GEN.data_reg[3][130]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(4),
      I3 => sig_xfer_end_strb_ireg3(4),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(132)
    );
\INFERRED_GEN.data_reg[3][131]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(3),
      I3 => sig_xfer_end_strb_ireg3(3),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(131)
    );
\INFERRED_GEN.data_reg[3][132]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(2),
      I3 => sig_xfer_end_strb_ireg3(2),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(130)
    );
\INFERRED_GEN.data_reg[3][133]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(1),
      I3 => sig_xfer_end_strb_ireg3(1),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(129)
    );
\INFERRED_GEN.data_reg[3][134]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(0),
      I3 => sig_xfer_end_strb_ireg3(0),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(128)
    );
\INFERRED_GEN.data_reg[3][135]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(127),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(127)
    );
\INFERRED_GEN.data_reg[3][136]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(126),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(126)
    );
\INFERRED_GEN.data_reg[3][137]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(125),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(125)
    );
\INFERRED_GEN.data_reg[3][138]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(124),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(124)
    );
\INFERRED_GEN.data_reg[3][139]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(123),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(123)
    );
\INFERRED_GEN.data_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(121),
      I3 => sig_xfer_end_strb_ireg3(121),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(249)
    );
\INFERRED_GEN.data_reg[3][140]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(122),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(122)
    );
\INFERRED_GEN.data_reg[3][141]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(121),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(121)
    );
\INFERRED_GEN.data_reg[3][142]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(120),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(120)
    );
\INFERRED_GEN.data_reg[3][143]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(119),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(119)
    );
\INFERRED_GEN.data_reg[3][144]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(118),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(118)
    );
\INFERRED_GEN.data_reg[3][145]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(117),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(117)
    );
\INFERRED_GEN.data_reg[3][146]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(116),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(116)
    );
\INFERRED_GEN.data_reg[3][147]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(115),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(115)
    );
\INFERRED_GEN.data_reg[3][148]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(114),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(114)
    );
\INFERRED_GEN.data_reg[3][149]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(113),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(113)
    );
\INFERRED_GEN.data_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(120),
      I3 => sig_xfer_end_strb_ireg3(120),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(248)
    );
\INFERRED_GEN.data_reg[3][150]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(112),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(112)
    );
\INFERRED_GEN.data_reg[3][151]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(111),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(111)
    );
\INFERRED_GEN.data_reg[3][152]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(110),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(110)
    );
\INFERRED_GEN.data_reg[3][153]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(109),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(109)
    );
\INFERRED_GEN.data_reg[3][154]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(108),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(108)
    );
\INFERRED_GEN.data_reg[3][155]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(107),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(107)
    );
\INFERRED_GEN.data_reg[3][156]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(106),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(106)
    );
\INFERRED_GEN.data_reg[3][157]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(105),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(105)
    );
\INFERRED_GEN.data_reg[3][158]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(104),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(104)
    );
\INFERRED_GEN.data_reg[3][159]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(103),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(103)
    );
\INFERRED_GEN.data_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(119),
      I3 => sig_xfer_end_strb_ireg3(119),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(247)
    );
\INFERRED_GEN.data_reg[3][160]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(102),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(102)
    );
\INFERRED_GEN.data_reg[3][161]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(101),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(101)
    );
\INFERRED_GEN.data_reg[3][162]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(100),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(100)
    );
\INFERRED_GEN.data_reg[3][163]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(99),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(99)
    );
\INFERRED_GEN.data_reg[3][164]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(98),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(98)
    );
\INFERRED_GEN.data_reg[3][165]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(97),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(97)
    );
\INFERRED_GEN.data_reg[3][166]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(96),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(96)
    );
\INFERRED_GEN.data_reg[3][167]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(95),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(95)
    );
\INFERRED_GEN.data_reg[3][168]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(94),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(94)
    );
\INFERRED_GEN.data_reg[3][169]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(93),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(93)
    );
\INFERRED_GEN.data_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(118),
      I3 => sig_xfer_end_strb_ireg3(118),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(246)
    );
\INFERRED_GEN.data_reg[3][170]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(92),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(92)
    );
\INFERRED_GEN.data_reg[3][171]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(91),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(91)
    );
\INFERRED_GEN.data_reg[3][172]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(90),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(90)
    );
\INFERRED_GEN.data_reg[3][173]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(89),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(89)
    );
\INFERRED_GEN.data_reg[3][174]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(88),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(88)
    );
\INFERRED_GEN.data_reg[3][175]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(87),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(87)
    );
\INFERRED_GEN.data_reg[3][176]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(86),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(86)
    );
\INFERRED_GEN.data_reg[3][177]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(85),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(85)
    );
\INFERRED_GEN.data_reg[3][178]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(84),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(84)
    );
\INFERRED_GEN.data_reg[3][179]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(83),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(83)
    );
\INFERRED_GEN.data_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(117),
      I3 => sig_xfer_end_strb_ireg3(117),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(245)
    );
\INFERRED_GEN.data_reg[3][180]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(82),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(82)
    );
\INFERRED_GEN.data_reg[3][181]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(81),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(81)
    );
\INFERRED_GEN.data_reg[3][182]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(80),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(80)
    );
\INFERRED_GEN.data_reg[3][183]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(79),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(79)
    );
\INFERRED_GEN.data_reg[3][184]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(78),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(78)
    );
\INFERRED_GEN.data_reg[3][185]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(77),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(77)
    );
\INFERRED_GEN.data_reg[3][186]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(76),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(76)
    );
\INFERRED_GEN.data_reg[3][187]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(75),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(75)
    );
\INFERRED_GEN.data_reg[3][188]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(74),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(74)
    );
\INFERRED_GEN.data_reg[3][189]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(73),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(73)
    );
\INFERRED_GEN.data_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(116),
      I3 => sig_xfer_end_strb_ireg3(116),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(244)
    );
\INFERRED_GEN.data_reg[3][190]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(72),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(72)
    );
\INFERRED_GEN.data_reg[3][191]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(71),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(71)
    );
\INFERRED_GEN.data_reg[3][192]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(70),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(70)
    );
\INFERRED_GEN.data_reg[3][193]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(69),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(69)
    );
\INFERRED_GEN.data_reg[3][194]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(68),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(68)
    );
\INFERRED_GEN.data_reg[3][195]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(67),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(67)
    );
\INFERRED_GEN.data_reg[3][196]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(66),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(66)
    );
\INFERRED_GEN.data_reg[3][197]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(65),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(65)
    );
\INFERRED_GEN.data_reg[3][198]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(64),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(64)
    );
\INFERRED_GEN.data_reg[3][199]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(63),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(63)
    );
\INFERRED_GEN.data_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(115),
      I3 => sig_xfer_end_strb_ireg3(115),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(243)
    );
\INFERRED_GEN.data_reg[3][200]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(62),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(62)
    );
\INFERRED_GEN.data_reg[3][201]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(61),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(61)
    );
\INFERRED_GEN.data_reg[3][202]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(60),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(60)
    );
\INFERRED_GEN.data_reg[3][203]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(59),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(59)
    );
\INFERRED_GEN.data_reg[3][204]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(58),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(58)
    );
\INFERRED_GEN.data_reg[3][205]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(57),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(57)
    );
\INFERRED_GEN.data_reg[3][206]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(56),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(56)
    );
\INFERRED_GEN.data_reg[3][207]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(55),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(55)
    );
\INFERRED_GEN.data_reg[3][208]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(54),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(54)
    );
\INFERRED_GEN.data_reg[3][209]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(53),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(53)
    );
\INFERRED_GEN.data_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(114),
      I3 => sig_xfer_end_strb_ireg3(114),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(242)
    );
\INFERRED_GEN.data_reg[3][210]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(52),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(52)
    );
\INFERRED_GEN.data_reg[3][211]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(51),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(51)
    );
\INFERRED_GEN.data_reg[3][212]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(50),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(50)
    );
\INFERRED_GEN.data_reg[3][213]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(49),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(49)
    );
\INFERRED_GEN.data_reg[3][214]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(48),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(48)
    );
\INFERRED_GEN.data_reg[3][215]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(47),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(47)
    );
\INFERRED_GEN.data_reg[3][216]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(46),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(46)
    );
\INFERRED_GEN.data_reg[3][217]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(45),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(45)
    );
\INFERRED_GEN.data_reg[3][218]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(44),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(44)
    );
\INFERRED_GEN.data_reg[3][219]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(43),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(43)
    );
\INFERRED_GEN.data_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(113),
      I3 => sig_xfer_end_strb_ireg3(113),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(241)
    );
\INFERRED_GEN.data_reg[3][220]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(42),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(42)
    );
\INFERRED_GEN.data_reg[3][221]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(41),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(41)
    );
\INFERRED_GEN.data_reg[3][222]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(40),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(40)
    );
\INFERRED_GEN.data_reg[3][223]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(39),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(39)
    );
\INFERRED_GEN.data_reg[3][224]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(38),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(38)
    );
\INFERRED_GEN.data_reg[3][225]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(37),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(37)
    );
\INFERRED_GEN.data_reg[3][226]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(36),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(36)
    );
\INFERRED_GEN.data_reg[3][227]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(35),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(35)
    );
\INFERRED_GEN.data_reg[3][228]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(34),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(34)
    );
\INFERRED_GEN.data_reg[3][229]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(33),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      I1 => \INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      O => \^in\(32)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(112),
      I3 => sig_xfer_end_strb_ireg3(112),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(240)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      I1 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      I3 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      I4 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      I5 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      O => \INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0\
    );
\INFERRED_GEN.data_reg[3][230]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(32),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(32)
    );
\INFERRED_GEN.data_reg[3][231]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(31),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(31)
    );
\INFERRED_GEN.data_reg[3][232]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(30),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(30)
    );
\INFERRED_GEN.data_reg[3][233]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(29),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(29)
    );
\INFERRED_GEN.data_reg[3][234]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(28),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(28)
    );
\INFERRED_GEN.data_reg[3][235]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(27),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(27)
    );
\INFERRED_GEN.data_reg[3][236]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(26),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(26)
    );
\INFERRED_GEN.data_reg[3][237]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(25),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(25)
    );
\INFERRED_GEN.data_reg[3][238]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(24),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(24)
    );
\INFERRED_GEN.data_reg[3][239]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(23),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(23)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(15),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(31),
      O => \^in\(31)
    );
\INFERRED_GEN.data_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(111),
      I3 => sig_xfer_end_strb_ireg3(111),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(239)
    );
\INFERRED_GEN.data_reg[3][240]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(22),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(22)
    );
\INFERRED_GEN.data_reg[3][241]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(21),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(21)
    );
\INFERRED_GEN.data_reg[3][242]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(20),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(20)
    );
\INFERRED_GEN.data_reg[3][243]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(19),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(19)
    );
\INFERRED_GEN.data_reg[3][244]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(18),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(18)
    );
\INFERRED_GEN.data_reg[3][245]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(17),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(17)
    );
\INFERRED_GEN.data_reg[3][246]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(16),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(16)
    );
\INFERRED_GEN.data_reg[3][247]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(15),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(15)
    );
\INFERRED_GEN.data_reg[3][248]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(14),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(14)
    );
\INFERRED_GEN.data_reg[3][249]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(13),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(13)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(14),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(30),
      O => \^in\(30)
    );
\INFERRED_GEN.data_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(110),
      I3 => sig_xfer_end_strb_ireg3(110),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(238)
    );
\INFERRED_GEN.data_reg[3][250]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(12),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(12)
    );
\INFERRED_GEN.data_reg[3][251]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(11),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(11)
    );
\INFERRED_GEN.data_reg[3][252]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(10),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(10)
    );
\INFERRED_GEN.data_reg[3][253]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(9),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(9)
    );
\INFERRED_GEN.data_reg[3][254]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(8),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(8)
    );
\INFERRED_GEN.data_reg[3][255]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(7),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(7)
    );
\INFERRED_GEN.data_reg[3][256]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(6),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(6)
    );
\INFERRED_GEN.data_reg[3][257]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(5),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(5)
    );
\INFERRED_GEN.data_reg[3][258]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(4),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(4)
    );
\INFERRED_GEN.data_reg[3][259]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(3),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(3)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(13),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(29),
      O => \^in\(29)
    );
\INFERRED_GEN.data_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(109),
      I3 => sig_xfer_end_strb_ireg3(109),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(237)
    );
\INFERRED_GEN.data_reg[3][260]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(2),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(2)
    );
\INFERRED_GEN.data_reg[3][261]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(1),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(1)
    );
\INFERRED_GEN.data_reg[3][262]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_xfer_strt_strb_ireg3(0),
      I1 => sig_first_xfer_im0,
      O => \^sig_calc_error_reg_reg_0\(0)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(28),
      O => \^in\(28)
    );
\INFERRED_GEN.data_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(108),
      I3 => sig_xfer_end_strb_ireg3(108),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(236)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(11),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(27),
      O => \^in\(27)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(107),
      I3 => sig_xfer_end_strb_ireg3(107),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(235)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(10),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(26),
      O => \^in\(26)
    );
\INFERRED_GEN.data_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(106),
      I3 => sig_xfer_end_strb_ireg3(106),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(234)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(25),
      O => \^in\(25)
    );
\INFERRED_GEN.data_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(105),
      I3 => sig_xfer_end_strb_ireg3(105),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(233)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(24),
      O => \^in\(24)
    );
\INFERRED_GEN.data_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(104),
      I3 => sig_xfer_end_strb_ireg3(104),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(232)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(23),
      O => \^in\(23)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(103),
      I3 => sig_xfer_end_strb_ireg3(103),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(231)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(22),
      O => \^in\(22)
    );
\INFERRED_GEN.data_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(102),
      I3 => sig_xfer_end_strb_ireg3(102),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(230)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(5),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(21),
      O => \^in\(21)
    );
\INFERRED_GEN.data_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(101),
      I3 => sig_xfer_end_strb_ireg3(101),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(229)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(20),
      O => \^in\(20)
    );
\INFERRED_GEN.data_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(100),
      I3 => sig_xfer_end_strb_ireg3(100),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(228)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(19),
      O => \^in\(19)
    );
\INFERRED_GEN.data_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(99),
      I3 => sig_xfer_end_strb_ireg3(99),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(227)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(18),
      O => \^in\(18)
    );
\INFERRED_GEN.data_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(98),
      I3 => sig_xfer_end_strb_ireg3(98),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(226)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(17),
      O => \^in\(17)
    );
\INFERRED_GEN.data_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(97),
      I3 => sig_xfer_end_strb_ireg3(97),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(225)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(16),
      O => \^in\(16)
    );
\INFERRED_GEN.data_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(96),
      I3 => sig_xfer_end_strb_ireg3(96),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(224)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(15),
      O => \^in\(15)
    );
\INFERRED_GEN.data_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(95),
      I3 => sig_xfer_end_strb_ireg3(95),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(223)
    );
\INFERRED_GEN.data_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^in\(34),
      I1 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(258)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(14),
      O => \^in\(14)
    );
\INFERRED_GEN.data_reg[3][40]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(94),
      I3 => sig_xfer_end_strb_ireg3(94),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(222)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(13),
      O => \^in\(13)
    );
\INFERRED_GEN.data_reg[3][41]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(93),
      I3 => sig_xfer_end_strb_ireg3(93),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(221)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(12),
      O => \^in\(12)
    );
\INFERRED_GEN.data_reg[3][42]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(92),
      I3 => sig_xfer_end_strb_ireg3(92),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(220)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(11),
      O => \^in\(11)
    );
\INFERRED_GEN.data_reg[3][43]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(91),
      I3 => sig_xfer_end_strb_ireg3(91),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(219)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(10),
      O => \^in\(10)
    );
\INFERRED_GEN.data_reg[3][44]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(90),
      I3 => sig_xfer_end_strb_ireg3(90),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(218)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(9),
      O => \^in\(9)
    );
\INFERRED_GEN.data_reg[3][45]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(89),
      I3 => sig_xfer_end_strb_ireg3(89),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(217)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(8),
      O => \^in\(8)
    );
\INFERRED_GEN.data_reg[3][46]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(88),
      I3 => sig_xfer_end_strb_ireg3(88),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(216)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(7),
      O => \^in\(7)
    );
\INFERRED_GEN.data_reg[3][47]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(87),
      I3 => sig_xfer_end_strb_ireg3(87),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(215)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(6),
      O => \^in\(6)
    );
\INFERRED_GEN.data_reg[3][48]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(86),
      I3 => sig_xfer_end_strb_ireg3(86),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(214)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(5),
      O => \^in\(5)
    );
\INFERRED_GEN.data_reg[3][49]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(85),
      I3 => sig_xfer_end_strb_ireg3(85),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(213)
    );
\INFERRED_GEN.data_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070707F7F7F7F7F"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_brst_cnt_eq_one_ireg1,
      I2 => sig_no_btt_residue_ireg1,
      I3 => sig_btt_eq_b2mbaa_ireg1,
      I4 => sig_btt_lt_b2mbaa_ireg1,
      I5 => sig_brst_cnt_eq_zero_ireg1,
      O => \^sig_calc_error_reg_reg_0\(257)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(4),
      O => \^in\(4)
    );
\INFERRED_GEN.data_reg[3][50]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(84),
      I3 => sig_xfer_end_strb_ireg3(84),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(212)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(3),
      O => \^in\(3)
    );
\INFERRED_GEN.data_reg[3][51]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(83),
      I3 => sig_xfer_end_strb_ireg3(83),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(211)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(2),
      O => \^in\(2)
    );
\INFERRED_GEN.data_reg[3][52]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(82),
      I3 => sig_xfer_end_strb_ireg3(82),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(210)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(1),
      O => \^in\(1)
    );
\INFERRED_GEN.data_reg[3][53]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(81),
      I3 => sig_xfer_end_strb_ireg3(81),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(209)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(80),
      I3 => sig_xfer_end_strb_ireg3(80),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(208)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \^in\(33),
      I2 => sig_addr_cntr_lsh_kh(0),
      O => \^in\(0)
    );
\INFERRED_GEN.data_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(79),
      I3 => sig_xfer_end_strb_ireg3(79),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(207)
    );
\INFERRED_GEN.data_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(78),
      I3 => sig_xfer_end_strb_ireg3(78),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(206)
    );
\INFERRED_GEN.data_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(77),
      I3 => sig_xfer_end_strb_ireg3(77),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(205)
    );
\INFERRED_GEN.data_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(76),
      I3 => sig_xfer_end_strb_ireg3(76),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(204)
    );
\INFERRED_GEN.data_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(75),
      I3 => sig_xfer_end_strb_ireg3(75),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(203)
    );
\INFERRED_GEN.data_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_eof_reg_reg_n_0,
      I1 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(256)
    );
\INFERRED_GEN.data_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(74),
      I3 => sig_xfer_end_strb_ireg3(74),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(202)
    );
\INFERRED_GEN.data_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(73),
      I3 => sig_xfer_end_strb_ireg3(73),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(201)
    );
\INFERRED_GEN.data_reg[3][62]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(72),
      I3 => sig_xfer_end_strb_ireg3(72),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(200)
    );
\INFERRED_GEN.data_reg[3][63]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(71),
      I3 => sig_xfer_end_strb_ireg3(71),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(199)
    );
\INFERRED_GEN.data_reg[3][64]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(70),
      I3 => sig_xfer_end_strb_ireg3(70),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(198)
    );
\INFERRED_GEN.data_reg[3][65]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(69),
      I3 => sig_xfer_end_strb_ireg3(69),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(197)
    );
\INFERRED_GEN.data_reg[3][66]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(68),
      I3 => sig_xfer_end_strb_ireg3(68),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(196)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(67),
      I3 => sig_xfer_end_strb_ireg3(67),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(195)
    );
\INFERRED_GEN.data_reg[3][68]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(66),
      I3 => sig_xfer_end_strb_ireg3(66),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(194)
    );
\INFERRED_GEN.data_reg[3][69]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(65),
      I3 => sig_xfer_end_strb_ireg3(65),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(193)
    );
\INFERRED_GEN.data_reg[3][70]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(64),
      I3 => sig_xfer_end_strb_ireg3(64),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(192)
    );
\INFERRED_GEN.data_reg[3][71]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(63),
      I3 => sig_xfer_end_strb_ireg3(63),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(191)
    );
\INFERRED_GEN.data_reg[3][72]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(62),
      I3 => sig_xfer_end_strb_ireg3(62),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(190)
    );
\INFERRED_GEN.data_reg[3][73]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(61),
      I3 => sig_xfer_end_strb_ireg3(61),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(189)
    );
\INFERRED_GEN.data_reg[3][74]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(60),
      I3 => sig_xfer_end_strb_ireg3(60),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(188)
    );
\INFERRED_GEN.data_reg[3][75]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(59),
      I3 => sig_xfer_end_strb_ireg3(59),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(187)
    );
\INFERRED_GEN.data_reg[3][76]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(58),
      I3 => sig_xfer_end_strb_ireg3(58),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(186)
    );
\INFERRED_GEN.data_reg[3][77]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(57),
      I3 => sig_xfer_end_strb_ireg3(57),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(185)
    );
\INFERRED_GEN.data_reg[3][78]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(56),
      I3 => sig_xfer_end_strb_ireg3(56),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(184)
    );
\INFERRED_GEN.data_reg[3][79]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(55),
      I3 => sig_xfer_end_strb_ireg3(55),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(183)
    );
\INFERRED_GEN.data_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(127),
      I3 => sig_xfer_end_strb_ireg3(127),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(255)
    );
\INFERRED_GEN.data_reg[3][80]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(54),
      I3 => sig_xfer_end_strb_ireg3(54),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(182)
    );
\INFERRED_GEN.data_reg[3][81]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(53),
      I3 => sig_xfer_end_strb_ireg3(53),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(181)
    );
\INFERRED_GEN.data_reg[3][82]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(52),
      I3 => sig_xfer_end_strb_ireg3(52),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(180)
    );
\INFERRED_GEN.data_reg[3][83]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(51),
      I3 => sig_xfer_end_strb_ireg3(51),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(179)
    );
\INFERRED_GEN.data_reg[3][84]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(50),
      I3 => sig_xfer_end_strb_ireg3(50),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(178)
    );
\INFERRED_GEN.data_reg[3][85]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(49),
      I3 => sig_xfer_end_strb_ireg3(49),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(177)
    );
\INFERRED_GEN.data_reg[3][86]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(48),
      I3 => sig_xfer_end_strb_ireg3(48),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(176)
    );
\INFERRED_GEN.data_reg[3][87]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(47),
      I3 => sig_xfer_end_strb_ireg3(47),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(175)
    );
\INFERRED_GEN.data_reg[3][88]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(46),
      I3 => sig_xfer_end_strb_ireg3(46),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(174)
    );
\INFERRED_GEN.data_reg[3][89]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(45),
      I3 => sig_xfer_end_strb_ireg3(45),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(173)
    );
\INFERRED_GEN.data_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(126),
      I3 => sig_xfer_end_strb_ireg3(126),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(254)
    );
\INFERRED_GEN.data_reg[3][90]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(44),
      I3 => sig_xfer_end_strb_ireg3(44),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(172)
    );
\INFERRED_GEN.data_reg[3][91]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(43),
      I3 => sig_xfer_end_strb_ireg3(43),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(171)
    );
\INFERRED_GEN.data_reg[3][92]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(42),
      I3 => sig_xfer_end_strb_ireg3(42),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(170)
    );
\INFERRED_GEN.data_reg[3][93]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(41),
      I3 => sig_xfer_end_strb_ireg3(41),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(169)
    );
\INFERRED_GEN.data_reg[3][94]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(40),
      I3 => sig_xfer_end_strb_ireg3(40),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(168)
    );
\INFERRED_GEN.data_reg[3][95]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(39),
      I3 => sig_xfer_end_strb_ireg3(39),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(167)
    );
\INFERRED_GEN.data_reg[3][96]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(38),
      I3 => sig_xfer_end_strb_ireg3(38),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(166)
    );
\INFERRED_GEN.data_reg[3][97]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(37),
      I3 => sig_xfer_end_strb_ireg3(37),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(165)
    );
\INFERRED_GEN.data_reg[3][98]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(36),
      I3 => sig_xfer_end_strb_ireg3(36),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(164)
    );
\INFERRED_GEN.data_reg[3][99]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(35),
      I3 => sig_xfer_end_strb_ireg3(35),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(163)
    );
\INFERRED_GEN.data_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F780"
    )
        port map (
      I0 => sig_xfer_len_eq_0_ireg3,
      I1 => sig_first_xfer_im0,
      I2 => sig_xfer_strt_strb_ireg3(125),
      I3 => sig_xfer_end_strb_ireg3(125),
      I4 => \^sig_calc_error_reg_reg_0\(257),
      O => \^sig_calc_error_reg_reg_0\(253)
    );
I_END_STRB_GEN: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2__parameterized0\
     port map (
      Q(5 downto 0) => sig_finish_addr_offset_ireg2(5 downto 0),
      \sig_finish_addr_offset_ireg2_reg[0]\ => I_END_STRB_GEN_n_0,
      \sig_finish_addr_offset_ireg2_reg[0]_0\ => I_END_STRB_GEN_n_1,
      \sig_finish_addr_offset_ireg2_reg[0]_1\ => I_END_STRB_GEN_n_2,
      \sig_finish_addr_offset_ireg2_reg[0]_2\ => I_END_STRB_GEN_n_3,
      \sig_finish_addr_offset_ireg2_reg[1]\ => I_END_STRB_GEN_n_4,
      \sig_finish_addr_offset_ireg2_reg[1]_0\ => I_END_STRB_GEN_n_5,
      \sig_finish_addr_offset_ireg2_reg[1]_1\ => I_END_STRB_GEN_n_7,
      \sig_finish_addr_offset_ireg2_reg[1]_2\ => I_END_STRB_GEN_n_8,
      \sig_finish_addr_offset_ireg2_reg[2]\ => I_END_STRB_GEN_n_6,
      \sig_finish_addr_offset_ireg2_reg[2]_0\ => I_END_STRB_GEN_n_9
    );
I_STRT_STRB_GEN: entity work.CNN_imp_axi_dma_0_0_axi_datamover_strb_gen2
     port map (
      D(126 downto 63) => sig_xfer_strt_strb_im2(127 downto 64),
      D(62 downto 0) => sig_xfer_strt_strb_im2(62 downto 0),
      Q(6 downto 0) => sig_strbgen_addr_ireg2(6 downto 0),
      \sig_strbgen_bytes_ireg2_reg[7]\ => I_STRT_STRB_GEN_n_127,
      \sig_xfer_strt_strb_ireg3_reg[111]\ => \sig_xfer_strt_strb_ireg3[127]_i_9_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[111]_0\ => \sig_xfer_strt_strb_ireg3[127]_i_10_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[113]\ => \sig_xfer_strt_strb_ireg3[113]_i_3_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[113]_0\ => \sig_xfer_strt_strb_ireg3[113]_i_4_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[113]_1\ => \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[113]_2\ => \sig_xfer_strt_strb_ireg3[113]_i_5_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[113]_3\ => \sig_xfer_strt_strb_ireg3[113]_i_6_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[14]\ => \sig_xfer_strt_strb_ireg3[80]_i_2_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[1]\ => \sig_xfer_strt_strb_ireg3[127]_i_5_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[1]_0\ => \sig_xfer_strt_strb_ireg3[127]_i_4_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[1]_1\ => \sig_xfer_strt_strb_ireg3[127]_i_2_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[31]\ => \sig_xfer_strt_strb_ireg3[97]_i_2_n_0\,
      \sig_xfer_strt_strb_ireg3_reg[46]\ => \sig_xfer_strt_strb_ireg3[112]_i_2_n_0\
    );
\USE_SINGLE_REG.sig_regfifo_empty_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEA"
    )
        port map (
      I0 => sig_init_done,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => sig_sm_halt_reg,
      I4 => sig_calc_error_pushed,
      O => sig_regfifo_empty_reg0
    );
\USE_SINGLE_REG.sig_regfifo_full_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8C8C808C8"
    )
        port map (
      I0 => E(0),
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => sig_calc_error_pushed,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_addr_aligned_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(7),
      O => sig_addr_aligned_im0
    );
sig_addr_aligned_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_addr_aligned_im0,
      Q => sig_addr_aligned_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555D5555555155"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(44),
      O => p_0_in(0)
    );
\sig_addr_cntr_im0_msh[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[10]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(10),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(54),
      O => p_0_in(10)
    );
\sig_addr_cntr_im0_msh[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(8),
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(7),
      I4 => sig_addr_cntr_im0_msh_reg(9),
      O => \sig_addr_cntr_im0_msh[10]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[11]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(11),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(55),
      O => p_0_in(11)
    );
\sig_addr_cntr_im0_msh[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(9),
      I1 => sig_addr_cntr_im0_msh_reg(7),
      I2 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I3 => sig_addr_cntr_im0_msh_reg(6),
      I4 => sig_addr_cntr_im0_msh_reg(8),
      I5 => sig_addr_cntr_im0_msh_reg(10),
      O => \sig_addr_cntr_im0_msh[11]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[14]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(12),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(56),
      O => p_0_in(12)
    );
\sig_addr_cntr_im0_msh[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(12),
      I1 => \sig_addr_cntr_im0_msh[14]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I4 => Q(57),
      O => p_0_in(13)
    );
\sig_addr_cntr_im0_msh[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[14]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(12),
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => sig_addr_cntr_im0_msh_reg(14),
      I4 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I5 => Q(58),
      O => p_0_in(14)
    );
\sig_addr_cntr_im0_msh[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[11]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(11),
      O => \sig_addr_cntr_im0_msh[14]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => p_1_in,
      I2 => sig_predict_addr_lsh_ireg3(15),
      I3 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      O => \sig_addr_cntr_im0_msh[15]_i_1_n_0\
    );
\sig_addr_cntr_im0_msh[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh0__0\(15),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(59),
      O => p_0_in(15)
    );
\sig_addr_cntr_im0_msh[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[14]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(14),
      I2 => sig_addr_cntr_im0_msh_reg(13),
      I3 => sig_addr_cntr_im0_msh_reg(12),
      I4 => sig_addr_cntr_im0_msh_reg(15),
      O => \sig_addr_cntr_im0_msh0__0\(15)
    );
\sig_addr_cntr_im0_msh[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(0),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(45),
      O => p_0_in(1)
    );
\sig_addr_cntr_im0_msh[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(1),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(2),
      I3 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I4 => Q(46),
      O => p_0_in(2)
    );
\sig_addr_cntr_im0_msh[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      I4 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I5 => Q(47),
      O => p_0_in(3)
    );
\sig_addr_cntr_im0_msh[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[4]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(4),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(48),
      O => p_0_in(4)
    );
\sig_addr_cntr_im0_msh[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(2),
      I1 => sig_addr_cntr_im0_msh_reg(0),
      I2 => sig_addr_cntr_im0_msh_reg(1),
      I3 => sig_addr_cntr_im0_msh_reg(3),
      O => \sig_addr_cntr_im0_msh[4]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[5]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(5),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(49),
      O => p_0_in(5)
    );
\sig_addr_cntr_im0_msh[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(3),
      I1 => sig_addr_cntr_im0_msh_reg(1),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(2),
      I4 => sig_addr_cntr_im0_msh_reg(4),
      O => \sig_addr_cntr_im0_msh[5]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(6),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(50),
      O => p_0_in(6)
    );
\sig_addr_cntr_im0_msh[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78FF7800"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(6),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(7),
      I3 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I4 => Q(51),
      O => p_0_in(7)
    );
\sig_addr_cntr_im0_msh[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80FFFF7F800000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => sig_addr_cntr_im0_msh_reg(8),
      I4 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I5 => Q(52),
      O => p_0_in(8)
    );
\sig_addr_cntr_im0_msh[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(4),
      I1 => sig_addr_cntr_im0_msh_reg(2),
      I2 => sig_addr_cntr_im0_msh_reg(0),
      I3 => sig_addr_cntr_im0_msh_reg(1),
      I4 => sig_addr_cntr_im0_msh_reg(3),
      I5 => sig_addr_cntr_im0_msh_reg(5),
      O => \sig_addr_cntr_im0_msh[8]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_addr_cntr_im0_msh[9]_i_2_n_0\,
      I1 => sig_addr_cntr_im0_msh_reg(9),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => Q(53),
      O => p_0_in(9)
    );
\sig_addr_cntr_im0_msh[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sig_addr_cntr_im0_msh_reg(7),
      I1 => \sig_addr_cntr_im0_msh[8]_i_2_n_0\,
      I2 => sig_addr_cntr_im0_msh_reg(6),
      I3 => sig_addr_cntr_im0_msh_reg(8),
      O => \sig_addr_cntr_im0_msh[9]_i_2_n_0\
    );
\sig_addr_cntr_im0_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_addr_cntr_im0_msh_reg(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(10),
      Q => sig_addr_cntr_im0_msh_reg(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(11),
      Q => sig_addr_cntr_im0_msh_reg(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(12),
      Q => sig_addr_cntr_im0_msh_reg(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(13),
      Q => sig_addr_cntr_im0_msh_reg(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(14),
      Q => sig_addr_cntr_im0_msh_reg(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(15),
      Q => sig_addr_cntr_im0_msh_reg(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(1),
      Q => sig_addr_cntr_im0_msh_reg(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(2),
      Q => sig_addr_cntr_im0_msh_reg(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(3),
      Q => sig_addr_cntr_im0_msh_reg(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(4),
      Q => sig_addr_cntr_im0_msh_reg(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(5),
      Q => sig_addr_cntr_im0_msh_reg(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(6),
      Q => sig_addr_cntr_im0_msh_reg(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(7),
      Q => sig_addr_cntr_im0_msh_reg(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(8),
      Q => sig_addr_cntr_im0_msh_reg(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_im0_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_cntr_im0_msh[15]_i_1_n_0\,
      D => p_0_in(9),
      Q => sig_addr_cntr_im0_msh_reg(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_bytes_to_mbaa_ireg1(0),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(0)
    );
\sig_addr_cntr_incr_ireg2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_bytes_to_mbaa_ireg1(1),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(1)
    );
\sig_addr_cntr_incr_ireg2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => sig_bytes_to_mbaa_ireg1(2),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(2)
    );
\sig_addr_cntr_incr_ireg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I1 => sig_bytes_to_mbaa_ireg1(3),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(3)
    );
\sig_addr_cntr_incr_ireg2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => sig_bytes_to_mbaa_ireg1(4),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(4)
    );
\sig_addr_cntr_incr_ireg2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I1 => sig_bytes_to_mbaa_ireg1(5),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(5)
    );
\sig_addr_cntr_incr_ireg2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(6)
    );
\sig_addr_cntr_incr_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(7)
    );
\sig_addr_cntr_incr_ireg2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sig_first_xfer_im0,
      I1 => sig_addr_aligned_ireg1,
      I2 => sig_btt_lt_b2mbaa_ireg1,
      O => sig_strbgen_bytes_im1(8)
    );
\sig_addr_cntr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(0),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(1),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(2),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(3),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(4),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(5),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(6),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(7),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_incr_ireg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(8),
      Q => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(0),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(28),
      O => \p_1_in__0\(0)
    );
\sig_addr_cntr_lsh_im0[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(10),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(38),
      O => \p_1_in__0\(10)
    );
\sig_addr_cntr_lsh_im0[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(11),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(39),
      O => \p_1_in__0\(11)
    );
\sig_addr_cntr_lsh_im0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(12),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(40),
      O => \p_1_in__0\(12)
    );
\sig_addr_cntr_lsh_im0[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(13),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(41),
      O => \p_1_in__0\(13)
    );
\sig_addr_cntr_lsh_im0[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(14),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(42),
      O => \p_1_in__0\(14)
    );
\sig_addr_cntr_lsh_im0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => sig_predict_addr_lsh_ireg3(15),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(43),
      O => \p_1_in__0\(15)
    );
\sig_addr_cntr_lsh_im0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(1),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(29),
      O => \p_1_in__0\(1)
    );
\sig_addr_cntr_lsh_im0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(2),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(30),
      O => \p_1_in__0\(2)
    );
\sig_addr_cntr_lsh_im0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(3),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(31),
      O => \p_1_in__0\(3)
    );
\sig_addr_cntr_lsh_im0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(4),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(32),
      O => \p_1_in__0\(4)
    );
\sig_addr_cntr_lsh_im0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(5),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(33),
      O => \p_1_in__0\(5)
    );
\sig_addr_cntr_lsh_im0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(6),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(34),
      O => \p_1_in__0\(6)
    );
\sig_addr_cntr_lsh_im0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(7),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(35),
      O => \p_1_in__0\(7)
    );
\sig_addr_cntr_lsh_im0[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(8),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(36),
      O => \p_1_in__0\(8)
    );
\sig_addr_cntr_lsh_im0[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAAAAAA2AA"
    )
        port map (
      I0 => \sig_predict_addr_lsh_ireg3__0\(9),
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => \^in\(34),
      I3 => sig_input_reg_empty,
      I4 => sig_sm_halt_reg,
      I5 => Q(37),
      O => \p_1_in__0\(9)
    );
\sig_addr_cntr_lsh_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(0),
      Q => sig_mbaa_addr_cntr_slice_im0(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(10),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(11),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(12),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(13),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(14),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(15),
      Q => p_1_in,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(1),
      Q => sig_mbaa_addr_cntr_slice_im0(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(2),
      Q => sig_mbaa_addr_cntr_slice_im0(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(3),
      Q => sig_mbaa_addr_cntr_slice_im0(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(4),
      Q => sig_mbaa_addr_cntr_slice_im0(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(5),
      Q => sig_mbaa_addr_cntr_slice_im0(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(6),
      Q => sig_mbaa_addr_cntr_slice_im0(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(7),
      Q => sig_mbaa_addr_cntr_slice_im0(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(8),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \p_1_in__0\(9),
      Q => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(28),
      Q => sig_addr_cntr_lsh_kh(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(38),
      Q => sig_addr_cntr_lsh_kh(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(39),
      Q => sig_addr_cntr_lsh_kh(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(40),
      Q => sig_addr_cntr_lsh_kh(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(41),
      Q => sig_addr_cntr_lsh_kh(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(42),
      Q => sig_addr_cntr_lsh_kh(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(43),
      Q => sig_addr_cntr_lsh_kh(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(44),
      Q => sig_addr_cntr_lsh_kh(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(45),
      Q => sig_addr_cntr_lsh_kh(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(46),
      Q => sig_addr_cntr_lsh_kh(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(47),
      Q => sig_addr_cntr_lsh_kh(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(29),
      Q => sig_addr_cntr_lsh_kh(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(48),
      Q => sig_addr_cntr_lsh_kh(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(49),
      Q => sig_addr_cntr_lsh_kh(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(50),
      Q => sig_addr_cntr_lsh_kh(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(51),
      Q => sig_addr_cntr_lsh_kh(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(52),
      Q => sig_addr_cntr_lsh_kh(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(53),
      Q => sig_addr_cntr_lsh_kh(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(54),
      Q => sig_addr_cntr_lsh_kh(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(55),
      Q => sig_addr_cntr_lsh_kh(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(56),
      Q => sig_addr_cntr_lsh_kh(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(57),
      Q => sig_addr_cntr_lsh_kh(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(30),
      Q => sig_addr_cntr_lsh_kh(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(58),
      Q => sig_addr_cntr_lsh_kh(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(59),
      Q => sig_addr_cntr_lsh_kh(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(31),
      Q => sig_addr_cntr_lsh_kh(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(32),
      Q => sig_addr_cntr_lsh_kh(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(33),
      Q => sig_addr_cntr_lsh_kh(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(34),
      Q => sig_addr_cntr_lsh_kh(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(35),
      Q => sig_addr_cntr_lsh_kh(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(36),
      Q => sig_addr_cntr_lsh_kh(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_addr_cntr_lsh_kh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(37),
      Q => sig_addr_cntr_lsh_kh(9),
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(0),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => sig_bytes_to_mbaa_ireg1(6),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_bytes_to_mbaa_ireg1(7),
      I2 => sig_first_xfer_im0,
      I3 => sig_btt_lt_b2mbaa_ireg1,
      O => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(6),
      I3 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(6),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(5),
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(4),
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(3),
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(2),
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(2),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\
    );
\sig_adjusted_addr_incr_ireg2[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15BFEA40"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(1),
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\
    );
\sig_adjusted_addr_incr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(0),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(1),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(2),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(3),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(4),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(5),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(6),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_adjusted_addr_incr_im1(7),
      Q => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_adjusted_addr_incr_ireg2_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_sig_adjusted_addr_incr_ireg2_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1\,
      CO(5) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2\,
      CO(4) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3\,
      CO(3) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_4\,
      CO(2) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_5\,
      CO(1) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_6\,
      CO(0) => \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0\,
      DI(5 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 0),
      O(7 downto 0) => sig_adjusted_addr_incr_im1(7 downto 0),
      S(7) => \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0\,
      S(6) => \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0\,
      S(5) => \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0\,
      S(4) => \sig_adjusted_addr_incr_ireg2[7]_i_6_n_0\,
      S(3) => \sig_adjusted_addr_incr_ireg2[7]_i_7_n_0\,
      S(2) => \sig_adjusted_addr_incr_ireg2[7]_i_8_n_0\,
      S(1) => \sig_adjusted_addr_incr_ireg2[7]_i_9_n_0\,
      S(0) => \sig_adjusted_addr_incr_ireg2[7]_i_10_n_0\
    );
sig_brst_cnt_eq_one_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_3_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_brst_cnt_eq_one_im0
    );
sig_brst_cnt_eq_one_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_one_im0,
      Q => sig_brst_cnt_eq_one_ireg1,
      R => \^sig_mmap_reset_reg\
    );
sig_brst_cnt_eq_zero_ireg1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_3_n_0,
      I1 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => sig_brst_cnt_eq_zero_im0
    );
sig_brst_cnt_eq_zero_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_brst_cnt_eq_zero_im0,
      Q => sig_brst_cnt_eq_zero_ireg1,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      O => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_btt_cntr_im0[15]_i_2_n_0\
    );
\sig_btt_cntr_im0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(15),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      O => \sig_btt_cntr_im0[15]_i_3_n_0\
    );
\sig_btt_cntr_im0[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(14),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      O => \sig_btt_cntr_im0[15]_i_4_n_0\
    );
\sig_btt_cntr_im0[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => \sig_btt_cntr_im0[15]_i_5_n_0\
    );
\sig_btt_cntr_im0[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(12),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      O => \sig_btt_cntr_im0[15]_i_6_n_0\
    );
\sig_btt_cntr_im0[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(11),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      O => \sig_btt_cntr_im0[15]_i_7_n_0\
    );
\sig_btt_cntr_im0[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(10),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      O => \sig_btt_cntr_im0[15]_i_8_n_0\
    );
\sig_btt_cntr_im0[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(9),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      O => \sig_btt_cntr_im0[15]_i_9_n_0\
    );
\sig_btt_cntr_im0[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(23),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      O => \sig_btt_cntr_im0[23]_i_2_n_0\
    );
\sig_btt_cntr_im0[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(22),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      O => \sig_btt_cntr_im0[23]_i_3_n_0\
    );
\sig_btt_cntr_im0[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(21),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => \sig_btt_cntr_im0[23]_i_4_n_0\
    );
\sig_btt_cntr_im0[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(20),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      O => \sig_btt_cntr_im0[23]_i_5_n_0\
    );
\sig_btt_cntr_im0[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(19),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      O => \sig_btt_cntr_im0[23]_i_6_n_0\
    );
\sig_btt_cntr_im0[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(18),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      O => \sig_btt_cntr_im0[23]_i_7_n_0\
    );
\sig_btt_cntr_im0[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(17),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      O => \sig_btt_cntr_im0[23]_i_8_n_0\
    );
\sig_btt_cntr_im0[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(16),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      O => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAAAA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      O => \sig_btt_cntr_im0[25]_i_1_n_0\
    );
\sig_btt_cntr_im0[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(25),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      O => \sig_btt_cntr_im0[25]_i_3_n_0\
    );
\sig_btt_cntr_im0[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00200000FFEFFFFF"
    )
        port map (
      I0 => Q(24),
      I1 => sig_sm_halt_reg,
      I2 => sig_input_reg_empty,
      I3 => \^in\(34),
      I4 => sig_cmd2mstr_cmd_valid,
      I5 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      O => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => \sig_btt_cntr_im0[7]_i_10_n_0\
    );
\sig_btt_cntr_im0[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => \sig_btt_cntr_im0[7]_i_11_n_0\
    );
\sig_btt_cntr_im0[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => \sig_btt_cntr_im0[7]_i_12_n_0\
    );
\sig_btt_cntr_im0[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_btt_cntr_im0[7]_i_13_n_0\
    );
\sig_btt_cntr_im0[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_btt_cntr_im0[7]_i_14_n_0\
    );
\sig_btt_cntr_im0[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_btt_cntr_im0[7]_i_15_n_0\
    );
\sig_btt_cntr_im0[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_btt_cntr_im0[7]_i_16_n_0\
    );
\sig_btt_cntr_im0[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC5C"
    )
        port map (
      I0 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_btt_cntr_im0[7]_i_2_n_0\
    );
\sig_btt_cntr_im0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_btt_cntr_im0[7]_i_3_n_0\
    );
\sig_btt_cntr_im0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_btt_cntr_im0[7]_i_4_n_0\
    );
\sig_btt_cntr_im0[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_btt_cntr_im0[7]_i_5_n_0\
    );
\sig_btt_cntr_im0[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_btt_cntr_im0[7]_i_6_n_0\
    );
\sig_btt_cntr_im0[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_btt_cntr_im0[7]_i_7_n_0\
    );
\sig_btt_cntr_im0[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_btt_cntr_im0[7]_i_8_n_0\
    );
\sig_btt_cntr_im0[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      I4 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_btt_cntr_im0[7]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[0]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[10]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[11]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[12]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[13]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[14]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[15]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_7\,
      DI(7) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(6) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(5) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(4) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(3) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(2) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(1) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(0) => \sig_btt_cntr_im0[15]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[15]_i_3_n_0\,
      S(6) => \sig_btt_cntr_im0[15]_i_4_n_0\,
      S(5) => \sig_btt_cntr_im0[15]_i_5_n_0\,
      S(4) => \sig_btt_cntr_im0[15]_i_6_n_0\,
      S(3) => \sig_btt_cntr_im0[15]_i_7_n_0\,
      S(2) => \sig_btt_cntr_im0[15]_i_8_n_0\,
      S(1) => \sig_btt_cntr_im0[15]_i_9_n_0\,
      S(0) => \sig_btt_cntr_im0[15]_i_10_n_0\
    );
\sig_btt_cntr_im0_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[16]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[17]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[18]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[19]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[1]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[20]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[21]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[22]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[23]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_7\,
      DI(7) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(6) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(5) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(4) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(3) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(2) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(1) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      DI(0) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[23]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[23]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[23]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[23]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[23]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[23]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[23]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[23]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[23]_i_2_n_0\,
      S(6) => \sig_btt_cntr_im0[23]_i_3_n_0\,
      S(5) => \sig_btt_cntr_im0[23]_i_4_n_0\,
      S(4) => \sig_btt_cntr_im0[23]_i_5_n_0\,
      S(3) => \sig_btt_cntr_im0[23]_i_6_n_0\,
      S(2) => \sig_btt_cntr_im0[23]_i_7_n_0\,
      S(1) => \sig_btt_cntr_im0[23]_i_8_n_0\,
      S(0) => \sig_btt_cntr_im0[23]_i_9_n_0\
    );
\sig_btt_cntr_im0_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_2_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[24]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[25]_i_2_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[25]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[25]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_im0_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_im0_reg[25]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_im0_reg[25]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_im0_reg[25]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_im0_reg[25]_i_2_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[25]_i_2_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_im0[25]_i_3_n_0\,
      S(0) => \sig_btt_cntr_im0[25]_i_4_n_0\
    );
\sig_btt_cntr_im0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      Q => \sig_btt_cntr_im0_reg_n_0_[2]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      Q => \sig_btt_cntr_im0_reg_n_0_[3]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      Q => \sig_btt_cntr_im0_reg_n_0_[4]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      Q => \sig_btt_cntr_im0_reg_n_0_[5]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      Q => \sig_btt_cntr_im0_reg_n_0_[6]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      Q => \sig_btt_cntr_im0_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr_im0[7]_i_2_n_0\,
      DI(6) => \sig_btt_cntr_im0[7]_i_3_n_0\,
      DI(5) => \sig_btt_cntr_im0[7]_i_4_n_0\,
      DI(4) => \sig_btt_cntr_im0[7]_i_5_n_0\,
      DI(3) => \sig_btt_cntr_im0[7]_i_6_n_0\,
      DI(2) => \sig_btt_cntr_im0[7]_i_7_n_0\,
      DI(1) => \sig_btt_cntr_im0[7]_i_8_n_0\,
      DI(0) => \sig_btt_cntr_im0[7]_i_9_n_0\,
      O(7) => \sig_btt_cntr_im0_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_im0_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_im0_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_im0_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_im0_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_im0_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_im0_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_im0_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr_im0[7]_i_10_n_0\,
      S(6) => \sig_btt_cntr_im0[7]_i_11_n_0\,
      S(5) => \sig_btt_cntr_im0[7]_i_12_n_0\,
      S(4) => \sig_btt_cntr_im0[7]_i_13_n_0\,
      S(3) => \sig_btt_cntr_im0[7]_i_14_n_0\,
      S(2) => \sig_btt_cntr_im0[7]_i_15_n_0\,
      S(1) => \sig_btt_cntr_im0[7]_i_16_n_0\,
      S(0) => \sig_btt_cntr_im0[7]_i_17_n_0\
    );
\sig_btt_cntr_im0_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_15\,
      Q => \sig_btt_cntr_im0_reg_n_0_[8]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_btt_cntr_im0_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_btt_cntr_im0[25]_i_1_n_0\,
      D => \sig_btt_cntr_im0_reg[15]_i_1_n_14\,
      Q => \sig_btt_cntr_im0_reg_n_0_[9]\,
      R => \^sig_mmap_reset_reg\
    );
sig_btt_eq_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => sig_btt_eq_b2mbaa_ireg1_i_2_n_0,
      I1 => sig_btt_eq_b2mbaa_ireg1_i_3_n_0,
      I2 => sig_addr_aligned_im0,
      I3 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I4 => sig_btt_eq_b2mbaa_ireg1_i_4_n_0,
      I5 => sig_btt_lt_b2mbaa_ireg1_i_3_n_0,
      O => sig_btt_eq_b2mbaa_im0
    );
sig_btt_eq_b2mbaa_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_bytes_to_mbaa_im0(7),
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_bytes_to_mbaa_im0(5),
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I5 => sig_bytes_to_mbaa_im0(3),
      O => sig_btt_eq_b2mbaa_ireg1_i_2_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      O => sig_btt_eq_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0168680100000000"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I5 => sig_btt_eq_b2mbaa_ireg1_i_5_n_0,
      O => sig_btt_eq_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_eq_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1122221444888841"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(5),
      I3 => sig_btt_lt_b2mbaa_ireg1_i_18_n_0,
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      I5 => sig_mbaa_addr_cntr_slice_im0(6),
      O => sig_btt_eq_b2mbaa_ireg1_i_5_n_0
    );
sig_btt_eq_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_eq_b2mbaa_im0,
      Q => sig_btt_eq_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[8]\,
      I1 => sig_btt_lt_b2mbaa_im01,
      I2 => sig_btt_lt_b2mbaa_ireg1_i_3_n_0,
      O => sig_btt_lt_b2mbaa_im0
    );
sig_btt_lt_b2mbaa_ireg1_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(6),
      I3 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I4 => sig_mbaa_addr_cntr_slice_im0(7),
      O => sig_btt_lt_b2mbaa_ireg1_i_10_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12244881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => sig_btt_lt_b2mbaa_ireg1_i_18_n_0,
      I4 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_btt_lt_b2mbaa_ireg1_i_11_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1212122448484881"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      I3 => sig_mbaa_addr_cntr_slice_im0(0),
      I4 => sig_mbaa_addr_cntr_slice_im0(1),
      I5 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_ireg1_i_12_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6009"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_13_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[12]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[11]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[10]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[9]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_14_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[16]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[15]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[14]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[13]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_15_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[20]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[19]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[18]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[17]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_16_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[24]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[23]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[22]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[21]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_17_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_btt_lt_b2mbaa_ireg1_i_18_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => sig_btt_lt_b2mbaa_ireg1_i_14_n_0,
      I1 => sig_btt_lt_b2mbaa_ireg1_i_15_n_0,
      I2 => sig_btt_lt_b2mbaa_ireg1_i_16_n_0,
      I3 => sig_btt_lt_b2mbaa_ireg1_i_17_n_0,
      I4 => \sig_btt_cntr_im0_reg_n_0_[25]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_3_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(7),
      O => sig_btt_lt_b2mbaa_ireg1_i_4_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0056147E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(6),
      I3 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_5_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0056147E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_btt_lt_b2mbaa_ireg1_i_18_n_0,
      I2 => sig_mbaa_addr_cntr_slice_im0(4),
      I3 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_6_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005556015457FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_7_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"064E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => sig_btt_lt_b2mbaa_ireg1_i_8_n_0
    );
sig_btt_lt_b2mbaa_ireg1_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_aligned_im0,
      O => sig_btt_lt_b2mbaa_ireg1_i_9_n_0
    );
sig_btt_lt_b2mbaa_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_btt_lt_b2mbaa_im0,
      Q => sig_btt_lt_b2mbaa_ireg1,
      R => \^sig_mmap_reset_reg\
    );
sig_btt_lt_b2mbaa_ireg1_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_CO_UNCONNECTED(7 downto 5),
      CO(4) => sig_btt_lt_b2mbaa_im01,
      CO(3) => sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_4,
      CO(2) => sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_5,
      CO(1) => sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_6,
      CO(0) => sig_btt_lt_b2mbaa_ireg1_reg_i_2_n_7,
      DI(7 downto 5) => B"000",
      DI(4) => sig_btt_lt_b2mbaa_ireg1_i_4_n_0,
      DI(3) => sig_btt_lt_b2mbaa_ireg1_i_5_n_0,
      DI(2) => sig_btt_lt_b2mbaa_ireg1_i_6_n_0,
      DI(1) => sig_btt_lt_b2mbaa_ireg1_i_7_n_0,
      DI(0) => sig_btt_lt_b2mbaa_ireg1_i_8_n_0,
      O(7 downto 0) => NLW_sig_btt_lt_b2mbaa_ireg1_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => sig_btt_lt_b2mbaa_ireg1_i_9_n_0,
      S(3) => sig_btt_lt_b2mbaa_ireg1_i_10_n_0,
      S(2) => sig_btt_lt_b2mbaa_ireg1_i_11_n_0,
      S(1) => sig_btt_lt_b2mbaa_ireg1_i_12_n_0,
      S(0) => sig_btt_lt_b2mbaa_ireg1_i_13_n_0
    );
\sig_bytes_to_mbaa_ireg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      O => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\
    );
\sig_bytes_to_mbaa_ireg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(2),
      O => sig_bytes_to_mbaa_im0(2)
    );
\sig_bytes_to_mbaa_ireg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_mbaa_addr_cntr_slice_im0(0),
      I2 => sig_mbaa_addr_cntr_slice_im0(1),
      I3 => sig_mbaa_addr_cntr_slice_im0(3),
      O => sig_bytes_to_mbaa_im0(3)
    );
\sig_bytes_to_mbaa_ireg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_mbaa_addr_cntr_slice_im0(1),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(2),
      I4 => sig_mbaa_addr_cntr_slice_im0(4),
      O => sig_bytes_to_mbaa_im0(4)
    );
\sig_bytes_to_mbaa_ireg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => sig_bytes_to_mbaa_im0(5)
    );
\sig_bytes_to_mbaa_ireg1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I1 => sig_mbaa_addr_cntr_slice_im0(6),
      O => sig_bytes_to_mbaa_im0(6)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\,
      I2 => sig_mbaa_addr_cntr_slice_im0(7),
      O => sig_bytes_to_mbaa_im0(7)
    );
\sig_bytes_to_mbaa_ireg1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_mbaa_addr_cntr_slice_im0(2),
      I2 => sig_mbaa_addr_cntr_slice_im0(0),
      I3 => sig_mbaa_addr_cntr_slice_im0(1),
      I4 => sig_mbaa_addr_cntr_slice_im0(3),
      I5 => sig_mbaa_addr_cntr_slice_im0(5),
      O => \sig_bytes_to_mbaa_ireg1[7]_i_2_n_0\
    );
\sig_bytes_to_mbaa_ireg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_bytes_to_mbaa_ireg1(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0\,
      Q => sig_bytes_to_mbaa_ireg1(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(2),
      Q => sig_bytes_to_mbaa_ireg1(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(3),
      Q => sig_bytes_to_mbaa_ireg1(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(4),
      Q => sig_bytes_to_mbaa_ireg1(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(5),
      Q => sig_bytes_to_mbaa_ireg1(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(6),
      Q => sig_bytes_to_mbaa_ireg1(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_bytes_to_mbaa_ireg1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_bytes_to_mbaa_im0(7),
      Q => sig_bytes_to_mbaa_ireg1(7),
      R => \^sig_mmap_reset_reg\
    );
sig_calc_error_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => \^in\(34),
      I1 => sig_xfer_reg_empty,
      I2 => sig_ld_xfer_reg,
      I3 => sig_calc_error_pushed,
      O => sig_calc_error_pushed_i_1_n_0
    );
sig_calc_error_pushed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_calc_error_pushed_i_1_n_0,
      Q => sig_calc_error_pushed,
      R => \^sig_mmap_reset_reg\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => sig_calc_error_reg_i_2_n_0,
      I1 => sig_calc_error_reg_i_3_n_0,
      I2 => sig_calc_error_reg_i_4_n_0,
      I3 => sig_calc_error_reg_i_5_n_0,
      I4 => Q(0),
      I5 => Q(1),
      O => sig_btt_is_zero
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(7),
      I5 => Q(6),
      O => sig_calc_error_reg_i_2_n_0
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(25),
      I5 => Q(24),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(16),
      I1 => Q(17),
      I2 => Q(14),
      I3 => Q(15),
      I4 => Q(19),
      I5 => Q(18),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => Q(10),
      I1 => Q(11),
      I2 => Q(8),
      I3 => Q(9),
      I4 => Q(13),
      I5 => Q(12),
      O => sig_calc_error_reg_i_5_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => sig_btt_is_zero,
      Q => \^in\(34),
      R => \^sig_mmap_reset_reg\
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2addr_cmd_valid\,
      I3 => sig_cmd2addr_valid_reg_0,
      I4 => sig_inhibit_rdy_n,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^sig_mstr2addr_cmd_valid\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54045454"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => \^sig_mstr2data_cmd_valid\,
      I3 => sig_cmd2data_valid_reg_0,
      I4 => sig_inhibit_rdy_n_0,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^sig_mstr2data_cmd_valid\,
      R => '0'
    );
sig_cmd2dre_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555005540404040"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_first_xfer_im0,
      I3 => sig_inhibit_rdy_n_1,
      I4 => sig_cmd2dre_valid_reg_0,
      I5 => \^sig_mstr2sf_cmd_valid\,
      O => sig_cmd2dre_valid_i_1_n_0
    );
sig_cmd2dre_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_cmd2dre_valid_i_1_n_0,
      Q => \^sig_mstr2sf_cmd_valid\,
      R => '0'
    );
\sig_finish_addr_offset_ireg2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(6),
      I4 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => \sig_finish_addr_offset_ireg2[6]_i_2_n_0\
    );
\sig_finish_addr_offset_ireg2[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(5),
      I4 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      O => \sig_finish_addr_offset_ireg2[6]_i_3_n_0\
    );
\sig_finish_addr_offset_ireg2[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(4),
      I4 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      O => \sig_finish_addr_offset_ireg2[6]_i_4_n_0\
    );
\sig_finish_addr_offset_ireg2[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(3),
      I4 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      O => \sig_finish_addr_offset_ireg2[6]_i_5_n_0\
    );
\sig_finish_addr_offset_ireg2[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(2),
      I4 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      O => \sig_finish_addr_offset_ireg2[6]_i_6_n_0\
    );
\sig_finish_addr_offset_ireg2[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(1),
      I4 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      O => \sig_finish_addr_offset_ireg2[6]_i_7_n_0\
    );
\sig_finish_addr_offset_ireg2[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56669AAA"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_first_xfer_im0,
      I3 => sig_bytes_to_mbaa_ireg1(0),
      I4 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      O => \sig_finish_addr_offset_ireg2[6]_i_8_n_0\
    );
\sig_finish_addr_offset_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_predict_addr_lsh_im1(0),
      Q => sig_finish_addr_offset_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_predict_addr_lsh_im1(1),
      Q => sig_finish_addr_offset_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_predict_addr_lsh_im1(2),
      Q => sig_finish_addr_offset_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_predict_addr_lsh_im1(3),
      Q => sig_finish_addr_offset_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_predict_addr_lsh_im1(4),
      Q => sig_finish_addr_offset_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_predict_addr_lsh_im1(5),
      Q => sig_finish_addr_offset_ireg2(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_predict_addr_lsh_im1(6),
      Q => sig_finish_addr_offset_ireg2(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_finish_addr_offset_ireg2_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_2\,
      CO(4) => \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_3\,
      CO(3) => \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_4\,
      CO(2) => \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_5\,
      CO(1) => \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_6\,
      CO(0) => \sig_finish_addr_offset_ireg2_reg[6]_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => sig_mbaa_addr_cntr_slice_im0(5 downto 0),
      O(7) => \NLW_sig_finish_addr_offset_ireg2_reg[6]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => sig_predict_addr_lsh_im1(6 downto 0),
      S(7) => '0',
      S(6) => \sig_finish_addr_offset_ireg2[6]_i_2_n_0\,
      S(5) => \sig_finish_addr_offset_ireg2[6]_i_3_n_0\,
      S(4) => \sig_finish_addr_offset_ireg2[6]_i_4_n_0\,
      S(3) => \sig_finish_addr_offset_ireg2[6]_i_5_n_0\,
      S(2) => \sig_finish_addr_offset_ireg2[6]_i_6_n_0\,
      S(1) => \sig_finish_addr_offset_ireg2[6]_i_7_n_0\,
      S(0) => \sig_finish_addr_offset_ireg2[6]_i_8_n_0\
    );
sig_first_xfer_im0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4500"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_first_xfer_im0,
      I2 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      I3 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      O => sig_first_xfer_im0_i_1_n_0
    );
sig_first_xfer_im0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_first_xfer_im0_i_1_n_0,
      Q => sig_first_xfer_im0,
      R => '0'
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(26),
      Q => \^in\(33),
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => Q(27),
      Q => sig_input_eof_reg_reg_n_0,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_calc_error_pushed,
      I2 => sig_sm_pop_input_reg,
      O => sig_input_cache_type_reg0
    );
sig_input_reg_empty_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sig_sm_halt_reg,
      I1 => sig_input_reg_empty,
      I2 => \^in\(34),
      I3 => sig_cmd2mstr_cmd_valid,
      O => sig_calc_error_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_calc_error_reg0,
      D => '0',
      Q => sig_input_reg_empty,
      S => sig_input_cache_type_reg0
    );
sig_ld_xfer_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0544"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_xfer_reg_empty,
      I3 => sig_ld_xfer_reg,
      O => sig_ld_xfer_reg_i_1_n_0
    );
sig_ld_xfer_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_i_1_n_0,
      Q => sig_ld_xfer_reg,
      R => '0'
    );
sig_ld_xfer_reg_tmp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5400"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_sm_ld_calc3_reg,
      I2 => sig_ld_xfer_reg_tmp,
      I3 => \FSM_onehot_sig_pcc_sm_state[5]_i_2_n_0\,
      O => sig_ld_xfer_reg_tmp_i_1_n_0
    );
sig_ld_xfer_reg_tmp_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_ld_xfer_reg_tmp_i_1_n_0,
      Q => sig_ld_xfer_reg_tmp,
      R => '0'
    );
sig_mmap_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_mmap_rst,
      Q => \^sig_mmap_reset_reg\,
      R => '0'
    );
sig_no_btt_residue_ireg1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[1]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[0]\,
      I2 => sig_no_btt_residue_ireg1_i_2_n_0,
      O => sig_no_btt_residue_im0
    );
sig_no_btt_residue_ireg1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[4]\,
      I1 => \sig_btt_cntr_im0_reg_n_0_[5]\,
      I2 => \sig_btt_cntr_im0_reg_n_0_[2]\,
      I3 => \sig_btt_cntr_im0_reg_n_0_[3]\,
      I4 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I5 => \sig_btt_cntr_im0_reg_n_0_[6]\,
      O => sig_no_btt_residue_ireg1_i_2_n_0
    );
sig_no_btt_residue_ireg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg_ns,
      D => sig_no_btt_residue_im0,
      Q => sig_no_btt_residue_ireg1,
      R => \^sig_mmap_reset_reg\
    );
sig_parent_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15100000"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => \^sig_calc_error_reg_reg_0\(257),
      I2 => sig_ld_xfer_reg_tmp,
      I3 => sig_parent_done,
      I4 => \FSM_onehot_sig_pcc_sm_state[1]_i_2_n_0\,
      O => sig_parent_done_i_1_n_0
    );
sig_parent_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_parent_done_i_1_n_0,
      Q => sig_parent_done,
      R => '0'
    );
\sig_predict_addr_lsh_ireg3[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[8]\,
      O => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(7),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[7]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(6),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[6]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(5),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[5]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(4),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[4]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(3),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[3]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(2),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[2]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(1),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[1]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\
    );
\sig_predict_addr_lsh_ireg3[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_mbaa_addr_cntr_slice_im0(0),
      I1 => \sig_addr_cntr_incr_ireg2_reg_n_0_[0]\,
      O => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(0),
      Q => \sig_predict_addr_lsh_ireg3__0\(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(10),
      Q => \sig_predict_addr_lsh_ireg3__0\(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(11),
      Q => \sig_predict_addr_lsh_ireg3__0\(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(12),
      Q => \sig_predict_addr_lsh_ireg3__0\(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(13),
      Q => \sig_predict_addr_lsh_ireg3__0\(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(14),
      Q => \sig_predict_addr_lsh_ireg3__0\(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(15),
      Q => sig_predict_addr_lsh_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      DI(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      DI(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      DI(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      DI(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      DI(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      DI(0) => \sig_addr_cntr_lsh_im0_reg_n_0_[8]\,
      O(7 downto 0) => sig_predict_addr_lsh_im2(15 downto 8),
      S(7) => p_1_in,
      S(6) => \sig_addr_cntr_lsh_im0_reg_n_0_[14]\,
      S(5) => \sig_addr_cntr_lsh_im0_reg_n_0_[13]\,
      S(4) => \sig_addr_cntr_lsh_im0_reg_n_0_[12]\,
      S(3) => \sig_addr_cntr_lsh_im0_reg_n_0_[11]\,
      S(2) => \sig_addr_cntr_lsh_im0_reg_n_0_[10]\,
      S(1) => \sig_addr_cntr_lsh_im0_reg_n_0_[9]\,
      S(0) => \sig_predict_addr_lsh_ireg3[15]_i_2_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(1),
      Q => \sig_predict_addr_lsh_ireg3__0\(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(2),
      Q => \sig_predict_addr_lsh_ireg3__0\(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(3),
      Q => \sig_predict_addr_lsh_ireg3__0\(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(4),
      Q => \sig_predict_addr_lsh_ireg3__0\(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(5),
      Q => \sig_predict_addr_lsh_ireg3__0\(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(6),
      Q => \sig_predict_addr_lsh_ireg3__0\(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(7),
      Q => \sig_predict_addr_lsh_ireg3__0\(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0\,
      CO(6) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1\,
      CO(5) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2\,
      CO(4) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3\,
      CO(3) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_4\,
      CO(2) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_5\,
      CO(1) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_6\,
      CO(0) => \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_7\,
      DI(7 downto 0) => sig_mbaa_addr_cntr_slice_im0(7 downto 0),
      O(7 downto 0) => sig_predict_addr_lsh_im2(7 downto 0),
      S(7) => \sig_predict_addr_lsh_ireg3[7]_i_2_n_0\,
      S(6) => \sig_predict_addr_lsh_ireg3[7]_i_3_n_0\,
      S(5) => \sig_predict_addr_lsh_ireg3[7]_i_4_n_0\,
      S(4) => \sig_predict_addr_lsh_ireg3[7]_i_5_n_0\,
      S(3) => \sig_predict_addr_lsh_ireg3[7]_i_6_n_0\,
      S(2) => \sig_predict_addr_lsh_ireg3[7]_i_7_n_0\,
      S(1) => \sig_predict_addr_lsh_ireg3[7]_i_8_n_0\,
      S(0) => \sig_predict_addr_lsh_ireg3[7]_i_9_n_0\
    );
\sig_predict_addr_lsh_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(8),
      Q => \sig_predict_addr_lsh_ireg3__0\(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_predict_addr_lsh_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_predict_addr_lsh_im2(9),
      Q => \sig_predict_addr_lsh_ireg3__0\(9),
      R => \^sig_mmap_reset_reg\
    );
sig_sm_halt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7]\,
      I1 => sig_calc_error_pushed,
      I2 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0]\,
      O => sig_sm_halt_ns
    );
sig_sm_halt_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_halt_ns,
      Q => sig_sm_halt_reg,
      S => \^sig_mmap_reset_reg\
    );
sig_sm_ld_calc2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg_ns,
      Q => sig_sm_ld_calc2_reg,
      R => \^sig_mmap_reset_reg\
    );
sig_sm_ld_calc3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_ld_calc2_reg,
      Q => sig_sm_ld_calc3_reg,
      R => \^sig_mmap_reset_reg\
    );
sig_sm_pop_input_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sig_calc_error_pushed,
      I1 => \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6]\,
      I2 => sig_parent_done,
      O => sig_sm_pop_input_reg_ns
    );
sig_sm_pop_input_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_sm_pop_input_reg_ns,
      Q => sig_sm_pop_input_reg,
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(0),
      Q => sig_strbgen_addr_ireg2(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(1),
      Q => sig_strbgen_addr_ireg2(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(2),
      Q => sig_strbgen_addr_ireg2(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(3),
      Q => sig_strbgen_addr_ireg2(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(4),
      Q => sig_strbgen_addr_ireg2(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(5),
      Q => sig_strbgen_addr_ireg2(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_strbgen_addr_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_mbaa_addr_cntr_slice_im0(6),
      Q => sig_strbgen_addr_ireg2(6),
      R => \^sig_mmap_reset_reg\
    );
sig_strbgen_bytes_ireg2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_addr_incr_ge_bpdb_im1,
      I2 => sig_sm_ld_calc2_reg,
      O => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => sig_strbgen_bytes_im1(7),
      I1 => sig_sm_ld_calc2_reg,
      I2 => \sig_strbgen_bytes_ireg2__0\(7),
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      O => \sig_strbgen_bytes_ireg2[7]_i_1_n_0\
    );
\sig_strbgen_bytes_ireg2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB00000000"
    )
        port map (
      I0 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      I1 => sig_btt_lt_b2mbaa_ireg1,
      I2 => sig_bytes_to_mbaa_ireg1(7),
      I3 => sig_first_xfer_im0,
      I4 => sig_addr_aligned_ireg1,
      I5 => sig_sm_ld_calc2_reg,
      O => \sig_strbgen_bytes_ireg2__0\(7)
    );
sig_strbgen_bytes_ireg2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB00FB"
    )
        port map (
      I0 => sig_addr_aligned_ireg1,
      I1 => sig_first_xfer_im0,
      I2 => sig_bytes_to_mbaa_ireg1(7),
      I3 => sig_btt_lt_b2mbaa_ireg1,
      I4 => \sig_btt_cntr_im0_reg_n_0_[7]\,
      O => sig_addr_incr_ge_bpdb_im1
    );
\sig_strbgen_bytes_ireg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(0),
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      R => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(1),
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      R => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(2),
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      R => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(3),
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      R => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(4),
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      R => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(5),
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      R => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc2_reg,
      D => sig_strbgen_bytes_im1(6),
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      R => sig_strbgen_bytes_ireg2_n_0
    );
\sig_strbgen_bytes_ireg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_strbgen_bytes_ireg2[7]_i_1_n_0\,
      Q => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3[100]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_5,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[100]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[101]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF80BE82"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => I_END_STRB_GEN_n_6,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[101]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[102]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_0,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[102]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[103]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0E2"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => I_END_STRB_GEN_n_6,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[103]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[103]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(5),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(0),
      I4 => sig_finish_addr_offset_ireg2(2),
      I5 => sig_finish_addr_offset_ireg2(4),
      O => sig_last_addr_offset_im2(5)
    );
\sig_xfer_end_strb_ireg3[104]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[104]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[105]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAA2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[105]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[106]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABEAA82"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[106]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[107]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFA0AEA2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[107]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[108]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_4,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[108]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[109]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF80BE82"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[109]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF8F8F9FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[110]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8F0F0E2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[110]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[111]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0E2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[111]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[112]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[112]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[113]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAA2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[113]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[114]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA82"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[114]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[115]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA0AAA2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[115]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[116]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAA8882"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[116]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[117]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AA80AA82"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[117]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[118]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8A0A0A2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[118]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[119]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0A0A0A2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[119]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F9FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[120]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FE010000"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[120]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[121]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E000E100"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[121]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[122]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C0808090"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[122]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[123]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080808090"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[123]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[124]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E0000100"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[124]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[125]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080008010"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[125]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[126]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000100"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(2),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[126]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(1),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[127]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[127]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000001"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(5),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(0),
      I4 => sig_finish_addr_offset_ireg2(2),
      I5 => sig_finish_addr_offset_ireg2(4),
      O => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\
    );
\sig_xfer_end_strb_ireg3[127]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(5),
      I1 => \sig_xfer_end_strb_ireg3[127]_i_4_n_0\,
      I2 => sig_finish_addr_offset_ireg2(6),
      O => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\
    );
\sig_xfer_end_strb_ireg3[127]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(4),
      O => \sig_xfer_end_strb_ireg3[127]_i_4_n_0\
    );
\sig_xfer_end_strb_ireg3[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECECECCDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(0),
      I4 => sig_finish_addr_offset_ireg2(1),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCECCDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCCDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[16]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAA2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => I_END_STRB_GEN_n_9,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[17]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAA82FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => I_END_STRB_GEN_n_9,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[18]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AEA2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => I_END_STRB_GEN_n_9,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[19]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(1),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_8,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[20]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BE82FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => I_END_STRB_GEN_n_9,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[21]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8F0F0E2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => I_END_STRB_GEN_n_9,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[22]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => I_END_STRB_GEN_n_9,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[23]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[24]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAA2FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_last_addr_offset_im2(5),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[25]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_3,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[26]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AEA2FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_last_addr_offset_im2(5),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[27]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_7,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[28]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BE82FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_last_addr_offset_im2(5),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[29]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF9FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(2),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_2,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[30]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E2FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_last_addr_offset_im2(5),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[31]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[96]_i_2_n_0\,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[32]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAA2FFFFFFFF"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => I_END_STRB_GEN_n_6,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[33]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_1,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[34]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AEA2FFFFFFFF"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => I_END_STRB_GEN_n_6,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[35]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_5,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[36]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BE82FFFFFFFF"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => I_END_STRB_GEN_n_6,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[37]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_0,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[38]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E2FFFFFFFF"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => I_END_STRB_GEN_n_6,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[39]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[40]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAA2FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[41]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAA82FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[42]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0AEA2FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[43]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => I_END_STRB_GEN_n_4,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[44]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BE82FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[45]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8F0F0E2FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[46]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E2FFFFFFFF"
    )
        port map (
      I0 => I_END_STRB_GEN_n_6,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[47]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[48]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[49]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE1FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA82FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[50]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA0AAA2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[51]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8882FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[52]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA82FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[53]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A0A0A2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[54]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A2FFFFFFFF"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[55]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE010000FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[56]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E100FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[57]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0808090FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[58]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808090FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[59]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFF9FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0000100FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[60]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008010FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[61]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000100FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(2),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[62]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[127]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(1),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[63]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[64]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => sig_last_addr_offset_im2(6)
    );
\sig_xfer_end_strb_ireg3[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(1),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[65]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(0),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(2),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[66]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFCFFFD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[67]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFE1"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[68]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF8FFF9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(1),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[69]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEFCFCFD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[70]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCFCFCFD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[71]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[72]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFE01"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[72]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[73]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE0FFE1"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[73]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[74]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCF8F8F9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[74]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[75]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F8F8F8F9"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[75]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[76]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECECECCD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(0),
      I4 => sig_finish_addr_offset_ireg2(1),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[76]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[77]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECCCECCD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[77]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[78]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000ECCCCCCD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[78]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[79]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCCD"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(3),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[79]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFDFFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[80]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[80]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[81]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAA2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => I_END_STRB_GEN_n_9,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[81]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[82]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABEAA82"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => I_END_STRB_GEN_n_9,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[82]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[83]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFA0AEA2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => I_END_STRB_GEN_n_9,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[83]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[84]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_8,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[84]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[85]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF80BE82"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => I_END_STRB_GEN_n_9,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[85]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[86]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8F0F0E2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => I_END_STRB_GEN_n_9,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[86]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[87]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0E2"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => I_END_STRB_GEN_n_9,
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[87]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[87]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAB"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(5),
      I1 => sig_finish_addr_offset_ireg2(3),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(0),
      I4 => sig_finish_addr_offset_ireg2(2),
      I5 => sig_finish_addr_offset_ireg2(4),
      O => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\
    );
\sig_xfer_end_strb_ireg3[88]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[88]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[89]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAA2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => sig_last_addr_offset_im2(5),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[89]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE01FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(3),
      I4 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[8]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[90]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_3,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[90]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[91]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFA0AEA2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => sig_last_addr_offset_im2(5),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[91]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[92]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_7,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[92]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[93]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BF80BE82"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_last_addr_offset_im2(5),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[93]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[94]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_2,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[94]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F0F0E2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_9,
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_last_addr_offset_im2(5),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[95]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[96]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_xfer_end_strb_ireg3[96]_i_2_n_0\,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[96]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[96]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(4),
      I1 => sig_finish_addr_offset_ireg2(2),
      I2 => sig_finish_addr_offset_ireg2(0),
      I3 => sig_finish_addr_offset_ireg2(1),
      I4 => sig_finish_addr_offset_ireg2(3),
      I5 => sig_finish_addr_offset_ireg2(5),
      O => \sig_xfer_end_strb_ireg3[96]_i_2_n_0\
    );
\sig_xfer_end_strb_ireg3[97]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAEAAA2"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(0),
      I2 => sig_finish_addr_offset_ireg2(1),
      I3 => sig_finish_addr_offset_ireg2(2),
      I4 => I_END_STRB_GEN_n_6,
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[97]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[98]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => I_END_STRB_GEN_n_1,
      I1 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[98]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[99]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFA0AEA2"
    )
        port map (
      I0 => sig_last_addr_offset_im2(5),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(2),
      I3 => I_END_STRB_GEN_n_6,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[99]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0FFE1FFFFFFFF"
    )
        port map (
      I0 => sig_finish_addr_offset_ireg2(2),
      I1 => sig_finish_addr_offset_ireg2(1),
      I2 => sig_finish_addr_offset_ireg2(3),
      I3 => \sig_xfer_end_strb_ireg3[87]_i_2_n_0\,
      I4 => sig_finish_addr_offset_ireg2(0),
      I5 => \sig_xfer_end_strb_ireg3[127]_i_3_n_0\,
      O => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\
    );
\sig_xfer_end_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => '1',
      Q => sig_xfer_end_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[100]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(100),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[101]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(101),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[102]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(102),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[103]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(103),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[104]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(104),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[105]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(105),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[106]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(106),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[107]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(107),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[108]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(108),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[109]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(109),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[10]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[110]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(110),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[111]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(111),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[112]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(112),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[113]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(113),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[114]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(114),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[115]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(115),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[116]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(116),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[117]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(117),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[118]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(118),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[119]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(119),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[11]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[120]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(120),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[121]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(121),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[122]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(122),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[123]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(123),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[124]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(124),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[125]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(125),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[126]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(126),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[127]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(127),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[12]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[13]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[14]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[15]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[16]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[17]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[18]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[19]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[1]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[20]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[21]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[22]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[23]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[24]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[25]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[26]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[27]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[28]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[29]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[2]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[30]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[31]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[32]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(32),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[33]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(33),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[34]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(34),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[35]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(35),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[36]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(36),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[37]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(37),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[38]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(38),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[39]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(39),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[3]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[40]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(40),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[41]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(41),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[42]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(42),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[43]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(43),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[44]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(44),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[45]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(45),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[46]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(46),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[47]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(47),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[48]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(48),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[49]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(49),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[4]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[50]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(50),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[51]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(51),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[52]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(52),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[53]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(53),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[54]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(54),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[55]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(55),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[56]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(56),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[57]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(57),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[58]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(58),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[59]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(59),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[5]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[60]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(60),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[61]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(61),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[62]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(62),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[63]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(63),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_last_addr_offset_im2(6),
      Q => sig_xfer_end_strb_ireg3(64),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[65]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(65),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[66]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(66),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[67]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(67),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[68]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(68),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[69]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(69),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[6]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[70]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(70),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[71]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(71),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[72]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(72),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[73]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(73),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[74]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(74),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[75]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(75),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[76]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(76),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[77]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(77),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[78]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(78),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[79]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(79),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[7]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[80]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(80),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[81]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(81),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[82]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(82),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[83]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(83),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[84]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(84),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[85]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(85),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[86]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(86),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[87]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(87),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[88]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(88),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[89]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(89),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[8]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[90]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(90),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[91]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(91),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[92]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(92),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[93]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(93),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[94]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(94),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[95]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(95),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[96]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(96),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[97]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(97),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[98]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(98),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[99]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(99),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_end_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_end_strb_ireg3[9]_i_1_n_0\,
      Q => sig_xfer_end_strb_ireg3(9),
      R => \^sig_mmap_reset_reg\
    );
sig_xfer_len_eq_0_ireg3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[6]\,
      I1 => \INFERRED_GEN.data_reg[3][22]_srl4_i_2_n_0\,
      I2 => \sig_adjusted_addr_incr_ireg2_reg_n_0_[7]\,
      O => sig_xfer_len_eq_0_im2
    );
sig_xfer_len_eq_0_ireg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_len_eq_0_im2,
      Q => sig_xfer_len_eq_0_ireg3,
      R => \^sig_mmap_reset_reg\
    );
sig_xfer_reg_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFBA"
    )
        port map (
      I0 => \^sig_mmap_reset_reg\,
      I1 => sig_ld_xfer_reg,
      I2 => sig_xfer_reg_empty,
      I3 => \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0\,
      O => sig_xfer_reg_empty_i_1_n_0
    );
sig_xfer_reg_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_xfer_reg_empty_i_1_n_0,
      Q => sig_xfer_reg_empty,
      R => '0'
    );
\sig_xfer_strt_strb_ireg3[112]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(5),
      O => \sig_xfer_strt_strb_ireg3[112]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[113]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669666699969999"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[127]_i_14_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_xfer_strt_strb_ireg3[113]_i_7_n_0\,
      I5 => sig_strbgen_addr_ireg2(4),
      O => \sig_xfer_strt_strb_ireg3[113]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[113]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2D4BB42DD2B44BD2"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => \sig_xfer_strt_strb_ireg3[127]_i_14_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_13_n_0\,
      I5 => sig_strbgen_addr_ireg2(5),
      O => \sig_xfer_strt_strb_ireg3[113]_i_4_n_0\
    );
\sig_xfer_strt_strb_ireg3[113]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA9AAAA"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_xfer_strt_strb_ireg3[113]_i_7_n_0\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      O => \sig_xfer_strt_strb_ireg3[113]_i_5_n_0\
    );
\sig_xfer_strt_strb_ireg3[113]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\,
      O => \sig_xfer_strt_strb_ireg3[113]_i_6_n_0\
    );
\sig_xfer_strt_strb_ireg3[113]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_17_n_0\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      O => \sig_xfer_strt_strb_ireg3[113]_i_7_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB68A75B6"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\,
      I3 => sig_strbgen_addr_ireg2(6),
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[127]_i_16_n_0\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_10_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A9"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      I3 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[127]_i_11_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I1 => \sig_xfer_strt_strb_ireg3[127]_i_17_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_13_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41006541E765FFE7"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_xfer_strt_strb_ireg3[113]_i_7_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3[127]_i_18_n_0\,
      I4 => sig_strbgen_addr_ireg2(2),
      I5 => sig_strbgen_addr_ireg2(3),
      O => \sig_xfer_strt_strb_ireg3[127]_i_14_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666999999996"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[127]_i_19_n_0\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      I5 => sig_strbgen_addr_ireg2(3),
      O => \sig_xfer_strt_strb_ireg3[127]_i_15_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5870F1E5A78F0E1"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(1),
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I3 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[127]_i_16_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_17_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55552252FFFFBBFB"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I1 => sig_strbgen_addr_ireg2(0),
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_20_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3[127]_i_17_n_0\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[0]\,
      I5 => sig_strbgen_addr_ireg2(1),
      O => \sig_xfer_strt_strb_ireg3[127]_i_18_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11045546776EFFEF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I2 => sig_strbgen_addr_ireg2(0),
      I3 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      I4 => sig_strbgen_addr_ireg2(1),
      I5 => sig_strbgen_addr_ireg2(2),
      O => \sig_xfer_strt_strb_ireg3[127]_i_19_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B68A75B6FFFFFFFF"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\,
      I3 => sig_strbgen_addr_ireg2(6),
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[127]_i_8_n_0\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_20_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB68A75B6"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\,
      I3 => sig_strbgen_addr_ireg2(6),
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[127]_i_11_n_0\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_4_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FE7DF7"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      I1 => sig_strbgen_addr_ireg2(6),
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_5_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I1 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41006541E765FFE7"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_13_n_0\,
      I3 => \sig_xfer_strt_strb_ireg3[127]_i_14_n_0\,
      I4 => sig_strbgen_addr_ireg2(4),
      I5 => sig_strbgen_addr_ireg2(5),
      O => \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(0),
      I1 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_8_n_0\
    );
\sig_xfer_strt_strb_ireg3[127]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB68A75B6"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[7]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[6]\,
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_6_n_0\,
      I3 => sig_strbgen_addr_ireg2(6),
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_7_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[127]_i_15_n_0\,
      O => \sig_xfer_strt_strb_ireg3[127]_i_9_n_0\
    );
\sig_xfer_strt_strb_ireg3[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EAAA"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[127]_i_5_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[127]_i_4_n_0\,
      I2 => I_STRT_STRB_GEN_n_127,
      I3 => \sig_xfer_strt_strb_ireg3[127]_i_2_n_0\,
      I4 => sig_strbgen_addr_ireg2(6),
      O => \sig_xfer_strt_strb_ireg3[63]_i_1_n_0\
    );
\sig_xfer_strt_strb_ireg3[80]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_strbgen_addr_ireg2(4),
      I1 => sig_strbgen_addr_ireg2(5),
      O => \sig_xfer_strt_strb_ireg3[80]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[97]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56FFFF6AFF5656FF"
    )
        port map (
      I0 => \sig_xfer_strt_strb_ireg3[113]_i_6_n_0\,
      I1 => \sig_xfer_strt_strb_ireg3[113]_i_5_n_0\,
      I2 => sig_strbgen_addr_ireg2(6),
      I3 => sig_strbgen_addr_ireg2(5),
      I4 => \sig_xfer_strt_strb_ireg3[97]_i_3_n_0\,
      I5 => \sig_xfer_strt_strb_ireg3[97]_i_4_n_0\,
      O => \sig_xfer_strt_strb_ireg3[97]_i_2_n_0\
    );
\sig_xfer_strt_strb_ireg3[97]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[5]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I2 => \sig_xfer_strt_strb_ireg3[127]_i_12_n_0\,
      I3 => \sig_strbgen_bytes_ireg2_reg_n_0_[1]\,
      I4 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I5 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      O => \sig_xfer_strt_strb_ireg3[97]_i_3_n_0\
    );
\sig_xfer_strt_strb_ireg3[97]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56550000FFFF5655"
    )
        port map (
      I0 => \sig_strbgen_bytes_ireg2_reg_n_0_[4]\,
      I1 => \sig_strbgen_bytes_ireg2_reg_n_0_[2]\,
      I2 => \sig_strbgen_bytes_ireg2_reg_n_0_[3]\,
      I3 => \sig_xfer_strt_strb_ireg3[113]_i_7_n_0\,
      I4 => \sig_xfer_strt_strb_ireg3[127]_i_14_n_0\,
      I5 => sig_strbgen_addr_ireg2(4),
      O => \sig_xfer_strt_strb_ireg3[97]_i_4_n_0\
    );
\sig_xfer_strt_strb_ireg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(0),
      Q => sig_xfer_strt_strb_ireg3(0),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(100),
      Q => sig_xfer_strt_strb_ireg3(100),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(101),
      Q => sig_xfer_strt_strb_ireg3(101),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(102),
      Q => sig_xfer_strt_strb_ireg3(102),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(103),
      Q => sig_xfer_strt_strb_ireg3(103),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(104),
      Q => sig_xfer_strt_strb_ireg3(104),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(105),
      Q => sig_xfer_strt_strb_ireg3(105),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(106),
      Q => sig_xfer_strt_strb_ireg3(106),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(107),
      Q => sig_xfer_strt_strb_ireg3(107),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(108),
      Q => sig_xfer_strt_strb_ireg3(108),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(109),
      Q => sig_xfer_strt_strb_ireg3(109),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(10),
      Q => sig_xfer_strt_strb_ireg3(10),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(110),
      Q => sig_xfer_strt_strb_ireg3(110),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(111),
      Q => sig_xfer_strt_strb_ireg3(111),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(112),
      Q => sig_xfer_strt_strb_ireg3(112),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(113),
      Q => sig_xfer_strt_strb_ireg3(113),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(114),
      Q => sig_xfer_strt_strb_ireg3(114),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(115),
      Q => sig_xfer_strt_strb_ireg3(115),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(116),
      Q => sig_xfer_strt_strb_ireg3(116),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(117),
      Q => sig_xfer_strt_strb_ireg3(117),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(118),
      Q => sig_xfer_strt_strb_ireg3(118),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(119),
      Q => sig_xfer_strt_strb_ireg3(119),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(11),
      Q => sig_xfer_strt_strb_ireg3(11),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(120),
      Q => sig_xfer_strt_strb_ireg3(120),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(121),
      Q => sig_xfer_strt_strb_ireg3(121),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(122),
      Q => sig_xfer_strt_strb_ireg3(122),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(123),
      Q => sig_xfer_strt_strb_ireg3(123),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(124),
      Q => sig_xfer_strt_strb_ireg3(124),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(125),
      Q => sig_xfer_strt_strb_ireg3(125),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(126),
      Q => sig_xfer_strt_strb_ireg3(126),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(127),
      Q => sig_xfer_strt_strb_ireg3(127),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(12),
      Q => sig_xfer_strt_strb_ireg3(12),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(13),
      Q => sig_xfer_strt_strb_ireg3(13),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(14),
      Q => sig_xfer_strt_strb_ireg3(14),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(15),
      Q => sig_xfer_strt_strb_ireg3(15),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(16),
      Q => sig_xfer_strt_strb_ireg3(16),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(17),
      Q => sig_xfer_strt_strb_ireg3(17),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(18),
      Q => sig_xfer_strt_strb_ireg3(18),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(19),
      Q => sig_xfer_strt_strb_ireg3(19),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(1),
      Q => sig_xfer_strt_strb_ireg3(1),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(20),
      Q => sig_xfer_strt_strb_ireg3(20),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(21),
      Q => sig_xfer_strt_strb_ireg3(21),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(22),
      Q => sig_xfer_strt_strb_ireg3(22),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(23),
      Q => sig_xfer_strt_strb_ireg3(23),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(24),
      Q => sig_xfer_strt_strb_ireg3(24),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(25),
      Q => sig_xfer_strt_strb_ireg3(25),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(26),
      Q => sig_xfer_strt_strb_ireg3(26),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(27),
      Q => sig_xfer_strt_strb_ireg3(27),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(28),
      Q => sig_xfer_strt_strb_ireg3(28),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(29),
      Q => sig_xfer_strt_strb_ireg3(29),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(2),
      Q => sig_xfer_strt_strb_ireg3(2),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(30),
      Q => sig_xfer_strt_strb_ireg3(30),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(31),
      Q => sig_xfer_strt_strb_ireg3(31),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(32),
      Q => sig_xfer_strt_strb_ireg3(32),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(33),
      Q => sig_xfer_strt_strb_ireg3(33),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(34),
      Q => sig_xfer_strt_strb_ireg3(34),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(35),
      Q => sig_xfer_strt_strb_ireg3(35),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(36),
      Q => sig_xfer_strt_strb_ireg3(36),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(37),
      Q => sig_xfer_strt_strb_ireg3(37),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(38),
      Q => sig_xfer_strt_strb_ireg3(38),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(39),
      Q => sig_xfer_strt_strb_ireg3(39),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(3),
      Q => sig_xfer_strt_strb_ireg3(3),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(40),
      Q => sig_xfer_strt_strb_ireg3(40),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(41),
      Q => sig_xfer_strt_strb_ireg3(41),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(42),
      Q => sig_xfer_strt_strb_ireg3(42),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(43),
      Q => sig_xfer_strt_strb_ireg3(43),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(44),
      Q => sig_xfer_strt_strb_ireg3(44),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(45),
      Q => sig_xfer_strt_strb_ireg3(45),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(46),
      Q => sig_xfer_strt_strb_ireg3(46),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(47),
      Q => sig_xfer_strt_strb_ireg3(47),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(48),
      Q => sig_xfer_strt_strb_ireg3(48),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(49),
      Q => sig_xfer_strt_strb_ireg3(49),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(4),
      Q => sig_xfer_strt_strb_ireg3(4),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(50),
      Q => sig_xfer_strt_strb_ireg3(50),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(51),
      Q => sig_xfer_strt_strb_ireg3(51),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(52),
      Q => sig_xfer_strt_strb_ireg3(52),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(53),
      Q => sig_xfer_strt_strb_ireg3(53),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(54),
      Q => sig_xfer_strt_strb_ireg3(54),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(55),
      Q => sig_xfer_strt_strb_ireg3(55),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(56),
      Q => sig_xfer_strt_strb_ireg3(56),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(57),
      Q => sig_xfer_strt_strb_ireg3(57),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(58),
      Q => sig_xfer_strt_strb_ireg3(58),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(59),
      Q => sig_xfer_strt_strb_ireg3(59),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(5),
      Q => sig_xfer_strt_strb_ireg3(5),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(60),
      Q => sig_xfer_strt_strb_ireg3(60),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(61),
      Q => sig_xfer_strt_strb_ireg3(61),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(62),
      Q => sig_xfer_strt_strb_ireg3(62),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => \sig_xfer_strt_strb_ireg3[63]_i_1_n_0\,
      Q => sig_xfer_strt_strb_ireg3(63),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(64),
      Q => sig_xfer_strt_strb_ireg3(64),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(65),
      Q => sig_xfer_strt_strb_ireg3(65),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(66),
      Q => sig_xfer_strt_strb_ireg3(66),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(67),
      Q => sig_xfer_strt_strb_ireg3(67),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(68),
      Q => sig_xfer_strt_strb_ireg3(68),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(69),
      Q => sig_xfer_strt_strb_ireg3(69),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(6),
      Q => sig_xfer_strt_strb_ireg3(6),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(70),
      Q => sig_xfer_strt_strb_ireg3(70),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(71),
      Q => sig_xfer_strt_strb_ireg3(71),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(72),
      Q => sig_xfer_strt_strb_ireg3(72),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(73),
      Q => sig_xfer_strt_strb_ireg3(73),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(74),
      Q => sig_xfer_strt_strb_ireg3(74),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(75),
      Q => sig_xfer_strt_strb_ireg3(75),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(76),
      Q => sig_xfer_strt_strb_ireg3(76),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(77),
      Q => sig_xfer_strt_strb_ireg3(77),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(78),
      Q => sig_xfer_strt_strb_ireg3(78),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(79),
      Q => sig_xfer_strt_strb_ireg3(79),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(7),
      Q => sig_xfer_strt_strb_ireg3(7),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(80),
      Q => sig_xfer_strt_strb_ireg3(80),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(81),
      Q => sig_xfer_strt_strb_ireg3(81),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(82),
      Q => sig_xfer_strt_strb_ireg3(82),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(83),
      Q => sig_xfer_strt_strb_ireg3(83),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(84),
      Q => sig_xfer_strt_strb_ireg3(84),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(85),
      Q => sig_xfer_strt_strb_ireg3(85),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(86),
      Q => sig_xfer_strt_strb_ireg3(86),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(87),
      Q => sig_xfer_strt_strb_ireg3(87),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(88),
      Q => sig_xfer_strt_strb_ireg3(88),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(89),
      Q => sig_xfer_strt_strb_ireg3(89),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(8),
      Q => sig_xfer_strt_strb_ireg3(8),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(90),
      Q => sig_xfer_strt_strb_ireg3(90),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(91),
      Q => sig_xfer_strt_strb_ireg3(91),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(92),
      Q => sig_xfer_strt_strb_ireg3(92),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(93),
      Q => sig_xfer_strt_strb_ireg3(93),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(94),
      Q => sig_xfer_strt_strb_ireg3(94),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(95),
      Q => sig_xfer_strt_strb_ireg3(95),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(96),
      Q => sig_xfer_strt_strb_ireg3(96),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(97),
      Q => sig_xfer_strt_strb_ireg3(97),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(98),
      Q => sig_xfer_strt_strb_ireg3(98),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(99),
      Q => sig_xfer_strt_strb_ireg3(99),
      R => \^sig_mmap_reset_reg\
    );
\sig_xfer_strt_strb_ireg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_sm_ld_calc3_reg,
      D => sig_xfer_strt_strb_im2(9),
      Q => sig_xfer_strt_strb_ireg3(9),
      R => \^sig_mmap_reset_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_mm2s_mngr is
  port (
    mm2s_halted_clr : out STD_LOGIC;
    mm2s_halted_set : out STD_LOGIC;
    mm2s_all_idle : out STD_LOGIC;
    mm2s_stop : out STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : out STD_LOGIC;
    mm2s_sts_received : out STD_LOGIC;
    m_axis_mm2s_sts_tready : out STD_LOGIC;
    dma_mm2s_error : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_reg : out STD_LOGIC;
    mm2s_decerr_i_reg : out STD_LOGIC;
    mm2s_slverr_i_reg : out STD_LOGIC;
    mm2s_interr_i_reg : out STD_LOGIC;
    s_axis_mm2s_cmd_tdata : out STD_LOGIC_VECTOR ( 59 downto 0 );
    mm2s_halted_set_reg : in STD_LOGIC;
    mm2s_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_interr_i : in STD_LOGIC;
    mm2s_slverr_i : in STD_LOGIC;
    mm2s_decerr_i : in STD_LOGIC;
    mm2s_halted_set0 : in STD_LOGIC;
    mm2s_stop_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    mm2s_length_wren : in STD_LOGIC;
    idle : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : in STD_LOGIC;
    s_axis_mm2s_cmd_tready : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\ : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_mm2s_mngr : entity is "axi_dma_mm2s_mngr";
end CNN_imp_axi_dma_0_0_axi_dma_mm2s_mngr;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_mm2s_mngr is
  signal \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_4\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_5\ : STD_LOGIC;
  signal \^mm2s_all_idle\ : STD_LOGIC;
  signal \^mm2s_sts_received\ : STD_LOGIC;
  signal mm2s_sts_received_clr : STD_LOGIC;
  signal \^s_axis_mm2s_cmd_tvalid_split\ : STD_LOGIC;
  signal smpl_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smpl_ns : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  mm2s_all_idle <= \^mm2s_all_idle\;
  mm2s_sts_received <= \^mm2s_sts_received\;
  s_axis_mm2s_cmd_tvalid_split <= \^s_axis_mm2s_cmd_tvalid_split\;
\GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM\: entity work.CNN_imp_axi_dma_0_0_axi_dma_smple_sm_28
     port map (
      D(0) => smpl_ns(1),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\ => mm2s_halted_set_reg,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(25 downto 0) => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\(25 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0\ => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\ => \^s_axis_mm2s_cmd_tvalid_split\,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(31 downto 0) => Q(31 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\ => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_5\,
      Q(1 downto 0) => smpl_cs(1 downto 0),
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_all_idle => \^mm2s_all_idle\,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_length_wren => mm2s_length_wren,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_sts_received_clr => mm2s_sts_received_clr,
      \out\ => \out\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_mm2s_cmd_tdata(59 downto 0) => s_axis_mm2s_cmd_tdata(59 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      sts_received_clr_reg_0 => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_4\,
      sts_received_i_reg => \^mm2s_sts_received\
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS\: entity work.CNN_imp_axi_dma_0_0_axi_dma_mm2s_cmdsts_if
     port map (
      D(0) => smpl_ns(1),
      \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_0\ => mm2s_halted_set_reg,
      \GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1\ => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_5\,
      Q(1 downto 0) => smpl_cs(1 downto 0),
      dma_decerr_reg => dma_decerr_reg,
      dma_interr_reg => dma_interr_reg,
      dma_mm2s_error => dma_mm2s_error,
      dma_slverr_reg => dma_slverr_reg,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_decerr_i_reg_0 => mm2s_decerr_i_reg,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_interr_i_reg_0 => mm2s_interr_i_reg,
      mm2s_slverr_i => mm2s_slverr_i,
      mm2s_slverr_i_reg_0 => mm2s_slverr_i_reg,
      mm2s_stop_i => mm2s_stop_i,
      \out\ => \out\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_mm2s_cmd_tvalid_split => \^s_axis_mm2s_cmd_tvalid_split\,
      sts_received_i_reg_0 => \^mm2s_sts_received\,
      sts_received_i_reg_1 => \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM_n_4\
    );
\GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR\: entity work.CNN_imp_axi_dma_0_0_axi_dma_mm2s_sts_mngr
     port map (
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      idle => idle,
      idle_reg => idle_reg,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => \^mm2s_all_idle\,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_halted_clr => mm2s_halted_clr,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_halted_set_reg_0 => mm2s_halted_set_reg,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_sts_received_clr => mm2s_sts_received_clr,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_MM2S_DMA_CONTROL.mm2s_stop_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => mm2s_stop_i,
      Q => mm2s_stop,
      R => mm2s_halted_set_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_reg_module is
  port (
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    mm2s_length_wren : out STD_LOGIC;
    s2mm_length_wren : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ : out STD_LOGIC;
    mm2s_dmasr : out STD_LOGIC;
    idle : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_dmasr : out STD_LOGIC;
    idle_reg : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    soft_reset_re0 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    mm2s_halted_set0 : out STD_LOGIC;
    mm2s_stop_i : out STD_LOGIC;
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    s2mm_halted_set0 : out STD_LOGIC;
    s2mm_stop_i : out STD_LOGIC;
    soft_reset : out STD_LOGIC;
    \threshold_is_zero__6\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \dmacr_i_reg[3]\ : out STD_LOGIC;
    \dmacr_i_reg[3]_0\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    \dmacr_i_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    halted_reg_0 : in STD_LOGIC;
    idle_reg_1 : in STD_LOGIC;
    dma_interr_reg_2 : in STD_LOGIC;
    dma_slverr_reg_2 : in STD_LOGIC;
    dma_decerr_reg_2 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mm2s_stop : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    soft_reset_clr : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    dma_s2mm_error : in STD_LOGIC;
    dma_mm2s_error : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s_soft_reset_i_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s2mm_soft_reset_done : in STD_LOGIC;
    mm2s_soft_reset_done : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_dma_tstvec : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_reg_module : entity is "axi_dma_reg_module";
end CNN_imp_axi_dma_0_0_axi_dma_reg_module;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_reg_module is
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7\ : STD_LOGIC;
  signal \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_8\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_15\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_16\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_17\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_26\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_27\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_28\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_29\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_30\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_31\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9\ : STD_LOGIC;
  signal \^gen_reg_for_smpl.buffer_address_i_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_reg_for_smpl.buffer_length_i_reg[25]\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_19\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_20\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_22\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_24\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_25\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_27\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_28\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_29\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_30\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_31\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_32\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9\ : STD_LOGIC;
  signal \^gen_sync_write.axi2ip_wrce_reg[22]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal axi2ip_wrce : STD_LOGIC_VECTOR ( 10 to 10 );
  signal buffer_length_wren0 : STD_LOGIC;
  signal buffer_length_wren0_0 : STD_LOGIC;
  signal buffer_length_wren1 : STD_LOGIC;
  signal \^dma_decerr_reg\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dmacr_i_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idle\ : STD_LOGIC;
  signal \^idle_reg\ : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^mm2s_dmasr\ : STD_LOGIC;
  signal mm2s_error_out : STD_LOGIC;
  signal \^mm2s_stop_i\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^s2mm_dmasr\ : STD_LOGIC;
  signal strm_valid_int2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of strm_valid_int2 : signal is "true";
  signal strm_valid_int_cdc_to : STD_LOGIC;
  attribute async_reg of strm_valid_int_cdc_to : signal is "true";
begin
  \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\(31 downto 0) <= \^gen_reg_for_smpl.buffer_address_i_reg[31]\(31 downto 0);
  \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31 downto 0) <= \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(31 downto 0);
  \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]\(25 downto 0) <= \^gen_reg_for_smpl.buffer_length_i_reg[25]\(25 downto 0);
  \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]\(2 downto 0) <= \^gen_sync_write.axi2ip_wrce_reg[22]\(2 downto 0);
  Q(25 downto 0) <= \^q\(25 downto 0);
  dma_decerr_reg <= \^dma_decerr_reg\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg <= \^dma_interr_reg\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg <= \^dma_slverr_reg\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[0]\(0) <= \^dmacr_i_reg[0]\(0);
  \dmacr_i_reg[0]_0\(0) <= \^dmacr_i_reg[0]_0\(0);
  idle <= \^idle\;
  idle_reg <= \^idle_reg\;
  mm2s_dmasr <= \^mm2s_dmasr\;
  mm2s_stop_i <= \^mm2s_stop_i\;
  s2mm_dmasr <= \^s2mm_dmasr\;
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.CNN_imp_axi_dma_0_0_axi_dma_lite_if
     port map (
      E(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7\,
      \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2_0\(25 downto 0) => \^gen_reg_for_smpl.buffer_length_i_reg[25]\(25 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_0\ => \^dmacr_i_reg[0]_0\(0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[0]_1\ => \^dmacr_i_reg[0]\(0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_0\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_20\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[12]_1\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_0\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_19\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_15\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_1\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_16\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_2\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[14]_3\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_17\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[1]_0\ => \^idle_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(7) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_24\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(6) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_25\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(5) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(4) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_27\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(3) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_28\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_29\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_30\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_0\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_31\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(7) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(6) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(5) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(4) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_26\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(3) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_27\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_28\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_29\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[23]_1\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_30\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_0\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[2]_1\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0\(31 downto 0) => \^gen_reg_for_smpl.buffer_address_i_reg[31]\(31 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1\(31 downto 0) => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(31 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(7) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_32\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(6) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(5) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(4) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(3) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_2\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(7) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_31\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(6) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(5) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(4) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(3) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_3\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_22\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_0\(0) => s2mm_dmacr(3),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_1\(0) => mm2s_dmacr(3),
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_2\ => \^dma_interr_reg_0\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[4]_3\ => \^dma_interr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_0\ => \^dma_slverr_reg_0\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[5]_1\ => \^dma_slverr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_0\ => \^dma_decerr_reg_0\,
      \GEN_SYNC_READ.s_axi_lite_rdata_reg[6]_1\ => \^dma_decerr_reg\,
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg_0\ => \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0\(0) => axi2ip_wrce(10),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[13]_0\ => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_8\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0\(2 downto 0) => \^gen_sync_write.axi2ip_wrce_reg[22]\(2 downto 0),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0\(0) => p_1_in,
      Q(25 downto 0) => \^q\(25 downto 0),
      SR(0) => SR(0),
      buffer_length_wren0 => buffer_length_wren0_0,
      buffer_length_wren0_0 => buffer_length_wren0,
      buffer_length_wren1 => buffer_length_wren1,
      idle => \^idle\,
      mm2s_dmasr => \^mm2s_dmasr\,
      \out\ => \out\,
      p_0_in1_in => p_0_in1_in,
      s2mm_dmasr => \^s2mm_dmasr\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(4 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wvalid => s_axi_lite_wvalid
    );
\GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER\: entity work.CNN_imp_axi_dma_0_0_axi_dma_register
     port map (
      E(0) => \^gen_sync_write.axi2ip_wrce_reg[22]\(0),
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31 downto 0) => \^gen_reg_for_smpl.buffer_address_i_reg[31]_0\(31 downto 0),
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_1\(0) => p_1_in,
      \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(25 downto 0) => \^gen_reg_for_smpl.buffer_length_i_reg[25]\(25 downto 0),
      \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_1\(0) => axi2ip_wrce(10),
      Q(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_14\,
      Q(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_15\,
      Q(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_16\,
      SS(0) => SS(0),
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      buffer_length_wren0 => buffer_length_wren0,
      buffer_length_wren1 => buffer_length_wren1,
      dma_decerr_reg_0 => \^dma_decerr_reg\,
      dma_decerr_reg_1 => dma_decerr_reg_1,
      dma_interr_reg_0 => \^dma_interr_reg\,
      dma_interr_reg_1 => dma_interr_reg_1,
      dma_slverr_reg_0 => \^dma_slverr_reg\,
      dma_slverr_reg_1 => dma_slverr_reg_1,
      \dmacr_i_reg[0]_0\ => \^dmacr_i_reg[0]\(0),
      \dmacr_i_reg[0]_1\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8\,
      \dmacr_i_reg[23]_0\(7) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_23\,
      \dmacr_i_reg[23]_0\(6) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_24\,
      \dmacr_i_reg[23]_0\(5) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_25\,
      \dmacr_i_reg[23]_0\(4) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_26\,
      \dmacr_i_reg[23]_0\(3) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_27\,
      \dmacr_i_reg[23]_0\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_28\,
      \dmacr_i_reg[23]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_29\,
      \dmacr_i_reg[23]_0\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_30\,
      \dmacr_i_reg[2]_0\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12\,
      \dmacr_i_reg[2]_1\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9\,
      \dmacr_i_reg[31]_0\(7) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_31\,
      \dmacr_i_reg[31]_0\(6) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_32\,
      \dmacr_i_reg[31]_0\(5) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_33\,
      \dmacr_i_reg[31]_0\(4) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_34\,
      \dmacr_i_reg[31]_0\(3) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_35\,
      \dmacr_i_reg[31]_0\(2) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_36\,
      \dmacr_i_reg[31]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_37\,
      \dmacr_i_reg[31]_0\(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_38\,
      \dmacr_i_reg[3]_0\ => \dmacr_i_reg[3]\,
      \dmacr_i_reg[4]_0\(1) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_21\,
      \dmacr_i_reg[4]_0\(0) => mm2s_dmacr(3),
      \dmacr_i_reg[4]_1\(0) => \dmacr_i_reg[4]\(0),
      err_irq_reg_0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_17\,
      halted_reg_0 => halted_reg,
      idle => \^idle\,
      idle_reg_0 => idle_reg_0,
      ioc_irq_reg_0 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_13\,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmasr => \^mm2s_dmasr\,
      mm2s_error_out => mm2s_error_out,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => mm2s_halted_set0,
      mm2s_introut => mm2s_introut,
      mm2s_length_wren => mm2s_length_wren,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => \^mm2s_stop_i\,
      p_0_in1_in => p_0_in1_in,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wdata_0_sp_1 => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      \threshold_is_zero__6\ => \threshold_is_zero__6\
    );
\GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER\: entity work.CNN_imp_axi_dma_0_0_axi_dma_register_s2mm
     port map (
      D(25 downto 0) => D(25 downto 0),
      E(0) => \^gen_sync_write.axi2ip_wrce_reg[22]\(1),
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[0]_0\(0) => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_7\,
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31 downto 0) => \^gen_reg_for_smpl.buffer_address_i_reg[31]\(31 downto 0),
      \GEN_REG_FOR_SMPL.buffer_length_i_reg[0]_0\(0) => E(0),
      \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]_0\(25 downto 0) => \^q\(25 downto 0),
      Q(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_17\,
      Q(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_18\,
      Q(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_19\,
      axi_dma_tstvec(0) => axi_dma_tstvec(1),
      buffer_length_wren0 => buffer_length_wren0_0,
      dma_decerr_reg_0 => \^dma_decerr_reg_0\,
      dma_decerr_reg_1 => dma_decerr_reg_2,
      dma_interr_reg_0 => \^dma_interr_reg_0\,
      dma_interr_reg_1 => dma_interr_reg_2,
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      dma_slverr_reg_0 => \^dma_slverr_reg_0\,
      dma_slverr_reg_1 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_8\,
      dma_slverr_reg_2 => dma_slverr_reg_2,
      \dmacr_i_reg[0]_0\ => \^dmacr_i_reg[0]_0\(0),
      \dmacr_i_reg[0]_1\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_9\,
      \dmacr_i_reg[16]_0\(0) => \dmacr_i_reg[16]\(0),
      \dmacr_i_reg[23]_0\(7) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_24\,
      \dmacr_i_reg[23]_0\(6) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_25\,
      \dmacr_i_reg[23]_0\(5) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_26\,
      \dmacr_i_reg[23]_0\(4) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_27\,
      \dmacr_i_reg[23]_0\(3) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_28\,
      \dmacr_i_reg[23]_0\(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_29\,
      \dmacr_i_reg[23]_0\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_30\,
      \dmacr_i_reg[23]_0\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_31\,
      \dmacr_i_reg[2]_0\ => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_9\,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_2\ => \dmacr_i_reg[2]_0\,
      \dmacr_i_reg[2]_3\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER_n_12\,
      \dmacr_i_reg[31]_0\(7) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_32\,
      \dmacr_i_reg[31]_0\(6) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_33\,
      \dmacr_i_reg[31]_0\(5) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_34\,
      \dmacr_i_reg[31]_0\(4) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_35\,
      \dmacr_i_reg[31]_0\(3) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_36\,
      \dmacr_i_reg[31]_0\(2) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_37\,
      \dmacr_i_reg[31]_0\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_38\,
      \dmacr_i_reg[31]_0\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_39\,
      \dmacr_i_reg[3]_0\ => \dmacr_i_reg[3]_0\,
      \dmacr_i_reg[4]_0\(1) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_22\,
      \dmacr_i_reg[4]_0\(0) => s2mm_dmacr(3),
      \dmacr_i_reg[4]_1\(0) => \dmacr_i_reg[4]\(0),
      err_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_16\,
      halted_reg_0 => halted_reg_0,
      idle_reg_0 => \^idle_reg\,
      idle_reg_1 => idle_reg_1,
      ioc_irq_reg_0 => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER_n_20\,
      ioc_irq_reg_1 => \GEN_AXI_LITE_IF.AXI_LITE_IF_I_n_8\,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_error_out => mm2s_error_out,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop_i => \^mm2s_stop_i\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmasr => \^s2mm_dmasr\,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_introut => s2mm_introut,
      s2mm_length_wren => s2mm_length_wren,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i => s2mm_stop_i,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_0 => s_soft_reset_i_0,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re0 => soft_reset_re0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => strm_valid_int2
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => strm_valid_int_cdc_to
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GNE_SYNC_RESET.prmry_resetn_reg\ : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg\ : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg\ : out STD_LOGIC;
    \GNE_SYNC_RESET.prmry_resetn_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    s_soft_reset_i : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    s_soft_reset_i_0 : out STD_LOGIC;
    mm2s_soft_reset_done : out STD_LOGIC;
    s2mm_soft_reset_done : out STD_LOGIC;
    \GNE_SYNC_RESET.halt_i_reg\ : out STD_LOGIC;
    \GNE_SYNC_RESET.halt_i_reg_0\ : out STD_LOGIC;
    soft_reset_clr : out STD_LOGIC;
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GNE_SYNC_RESET.scndry_resetn_reg_0\ : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_1\ : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_sg_aresetn : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_3\ : out STD_LOGIC;
    \GNE_SYNC_RESET.scndry_resetn_reg_4\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    mm2s_all_idle : in STD_LOGIC;
    soft_reset : in STD_LOGIC;
    soft_reset_re0 : in STD_LOGIC;
    s2mm_all_idle : in STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ : in STD_LOGIC;
    \GNE_SYNC_RESET.s_soft_reset_i_reg_2\ : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    sig_s_h_halt_reg : in STD_LOGIC;
    mm2s_stop : in STD_LOGIC;
    s2mm_stop : in STD_LOGIC;
    \threshold_is_zero__6\ : in STD_LOGIC;
    \dmacr_i_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_halted_set : in STD_LOGIC;
    s2mm_halted_clr : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC;
    mm2s_halted_set : in STD_LOGIC;
    mm2s_halted_clr : in STD_LOGIC;
    mm2s_dmasr : in STD_LOGIC;
    axi_resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_rst_module : entity is "axi_dma_rst_module";
end CNN_imp_axi_dma_0_0_axi_dma_rst_module;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_rst_module is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : signal is "no";
  signal \GEN_RESET_FOR_MM2S.RESET_I_n_12\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I_n_11\ : STD_LOGIC;
  signal \^gne_sync_reset.scndry_resetn_reg\ : STD_LOGIC;
  signal m_axi_sg_hrdresetn : STD_LOGIC;
  attribute RTL_KEEP of m_axi_sg_hrdresetn : signal is "true";
  attribute equivalent_register_removal of m_axi_sg_hrdresetn : signal is "no";
  signal \^mm2s_soft_reset_done\ : STD_LOGIC;
  signal mm2s_soft_reset_done0 : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^s2mm_soft_reset_done\ : STD_LOGIC;
  signal soft_reset_re : STD_LOGIC;
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\;
  \GNE_SYNC_RESET.scndry_resetn_reg\ <= \^gne_sync_reset.scndry_resetn_reg\;
  mm2s_soft_reset_done <= \^mm2s_soft_reset_done\;
  \out\ <= \^out\;
  s2mm_soft_reset_done <= \^s2mm_soft_reset_done\;
\GEN_RESET_FOR_MM2S.RESET_I\: entity work.CNN_imp_axi_dma_0_0_axi_dma_reset
     port map (
      \GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\ => \^mm2s_soft_reset_done\,
      \GNE_SYNC_RESET.halt_i_reg_0\ => \GNE_SYNC_RESET.halt_i_reg\,
      \GNE_SYNC_RESET.prmry_resetn_reg_0\ => \GNE_SYNC_RESET.prmry_resetn_reg\,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ => \GNE_SYNC_RESET.s_soft_reset_i_reg\,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ => s_soft_reset_i,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_2\ => \GNE_SYNC_RESET.s_soft_reset_i_reg_1\,
      \GNE_SYNC_RESET.scndry_resetn_reg_0\ => \GNE_SYNC_RESET.scndry_resetn_reg_0\,
      \GNE_SYNC_RESET.scndry_resetn_reg_1\ => \GNE_SYNC_RESET.scndry_resetn_reg_1\,
      \GNE_SYNC_RESET.scndry_resetn_reg_2\ => \GNE_SYNC_RESET.scndry_resetn_reg_3\,
      assert_sftrst_d1_reg_0 => \GEN_RESET_FOR_MM2S.RESET_I_n_12\,
      halted_reg => \^gne_sync_reset.scndry_resetn_reg\,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmasr => mm2s_dmasr,
      mm2s_halted_clr => mm2s_halted_clr,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_stop => mm2s_stop,
      \out\ => \^out\,
      s2mm_dmasr => s2mm_dmasr,
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => m_axi_sg_hrdresetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      soft_reset => soft_reset,
      soft_reset_d1 => soft_reset_d1,
      soft_reset_re => soft_reset_re,
      soft_reset_re0 => soft_reset_re0
    );
\GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_MM2S.RESET_I_n_12\,
      Q => \^mm2s_soft_reset_done\,
      R => mm2s_soft_reset_done0
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.CNN_imp_axi_dma_0_0_axi_dma_reset_1
     port map (
      \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ => \^s2mm_soft_reset_done\,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\(0) => \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\(0),
      \GNE_SYNC_RESET.halt_i_reg_0\ => \GNE_SYNC_RESET.halt_i_reg_0\,
      \GNE_SYNC_RESET.prmry_resetn_reg_0\ => \GNE_SYNC_RESET.prmry_resetn_reg_0\,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ => \GNE_SYNC_RESET.s_soft_reset_i_reg_0\,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ => s_soft_reset_i_0,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_2\ => \GNE_SYNC_RESET.s_soft_reset_i_reg_2\,
      \GNE_SYNC_RESET.scndry_resetn_reg_0\(0) => \GNE_SYNC_RESET.scndry_resetn_reg_2\(0),
      \GNE_SYNC_RESET.scndry_resetn_reg_1\ => \GNE_SYNC_RESET.scndry_resetn_reg_4\,
      SS(0) => SS(0),
      assert_sftrst_d1_reg_0 => \GEN_RESET_FOR_S2MM.RESET_I_n_11\,
      \dmacr_i_reg[16]\(1 downto 0) => \dmacr_i_reg[16]\(1 downto 0),
      \dmacr_i_reg[2]\ => \^mm2s_soft_reset_done\,
      \dmacr_i_reg[4]\ => \^out\,
      \out\ => \^gne_sync_reset.scndry_resetn_reg\,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => m_axi_sg_hrdresetn,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      soft_reset_clr => soft_reset_clr,
      soft_reset_re => soft_reset_re,
      \threshold_is_zero__6\ => \threshold_is_zero__6\
    );
\GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_S2MM.RESET_I_n_11\,
      Q => \^s2mm_soft_reset_done\,
      R => mm2s_soft_reset_done0
    );
REG_HRD_RST: entity work.CNN_imp_axi_dma_0_0_cdc_sync
     port map (
      \GEN_RESET_FOR_S2MM.s2mm_soft_reset_done_reg\ => \^mm2s_soft_reset_done\,
      axi_resetn => axi_resetn,
      mm2s_soft_reset_done0 => mm2s_soft_reset_done0,
      s2mm_soft_reset_done => \^s2mm_soft_reset_done\,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => m_axi_sg_hrdresetn
    );
REG_HRD_RST_OUT: entity work.CNN_imp_axi_dma_0_0_cdc_sync_2
     port map (
      axi_resetn => axi_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\
    );
arready_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma_s2mm_mngr is
  port (
    s2mm_halted_clr : out STD_LOGIC;
    s2mm_halted_set : out STD_LOGIC;
    s2mm_all_idle : out STD_LOGIC;
    s2mm_stop : out STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : out STD_LOGIC;
    s2mm_sts_received : out STD_LOGIC;
    m_axis_s2mm_sts_tready : out STD_LOGIC;
    smpl_dma_overflow : out STD_LOGIC;
    dma_s2mm_error : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 0 to 0 );
    idle_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\ : out STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\ : out STD_LOGIC;
    s_axis_s2mm_cmd_tdata : out STD_LOGIC_VECTOR ( 59 downto 0 );
    s2mm_halted_set_reg : in STD_LOGIC;
    s2mm_dmacr : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    s2mm_slverr_i : in STD_LOGIC;
    s2mm_decerr_i : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_done_reg\ : in STD_LOGIC;
    s2mm_interr_i : in STD_LOGIC;
    s2mm_halted_set0 : in STD_LOGIC;
    s2mm_stop_i : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_dmasr : in STD_LOGIC;
    s2mm_length_wren : in STD_LOGIC;
    idle_reg_0 : in STD_LOGIC;
    m_axi_sg_aresetn : in STD_LOGIC;
    axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_s2mm_sts_tvalid_int : in STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axis_s2mm_cmd_tready : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\ : in STD_LOGIC;
    \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma_s2mm_mngr : entity is "axi_dma_s2mm_mngr";
end CNN_imp_axi_dma_0_0_axi_dma_s2mm_mngr;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma_s2mm_mngr is
  signal \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5\ : STD_LOGIC;
  signal \^s2mm_all_idle\ : STD_LOGIC;
  signal \^s2mm_sts_received\ : STD_LOGIC;
  signal s2mm_sts_received_clr : STD_LOGIC;
  signal \^s_axis_s2mm_cmd_tvalid_split\ : STD_LOGIC;
  signal smpl_cs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smpl_ns : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  s2mm_all_idle <= \^s2mm_all_idle\;
  s2mm_sts_received <= \^s2mm_sts_received\;
  s_axis_s2mm_cmd_tvalid_split <= \^s_axis_s2mm_cmd_tvalid_split\;
\GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM\: entity work.CNN_imp_axi_dma_0_0_axi_dma_smple_sm
     port map (
      D(0) => smpl_ns(1),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[0]_0\ => s2mm_halted_set_reg,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0\(25 downto 0) => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\(25 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]_0\ => \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[34]_0\ => \^s_axis_s2mm_cmd_tvalid_split\,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[66]_0\(31 downto 0) => Q(31 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_wr_i_reg_0\ => \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5\,
      Q(1 downto 0) => smpl_cs(1 downto 0),
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => \out\,
      s2mm_all_idle => \^s2mm_all_idle\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_length_wren => s2mm_length_wren,
      s2mm_stop_i => s2mm_stop_i,
      s2mm_sts_received_clr => s2mm_sts_received_clr,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_cmd_tdata(59 downto 0) => s_axis_s2mm_cmd_tdata(59 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      sts_received_clr_reg_0 => \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4\,
      sts_received_i_reg => \^s2mm_sts_received\
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS\: entity work.CNN_imp_axi_dma_0_0_axi_dma_s2mm_cmdsts_if
     port map (
      D(0) => smpl_ns(1),
      E(0) => E(0),
      \GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0\ => \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_5\,
      \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0\ => \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg\,
      \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_1\ => \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0\,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_0\(25 downto 0) => D(25 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]_1\(25 downto 0) => \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(25 downto 0),
      \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg_0\ => \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\,
      \INDETERMINATE_BTT_MODE.s2mm_done_reg_0\ => \INDETERMINATE_BTT_MODE.s2mm_done_reg\,
      \INDETERMINATE_BTT_MODE.s2mm_interr_i_reg_0\ => s2mm_halted_set_reg,
      \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg_0\ => \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\,
      Q(1 downto 0) => smpl_cs(1 downto 0),
      axi2ip_wrce(0) => axi2ip_wrce(0),
      dma_decerr_reg => dma_decerr_reg,
      dma_interr_reg => dma_interr_reg,
      dma_s2mm_error => dma_s2mm_error,
      dma_slverr_reg => dma_slverr_reg,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => \out\,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s2mm_stop_i => s2mm_stop_i,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(25 downto 0),
      s_axis_s2mm_cmd_tvalid_split => \^s_axis_s2mm_cmd_tvalid_split\,
      smpl_dma_overflow => smpl_dma_overflow,
      sts_received_i_reg_0 => \^s2mm_sts_received\,
      sts_received_i_reg_1 => \GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM_n_4\
    );
\GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR\: entity work.CNN_imp_axi_dma_0_0_axi_dma_s2mm_sts_mngr
     port map (
      axi_dma_tstvec(0) => axi_dma_tstvec(0),
      idle_reg => idle_reg,
      idle_reg_0 => idle_reg_0,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      s2mm_all_idle => \^s2mm_all_idle\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr => s2mm_dmasr,
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_halted_set0 => s2mm_halted_set0,
      s2mm_halted_set_reg_0 => s2mm_halted_set_reg,
      s2mm_stop_i => s2mm_stop_i,
      s2mm_sts_received_clr => s2mm_sts_received_clr,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_DMA_CONTROL.s2mm_stop_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_stop_i,
      Q => s2mm_stop,
      R => s2mm_halted_set_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_srl_fifo_rbu_f is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end CNN_imp_axi_dma_0_0_srl_fifo_rbu_f;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_4
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      FIFO_Full_reg_0 => \^sel\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.CNN_imp_axi_dma_0_0_dynshreg_f
     port map (
      FIFO_Full_reg => \^sel\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_xfer_calc_err_reg_reg => sig_xfer_calc_err_reg_reg
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_srl_fifo_rbu_f_17 is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_srl_fifo_rbu_f_17 : entity is "srl_fifo_rbu_f";
end CNN_imp_axi_dma_0_0_srl_fifo_rbu_f_17;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_srl_fifo_rbu_f_17 is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sel <= \^sel\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_18
     port map (
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
DYNSHREG_F_I: entity work.CNN_imp_axi_dma_0_0_dynshreg_f_19
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(37 downto 0) => \out\(37 downto 0),
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_calc_error_reg_reg_0 => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_1 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_cmd2addr_valid_reg => \^sel\,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_mmap_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 259 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 260 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_12 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_13 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_16 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_17 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_18 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_19 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \^sig_next_sequential_reg_reg\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_next_sequential_reg_reg <= \^sig_next_sequential_reg_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_13
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_rep_0\ => CNTR_INCR_DECR_ADDN_F_I_n_16,
      \INFERRED_GEN.cnt_i_reg[0]_rep__0_0\ => CNTR_INCR_DECR_ADDN_F_I_n_17,
      \INFERRED_GEN.cnt_i_reg[1]_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_12,
      \INFERRED_GEN.cnt_i_reg[1]_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_13,
      \INFERRED_GEN.cnt_i_reg[1]_rep_0\ => CNTR_INCR_DECR_ADDN_F_I_n_18,
      \INFERRED_GEN.cnt_i_reg[1]_rep__0_0\ => CNTR_INCR_DECR_ADDN_F_I_n_19,
      Q(7 downto 0) => Q(7 downto 0),
      fifo_full_p1 => fifo_full_p1,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(0) => sig_cmd_fifo_data_out(11),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_last_dbeat_reg => sig_first_dbeat_reg_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_i_3_0 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_4_0(2 downto 0) => sig_next_cmd_cmplt_reg_i_4(2 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => \^sig_next_sequential_reg_reg\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\CNN_imp_axi_dma_0_0_dynshreg_f__parameterized0\
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      \in\(260 downto 0) => \in\(260 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(260 downto 1) => \out\(259 downto 0),
      \out\(0) => sig_cmd_fifo_data_out(11),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_dbeat_cntr_reg[0]\ => \^sig_next_sequential_reg_reg\,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_1(1) => CNTR_INCR_DECR_ADDN_F_I_n_12,
      sig_next_calc_error_reg_reg_1(0) => CNTR_INCR_DECR_ADDN_F_I_n_13,
      \sig_next_last_strb_reg_reg[87]\ => CNTR_INCR_DECR_ADDN_F_I_n_17,
      \sig_next_last_strb_reg_reg[87]_0\ => CNTR_INCR_DECR_ADDN_F_I_n_18,
      \sig_next_strt_strb_reg_reg[0]\ => CNTR_INCR_DECR_ADDN_F_I_n_16,
      \sig_next_strt_strb_reg_reg[44]\ => CNTR_INCR_DECR_ADDN_F_I_n_19,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_mmap_rst
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_next_calc_error_reg_reg,
      I1 => \^fifo_full_reg_0\,
      O => sig_data2mstr_cmd_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sf2mstr_cmd_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal DYNSHREG_F_I_n_0 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_20
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      fifo_full_p1 => fifo_full_p1,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sel => DYNSHREG_F_I_n_0,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
DYNSHREG_F_I: entity work.\CNN_imp_axi_dma_0_0_dynshreg_f__parameterized1\
     port map (
      D(0) => D(0),
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \^fifo_full_reg_0\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(3 downto 0) => \out\(3 downto 0),
      sel => DYNSHREG_F_I_n_0,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_mmap_rst
    );
\FSM_onehot_sig_pcc_sm_state[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INFERRED_GEN.cnt_i_reg[1]\,
      I1 => \^fifo_full_reg_0\,
      O => sig_sf2mstr_cmd_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\CNN_imp_axi_dma_0_0_dynshreg_f__parameterized2\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0),
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => m_axi_s2mm_bready_0,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_inhibit_rdy_n,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999999E6669999"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \out\,
      I5 => sig_wr_fifo,
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB44FF00FF0044BB"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
        port map (
      I0 => \out\,
      I1 => sig_wr_fifo,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF44000000B"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \out\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \out\(28 downto 0) <= \^out\(28 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_1\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(0),
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_stream_rst => sig_stream_rst,
      \sig_wdc_statcnt_reg[3]\(3 downto 0) => Q(3 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\CNN_imp_axi_dma_0_0_dynshreg_f__parameterized3\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ => \^fifo_full_reg_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(28 downto 0) => \in\(28 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(28 downto 0) => \^out\(28 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 to 35 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f_5
     port map (
      D(0) => D(2),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => sig_cmd_fifo_data_out(35),
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\CNN_imp_axi_dma_0_0_dynshreg_f__parameterized4\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ => \^fifo_full_reg_0\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(30 downto 0) => \in\(30 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(29 downto 28) => \out\(28 downto 27),
      \out\(27) => sig_cmd_fifo_data_out(35),
      \out\(26 downto 0) => \out\(26 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_2\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    lsig_set_absorb2tlast1 : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : in STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_1 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 4 to 4 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\
     port map (
      \GEN_INDET_BTT.lsig_absorb2tlast_reg\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_1\ => \INFERRED_GEN.cnt_i_reg[4]_0\,
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast1 => lsig_set_absorb2tlast1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1) => sig_tstrb_fifo_data_out(4),
      \out\(0) => \^out\(1),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_dre2ibtt_tlast_reg_reg => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_strm_tlast => sig_strm_tlast,
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid
    );
DYNSHREG_F_I: entity work.\CNN_imp_axi_dma_0_0_dynshreg_f__parameterized5\
     port map (
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(4) => \^q\(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_1,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(2) => sig_tstrb_fifo_data_out(4),
      \out\(1 downto 0) => \^out\(1 downto 0),
      \sig_burst_dbeat_cntr_reg[3]\ => \INFERRED_GEN.cnt_i_reg[4]_0\,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[0]_0\(0) => \sig_byte_cntr_reg[0]_0\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_last_reg_out_reg(0) => sig_last_reg_out_reg(0),
      sig_last_reg_out_reg_0 => sig_last_reg_out_reg_0,
      sig_last_reg_out_reg_1(0) => sig_last_reg_out_reg_1(0),
      sig_last_reg_out_reg_2(0) => sig_last_reg_out_reg_2(0),
      sig_last_reg_out_reg_3(0) => sig_last_reg_out_reg_3(0),
      sig_last_reg_out_reg_4(0) => sig_last_reg_out_reg_4(0),
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[0]_0\ => \sig_strb_reg_out_reg[0]_0\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_1\,
      \sig_strb_reg_out_reg[0]_2\ => \sig_strb_reg_out_reg[0]_2\,
      \sig_strb_reg_out_reg[0]_3\(0) => \sig_strb_reg_out_reg[0]_3\(0),
      sig_strm_tlast => sig_strm_tlast,
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized6\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_xfer_addr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_10 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_9 : STD_LOGIC;
  signal DYNSHREG_F_I_n_8 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg\ : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sel <= \^sel\;
  sig_last_dbeat_reg <= \^sig_last_dbeat_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.CNN_imp_axi_dma_0_0_cntr_incr_decr_addn_f
     port map (
      D(2 downto 0) => D(7 downto 5),
      E(0) => E(0),
      FIFO_Full_reg => \^sel\,
      \INFERRED_GEN.cnt_i_reg[1]_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_9,
      \INFERRED_GEN.cnt_i_reg[1]_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_2\ => \^fifo_full_reg_0\,
      Q(3 downto 0) => Q(7 downto 4),
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[0]\ => sig_first_dbeat_reg_1,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => \^sig_last_dbeat_reg\,
      sig_last_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_last_dbeat_reg_2 => DYNSHREG_F_I_n_8,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_4_0(2 downto 0) => sig_next_calc_error_reg_i_4(2 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\CNN_imp_axi_dma_0_0_dynshreg_f__parameterized6\
     port map (
      D(4 downto 0) => D(4 downto 0),
      FIFO_Full_reg => \^sel\,
      Q(4 downto 0) => Q(4 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_dbeat_cntr_reg[1]\ => \^sig_last_dbeat_reg\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_2,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_1,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[1]\,
      sig_next_calc_error_reg_reg_1(9 downto 0) => sig_next_calc_error_reg_reg(9 downto 0),
      sig_next_calc_error_reg_reg_2(1) => CNTR_INCR_DECR_ADDN_F_I_n_9,
      sig_next_calc_error_reg_reg_2(0) => CNTR_INCR_DECR_ADDN_F_I_n_10,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      \sig_xfer_addr_reg_reg[1]\(1 downto 0) => \sig_xfer_addr_reg_reg[1]\(1 downto 0),
      \sig_xfer_len_reg_reg[1]\ => DYNSHREG_F_I_n_8
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1154 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1154 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 128;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 147840;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1155;
  attribute READ_MODE : integer;
  attribute READ_MODE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1155;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of CNN_imp_axi_dma_0_0_xpm_fifo_base : entity is 1;
end CNN_imp_axi_dma_0_0_xpm_fifo_base;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 1153 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_10 : STD_LOGIC;
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1154 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1154 to 1154 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair40";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair39";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1153;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1154;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 147840;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1155;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 1156;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 1156;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair39";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(1154) <= \<const0>\;
  dout(1153 downto 0) <= \^dout\(1153 downto 0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 1) <= \^wr_data_count\(7 downto 1);
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1_21\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(0) => count_value_i(1),
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]\(1 downto 0) => rd_pntr_ext(1 downto 0),
      \gwdc.wr_data_count_i_reg[7]_0\(1 downto 0) => wr_pntr_ext(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_15,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.CNN_imp_axi_dma_0_0_xpm_memory_base
     port map (
      addra(6 downto 0) => wr_pntr_ext(6 downto 0),
      addrb(6 downto 0) => rd_pntr_ext(6 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(1154) => '0',
      dina(1153 downto 0) => din(1153 downto 0),
      dinb(1154 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(1154 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(1154 downto 0),
      doutb(1154) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(1154),
      doutb(1153 downto 0) => \^dout\(1153 downto 0),
      ena => '0',
      enb => rdp_inst_n_13,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => \^wr_data_count\(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => \^wr_data_count\(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => \^wr_data_count\(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => \^wr_data_count\(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => \^wr_data_count\(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => \^wr_data_count\(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => \^wr_data_count\(7),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_22\
     port map (
      DI(0) => rdp_inst_n_0,
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ => rdp_inst_n_13,
      Q(6 downto 0) => rd_pntr_ext(6 downto 0),
      S(4) => rdp_inst_n_8,
      S(3) => rdp_inst_n_9,
      S(2) => rdp_inst_n_10,
      S(1) => rdp_inst_n_11,
      S(0) => rdp_inst_n_12,
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_15,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(5) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(4) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ => \^full\,
      \gwdc.wr_data_count_i_reg[7]\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[7]_0\(7) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[7]_0\(6 downto 0) => wr_pntr_ext(6 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_23\
     port map (
      E(0) => rdp_inst_n_13,
      Q(6) => rdpp1_inst_n_0,
      Q(5) => rdpp1_inst_n_1,
      Q(4) => rdpp1_inst_n_2,
      Q(3) => rdpp1_inst_n_3,
      Q(2) => rdpp1_inst_n_4,
      Q(1) => rdpp1_inst_n_5,
      Q(0) => rdpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_24
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_25\
     port map (
      D(6 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(7 downto 1),
      DI(1) => rdp_inst_n_0,
      DI(0) => \gen_fwft.rdpp1_inst_n_3\,
      Q(7) => wrp_inst_n_1,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      S(6) => rdp_inst_n_8,
      S(5) => rdp_inst_n_9,
      S(4) => rdp_inst_n_10,
      S(3) => rdp_inst_n_11,
      S(2) => rdp_inst_n_12,
      S(1) => \gen_fwft.rdpp1_inst_n_1\,
      S(0) => \gen_fwft.rdpp1_inst_n_2\,
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[7]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_13,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(6) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(5) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(4) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(3) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(2) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(1) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_0\(0) => rdpp1_inst_n_6,
      \gwdc.wr_data_count_i_reg[7]\(0) => count_value_i(1),
      \gwdc.wr_data_count_i_reg[7]_0\(4 downto 0) => rd_pntr_ext(5 downto 1),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_26\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6) => wrpp1_inst_n_0,
      Q(5) => wrpp1_inst_n_1,
      Q(4) => wrpp1_inst_n_2,
      Q(3) => wrpp1_inst_n_3,
      Q(2) => wrpp1_inst_n_4,
      Q(1) => wrpp1_inst_n_5,
      Q(0) => wrpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_rst_27
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]\ => \^full\,
      ram_empty_i => ram_empty_i,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.count_rst\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_2\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrp_inst_n_1 : STD_LOGIC;
  signal wrp_inst_n_7 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair290";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair289";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair289";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized1\
     port map (
      D(0) => \gen_fwft.rdpp1_inst_n_2\,
      Q(1 downto 0) => count_value_i(1 downto 0),
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gwdc.wr_data_count_i_reg[0]\(0) => rd_pntr_ext(0),
      \gwdc.wr_data_count_i_reg[0]_0\(0) => wr_pntr_ext(0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_7,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8 downto 0) => din(8 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8 downto 0) => dout(8 downto 0),
      ena => '0',
      enb => rdp_inst_n_8,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_2\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6\
     port map (
      D(2 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 2),
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => wrpp1_inst_n_3,
      going_full1 => going_full1,
      \gwdc.wr_data_count_i_reg[2]\(1 downto 0) => count_value_i(1 downto 0),
      \gwdc.wr_data_count_i_reg[4]\ => wrp_inst_n_8,
      \gwdc.wr_data_count_i_reg[4]_0\(4) => wrp_inst_n_1,
      \gwdc.wr_data_count_i_reg[4]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7\
     port map (
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      enb => rdp_inst_n_8,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized6_6\
     port map (
      D(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[2]_0\ => wrp_inst_n_8,
      \count_value_i_reg[4]_0\(4) => wrp_inst_n_1,
      \count_value_i_reg[4]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_8,
      full => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => wrp_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      going_full1 => going_full1,
      \gwdc.wr_data_count_i_reg[1]\(1 downto 0) => count_value_i(1 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized7_7\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \gen_fwft.count_rst\,
      \count_value_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      full => \^full\,
      ram_empty_i => ram_empty_i,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 128;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 4864;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 38;
  attribute READ_MODE : integer;
  attribute READ_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ : entity is 1;
end \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair276";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.empty_fwft_i_i_1\ : label is "soft_lutpair275";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 37;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 4864;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 128;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 7;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 38;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 40;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair275";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_8,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\CNN_imp_axi_dma_0_0_xpm_memory_base__parameterized1\
     port map (
      addra(6 downto 0) => wr_pntr_ext(6 downto 0),
      addrb(6 downto 0) => rd_pntr_ext(6 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(37 downto 0) => din(37 downto 0),
      dinb(37 downto 0) => B"00000000000000000000000000000000000000",
      douta(37 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(37 downto 0),
      doutb(37 downto 0) => dout(37 downto 0),
      ena => '0',
      enb => rdp_inst_n_9,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6 downto 0) => rd_pntr_ext(6 downto 0),
      clr_full => clr_full,
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_9,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(6 downto 0) => wr_pntr_ext(6 downto 0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(6) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(5) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(4) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(3) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(2) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(1) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \^full\,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3\
     port map (
      E(0) => rdp_inst_n_9,
      Q(6) => rdpp1_inst_n_0,
      Q(5) => rdpp1_inst_n_1,
      Q(4) => rdpp1_inst_n_2,
      Q(3) => rdpp1_inst_n_3,
      Q(2) => rdpp1_inst_n_4,
      Q(1) => rdpp1_inst_n_5,
      Q(0) => rdpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_reg_bit_8
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      clr_full => clr_full,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized2_9\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \count_value_i_reg[6]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_9,
      \gen_pntr_flags_cc.ram_empty_i_reg\(6) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(5) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(4) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_6,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp1_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_counter_updn__parameterized3_10\
     port map (
      E(0) => ram_wr_en_pf,
      Q(6) => wrpp1_inst_n_0,
      Q(5) => wrpp1_inst_n_1,
      Q(4) => wrpp1_inst_n_2,
      Q(3) => wrpp1_inst_n_3,
      Q(2) => wrpp1_inst_n_4,
      Q(1) => wrpp1_inst_n_5,
      Q(0) => wrpp1_inst_n_6,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_rst_11
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]\ => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_srl_fifo_f is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_srl_fifo_f : entity is "srl_fifo_f";
end CNN_imp_axi_dma_0_0_srl_fifo_f;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.CNN_imp_axi_dma_0_0_srl_fifo_rbu_f
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      sel => FIFO_Full_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_calc_err_reg_reg => sig_xfer_calc_err_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_srl_fifo_f_16 is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    sig_cmd2addr_valid_reg : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_srl_fifo_f_16 : entity is "srl_fifo_f";
end CNN_imp_axi_dma_0_0_srl_fifo_f_16;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_srl_fifo_f_16 is
begin
I_SRL_FIFO_RBU_F: entity work.CNN_imp_axi_dma_0_0_srl_fifo_rbu_f_17
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(37 downto 0) => \out\(37 downto 0),
      sel => sig_cmd2addr_valid_reg,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized0\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_next_sequential_reg_reg : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 259 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 260 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(260 downto 0) => \in\(260 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(259 downto 0) => \out\(259 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_4(2 downto 0) => sig_next_cmd_cmplt_reg_i_4(2 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_next_sequential_reg_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sf2mstr_cmd_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\
     port map (
      D(0) => D(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2mstr_cmd_ready => sig_sf2mstr_cmd_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]_0\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(28 downto 0) => \in\(28 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(28 downto 0) => \out\(28 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(30 downto 0) => \in\(30 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(28 downto 0) => \out\(28 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_2\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    lsig_set_absorb2tlast1 : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : in STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized5\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \INFERRED_GEN.cnt_i_reg[4]_0\,
      Q(0) => Q(0),
      SS(0) => SS(0),
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast1 => lsig_set_absorb2tlast1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[0]_0\(0) => \sig_byte_cntr_reg[0]_0\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_last_reg_out_reg(0) => sig_last_reg_out_reg(0),
      sig_last_reg_out_reg_0 => sig_last_reg_out_reg_0,
      sig_last_reg_out_reg_1(0) => sig_last_reg_out_reg_1(0),
      sig_last_reg_out_reg_2(0) => sig_last_reg_out_reg_2(0),
      sig_last_reg_out_reg_3(0) => sig_last_reg_out_reg_3(0),
      sig_last_reg_out_reg_4(0) => sig_last_reg_out_reg_4(0),
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[0]_0\ => \sig_strb_reg_out_reg[0]_0\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_1\,
      \sig_strb_reg_out_reg[0]_2\ => \sig_strb_reg_out_reg[0]_2\,
      \sig_strb_reg_out_reg[0]_3\(0) => \sig_strb_reg_out_reg[0]_3\(0),
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_xfer_addr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_rbu_f__parameterized6\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      sel => FIFO_Full_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_2,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_4(2 downto 0) => sig_next_calc_error_reg_i_4(2 downto 0),
      sig_next_calc_error_reg_reg(9 downto 0) => sig_next_calc_error_reg_reg(9 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[1]\(1 downto 0) => \sig_xfer_addr_reg_reg[1]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1154 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 1154 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 1155;
  attribute READ_MODE : string;
  attribute READ_MODE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 1155;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of CNN_imp_axi_dma_0_0_xpm_fifo_sync : entity is "soft";
end CNN_imp_axi_dma_0_0_xpm_fifo_sync;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 1153 downto 0 );
  signal \^wr_data_count\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 1154 to 1154 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 147840;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 1155;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 1155;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 11;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(1154) <= \<const0>\;
  dout(1153 downto 0) <= \^dout\(1153 downto 0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7 downto 1) <= \^wr_data_count\(7 downto 1);
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(1154) => '0',
      din(1153 downto 0) => din(1153 downto 0),
      dout(1154) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(1154),
      dout(1153 downto 0) => \^dout\(1153 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 1) => \^wr_data_count\(7 downto 1),
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 7 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ : entity is "soft";
end \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 4864;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 128;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 123;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 38;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 8;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 8;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 7;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\CNN_imp_axi_dma_0_0_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(7 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(7 downto 0),
      wr_en => wr_en,
      wr_rst_busy => NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_xfer_calc_err_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    sig_halt_reg_reg : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1\ is
  signal \sig_inhibit_rdy_n_i_1__3_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.CNN_imp_axi_dma_0_0_srl_fifo_f
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => sel,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39 downto 0) => \out\(39 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_calc_err_reg_reg => sig_xfer_calc_err_reg_reg
    );
\sig_inhibit_rdy_n_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__3_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__3_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1_15\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 37 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    sig_push_addr_reg1_out : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1_15\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1_15\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1_15\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.CNN_imp_axi_dma_0_0_srl_fifo_f_16
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(37 downto 0) => \out\(37 downto 0),
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_cmd2addr_valid_reg => sel,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => sig_push_addr_reg1_out,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_mmap_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_push_dqual_reg : out STD_LOGIC;
    m_axi_mm2s_rlast_0 : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 259 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \sig_dbeat_cntr_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    full : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    sig_next_cmd_cmplt_reg_i_3 : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 260 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized2\ is
  signal \sig_inhibit_rdy_n_i_1__0_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized0\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => Q(7 downto 0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \in\(260 downto 0) => \in\(260 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => m_axi_mm2s_rlast_0,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(259 downto 0) => \out\(259 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr_reg[7]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_last_dbeat_reg => sig_last_dbeat_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg => \^sig_inhibit_rdy_n_reg_0\,
      sig_next_cmd_cmplt_reg_i_3 => sig_next_cmd_cmplt_reg_i_3,
      sig_next_cmd_cmplt_reg_i_4(2 downto 0) => sig_next_cmd_cmplt_reg_i_4(2 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_next_sequential_reg_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
\sig_inhibit_rdy_n_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__0_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__0_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_mmap_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sf2mstr_cmd_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ : in STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized3\ is
  signal \sig_inhibit_rdy_n_i_1__1_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized1\
     port map (
      D(0) => D(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(3 downto 0) => \out\(3 downto 0),
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2mstr_cmd_ready => sig_sf2mstr_cmd_ready
    );
\sig_inhibit_rdy_n_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__1_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__1_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_mmap_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized5\ is
  port (
    sig_init_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\sig_inhibit_rdy_n_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => \sig_inhibit_rdy_n_i_1__2_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__2_n_0\,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_coelsc_interr_reg0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized6\ is
  signal \sig_inhibit_rdy_n_i_1__4_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      \INFERRED_GEN.cnt_i_reg[3]\ => sig_push_coelsc_reg,
      \INFERRED_GEN.cnt_i_reg[3]_0\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(28 downto 0) => \in\(28 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(28 downto 0) => \out\(28 downto 0),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_reg,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_stream_rst => sig_stream_rst
    );
\sig_inhibit_rdy_n_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__4_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__4_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized7\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    sig_scatter2drc_cmd_ready : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized7\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized7\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized7\ is
  signal \sig_inhibit_rdy_n_i_1__6_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized4\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(0) => Q(0),
      \in\(30 downto 0) => \in\(30 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(28 downto 0) => \out\(28 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
\sig_inhibit_rdy_n_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__6_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__6_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized8\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_eop_sent_reg0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_2\ : out STD_LOGIC;
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    lsig_set_absorb2tlast1 : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : in STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_strm_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC;
    lsig_absorb2tlast : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized8\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized8\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized8\ is
  signal \^sig_eop_sent_reg0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \sig_inhibit_rdy_n_i_1__7_n_0\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__4_n_0\ : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  sig_eop_sent_reg0 <= \^sig_eop_sent_reg0\;
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \INFERRED_GEN.cnt_i_reg[4]_0\,
      Q(0) => Q(0),
      SS(0) => \^sig_eop_sent_reg0\,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast1 => lsig_set_absorb2tlast1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1 downto 0) => \out\(1 downto 0),
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[0]_0\(0) => \sig_byte_cntr_reg[0]_0\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_last_reg_out_reg(0) => sig_last_reg_out_reg(0),
      sig_last_reg_out_reg_0 => sig_last_reg_out_reg_0,
      sig_last_reg_out_reg_1(0) => sig_last_reg_out_reg_1(0),
      sig_last_reg_out_reg_2(0) => sig_last_reg_out_reg_2(0),
      sig_last_reg_out_reg_3(0) => sig_last_reg_out_reg_3(0),
      sig_last_reg_out_reg_4(0) => sig_last_reg_out_reg_4(0),
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[0]_0\ => \sig_strb_reg_out_reg[0]_0\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_1\,
      \sig_strb_reg_out_reg[0]_2\ => \sig_strb_reg_out_reg[0]_2\,
      \sig_strb_reg_out_reg[0]_3\(0) => \sig_strb_reg_out_reg[0]_3\(0),
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
\sig_inhibit_rdy_n_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => \sig_inhibit_rdy_n_i_1__7_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__7_n_0\,
      Q => \^sig_inhibit_rdy_n\,
      R => \^sig_eop_sent_reg0\
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I2 => sig_init_reg2,
      I3 => sig_init_reg,
      I4 => sig_init_done,
      O => \sig_init_done_i_1__4_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__4_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^sig_eop_sent_reg0\
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_eop_sent_reg0\,
      Q => sig_init_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized9\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_xfer_addr_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_first_dbeat_reg : out STD_LOGIC;
    sig_last_dbeat3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    sig_single_dbeat2_out : out STD_LOGIC;
    sig_ld_new_cmd_reg_reg : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_last_mmap_dbeat : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_first_dbeat_reg_2 : in STD_LOGIC;
    sig_last_dbeat_reg : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_next_calc_error_reg_i_4 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_next_calc_error_reg_reg : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized9\ : entity is "axi_datamover_fifo";
end \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized9\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized9\ is
  signal \sig_inhibit_rdy_n_i_1__5_n_0\ : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\CNN_imp_axi_dma_0_0_srl_fifo_f__parameterized6\
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => sel,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => \out\(4 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_2,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => sig_push_dqual_reg,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => sig_ld_new_cmd_reg_reg,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_4(2 downto 0) => sig_next_calc_error_reg_i_4(2 downto 0),
      sig_next_calc_error_reg_reg(9 downto 0) => sig_next_calc_error_reg_reg(9 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[1]\(1 downto 0) => \sig_xfer_addr_reg_reg[1]\(1 downto 0)
    );
\sig_inhibit_rdy_n_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => \sig_inhibit_rdy_n_i_1__5_n_0\
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_inhibit_rdy_n_i_1__5_n_0\,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_sync_fifo_fg is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_fwft.empty_fwft_i_reg_0\ : out STD_LOGIC;
    \sig_token_cntr_reg[6]\ : out STD_LOGIC;
    \sig_sstrb_stop_mask_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1153 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\ : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_2 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_3 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_i_2_0 : in STD_LOGIC;
    \sig_data_skid_reg_reg[16]_i_5_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[16]_i_5_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_sync_fifo_fg : entity is "sync_fifo_fg";
end CNN_imp_axi_dma_0_0_sync_fifo_fg;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_sync_fifo_fg is
  signal \^include_unpacking.lsig_cmd_loaded_reg_0\ : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 1153 downto 0 );
  signal sig_data_fifo_wr_cnt : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sig_data_skid_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[16]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[17]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[18]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[19]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[20]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[21]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[22]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[23]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[24]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[25]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[26]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[27]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[28]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[29]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[30]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[20]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[20]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[21]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[21]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[22]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[22]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[23]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[23]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[24]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[24]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[25]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[25]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[26]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[26]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[27]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[27]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[28]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[28]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[29]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[29]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[30]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[30]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal sig_last_skid_reg_i_10_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_11_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_12_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_13_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_14_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_2_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_7_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_8_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_i_9_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_reg_i_4_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_reg_i_5_n_0 : STD_LOGIC;
  signal sig_last_skid_reg_reg_i_6_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_10_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_11_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_2_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_3_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_6_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_8_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_9_n_0 : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal \^sig_s_ready_out_reg\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_strb_skid_reg_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1154 to 1154 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_2__0\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of sig_m_valid_dup_i_3 : label is "soft_lutpair41";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1155;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1155;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_136\ : label is "soft_lutpair41";
begin
  \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ <= \^include_unpacking.lsig_cmd_loaded_reg_0\;
  empty <= \^empty\;
  sig_s_ready_out_reg <= \^sig_s_ready_out_reg\;
\INCLUDE_UNPACKING.lsig_0ffset_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]\(0),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I2 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      I3 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(0),
      O => D(0)
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[1]_rep__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]\(0),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I2 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      I3 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(0),
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]\(0),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I2 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      I3 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(0),
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]\(2),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I2 => \sig_data_skid_reg_reg[0]\(0),
      I3 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      I4 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(1),
      O => D(1)
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]\(3),
      I1 => \sig_data_skid_reg_reg[0]\(2),
      I2 => \sig_data_skid_reg_reg[0]\(0),
      I3 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I4 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      I5 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(2),
      O => D(2)
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^empty\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      I2 => \out\,
      I3 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      O => \gen_fwft.empty_fwft_i_reg\
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]\(4),
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0\,
      I2 => \^include_unpacking.lsig_cmd_loaded_reg_0\,
      I3 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(3),
      O => D(3)
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      I2 => Q(0),
      O => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\
    );
\INFERRED_GEN.cnt_i[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      I1 => \^sig_s_ready_out_reg\,
      I2 => Q(0),
      O => \^include_unpacking.lsig_cmd_loaded_reg_0\
    );
\sig_data_skid_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[0]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[0]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[0]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(0)
    );
\sig_data_skid_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(352),
      I1 => sig_data_fifo_data_out(320),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(288),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(256),
      O => \sig_data_skid_reg[0]_i_10_n_0\
    );
\sig_data_skid_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(480),
      I1 => sig_data_fifo_data_out(448),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(416),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(384),
      O => \sig_data_skid_reg[0]_i_11_n_0\
    );
\sig_data_skid_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(96),
      I1 => sig_data_fifo_data_out(64),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(32),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(0),
      O => \sig_data_skid_reg[0]_i_12_n_0\
    );
\sig_data_skid_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(224),
      I1 => sig_data_fifo_data_out(192),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(160),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(128),
      O => \sig_data_skid_reg[0]_i_13_n_0\
    );
\sig_data_skid_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(864),
      I1 => sig_data_fifo_data_out(832),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(800),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(768),
      O => \sig_data_skid_reg[0]_i_6_n_0\
    );
\sig_data_skid_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(992),
      I1 => sig_data_fifo_data_out(960),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(928),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(896),
      O => \sig_data_skid_reg[0]_i_7_n_0\
    );
\sig_data_skid_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(608),
      I1 => sig_data_fifo_data_out(576),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(544),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(512),
      O => \sig_data_skid_reg[0]_i_8_n_0\
    );
\sig_data_skid_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(736),
      I1 => sig_data_fifo_data_out(704),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(672),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(640),
      O => \sig_data_skid_reg[0]_i_9_n_0\
    );
\sig_data_skid_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[10]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[10]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[10]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[10]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(10)
    );
\sig_data_skid_reg[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(362),
      I1 => sig_data_fifo_data_out(330),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(298),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(266),
      O => \sig_data_skid_reg[10]_i_10_n_0\
    );
\sig_data_skid_reg[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(490),
      I1 => sig_data_fifo_data_out(458),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(426),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(394),
      O => \sig_data_skid_reg[10]_i_11_n_0\
    );
\sig_data_skid_reg[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(106),
      I1 => sig_data_fifo_data_out(74),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(42),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(10),
      O => \sig_data_skid_reg[10]_i_12_n_0\
    );
\sig_data_skid_reg[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(234),
      I1 => sig_data_fifo_data_out(202),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(170),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(138),
      O => \sig_data_skid_reg[10]_i_13_n_0\
    );
\sig_data_skid_reg[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(874),
      I1 => sig_data_fifo_data_out(842),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(810),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(778),
      O => \sig_data_skid_reg[10]_i_6_n_0\
    );
\sig_data_skid_reg[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1002),
      I1 => sig_data_fifo_data_out(970),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(938),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(906),
      O => \sig_data_skid_reg[10]_i_7_n_0\
    );
\sig_data_skid_reg[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(618),
      I1 => sig_data_fifo_data_out(586),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(554),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(522),
      O => \sig_data_skid_reg[10]_i_8_n_0\
    );
\sig_data_skid_reg[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(746),
      I1 => sig_data_fifo_data_out(714),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(682),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(650),
      O => \sig_data_skid_reg[10]_i_9_n_0\
    );
\sig_data_skid_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[11]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[11]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[11]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[11]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(11)
    );
\sig_data_skid_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(363),
      I1 => sig_data_fifo_data_out(331),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(299),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(267),
      O => \sig_data_skid_reg[11]_i_10_n_0\
    );
\sig_data_skid_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(491),
      I1 => sig_data_fifo_data_out(459),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(427),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(395),
      O => \sig_data_skid_reg[11]_i_11_n_0\
    );
\sig_data_skid_reg[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(107),
      I1 => sig_data_fifo_data_out(75),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(43),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(11),
      O => \sig_data_skid_reg[11]_i_12_n_0\
    );
\sig_data_skid_reg[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(235),
      I1 => sig_data_fifo_data_out(203),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(171),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(139),
      O => \sig_data_skid_reg[11]_i_13_n_0\
    );
\sig_data_skid_reg[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(875),
      I1 => sig_data_fifo_data_out(843),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(811),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(779),
      O => \sig_data_skid_reg[11]_i_6_n_0\
    );
\sig_data_skid_reg[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1003),
      I1 => sig_data_fifo_data_out(971),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(939),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(907),
      O => \sig_data_skid_reg[11]_i_7_n_0\
    );
\sig_data_skid_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(619),
      I1 => sig_data_fifo_data_out(587),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(555),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(523),
      O => \sig_data_skid_reg[11]_i_8_n_0\
    );
\sig_data_skid_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(747),
      I1 => sig_data_fifo_data_out(715),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(683),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(651),
      O => \sig_data_skid_reg[11]_i_9_n_0\
    );
\sig_data_skid_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[12]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[12]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[12]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[12]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(12)
    );
\sig_data_skid_reg[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(364),
      I1 => sig_data_fifo_data_out(332),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(300),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(268),
      O => \sig_data_skid_reg[12]_i_10_n_0\
    );
\sig_data_skid_reg[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(492),
      I1 => sig_data_fifo_data_out(460),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(428),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(396),
      O => \sig_data_skid_reg[12]_i_11_n_0\
    );
\sig_data_skid_reg[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(108),
      I1 => sig_data_fifo_data_out(76),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(44),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(12),
      O => \sig_data_skid_reg[12]_i_12_n_0\
    );
\sig_data_skid_reg[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(236),
      I1 => sig_data_fifo_data_out(204),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(172),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(140),
      O => \sig_data_skid_reg[12]_i_13_n_0\
    );
\sig_data_skid_reg[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(876),
      I1 => sig_data_fifo_data_out(844),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(812),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(780),
      O => \sig_data_skid_reg[12]_i_6_n_0\
    );
\sig_data_skid_reg[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1004),
      I1 => sig_data_fifo_data_out(972),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(940),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(908),
      O => \sig_data_skid_reg[12]_i_7_n_0\
    );
\sig_data_skid_reg[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(620),
      I1 => sig_data_fifo_data_out(588),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(556),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(524),
      O => \sig_data_skid_reg[12]_i_8_n_0\
    );
\sig_data_skid_reg[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(748),
      I1 => sig_data_fifo_data_out(716),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(684),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(652),
      O => \sig_data_skid_reg[12]_i_9_n_0\
    );
\sig_data_skid_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[13]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[13]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[13]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[13]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(13)
    );
\sig_data_skid_reg[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(365),
      I1 => sig_data_fifo_data_out(333),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(301),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(269),
      O => \sig_data_skid_reg[13]_i_10_n_0\
    );
\sig_data_skid_reg[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(493),
      I1 => sig_data_fifo_data_out(461),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(429),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(397),
      O => \sig_data_skid_reg[13]_i_11_n_0\
    );
\sig_data_skid_reg[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(109),
      I1 => sig_data_fifo_data_out(77),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(45),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(13),
      O => \sig_data_skid_reg[13]_i_12_n_0\
    );
\sig_data_skid_reg[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(237),
      I1 => sig_data_fifo_data_out(205),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(173),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(141),
      O => \sig_data_skid_reg[13]_i_13_n_0\
    );
\sig_data_skid_reg[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(877),
      I1 => sig_data_fifo_data_out(845),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(813),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(781),
      O => \sig_data_skid_reg[13]_i_6_n_0\
    );
\sig_data_skid_reg[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1005),
      I1 => sig_data_fifo_data_out(973),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(941),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(909),
      O => \sig_data_skid_reg[13]_i_7_n_0\
    );
\sig_data_skid_reg[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(621),
      I1 => sig_data_fifo_data_out(589),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(557),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(525),
      O => \sig_data_skid_reg[13]_i_8_n_0\
    );
\sig_data_skid_reg[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(749),
      I1 => sig_data_fifo_data_out(717),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(685),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(653),
      O => \sig_data_skid_reg[13]_i_9_n_0\
    );
\sig_data_skid_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[14]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[14]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[14]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[14]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(14)
    );
\sig_data_skid_reg[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(366),
      I1 => sig_data_fifo_data_out(334),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(302),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(270),
      O => \sig_data_skid_reg[14]_i_10_n_0\
    );
\sig_data_skid_reg[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(494),
      I1 => sig_data_fifo_data_out(462),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(430),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(398),
      O => \sig_data_skid_reg[14]_i_11_n_0\
    );
\sig_data_skid_reg[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(110),
      I1 => sig_data_fifo_data_out(78),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(46),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(14),
      O => \sig_data_skid_reg[14]_i_12_n_0\
    );
\sig_data_skid_reg[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(238),
      I1 => sig_data_fifo_data_out(206),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(174),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(142),
      O => \sig_data_skid_reg[14]_i_13_n_0\
    );
\sig_data_skid_reg[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(878),
      I1 => sig_data_fifo_data_out(846),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(814),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(782),
      O => \sig_data_skid_reg[14]_i_6_n_0\
    );
\sig_data_skid_reg[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1006),
      I1 => sig_data_fifo_data_out(974),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(942),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(910),
      O => \sig_data_skid_reg[14]_i_7_n_0\
    );
\sig_data_skid_reg[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(622),
      I1 => sig_data_fifo_data_out(590),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(558),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(526),
      O => \sig_data_skid_reg[14]_i_8_n_0\
    );
\sig_data_skid_reg[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(750),
      I1 => sig_data_fifo_data_out(718),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(686),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(654),
      O => \sig_data_skid_reg[14]_i_9_n_0\
    );
\sig_data_skid_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[15]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[15]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[15]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[15]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(15)
    );
\sig_data_skid_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(367),
      I1 => sig_data_fifo_data_out(335),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(303),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(271),
      O => \sig_data_skid_reg[15]_i_10_n_0\
    );
\sig_data_skid_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(495),
      I1 => sig_data_fifo_data_out(463),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(431),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(399),
      O => \sig_data_skid_reg[15]_i_11_n_0\
    );
\sig_data_skid_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(111),
      I1 => sig_data_fifo_data_out(79),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(47),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(15),
      O => \sig_data_skid_reg[15]_i_12_n_0\
    );
\sig_data_skid_reg[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(239),
      I1 => sig_data_fifo_data_out(207),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(175),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(143),
      O => \sig_data_skid_reg[15]_i_13_n_0\
    );
\sig_data_skid_reg[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(879),
      I1 => sig_data_fifo_data_out(847),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(815),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(783),
      O => \sig_data_skid_reg[15]_i_6_n_0\
    );
\sig_data_skid_reg[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1007),
      I1 => sig_data_fifo_data_out(975),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(943),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(911),
      O => \sig_data_skid_reg[15]_i_7_n_0\
    );
\sig_data_skid_reg[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(623),
      I1 => sig_data_fifo_data_out(591),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(559),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(527),
      O => \sig_data_skid_reg[15]_i_8_n_0\
    );
\sig_data_skid_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(751),
      I1 => sig_data_fifo_data_out(719),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(687),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(655),
      O => \sig_data_skid_reg[15]_i_9_n_0\
    );
\sig_data_skid_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[16]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[16]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[16]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[16]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(16)
    );
\sig_data_skid_reg[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(368),
      I1 => sig_data_fifo_data_out(336),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(304),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(272),
      O => \sig_data_skid_reg[16]_i_10_n_0\
    );
\sig_data_skid_reg[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(496),
      I1 => sig_data_fifo_data_out(464),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(432),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(400),
      O => \sig_data_skid_reg[16]_i_11_n_0\
    );
\sig_data_skid_reg[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(112),
      I1 => sig_data_fifo_data_out(80),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(48),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(16),
      O => \sig_data_skid_reg[16]_i_12_n_0\
    );
\sig_data_skid_reg[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(240),
      I1 => sig_data_fifo_data_out(208),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(176),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(144),
      O => \sig_data_skid_reg[16]_i_13_n_0\
    );
\sig_data_skid_reg[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(880),
      I1 => sig_data_fifo_data_out(848),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(816),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(784),
      O => \sig_data_skid_reg[16]_i_6_n_0\
    );
\sig_data_skid_reg[16]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1008),
      I1 => sig_data_fifo_data_out(976),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(944),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(912),
      O => \sig_data_skid_reg[16]_i_7_n_0\
    );
\sig_data_skid_reg[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(624),
      I1 => sig_data_fifo_data_out(592),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(560),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(528),
      O => \sig_data_skid_reg[16]_i_8_n_0\
    );
\sig_data_skid_reg[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(752),
      I1 => sig_data_fifo_data_out(720),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(688),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(656),
      O => \sig_data_skid_reg[16]_i_9_n_0\
    );
\sig_data_skid_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[17]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[17]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[17]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[17]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(17)
    );
\sig_data_skid_reg[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(369),
      I1 => sig_data_fifo_data_out(337),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(305),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(273),
      O => \sig_data_skid_reg[17]_i_10_n_0\
    );
\sig_data_skid_reg[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(497),
      I1 => sig_data_fifo_data_out(465),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(433),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(401),
      O => \sig_data_skid_reg[17]_i_11_n_0\
    );
\sig_data_skid_reg[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(113),
      I1 => sig_data_fifo_data_out(81),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(49),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(17),
      O => \sig_data_skid_reg[17]_i_12_n_0\
    );
\sig_data_skid_reg[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(241),
      I1 => sig_data_fifo_data_out(209),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(177),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(145),
      O => \sig_data_skid_reg[17]_i_13_n_0\
    );
\sig_data_skid_reg[17]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(881),
      I1 => sig_data_fifo_data_out(849),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(817),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(785),
      O => \sig_data_skid_reg[17]_i_6_n_0\
    );
\sig_data_skid_reg[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1009),
      I1 => sig_data_fifo_data_out(977),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(945),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(913),
      O => \sig_data_skid_reg[17]_i_7_n_0\
    );
\sig_data_skid_reg[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(625),
      I1 => sig_data_fifo_data_out(593),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(561),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(529),
      O => \sig_data_skid_reg[17]_i_8_n_0\
    );
\sig_data_skid_reg[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(753),
      I1 => sig_data_fifo_data_out(721),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(689),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(657),
      O => \sig_data_skid_reg[17]_i_9_n_0\
    );
\sig_data_skid_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[18]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[18]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[18]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[18]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(18)
    );
\sig_data_skid_reg[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(370),
      I1 => sig_data_fifo_data_out(338),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(306),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(274),
      O => \sig_data_skid_reg[18]_i_10_n_0\
    );
\sig_data_skid_reg[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(498),
      I1 => sig_data_fifo_data_out(466),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(434),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(402),
      O => \sig_data_skid_reg[18]_i_11_n_0\
    );
\sig_data_skid_reg[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(114),
      I1 => sig_data_fifo_data_out(82),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(50),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(18),
      O => \sig_data_skid_reg[18]_i_12_n_0\
    );
\sig_data_skid_reg[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(242),
      I1 => sig_data_fifo_data_out(210),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(178),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(146),
      O => \sig_data_skid_reg[18]_i_13_n_0\
    );
\sig_data_skid_reg[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(882),
      I1 => sig_data_fifo_data_out(850),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(818),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(786),
      O => \sig_data_skid_reg[18]_i_6_n_0\
    );
\sig_data_skid_reg[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1010),
      I1 => sig_data_fifo_data_out(978),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(946),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(914),
      O => \sig_data_skid_reg[18]_i_7_n_0\
    );
\sig_data_skid_reg[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(626),
      I1 => sig_data_fifo_data_out(594),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(562),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(530),
      O => \sig_data_skid_reg[18]_i_8_n_0\
    );
\sig_data_skid_reg[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(754),
      I1 => sig_data_fifo_data_out(722),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(690),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(658),
      O => \sig_data_skid_reg[18]_i_9_n_0\
    );
\sig_data_skid_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[19]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[19]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[19]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[19]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(19)
    );
\sig_data_skid_reg[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(371),
      I1 => sig_data_fifo_data_out(339),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(307),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(275),
      O => \sig_data_skid_reg[19]_i_10_n_0\
    );
\sig_data_skid_reg[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(499),
      I1 => sig_data_fifo_data_out(467),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(435),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(403),
      O => \sig_data_skid_reg[19]_i_11_n_0\
    );
\sig_data_skid_reg[19]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(115),
      I1 => sig_data_fifo_data_out(83),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(51),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(19),
      O => \sig_data_skid_reg[19]_i_12_n_0\
    );
\sig_data_skid_reg[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(243),
      I1 => sig_data_fifo_data_out(211),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(179),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(147),
      O => \sig_data_skid_reg[19]_i_13_n_0\
    );
\sig_data_skid_reg[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(883),
      I1 => sig_data_fifo_data_out(851),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(819),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(787),
      O => \sig_data_skid_reg[19]_i_6_n_0\
    );
\sig_data_skid_reg[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1011),
      I1 => sig_data_fifo_data_out(979),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(947),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(915),
      O => \sig_data_skid_reg[19]_i_7_n_0\
    );
\sig_data_skid_reg[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(627),
      I1 => sig_data_fifo_data_out(595),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(563),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(531),
      O => \sig_data_skid_reg[19]_i_8_n_0\
    );
\sig_data_skid_reg[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(755),
      I1 => sig_data_fifo_data_out(723),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(691),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(659),
      O => \sig_data_skid_reg[19]_i_9_n_0\
    );
\sig_data_skid_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[1]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[1]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[1]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[1]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(1)
    );
\sig_data_skid_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(353),
      I1 => sig_data_fifo_data_out(321),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(289),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(257),
      O => \sig_data_skid_reg[1]_i_10_n_0\
    );
\sig_data_skid_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(481),
      I1 => sig_data_fifo_data_out(449),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(417),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(385),
      O => \sig_data_skid_reg[1]_i_11_n_0\
    );
\sig_data_skid_reg[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(97),
      I1 => sig_data_fifo_data_out(65),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(33),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1),
      O => \sig_data_skid_reg[1]_i_12_n_0\
    );
\sig_data_skid_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(225),
      I1 => sig_data_fifo_data_out(193),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(161),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(129),
      O => \sig_data_skid_reg[1]_i_13_n_0\
    );
\sig_data_skid_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(865),
      I1 => sig_data_fifo_data_out(833),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(801),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(769),
      O => \sig_data_skid_reg[1]_i_6_n_0\
    );
\sig_data_skid_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(993),
      I1 => sig_data_fifo_data_out(961),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(929),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(897),
      O => \sig_data_skid_reg[1]_i_7_n_0\
    );
\sig_data_skid_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(609),
      I1 => sig_data_fifo_data_out(577),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(545),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(513),
      O => \sig_data_skid_reg[1]_i_8_n_0\
    );
\sig_data_skid_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(737),
      I1 => sig_data_fifo_data_out(705),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(673),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(641),
      O => \sig_data_skid_reg[1]_i_9_n_0\
    );
\sig_data_skid_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[20]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[20]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[20]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[20]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(20)
    );
\sig_data_skid_reg[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(372),
      I1 => sig_data_fifo_data_out(340),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(308),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(276),
      O => \sig_data_skid_reg[20]_i_10_n_0\
    );
\sig_data_skid_reg[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(500),
      I1 => sig_data_fifo_data_out(468),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(436),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(404),
      O => \sig_data_skid_reg[20]_i_11_n_0\
    );
\sig_data_skid_reg[20]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(116),
      I1 => sig_data_fifo_data_out(84),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(52),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(20),
      O => \sig_data_skid_reg[20]_i_12_n_0\
    );
\sig_data_skid_reg[20]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(244),
      I1 => sig_data_fifo_data_out(212),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(180),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(148),
      O => \sig_data_skid_reg[20]_i_13_n_0\
    );
\sig_data_skid_reg[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(884),
      I1 => sig_data_fifo_data_out(852),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(820),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(788),
      O => \sig_data_skid_reg[20]_i_6_n_0\
    );
\sig_data_skid_reg[20]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1012),
      I1 => sig_data_fifo_data_out(980),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(948),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(916),
      O => \sig_data_skid_reg[20]_i_7_n_0\
    );
\sig_data_skid_reg[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(628),
      I1 => sig_data_fifo_data_out(596),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(564),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(532),
      O => \sig_data_skid_reg[20]_i_8_n_0\
    );
\sig_data_skid_reg[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(756),
      I1 => sig_data_fifo_data_out(724),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(692),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(660),
      O => \sig_data_skid_reg[20]_i_9_n_0\
    );
\sig_data_skid_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[21]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[21]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[21]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[21]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(21)
    );
\sig_data_skid_reg[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(373),
      I1 => sig_data_fifo_data_out(341),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(309),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(277),
      O => \sig_data_skid_reg[21]_i_10_n_0\
    );
\sig_data_skid_reg[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(501),
      I1 => sig_data_fifo_data_out(469),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(437),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(405),
      O => \sig_data_skid_reg[21]_i_11_n_0\
    );
\sig_data_skid_reg[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(117),
      I1 => sig_data_fifo_data_out(85),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(53),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(21),
      O => \sig_data_skid_reg[21]_i_12_n_0\
    );
\sig_data_skid_reg[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(245),
      I1 => sig_data_fifo_data_out(213),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(181),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(149),
      O => \sig_data_skid_reg[21]_i_13_n_0\
    );
\sig_data_skid_reg[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(885),
      I1 => sig_data_fifo_data_out(853),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(821),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(789),
      O => \sig_data_skid_reg[21]_i_6_n_0\
    );
\sig_data_skid_reg[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1013),
      I1 => sig_data_fifo_data_out(981),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(949),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(917),
      O => \sig_data_skid_reg[21]_i_7_n_0\
    );
\sig_data_skid_reg[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(629),
      I1 => sig_data_fifo_data_out(597),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(565),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(533),
      O => \sig_data_skid_reg[21]_i_8_n_0\
    );
\sig_data_skid_reg[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(757),
      I1 => sig_data_fifo_data_out(725),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(693),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(661),
      O => \sig_data_skid_reg[21]_i_9_n_0\
    );
\sig_data_skid_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[22]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[22]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[22]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[22]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(22)
    );
\sig_data_skid_reg[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(374),
      I1 => sig_data_fifo_data_out(342),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(310),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(278),
      O => \sig_data_skid_reg[22]_i_10_n_0\
    );
\sig_data_skid_reg[22]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(502),
      I1 => sig_data_fifo_data_out(470),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(438),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(406),
      O => \sig_data_skid_reg[22]_i_11_n_0\
    );
\sig_data_skid_reg[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(118),
      I1 => sig_data_fifo_data_out(86),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(54),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(22),
      O => \sig_data_skid_reg[22]_i_12_n_0\
    );
\sig_data_skid_reg[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(246),
      I1 => sig_data_fifo_data_out(214),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(182),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(150),
      O => \sig_data_skid_reg[22]_i_13_n_0\
    );
\sig_data_skid_reg[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(886),
      I1 => sig_data_fifo_data_out(854),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(822),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(790),
      O => \sig_data_skid_reg[22]_i_6_n_0\
    );
\sig_data_skid_reg[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1014),
      I1 => sig_data_fifo_data_out(982),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(950),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(918),
      O => \sig_data_skid_reg[22]_i_7_n_0\
    );
\sig_data_skid_reg[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(630),
      I1 => sig_data_fifo_data_out(598),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(566),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(534),
      O => \sig_data_skid_reg[22]_i_8_n_0\
    );
\sig_data_skid_reg[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(758),
      I1 => sig_data_fifo_data_out(726),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(694),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(662),
      O => \sig_data_skid_reg[22]_i_9_n_0\
    );
\sig_data_skid_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[23]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[23]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[23]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[23]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(23)
    );
\sig_data_skid_reg[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(375),
      I1 => sig_data_fifo_data_out(343),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(311),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(279),
      O => \sig_data_skid_reg[23]_i_10_n_0\
    );
\sig_data_skid_reg[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(503),
      I1 => sig_data_fifo_data_out(471),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(439),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(407),
      O => \sig_data_skid_reg[23]_i_11_n_0\
    );
\sig_data_skid_reg[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(119),
      I1 => sig_data_fifo_data_out(87),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(55),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(23),
      O => \sig_data_skid_reg[23]_i_12_n_0\
    );
\sig_data_skid_reg[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(247),
      I1 => sig_data_fifo_data_out(215),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(183),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(151),
      O => \sig_data_skid_reg[23]_i_13_n_0\
    );
\sig_data_skid_reg[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(887),
      I1 => sig_data_fifo_data_out(855),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(823),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(791),
      O => \sig_data_skid_reg[23]_i_6_n_0\
    );
\sig_data_skid_reg[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1015),
      I1 => sig_data_fifo_data_out(983),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(951),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(919),
      O => \sig_data_skid_reg[23]_i_7_n_0\
    );
\sig_data_skid_reg[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(631),
      I1 => sig_data_fifo_data_out(599),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(567),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(535),
      O => \sig_data_skid_reg[23]_i_8_n_0\
    );
\sig_data_skid_reg[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(759),
      I1 => sig_data_fifo_data_out(727),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(695),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(663),
      O => \sig_data_skid_reg[23]_i_9_n_0\
    );
\sig_data_skid_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[24]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[24]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[24]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[24]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(24)
    );
\sig_data_skid_reg[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(376),
      I1 => sig_data_fifo_data_out(344),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(312),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(280),
      O => \sig_data_skid_reg[24]_i_10_n_0\
    );
\sig_data_skid_reg[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(504),
      I1 => sig_data_fifo_data_out(472),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(440),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(408),
      O => \sig_data_skid_reg[24]_i_11_n_0\
    );
\sig_data_skid_reg[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(120),
      I1 => sig_data_fifo_data_out(88),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(56),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(24),
      O => \sig_data_skid_reg[24]_i_12_n_0\
    );
\sig_data_skid_reg[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(248),
      I1 => sig_data_fifo_data_out(216),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(184),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(152),
      O => \sig_data_skid_reg[24]_i_13_n_0\
    );
\sig_data_skid_reg[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(888),
      I1 => sig_data_fifo_data_out(856),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(824),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(792),
      O => \sig_data_skid_reg[24]_i_6_n_0\
    );
\sig_data_skid_reg[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1016),
      I1 => sig_data_fifo_data_out(984),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(952),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(920),
      O => \sig_data_skid_reg[24]_i_7_n_0\
    );
\sig_data_skid_reg[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(632),
      I1 => sig_data_fifo_data_out(600),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(568),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(536),
      O => \sig_data_skid_reg[24]_i_8_n_0\
    );
\sig_data_skid_reg[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(760),
      I1 => sig_data_fifo_data_out(728),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(696),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(664),
      O => \sig_data_skid_reg[24]_i_9_n_0\
    );
\sig_data_skid_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[25]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[25]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[25]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[25]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(25)
    );
\sig_data_skid_reg[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(377),
      I1 => sig_data_fifo_data_out(345),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(313),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(281),
      O => \sig_data_skid_reg[25]_i_10_n_0\
    );
\sig_data_skid_reg[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(505),
      I1 => sig_data_fifo_data_out(473),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(441),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(409),
      O => \sig_data_skid_reg[25]_i_11_n_0\
    );
\sig_data_skid_reg[25]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(121),
      I1 => sig_data_fifo_data_out(89),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(57),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(25),
      O => \sig_data_skid_reg[25]_i_12_n_0\
    );
\sig_data_skid_reg[25]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(249),
      I1 => sig_data_fifo_data_out(217),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(185),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(153),
      O => \sig_data_skid_reg[25]_i_13_n_0\
    );
\sig_data_skid_reg[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(889),
      I1 => sig_data_fifo_data_out(857),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(825),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(793),
      O => \sig_data_skid_reg[25]_i_6_n_0\
    );
\sig_data_skid_reg[25]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1017),
      I1 => sig_data_fifo_data_out(985),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(953),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(921),
      O => \sig_data_skid_reg[25]_i_7_n_0\
    );
\sig_data_skid_reg[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(633),
      I1 => sig_data_fifo_data_out(601),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(569),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(537),
      O => \sig_data_skid_reg[25]_i_8_n_0\
    );
\sig_data_skid_reg[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(761),
      I1 => sig_data_fifo_data_out(729),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(697),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(665),
      O => \sig_data_skid_reg[25]_i_9_n_0\
    );
\sig_data_skid_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[26]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[26]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[26]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[26]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(26)
    );
\sig_data_skid_reg[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(378),
      I1 => sig_data_fifo_data_out(346),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(314),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(282),
      O => \sig_data_skid_reg[26]_i_10_n_0\
    );
\sig_data_skid_reg[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(506),
      I1 => sig_data_fifo_data_out(474),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(442),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(410),
      O => \sig_data_skid_reg[26]_i_11_n_0\
    );
\sig_data_skid_reg[26]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(122),
      I1 => sig_data_fifo_data_out(90),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(58),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(26),
      O => \sig_data_skid_reg[26]_i_12_n_0\
    );
\sig_data_skid_reg[26]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(250),
      I1 => sig_data_fifo_data_out(218),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(186),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(154),
      O => \sig_data_skid_reg[26]_i_13_n_0\
    );
\sig_data_skid_reg[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(890),
      I1 => sig_data_fifo_data_out(858),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(826),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(794),
      O => \sig_data_skid_reg[26]_i_6_n_0\
    );
\sig_data_skid_reg[26]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1018),
      I1 => sig_data_fifo_data_out(986),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(954),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(922),
      O => \sig_data_skid_reg[26]_i_7_n_0\
    );
\sig_data_skid_reg[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(634),
      I1 => sig_data_fifo_data_out(602),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(570),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(538),
      O => \sig_data_skid_reg[26]_i_8_n_0\
    );
\sig_data_skid_reg[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(762),
      I1 => sig_data_fifo_data_out(730),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(698),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(666),
      O => \sig_data_skid_reg[26]_i_9_n_0\
    );
\sig_data_skid_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[27]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[27]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[27]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[27]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(27)
    );
\sig_data_skid_reg[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(379),
      I1 => sig_data_fifo_data_out(347),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(315),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(283),
      O => \sig_data_skid_reg[27]_i_10_n_0\
    );
\sig_data_skid_reg[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(507),
      I1 => sig_data_fifo_data_out(475),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(443),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(411),
      O => \sig_data_skid_reg[27]_i_11_n_0\
    );
\sig_data_skid_reg[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(123),
      I1 => sig_data_fifo_data_out(91),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(59),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(27),
      O => \sig_data_skid_reg[27]_i_12_n_0\
    );
\sig_data_skid_reg[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(251),
      I1 => sig_data_fifo_data_out(219),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(187),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(155),
      O => \sig_data_skid_reg[27]_i_13_n_0\
    );
\sig_data_skid_reg[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(891),
      I1 => sig_data_fifo_data_out(859),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(827),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(795),
      O => \sig_data_skid_reg[27]_i_6_n_0\
    );
\sig_data_skid_reg[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1019),
      I1 => sig_data_fifo_data_out(987),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(955),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(923),
      O => \sig_data_skid_reg[27]_i_7_n_0\
    );
\sig_data_skid_reg[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(635),
      I1 => sig_data_fifo_data_out(603),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(571),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(539),
      O => \sig_data_skid_reg[27]_i_8_n_0\
    );
\sig_data_skid_reg[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(763),
      I1 => sig_data_fifo_data_out(731),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(699),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(667),
      O => \sig_data_skid_reg[27]_i_9_n_0\
    );
\sig_data_skid_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[28]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[28]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[28]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[28]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(28)
    );
\sig_data_skid_reg[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(380),
      I1 => sig_data_fifo_data_out(348),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(316),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(284),
      O => \sig_data_skid_reg[28]_i_10_n_0\
    );
\sig_data_skid_reg[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(508),
      I1 => sig_data_fifo_data_out(476),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(444),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(412),
      O => \sig_data_skid_reg[28]_i_11_n_0\
    );
\sig_data_skid_reg[28]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(124),
      I1 => sig_data_fifo_data_out(92),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(60),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(28),
      O => \sig_data_skid_reg[28]_i_12_n_0\
    );
\sig_data_skid_reg[28]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(252),
      I1 => sig_data_fifo_data_out(220),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(188),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(156),
      O => \sig_data_skid_reg[28]_i_13_n_0\
    );
\sig_data_skid_reg[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(892),
      I1 => sig_data_fifo_data_out(860),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(828),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(796),
      O => \sig_data_skid_reg[28]_i_6_n_0\
    );
\sig_data_skid_reg[28]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1020),
      I1 => sig_data_fifo_data_out(988),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(956),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(924),
      O => \sig_data_skid_reg[28]_i_7_n_0\
    );
\sig_data_skid_reg[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(636),
      I1 => sig_data_fifo_data_out(604),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(572),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(540),
      O => \sig_data_skid_reg[28]_i_8_n_0\
    );
\sig_data_skid_reg[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(764),
      I1 => sig_data_fifo_data_out(732),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(700),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(668),
      O => \sig_data_skid_reg[28]_i_9_n_0\
    );
\sig_data_skid_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[29]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[29]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[29]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[29]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(29)
    );
\sig_data_skid_reg[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(381),
      I1 => sig_data_fifo_data_out(349),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(317),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(285),
      O => \sig_data_skid_reg[29]_i_10_n_0\
    );
\sig_data_skid_reg[29]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(509),
      I1 => sig_data_fifo_data_out(477),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(445),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(413),
      O => \sig_data_skid_reg[29]_i_11_n_0\
    );
\sig_data_skid_reg[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(125),
      I1 => sig_data_fifo_data_out(93),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(61),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(29),
      O => \sig_data_skid_reg[29]_i_12_n_0\
    );
\sig_data_skid_reg[29]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(253),
      I1 => sig_data_fifo_data_out(221),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(189),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(157),
      O => \sig_data_skid_reg[29]_i_13_n_0\
    );
\sig_data_skid_reg[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(893),
      I1 => sig_data_fifo_data_out(861),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(829),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(797),
      O => \sig_data_skid_reg[29]_i_6_n_0\
    );
\sig_data_skid_reg[29]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1021),
      I1 => sig_data_fifo_data_out(989),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(957),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(925),
      O => \sig_data_skid_reg[29]_i_7_n_0\
    );
\sig_data_skid_reg[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(637),
      I1 => sig_data_fifo_data_out(605),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(573),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(541),
      O => \sig_data_skid_reg[29]_i_8_n_0\
    );
\sig_data_skid_reg[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(765),
      I1 => sig_data_fifo_data_out(733),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(701),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(669),
      O => \sig_data_skid_reg[29]_i_9_n_0\
    );
\sig_data_skid_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[2]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[2]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[2]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[2]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(2)
    );
\sig_data_skid_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(354),
      I1 => sig_data_fifo_data_out(322),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(290),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(258),
      O => \sig_data_skid_reg[2]_i_10_n_0\
    );
\sig_data_skid_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(482),
      I1 => sig_data_fifo_data_out(450),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(418),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(386),
      O => \sig_data_skid_reg[2]_i_11_n_0\
    );
\sig_data_skid_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(98),
      I1 => sig_data_fifo_data_out(66),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(34),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(2),
      O => \sig_data_skid_reg[2]_i_12_n_0\
    );
\sig_data_skid_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(226),
      I1 => sig_data_fifo_data_out(194),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(162),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(130),
      O => \sig_data_skid_reg[2]_i_13_n_0\
    );
\sig_data_skid_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(866),
      I1 => sig_data_fifo_data_out(834),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(802),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(770),
      O => \sig_data_skid_reg[2]_i_6_n_0\
    );
\sig_data_skid_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(994),
      I1 => sig_data_fifo_data_out(962),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(930),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(898),
      O => \sig_data_skid_reg[2]_i_7_n_0\
    );
\sig_data_skid_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(610),
      I1 => sig_data_fifo_data_out(578),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(546),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(514),
      O => \sig_data_skid_reg[2]_i_8_n_0\
    );
\sig_data_skid_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(738),
      I1 => sig_data_fifo_data_out(706),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(674),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(642),
      O => \sig_data_skid_reg[2]_i_9_n_0\
    );
\sig_data_skid_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[30]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[30]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[30]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[30]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(30)
    );
\sig_data_skid_reg[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(382),
      I1 => sig_data_fifo_data_out(350),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(318),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(286),
      O => \sig_data_skid_reg[30]_i_10_n_0\
    );
\sig_data_skid_reg[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(510),
      I1 => sig_data_fifo_data_out(478),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(446),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(414),
      O => \sig_data_skid_reg[30]_i_11_n_0\
    );
\sig_data_skid_reg[30]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(126),
      I1 => sig_data_fifo_data_out(94),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(62),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(30),
      O => \sig_data_skid_reg[30]_i_12_n_0\
    );
\sig_data_skid_reg[30]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(254),
      I1 => sig_data_fifo_data_out(222),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(190),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(158),
      O => \sig_data_skid_reg[30]_i_13_n_0\
    );
\sig_data_skid_reg[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(894),
      I1 => sig_data_fifo_data_out(862),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(830),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(798),
      O => \sig_data_skid_reg[30]_i_6_n_0\
    );
\sig_data_skid_reg[30]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1022),
      I1 => sig_data_fifo_data_out(990),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(958),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(926),
      O => \sig_data_skid_reg[30]_i_7_n_0\
    );
\sig_data_skid_reg[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(638),
      I1 => sig_data_fifo_data_out(606),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(574),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(542),
      O => \sig_data_skid_reg[30]_i_8_n_0\
    );
\sig_data_skid_reg[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(766),
      I1 => sig_data_fifo_data_out(734),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(702),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(670),
      O => \sig_data_skid_reg[30]_i_9_n_0\
    );
\sig_data_skid_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[31]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[31]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[31]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[31]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(31)
    );
\sig_data_skid_reg[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(383),
      I1 => sig_data_fifo_data_out(351),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(319),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(287),
      O => \sig_data_skid_reg[31]_i_10_n_0\
    );
\sig_data_skid_reg[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(511),
      I1 => sig_data_fifo_data_out(479),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(447),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(415),
      O => \sig_data_skid_reg[31]_i_11_n_0\
    );
\sig_data_skid_reg[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(127),
      I1 => sig_data_fifo_data_out(95),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(63),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(31),
      O => \sig_data_skid_reg[31]_i_12_n_0\
    );
\sig_data_skid_reg[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(255),
      I1 => sig_data_fifo_data_out(223),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(191),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(159),
      O => \sig_data_skid_reg[31]_i_13_n_0\
    );
\sig_data_skid_reg[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(895),
      I1 => sig_data_fifo_data_out(863),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(831),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(799),
      O => \sig_data_skid_reg[31]_i_6_n_0\
    );
\sig_data_skid_reg[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1023),
      I1 => sig_data_fifo_data_out(991),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(959),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(927),
      O => \sig_data_skid_reg[31]_i_7_n_0\
    );
\sig_data_skid_reg[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(639),
      I1 => sig_data_fifo_data_out(607),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(575),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(543),
      O => \sig_data_skid_reg[31]_i_8_n_0\
    );
\sig_data_skid_reg[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(767),
      I1 => sig_data_fifo_data_out(735),
      I2 => \sig_data_skid_reg_reg[16]_i_5_0\,
      I3 => sig_data_fifo_data_out(703),
      I4 => \sig_data_skid_reg_reg[16]_i_5_1\,
      I5 => sig_data_fifo_data_out(671),
      O => \sig_data_skid_reg[31]_i_9_n_0\
    );
\sig_data_skid_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[3]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[3]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[3]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[3]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(3)
    );
\sig_data_skid_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(355),
      I1 => sig_data_fifo_data_out(323),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(291),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(259),
      O => \sig_data_skid_reg[3]_i_10_n_0\
    );
\sig_data_skid_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(483),
      I1 => sig_data_fifo_data_out(451),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(419),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(387),
      O => \sig_data_skid_reg[3]_i_11_n_0\
    );
\sig_data_skid_reg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(99),
      I1 => sig_data_fifo_data_out(67),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(35),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(3),
      O => \sig_data_skid_reg[3]_i_12_n_0\
    );
\sig_data_skid_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(227),
      I1 => sig_data_fifo_data_out(195),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(163),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(131),
      O => \sig_data_skid_reg[3]_i_13_n_0\
    );
\sig_data_skid_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(867),
      I1 => sig_data_fifo_data_out(835),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(803),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(771),
      O => \sig_data_skid_reg[3]_i_6_n_0\
    );
\sig_data_skid_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(995),
      I1 => sig_data_fifo_data_out(963),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(931),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(899),
      O => \sig_data_skid_reg[3]_i_7_n_0\
    );
\sig_data_skid_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(611),
      I1 => sig_data_fifo_data_out(579),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(547),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(515),
      O => \sig_data_skid_reg[3]_i_8_n_0\
    );
\sig_data_skid_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(739),
      I1 => sig_data_fifo_data_out(707),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(675),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(643),
      O => \sig_data_skid_reg[3]_i_9_n_0\
    );
\sig_data_skid_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[4]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[4]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[4]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[4]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(4)
    );
\sig_data_skid_reg[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(356),
      I1 => sig_data_fifo_data_out(324),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(292),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(260),
      O => \sig_data_skid_reg[4]_i_10_n_0\
    );
\sig_data_skid_reg[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(484),
      I1 => sig_data_fifo_data_out(452),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(420),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(388),
      O => \sig_data_skid_reg[4]_i_11_n_0\
    );
\sig_data_skid_reg[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(100),
      I1 => sig_data_fifo_data_out(68),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(36),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(4),
      O => \sig_data_skid_reg[4]_i_12_n_0\
    );
\sig_data_skid_reg[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(228),
      I1 => sig_data_fifo_data_out(196),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(164),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(132),
      O => \sig_data_skid_reg[4]_i_13_n_0\
    );
\sig_data_skid_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(868),
      I1 => sig_data_fifo_data_out(836),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(804),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(772),
      O => \sig_data_skid_reg[4]_i_6_n_0\
    );
\sig_data_skid_reg[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(996),
      I1 => sig_data_fifo_data_out(964),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(932),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(900),
      O => \sig_data_skid_reg[4]_i_7_n_0\
    );
\sig_data_skid_reg[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(612),
      I1 => sig_data_fifo_data_out(580),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(548),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(516),
      O => \sig_data_skid_reg[4]_i_8_n_0\
    );
\sig_data_skid_reg[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(740),
      I1 => sig_data_fifo_data_out(708),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(676),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(644),
      O => \sig_data_skid_reg[4]_i_9_n_0\
    );
\sig_data_skid_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[5]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[5]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[5]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[5]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(5)
    );
\sig_data_skid_reg[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(357),
      I1 => sig_data_fifo_data_out(325),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(293),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(261),
      O => \sig_data_skid_reg[5]_i_10_n_0\
    );
\sig_data_skid_reg[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(485),
      I1 => sig_data_fifo_data_out(453),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(421),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(389),
      O => \sig_data_skid_reg[5]_i_11_n_0\
    );
\sig_data_skid_reg[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(101),
      I1 => sig_data_fifo_data_out(69),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(37),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(5),
      O => \sig_data_skid_reg[5]_i_12_n_0\
    );
\sig_data_skid_reg[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(229),
      I1 => sig_data_fifo_data_out(197),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(165),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(133),
      O => \sig_data_skid_reg[5]_i_13_n_0\
    );
\sig_data_skid_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(869),
      I1 => sig_data_fifo_data_out(837),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(805),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(773),
      O => \sig_data_skid_reg[5]_i_6_n_0\
    );
\sig_data_skid_reg[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(997),
      I1 => sig_data_fifo_data_out(965),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(933),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(901),
      O => \sig_data_skid_reg[5]_i_7_n_0\
    );
\sig_data_skid_reg[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(613),
      I1 => sig_data_fifo_data_out(581),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(549),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(517),
      O => \sig_data_skid_reg[5]_i_8_n_0\
    );
\sig_data_skid_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(741),
      I1 => sig_data_fifo_data_out(709),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(677),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(645),
      O => \sig_data_skid_reg[5]_i_9_n_0\
    );
\sig_data_skid_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[6]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[6]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[6]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[6]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(6)
    );
\sig_data_skid_reg[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(358),
      I1 => sig_data_fifo_data_out(326),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(294),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(262),
      O => \sig_data_skid_reg[6]_i_10_n_0\
    );
\sig_data_skid_reg[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(486),
      I1 => sig_data_fifo_data_out(454),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(422),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(390),
      O => \sig_data_skid_reg[6]_i_11_n_0\
    );
\sig_data_skid_reg[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(102),
      I1 => sig_data_fifo_data_out(70),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(38),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(6),
      O => \sig_data_skid_reg[6]_i_12_n_0\
    );
\sig_data_skid_reg[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(230),
      I1 => sig_data_fifo_data_out(198),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(166),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(134),
      O => \sig_data_skid_reg[6]_i_13_n_0\
    );
\sig_data_skid_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(870),
      I1 => sig_data_fifo_data_out(838),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(806),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(774),
      O => \sig_data_skid_reg[6]_i_6_n_0\
    );
\sig_data_skid_reg[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(998),
      I1 => sig_data_fifo_data_out(966),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(934),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(902),
      O => \sig_data_skid_reg[6]_i_7_n_0\
    );
\sig_data_skid_reg[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(614),
      I1 => sig_data_fifo_data_out(582),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(550),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(518),
      O => \sig_data_skid_reg[6]_i_8_n_0\
    );
\sig_data_skid_reg[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(742),
      I1 => sig_data_fifo_data_out(710),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(678),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(646),
      O => \sig_data_skid_reg[6]_i_9_n_0\
    );
\sig_data_skid_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[7]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[7]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[7]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[7]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(7)
    );
\sig_data_skid_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(359),
      I1 => sig_data_fifo_data_out(327),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(295),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(263),
      O => \sig_data_skid_reg[7]_i_10_n_0\
    );
\sig_data_skid_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(487),
      I1 => sig_data_fifo_data_out(455),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(423),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(391),
      O => \sig_data_skid_reg[7]_i_11_n_0\
    );
\sig_data_skid_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(103),
      I1 => sig_data_fifo_data_out(71),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(39),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(7),
      O => \sig_data_skid_reg[7]_i_12_n_0\
    );
\sig_data_skid_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(231),
      I1 => sig_data_fifo_data_out(199),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(167),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(135),
      O => \sig_data_skid_reg[7]_i_13_n_0\
    );
\sig_data_skid_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(871),
      I1 => sig_data_fifo_data_out(839),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(807),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(775),
      O => \sig_data_skid_reg[7]_i_6_n_0\
    );
\sig_data_skid_reg[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(999),
      I1 => sig_data_fifo_data_out(967),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(935),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(903),
      O => \sig_data_skid_reg[7]_i_7_n_0\
    );
\sig_data_skid_reg[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(615),
      I1 => sig_data_fifo_data_out(583),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(551),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(519),
      O => \sig_data_skid_reg[7]_i_8_n_0\
    );
\sig_data_skid_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(743),
      I1 => sig_data_fifo_data_out(711),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(679),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(647),
      O => \sig_data_skid_reg[7]_i_9_n_0\
    );
\sig_data_skid_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[8]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[8]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[8]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[8]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(8)
    );
\sig_data_skid_reg[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(360),
      I1 => sig_data_fifo_data_out(328),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(296),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(264),
      O => \sig_data_skid_reg[8]_i_10_n_0\
    );
\sig_data_skid_reg[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(488),
      I1 => sig_data_fifo_data_out(456),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(424),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(392),
      O => \sig_data_skid_reg[8]_i_11_n_0\
    );
\sig_data_skid_reg[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(104),
      I1 => sig_data_fifo_data_out(72),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(40),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(8),
      O => \sig_data_skid_reg[8]_i_12_n_0\
    );
\sig_data_skid_reg[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(232),
      I1 => sig_data_fifo_data_out(200),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(168),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(136),
      O => \sig_data_skid_reg[8]_i_13_n_0\
    );
\sig_data_skid_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(872),
      I1 => sig_data_fifo_data_out(840),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(808),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(776),
      O => \sig_data_skid_reg[8]_i_6_n_0\
    );
\sig_data_skid_reg[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1000),
      I1 => sig_data_fifo_data_out(968),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(936),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(904),
      O => \sig_data_skid_reg[8]_i_7_n_0\
    );
\sig_data_skid_reg[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(616),
      I1 => sig_data_fifo_data_out(584),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(552),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(520),
      O => \sig_data_skid_reg[8]_i_8_n_0\
    );
\sig_data_skid_reg[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(744),
      I1 => sig_data_fifo_data_out(712),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(680),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(648),
      O => \sig_data_skid_reg[8]_i_9_n_0\
    );
\sig_data_skid_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[9]_i_2_n_0\,
      I1 => \sig_data_skid_reg_reg[9]_i_3_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_data_skid_reg_reg[9]_i_4_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_data_skid_reg_reg[9]_i_5_n_0\,
      O => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(9)
    );
\sig_data_skid_reg[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(361),
      I1 => sig_data_fifo_data_out(329),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(297),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(265),
      O => \sig_data_skid_reg[9]_i_10_n_0\
    );
\sig_data_skid_reg[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(489),
      I1 => sig_data_fifo_data_out(457),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(425),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(393),
      O => \sig_data_skid_reg[9]_i_11_n_0\
    );
\sig_data_skid_reg[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(105),
      I1 => sig_data_fifo_data_out(73),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(41),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(9),
      O => \sig_data_skid_reg[9]_i_12_n_0\
    );
\sig_data_skid_reg[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(233),
      I1 => sig_data_fifo_data_out(201),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(169),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(137),
      O => \sig_data_skid_reg[9]_i_13_n_0\
    );
\sig_data_skid_reg[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(873),
      I1 => sig_data_fifo_data_out(841),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(809),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(777),
      O => \sig_data_skid_reg[9]_i_6_n_0\
    );
\sig_data_skid_reg[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1001),
      I1 => sig_data_fifo_data_out(969),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(937),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(905),
      O => \sig_data_skid_reg[9]_i_7_n_0\
    );
\sig_data_skid_reg[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(617),
      I1 => sig_data_fifo_data_out(585),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(553),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(521),
      O => \sig_data_skid_reg[9]_i_8_n_0\
    );
\sig_data_skid_reg[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(745),
      I1 => sig_data_fifo_data_out(713),
      I2 => \sig_data_skid_reg_reg[0]\(1),
      I3 => sig_data_fifo_data_out(681),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(649),
      O => \sig_data_skid_reg[9]_i_9_n_0\
    );
\sig_data_skid_reg_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[0]_i_6_n_0\,
      I1 => \sig_data_skid_reg[0]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[0]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[0]_i_8_n_0\,
      I1 => \sig_data_skid_reg[0]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[0]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[0]_i_10_n_0\,
      I1 => \sig_data_skid_reg[0]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[0]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[0]_i_12_n_0\,
      I1 => \sig_data_skid_reg[0]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[0]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[10]_i_6_n_0\,
      I1 => \sig_data_skid_reg[10]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[10]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[10]_i_8_n_0\,
      I1 => \sig_data_skid_reg[10]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[10]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[10]_i_10_n_0\,
      I1 => \sig_data_skid_reg[10]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[10]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[10]_i_12_n_0\,
      I1 => \sig_data_skid_reg[10]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[10]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[11]_i_6_n_0\,
      I1 => \sig_data_skid_reg[11]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[11]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[11]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[11]_i_8_n_0\,
      I1 => \sig_data_skid_reg[11]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[11]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[11]_i_10_n_0\,
      I1 => \sig_data_skid_reg[11]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[11]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[11]_i_12_n_0\,
      I1 => \sig_data_skid_reg[11]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[11]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[12]_i_6_n_0\,
      I1 => \sig_data_skid_reg[12]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[12]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[12]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[12]_i_8_n_0\,
      I1 => \sig_data_skid_reg[12]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[12]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[12]_i_10_n_0\,
      I1 => \sig_data_skid_reg[12]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[12]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[12]_i_12_n_0\,
      I1 => \sig_data_skid_reg[12]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[12]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[13]_i_6_n_0\,
      I1 => \sig_data_skid_reg[13]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[13]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[13]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[13]_i_8_n_0\,
      I1 => \sig_data_skid_reg[13]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[13]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[13]_i_10_n_0\,
      I1 => \sig_data_skid_reg[13]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[13]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[13]_i_12_n_0\,
      I1 => \sig_data_skid_reg[13]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[13]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[14]_i_6_n_0\,
      I1 => \sig_data_skid_reg[14]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[14]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[14]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[14]_i_8_n_0\,
      I1 => \sig_data_skid_reg[14]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[14]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[14]_i_10_n_0\,
      I1 => \sig_data_skid_reg[14]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[14]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[14]_i_12_n_0\,
      I1 => \sig_data_skid_reg[14]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[14]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[15]_i_6_n_0\,
      I1 => \sig_data_skid_reg[15]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[15]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[15]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[15]_i_8_n_0\,
      I1 => \sig_data_skid_reg[15]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[15]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[15]_i_10_n_0\,
      I1 => \sig_data_skid_reg[15]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[15]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[15]_i_12_n_0\,
      I1 => \sig_data_skid_reg[15]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[15]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[16]_i_6_n_0\,
      I1 => \sig_data_skid_reg[16]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[16]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[16]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[16]_i_8_n_0\,
      I1 => \sig_data_skid_reg[16]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[16]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[16]_i_10_n_0\,
      I1 => \sig_data_skid_reg[16]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[16]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[16]_i_12_n_0\,
      I1 => \sig_data_skid_reg[16]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[16]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[17]_i_6_n_0\,
      I1 => \sig_data_skid_reg[17]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[17]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[17]_i_8_n_0\,
      I1 => \sig_data_skid_reg[17]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[17]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[17]_i_10_n_0\,
      I1 => \sig_data_skid_reg[17]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[17]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[17]_i_12_n_0\,
      I1 => \sig_data_skid_reg[17]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[17]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[18]_i_6_n_0\,
      I1 => \sig_data_skid_reg[18]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[18]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[18]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[18]_i_8_n_0\,
      I1 => \sig_data_skid_reg[18]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[18]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[18]_i_10_n_0\,
      I1 => \sig_data_skid_reg[18]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[18]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[18]_i_12_n_0\,
      I1 => \sig_data_skid_reg[18]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[18]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[19]_i_6_n_0\,
      I1 => \sig_data_skid_reg[19]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[19]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[19]_i_8_n_0\,
      I1 => \sig_data_skid_reg[19]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[19]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[19]_i_10_n_0\,
      I1 => \sig_data_skid_reg[19]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[19]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[19]_i_12_n_0\,
      I1 => \sig_data_skid_reg[19]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[19]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[1]_i_6_n_0\,
      I1 => \sig_data_skid_reg[1]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[1]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[1]_i_8_n_0\,
      I1 => \sig_data_skid_reg[1]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[1]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[1]_i_10_n_0\,
      I1 => \sig_data_skid_reg[1]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[1]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[1]_i_12_n_0\,
      I1 => \sig_data_skid_reg[1]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[1]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[20]_i_6_n_0\,
      I1 => \sig_data_skid_reg[20]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[20]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[20]_i_8_n_0\,
      I1 => \sig_data_skid_reg[20]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[20]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[20]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[20]_i_10_n_0\,
      I1 => \sig_data_skid_reg[20]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[20]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[20]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[20]_i_12_n_0\,
      I1 => \sig_data_skid_reg[20]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[20]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[21]_i_6_n_0\,
      I1 => \sig_data_skid_reg[21]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[21]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[21]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[21]_i_8_n_0\,
      I1 => \sig_data_skid_reg[21]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[21]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[21]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[21]_i_10_n_0\,
      I1 => \sig_data_skid_reg[21]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[21]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[21]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[21]_i_12_n_0\,
      I1 => \sig_data_skid_reg[21]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[21]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[22]_i_6_n_0\,
      I1 => \sig_data_skid_reg[22]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[22]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[22]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[22]_i_8_n_0\,
      I1 => \sig_data_skid_reg[22]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[22]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[22]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[22]_i_10_n_0\,
      I1 => \sig_data_skid_reg[22]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[22]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[22]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[22]_i_12_n_0\,
      I1 => \sig_data_skid_reg[22]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[22]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[23]_i_6_n_0\,
      I1 => \sig_data_skid_reg[23]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[23]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[23]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[23]_i_8_n_0\,
      I1 => \sig_data_skid_reg[23]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[23]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[23]_i_10_n_0\,
      I1 => \sig_data_skid_reg[23]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[23]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[23]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[23]_i_12_n_0\,
      I1 => \sig_data_skid_reg[23]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[23]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[24]_i_6_n_0\,
      I1 => \sig_data_skid_reg[24]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[24]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[24]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[24]_i_8_n_0\,
      I1 => \sig_data_skid_reg[24]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[24]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[24]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[24]_i_10_n_0\,
      I1 => \sig_data_skid_reg[24]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[24]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[24]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[24]_i_12_n_0\,
      I1 => \sig_data_skid_reg[24]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[24]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[25]_i_6_n_0\,
      I1 => \sig_data_skid_reg[25]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[25]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[25]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[25]_i_8_n_0\,
      I1 => \sig_data_skid_reg[25]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[25]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[25]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[25]_i_10_n_0\,
      I1 => \sig_data_skid_reg[25]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[25]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[25]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[25]_i_12_n_0\,
      I1 => \sig_data_skid_reg[25]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[25]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[26]_i_6_n_0\,
      I1 => \sig_data_skid_reg[26]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[26]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[26]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[26]_i_8_n_0\,
      I1 => \sig_data_skid_reg[26]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[26]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[26]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[26]_i_10_n_0\,
      I1 => \sig_data_skid_reg[26]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[26]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[26]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[26]_i_12_n_0\,
      I1 => \sig_data_skid_reg[26]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[26]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[27]_i_6_n_0\,
      I1 => \sig_data_skid_reg[27]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[27]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[27]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[27]_i_8_n_0\,
      I1 => \sig_data_skid_reg[27]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[27]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[27]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[27]_i_10_n_0\,
      I1 => \sig_data_skid_reg[27]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[27]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[27]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[27]_i_12_n_0\,
      I1 => \sig_data_skid_reg[27]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[27]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[28]_i_6_n_0\,
      I1 => \sig_data_skid_reg[28]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[28]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[28]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[28]_i_8_n_0\,
      I1 => \sig_data_skid_reg[28]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[28]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[28]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[28]_i_10_n_0\,
      I1 => \sig_data_skid_reg[28]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[28]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[28]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[28]_i_12_n_0\,
      I1 => \sig_data_skid_reg[28]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[28]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[29]_i_6_n_0\,
      I1 => \sig_data_skid_reg[29]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[29]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[29]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[29]_i_8_n_0\,
      I1 => \sig_data_skid_reg[29]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[29]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[29]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[29]_i_10_n_0\,
      I1 => \sig_data_skid_reg[29]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[29]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[29]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[29]_i_12_n_0\,
      I1 => \sig_data_skid_reg[29]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[29]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[2]_i_6_n_0\,
      I1 => \sig_data_skid_reg[2]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[2]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[2]_i_8_n_0\,
      I1 => \sig_data_skid_reg[2]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[2]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[2]_i_10_n_0\,
      I1 => \sig_data_skid_reg[2]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[2]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[2]_i_12_n_0\,
      I1 => \sig_data_skid_reg[2]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[2]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[30]_i_6_n_0\,
      I1 => \sig_data_skid_reg[30]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[30]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[30]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[30]_i_8_n_0\,
      I1 => \sig_data_skid_reg[30]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[30]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[30]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[30]_i_10_n_0\,
      I1 => \sig_data_skid_reg[30]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[30]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[30]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[30]_i_12_n_0\,
      I1 => \sig_data_skid_reg[30]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[30]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[31]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[31]_i_6_n_0\,
      I1 => \sig_data_skid_reg[31]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[31]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[31]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[31]_i_8_n_0\,
      I1 => \sig_data_skid_reg[31]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[31]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[31]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[31]_i_10_n_0\,
      I1 => \sig_data_skid_reg[31]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[31]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[31]_i_12_n_0\,
      I1 => \sig_data_skid_reg[31]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[31]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[3]_i_6_n_0\,
      I1 => \sig_data_skid_reg[3]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[3]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[3]_i_8_n_0\,
      I1 => \sig_data_skid_reg[3]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[3]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[3]_i_10_n_0\,
      I1 => \sig_data_skid_reg[3]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[3]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[3]_i_12_n_0\,
      I1 => \sig_data_skid_reg[3]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[3]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[4]_i_6_n_0\,
      I1 => \sig_data_skid_reg[4]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[4]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[4]_i_8_n_0\,
      I1 => \sig_data_skid_reg[4]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[4]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[4]_i_10_n_0\,
      I1 => \sig_data_skid_reg[4]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[4]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[4]_i_12_n_0\,
      I1 => \sig_data_skid_reg[4]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[4]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[5]_i_6_n_0\,
      I1 => \sig_data_skid_reg[5]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[5]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[5]_i_8_n_0\,
      I1 => \sig_data_skid_reg[5]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[5]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[5]_i_10_n_0\,
      I1 => \sig_data_skid_reg[5]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[5]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[5]_i_12_n_0\,
      I1 => \sig_data_skid_reg[5]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[5]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[6]_i_6_n_0\,
      I1 => \sig_data_skid_reg[6]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[6]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[6]_i_8_n_0\,
      I1 => \sig_data_skid_reg[6]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[6]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[6]_i_10_n_0\,
      I1 => \sig_data_skid_reg[6]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[6]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[6]_i_12_n_0\,
      I1 => \sig_data_skid_reg[6]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[6]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[7]_i_6_n_0\,
      I1 => \sig_data_skid_reg[7]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[7]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[7]_i_8_n_0\,
      I1 => \sig_data_skid_reg[7]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[7]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[7]_i_10_n_0\,
      I1 => \sig_data_skid_reg[7]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[7]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[7]_i_12_n_0\,
      I1 => \sig_data_skid_reg[7]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[7]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[8]_i_6_n_0\,
      I1 => \sig_data_skid_reg[8]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[8]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[8]_i_8_n_0\,
      I1 => \sig_data_skid_reg[8]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[8]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[8]_i_10_n_0\,
      I1 => \sig_data_skid_reg[8]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[8]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[8]_i_12_n_0\,
      I1 => \sig_data_skid_reg[8]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[8]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[9]_i_6_n_0\,
      I1 => \sig_data_skid_reg[9]_i_7_n_0\,
      O => \sig_data_skid_reg_reg[9]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[9]_i_8_n_0\,
      I1 => \sig_data_skid_reg[9]_i_9_n_0\,
      O => \sig_data_skid_reg_reg[9]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[9]_i_10_n_0\,
      I1 => \sig_data_skid_reg[9]_i_11_n_0\,
      O => \sig_data_skid_reg_reg[9]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_data_skid_reg_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_data_skid_reg[9]_i_12_n_0\,
      I1 => \sig_data_skid_reg[9]_i_13_n_0\,
      O => \sig_data_skid_reg_reg[9]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => sig_last_skid_reg_i_2_n_0,
      I2 => sig_data_fifo_data_out(1152),
      I3 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      I4 => \^empty\,
      O => sig_slast_with_stop
    );
sig_last_skid_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1120),
      I1 => sig_data_fifo_data_out(1116),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1112),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1108),
      O => sig_last_skid_reg_i_10_n_0
    );
sig_last_skid_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1072),
      I1 => sig_data_fifo_data_out(1068),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1064),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1060),
      O => sig_last_skid_reg_i_11_n_0
    );
sig_last_skid_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1088),
      I1 => sig_data_fifo_data_out(1084),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1080),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1076),
      O => sig_last_skid_reg_i_12_n_0
    );
sig_last_skid_reg_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1040),
      I1 => sig_data_fifo_data_out(1036),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1032),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1028),
      O => sig_last_skid_reg_i_13_n_0
    );
sig_last_skid_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1056),
      I1 => sig_data_fifo_data_out(1052),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1048),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1044),
      O => sig_last_skid_reg_i_14_n_0
    );
sig_last_skid_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_last_skid_reg_reg_i_3_n_0,
      I1 => sig_last_skid_reg_reg_i_4_n_0,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => sig_last_skid_reg_reg_i_5_n_0,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => sig_last_skid_reg_reg_i_6_n_0,
      O => sig_last_skid_reg_i_2_n_0
    );
sig_last_skid_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1136),
      I1 => sig_data_fifo_data_out(1132),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1128),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1124),
      O => sig_last_skid_reg_i_7_n_0
    );
sig_last_skid_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => sig_data_fifo_data_out(1148),
      I1 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I2 => sig_data_fifo_data_out(1144),
      I3 => \sig_data_skid_reg_reg[0]\(0),
      I4 => sig_data_fifo_data_out(1140),
      O => sig_last_skid_reg_i_8_n_0
    );
sig_last_skid_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1104),
      I1 => sig_data_fifo_data_out(1100),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1096),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1092),
      O => sig_last_skid_reg_i_9_n_0
    );
sig_last_skid_reg_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => sig_last_skid_reg_i_7_n_0,
      I1 => sig_last_skid_reg_i_8_n_0,
      O => sig_last_skid_reg_reg_i_3_n_0,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
sig_last_skid_reg_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => sig_last_skid_reg_i_9_n_0,
      I1 => sig_last_skid_reg_i_10_n_0,
      O => sig_last_skid_reg_reg_i_4_n_0,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
sig_last_skid_reg_reg_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => sig_last_skid_reg_i_11_n_0,
      I1 => sig_last_skid_reg_i_12_n_0,
      O => sig_last_skid_reg_reg_i_5_n_0,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
sig_last_skid_reg_reg_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => sig_last_skid_reg_i_13_n_0,
      I1 => sig_last_skid_reg_i_14_n_0,
      O => sig_last_skid_reg_reg_i_6_n_0,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
sig_m_valid_dup_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^empty\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      O => \gen_fwft.empty_fwft_i_reg_0\
    );
sig_ok_to_post_rd_addr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000820000"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_2_n_0,
      I1 => sig_ok_to_post_rd_addr_reg(4),
      I2 => sig_ok_to_post_rd_addr_reg_0,
      I3 => sig_data_fifo_wr_cnt(7),
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I5 => sig_ok_to_post_rd_addr_reg_1,
      O => \sig_token_cntr_reg[6]\
    );
sig_ok_to_post_rd_addr_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545455804040440"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg(3),
      I1 => sig_data_fifo_wr_cnt(3),
      I2 => sig_ok_to_post_rd_addr_reg(2),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_ok_to_post_rd_addr_reg(1),
      I5 => sig_ok_to_post_rd_addr_i_11_n_0,
      O => sig_ok_to_post_rd_addr_i_10_n_0
    );
sig_ok_to_post_rd_addr_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC28"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(2),
      I1 => sig_ok_to_post_rd_addr_reg(0),
      I2 => sig_ok_to_post_rd_addr_reg(1),
      I3 => sig_data_fifo_wr_cnt(1),
      O => sig_ok_to_post_rd_addr_i_11_n_0
    );
sig_ok_to_post_rd_addr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"151717FF15151515"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_3_n_0,
      I1 => sig_data_fifo_wr_cnt(5),
      I2 => sig_ok_to_post_rd_addr_reg_2,
      I3 => sig_data_fifo_wr_cnt(6),
      I4 => sig_ok_to_post_rd_addr_reg_3,
      I5 => sig_ok_to_post_rd_addr_i_6_n_0,
      O => sig_ok_to_post_rd_addr_i_2_n_0
    );
sig_ok_to_post_rd_addr_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE8EEE8EE88E8"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(6),
      I1 => sig_ok_to_post_rd_addr_reg_3,
      I2 => sig_ok_to_post_rd_addr_i_2_0,
      I3 => sig_ok_to_post_rd_addr_i_8_n_0,
      I4 => sig_data_fifo_wr_cnt(4),
      I5 => sig_ok_to_post_rd_addr_i_9_n_0,
      O => sig_ok_to_post_rd_addr_i_3_n_0
    );
sig_ok_to_post_rd_addr_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_i_10_n_0,
      I1 => sig_data_fifo_wr_cnt(4),
      I2 => sig_ok_to_post_rd_addr_i_9_n_0,
      O => sig_ok_to_post_rd_addr_i_6_n_0
    );
sig_ok_to_post_rd_addr_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7130000FFFFF713F"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(1),
      I1 => sig_data_fifo_wr_cnt(2),
      I2 => sig_ok_to_post_rd_addr_reg(1),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_ok_to_post_rd_addr_reg(2),
      I5 => sig_data_fifo_wr_cnt(3),
      O => sig_ok_to_post_rd_addr_i_8_n_0
    );
sig_ok_to_post_rd_addr_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0909606090090960"
    )
        port map (
      I0 => sig_data_fifo_wr_cnt(3),
      I1 => sig_ok_to_post_rd_addr_reg(2),
      I2 => sig_data_fifo_wr_cnt(2),
      I3 => sig_ok_to_post_rd_addr_reg(0),
      I4 => sig_ok_to_post_rd_addr_reg(1),
      I5 => sig_data_fifo_wr_cnt(1),
      O => sig_ok_to_post_rd_addr_i_9_n_0
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => \sig_strb_skid_reg_reg[0]_i_2_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_strb_skid_reg_reg[0]_i_3_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_strb_skid_reg_reg[0]_i_4_n_0\,
      O => \sig_sstrb_stop_mask_reg[3]\(0)
    );
\sig_strb_skid_reg[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1148),
      I1 => sig_data_fifo_data_out(1144),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1140),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1136),
      O => \sig_strb_skid_reg[0]_i_10_n_0\
    );
\sig_strb_skid_reg[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1036),
      I1 => sig_data_fifo_data_out(1032),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1028),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1024),
      O => \sig_strb_skid_reg[0]_i_11_n_0\
    );
\sig_strb_skid_reg[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1052),
      I1 => sig_data_fifo_data_out(1048),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1044),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1040),
      O => \sig_strb_skid_reg[0]_i_12_n_0\
    );
\sig_strb_skid_reg[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1068),
      I1 => sig_data_fifo_data_out(1064),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1060),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1056),
      O => \sig_strb_skid_reg[0]_i_13_n_0\
    );
\sig_strb_skid_reg[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1084),
      I1 => sig_data_fifo_data_out(1080),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1076),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1072),
      O => \sig_strb_skid_reg[0]_i_14_n_0\
    );
\sig_strb_skid_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1100),
      I1 => sig_data_fifo_data_out(1096),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1092),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1088),
      O => \sig_strb_skid_reg[0]_i_7_n_0\
    );
\sig_strb_skid_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1116),
      I1 => sig_data_fifo_data_out(1112),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1108),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1104),
      O => \sig_strb_skid_reg[0]_i_8_n_0\
    );
\sig_strb_skid_reg[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1132),
      I1 => sig_data_fifo_data_out(1128),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1124),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1120),
      O => \sig_strb_skid_reg[0]_i_9_n_0\
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => \sig_strb_skid_reg_reg[1]_i_2_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_strb_skid_reg_reg[1]_i_3_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_strb_skid_reg_reg[1]_i_4_n_0\,
      O => \sig_sstrb_stop_mask_reg[3]\(1)
    );
\sig_strb_skid_reg[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1149),
      I1 => sig_data_fifo_data_out(1145),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1141),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1137),
      O => \sig_strb_skid_reg[1]_i_10_n_0\
    );
\sig_strb_skid_reg[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1037),
      I1 => sig_data_fifo_data_out(1033),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1029),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1025),
      O => \sig_strb_skid_reg[1]_i_11_n_0\
    );
\sig_strb_skid_reg[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1053),
      I1 => sig_data_fifo_data_out(1049),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1045),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1041),
      O => \sig_strb_skid_reg[1]_i_12_n_0\
    );
\sig_strb_skid_reg[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1069),
      I1 => sig_data_fifo_data_out(1065),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1061),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1057),
      O => \sig_strb_skid_reg[1]_i_13_n_0\
    );
\sig_strb_skid_reg[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1085),
      I1 => sig_data_fifo_data_out(1081),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1077),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1073),
      O => \sig_strb_skid_reg[1]_i_14_n_0\
    );
\sig_strb_skid_reg[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1101),
      I1 => sig_data_fifo_data_out(1097),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1093),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1089),
      O => \sig_strb_skid_reg[1]_i_7_n_0\
    );
\sig_strb_skid_reg[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1117),
      I1 => sig_data_fifo_data_out(1113),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1109),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1105),
      O => \sig_strb_skid_reg[1]_i_8_n_0\
    );
\sig_strb_skid_reg[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1133),
      I1 => sig_data_fifo_data_out(1129),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1125),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1121),
      O => \sig_strb_skid_reg[1]_i_9_n_0\
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => \sig_strb_skid_reg_reg[2]_i_2_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_strb_skid_reg_reg[2]_i_3_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_strb_skid_reg_reg[2]_i_4_n_0\,
      O => \sig_sstrb_stop_mask_reg[3]\(2)
    );
\sig_strb_skid_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1150),
      I1 => sig_data_fifo_data_out(1146),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1142),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1138),
      O => \sig_strb_skid_reg[2]_i_10_n_0\
    );
\sig_strb_skid_reg[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1038),
      I1 => sig_data_fifo_data_out(1034),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1030),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1026),
      O => \sig_strb_skid_reg[2]_i_11_n_0\
    );
\sig_strb_skid_reg[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1054),
      I1 => sig_data_fifo_data_out(1050),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1046),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1042),
      O => \sig_strb_skid_reg[2]_i_12_n_0\
    );
\sig_strb_skid_reg[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1070),
      I1 => sig_data_fifo_data_out(1066),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1062),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1058),
      O => \sig_strb_skid_reg[2]_i_13_n_0\
    );
\sig_strb_skid_reg[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1086),
      I1 => sig_data_fifo_data_out(1082),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1078),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1074),
      O => \sig_strb_skid_reg[2]_i_14_n_0\
    );
\sig_strb_skid_reg[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1102),
      I1 => sig_data_fifo_data_out(1098),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1094),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1090),
      O => \sig_strb_skid_reg[2]_i_7_n_0\
    );
\sig_strb_skid_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1118),
      I1 => sig_data_fifo_data_out(1114),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1110),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1106),
      O => \sig_strb_skid_reg[2]_i_8_n_0\
    );
\sig_strb_skid_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1134),
      I1 => sig_data_fifo_data_out(1130),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1126),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1122),
      O => \sig_strb_skid_reg[2]_i_9_n_0\
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => sig_sstrb_stop_mask(0),
      I1 => \sig_strb_skid_reg_reg[3]_i_2_n_0\,
      I2 => \sig_data_skid_reg_reg[0]\(4),
      I3 => \sig_strb_skid_reg_reg[3]_i_3_n_0\,
      I4 => \sig_data_skid_reg_reg[0]\(3),
      I5 => \sig_strb_skid_reg_reg[3]_i_4_n_0\,
      O => \sig_sstrb_stop_mask_reg[3]\(3)
    );
\sig_strb_skid_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1151),
      I1 => sig_data_fifo_data_out(1147),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1143),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1139),
      O => \sig_strb_skid_reg[3]_i_10_n_0\
    );
\sig_strb_skid_reg[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1039),
      I1 => sig_data_fifo_data_out(1035),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1031),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1027),
      O => \sig_strb_skid_reg[3]_i_11_n_0\
    );
\sig_strb_skid_reg[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1055),
      I1 => sig_data_fifo_data_out(1051),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1047),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1043),
      O => \sig_strb_skid_reg[3]_i_12_n_0\
    );
\sig_strb_skid_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1071),
      I1 => sig_data_fifo_data_out(1067),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1063),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1059),
      O => \sig_strb_skid_reg[3]_i_13_n_0\
    );
\sig_strb_skid_reg[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1087),
      I1 => sig_data_fifo_data_out(1083),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1079),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1075),
      O => \sig_strb_skid_reg[3]_i_14_n_0\
    );
\sig_strb_skid_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1103),
      I1 => sig_data_fifo_data_out(1099),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1095),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1091),
      O => \sig_strb_skid_reg[3]_i_7_n_0\
    );
\sig_strb_skid_reg[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1119),
      I1 => sig_data_fifo_data_out(1115),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1111),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1107),
      O => \sig_strb_skid_reg[3]_i_8_n_0\
    );
\sig_strb_skid_reg[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => sig_data_fifo_data_out(1135),
      I1 => sig_data_fifo_data_out(1131),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => sig_data_fifo_data_out(1127),
      I4 => \sig_data_skid_reg_reg[0]\(0),
      I5 => sig_data_fifo_data_out(1123),
      O => \sig_strb_skid_reg[3]_i_9_n_0\
    );
\sig_strb_skid_reg_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sig_strb_skid_reg_reg[0]_i_5_n_0\,
      I1 => \sig_strb_skid_reg_reg[0]_i_6_n_0\,
      O => \sig_strb_skid_reg_reg[0]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(3)
    );
\sig_strb_skid_reg_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[0]_i_7_n_0\,
      I1 => \sig_strb_skid_reg[0]_i_8_n_0\,
      O => \sig_strb_skid_reg_reg[0]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[0]_i_9_n_0\,
      I1 => \sig_strb_skid_reg[0]_i_10_n_0\,
      O => \sig_strb_skid_reg_reg[0]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[0]_i_11_n_0\,
      I1 => \sig_strb_skid_reg[0]_i_12_n_0\,
      O => \sig_strb_skid_reg_reg[0]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[0]_i_13_n_0\,
      I1 => \sig_strb_skid_reg[0]_i_14_n_0\,
      O => \sig_strb_skid_reg_reg[0]_i_6_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sig_strb_skid_reg_reg[1]_i_5_n_0\,
      I1 => \sig_strb_skid_reg_reg[1]_i_6_n_0\,
      O => \sig_strb_skid_reg_reg[1]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(3)
    );
\sig_strb_skid_reg_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[1]_i_7_n_0\,
      I1 => \sig_strb_skid_reg[1]_i_8_n_0\,
      O => \sig_strb_skid_reg_reg[1]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[1]_i_9_n_0\,
      I1 => \sig_strb_skid_reg[1]_i_10_n_0\,
      O => \sig_strb_skid_reg_reg[1]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[1]_i_11_n_0\,
      I1 => \sig_strb_skid_reg[1]_i_12_n_0\,
      O => \sig_strb_skid_reg_reg[1]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[1]_i_13_n_0\,
      I1 => \sig_strb_skid_reg[1]_i_14_n_0\,
      O => \sig_strb_skid_reg_reg[1]_i_6_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sig_strb_skid_reg_reg[2]_i_5_n_0\,
      I1 => \sig_strb_skid_reg_reg[2]_i_6_n_0\,
      O => \sig_strb_skid_reg_reg[2]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(3)
    );
\sig_strb_skid_reg_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[2]_i_7_n_0\,
      I1 => \sig_strb_skid_reg[2]_i_8_n_0\,
      O => \sig_strb_skid_reg_reg[2]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[2]_i_9_n_0\,
      I1 => \sig_strb_skid_reg[2]_i_10_n_0\,
      O => \sig_strb_skid_reg_reg[2]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[2]_i_11_n_0\,
      I1 => \sig_strb_skid_reg[2]_i_12_n_0\,
      O => \sig_strb_skid_reg_reg[2]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[2]_i_13_n_0\,
      I1 => \sig_strb_skid_reg[2]_i_14_n_0\,
      O => \sig_strb_skid_reg_reg[2]_i_6_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \sig_strb_skid_reg_reg[3]_i_5_n_0\,
      I1 => \sig_strb_skid_reg_reg[3]_i_6_n_0\,
      O => \sig_strb_skid_reg_reg[3]_i_2_n_0\,
      S => \sig_data_skid_reg_reg[0]\(3)
    );
\sig_strb_skid_reg_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[3]_i_7_n_0\,
      I1 => \sig_strb_skid_reg[3]_i_8_n_0\,
      O => \sig_strb_skid_reg_reg[3]_i_3_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[3]_i_9_n_0\,
      I1 => \sig_strb_skid_reg[3]_i_10_n_0\,
      O => \sig_strb_skid_reg_reg[3]_i_4_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[3]_i_11_n_0\,
      I1 => \sig_strb_skid_reg[3]_i_12_n_0\,
      O => \sig_strb_skid_reg_reg[3]_i_5_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\sig_strb_skid_reg_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \sig_strb_skid_reg[3]_i_13_n_0\,
      I1 => \sig_strb_skid_reg[3]_i_14_n_0\,
      O => \sig_strb_skid_reg_reg[3]_i_6_n_0\,
      S => \sig_data_skid_reg_reg[0]\(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.CNN_imp_axi_dma_0_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(1154) => '0',
      din(1153 downto 0) => din(1153 downto 0),
      dout(1154) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dout_UNCONNECTED\(1154),
      dout(1153 downto 0) => sig_data_fifo_data_out(1153 downto 0),
      empty => \^empty\,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => sig_pop_data_fifo,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_mmap_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_mm2s_aclk,
      wr_data_count(7 downto 1) => sig_data_fifo_wr_cnt(7 downto 1),
      wr_data_count(0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(0),
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \^sig_s_ready_out_reg\,
      I1 => \sig_data_skid_reg_reg[0]\(4),
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0\,
      I3 => \out\,
      I4 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      I5 => \^empty\,
      O => sig_pop_data_fifo
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_136\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \out\,
      I1 => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      I2 => \^empty\,
      I3 => sig_data_fifo_data_out(1153),
      I4 => sig_last_skid_reg_i_2_n_0,
      O => \^sig_s_ready_out_reg\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[0]\(2),
      I1 => \sig_data_skid_reg_reg[0]\(0),
      I2 => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      I3 => \sig_data_skid_reg_reg[0]\(3),
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_137_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[4]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_strm_tstrb : in STD_LOGIC;
    \sig_byte_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC;
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized0\ is
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^gwdc.wr_data_count_i_reg[4]\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \^sig_clr_dbeat_cntr0_out\ : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal \sig_xfer_len_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[4]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_byte_cntr[3]_i_3\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of sig_xfer_is_seq_reg_i_1 : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair291";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\;
  dout(8 downto 0) <= \^dout\(8 downto 0);
  \gwdc.wr_data_count_i_reg[4]\ <= \^gwdc.wr_data_count_i_reg[4]\;
  sig_clr_dbeat_cntr0_out <= \^sig_clr_dbeat_cntr0_out\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
\FSM_onehot_sig_csm_state[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \^dout\(8),
      I2 => sig_child_qual_first_of_2,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAAFFFFFFFF"
    )
        port map (
      I0 => sig_clr_dbc_reg_reg_0(1),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(1),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I3 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I4 => sig_clr_dbc_reg_reg_0(0),
      I5 => \^sig_m_valid_out_reg\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD5FFF5DFDFFFFF"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(1),
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_clr_dbc_reg_reg_0(1),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I5 => sig_clr_dbc_reg_reg_0(0),
      O => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FFF355FFFFFFFF"
    )
        port map (
      I0 => sig_clr_dbc_reg_reg_0(1),
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(1),
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I3 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I4 => sig_clr_dbc_reg_reg_0(0),
      I5 => \^sig_m_valid_out_reg\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A800A0080800000"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(0),
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      I3 => sig_clr_dbc_reg_reg_0(0),
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(1),
      I5 => sig_clr_dbc_reg_reg_0(1),
      O => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gwdc.wr_data_count_i_reg[4]\,
      I1 => \sig_byte_cntr_reg[0]\,
      O => \^sig_m_valid_out_reg\
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_dre2ibtt_tlast,
      I1 => \^sig_m_valid_out_reg\,
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg\
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => lsig_first_dbeat,
      I1 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      I2 => lsig_packer_full,
      I3 => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      O => \INCLUDE_PACKING.lsig_packer_full_reg\
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(6),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(6)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(5),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(5)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(4),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(4)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(3),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_csm_pop_child_cmd,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(0)
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_clr_dbeat_cntr0_out\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => SR(0)
    );
\sig_byte_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => din(1),
      I1 => sig_strm_tstrb,
      I2 => \sig_byte_cntr_reg[2]\(0),
      I3 => din(0),
      I4 => din(2),
      I5 => \sig_byte_cntr[3]_i_3_n_0\,
      O => D(0)
    );
\sig_byte_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => din(2),
      I1 => din(0),
      I2 => \sig_byte_cntr_reg[3]\,
      I3 => din(1),
      I4 => din(3),
      I5 => \sig_byte_cntr[3]_i_3_n_0\,
      O => D(1)
    );
\sig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => wr_en,
      I1 => \^sig_m_valid_out_reg\,
      O => \sig_byte_cntr[3]_i_3_n_0\
    );
\sig_byte_cntr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_m_valid_out_reg\,
      I1 => wr_en,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_clr_dbc_reg_reg(0)
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ECCCCCCCCCCCCCCC"
    )
        port map (
      I0 => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      I1 => lsig_first_dbeat,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^sig_clr_dbeat_cntr0_out\
    );
\sig_strb_reg_out[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BFFFFFFF"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      I3 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      I5 => \sig_byte_cntr_reg[0]_0\,
      O => \^gwdc.wr_data_count_i_reg[4]\
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^dout\(8),
      I2 => \^dout\(7),
      O => sig_child_qual_first_of_2_reg
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFEE001"
    )
        port map (
      I0 => \sig_xfer_len_reg_reg[0]\(0),
      I1 => \^dout\(0),
      I2 => \sig_xfer_len_reg_reg[0]\(1),
      I3 => \^dout\(1),
      I4 => \^dout\(2),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(0)
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7FFE80808001"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \^dout\(1),
      I2 => \sig_xfer_len_reg_reg[0]\(1),
      I3 => \^dout\(0),
      I4 => \sig_xfer_len_reg_reg[0]\(0),
      I5 => \^dout\(3),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(1)
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sig_xfer_len_reg[4]_i_2_n_0\,
      I1 => \sig_xfer_len_reg[4]_i_3_n_0\,
      I2 => \^dout\(4),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(2)
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BD42"
    )
        port map (
      I0 => \sig_xfer_len_reg[4]_i_2_n_0\,
      I1 => \^dout\(4),
      I2 => \sig_xfer_len_reg[4]_i_3_n_0\,
      I3 => \^dout\(5),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(3)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFD4002"
    )
        port map (
      I0 => \sig_xfer_len_reg[4]_i_2_n_0\,
      I1 => \^dout\(5),
      I2 => \sig_xfer_len_reg[4]_i_3_n_0\,
      I3 => \^dout\(4),
      I4 => \^dout\(6),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(4)
    );
\sig_xfer_len_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800008000000001"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \^dout\(1),
      I2 => \sig_xfer_len_reg_reg[0]\(1),
      I3 => \^dout\(0),
      I4 => \sig_xfer_len_reg_reg[0]\(0),
      I5 => \^dout\(3),
      O => \sig_xfer_len_reg[4]_i_2_n_0\
    );
\sig_xfer_len_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80800000000000"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \sig_xfer_len_reg_reg[0]\(0),
      I2 => \^dout\(0),
      I3 => \sig_xfer_len_reg_reg[0]\(1),
      I4 => \^dout\(1),
      I5 => \^dout\(2),
      O => \sig_xfer_len_reg[4]_i_3_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized1\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => \^dout\(8 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_en => wr_en,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized1\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    rd_en : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_strb_reg_out[0]_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out[0]_i_3__0_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized1\ : entity is "sync_fifo_fg";
end \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized1\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal \^full\ : STD_LOGIC;
  signal lsig_good_push2fifo16_out : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[33]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[34]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[0]_i_4\ : label is "soft_lutpair277";
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 128;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 38;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 38;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 8;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\ : label is "soft_lutpair277";
begin
  dout(37 downto 0) <= \^dout\(37 downto 0);
  full <= \^full\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^full\,
      I1 => lsig_packer_full,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      O => E(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^full\,
      I1 => lsig_packer_full,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg[2][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^full\,
      I1 => lsig_packer_full,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^full\,
      I1 => lsig_packer_full,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2916FFFF29160000"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(35),
      I2 => \^dout\(32),
      I3 => \^dout\(33),
      I4 => \out\,
      I5 => Q(0),
      O => \gen_wr_a.gen_word_narrow.mem_reg\(0)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7420FFFF74200000"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(35),
      I2 => \^dout\(33),
      I3 => \^dout\(34),
      I4 => \out\,
      I5 => Q(1),
      O => \gen_wr_a.gen_word_narrow.mem_reg\(1)
    );
\sig_data_reg_out[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(35),
      I2 => \^dout\(33),
      I3 => \^dout\(34),
      I4 => \out\,
      I5 => Q(2),
      O => \gen_wr_a.gen_word_narrow.mem_reg\(2)
    );
\sig_data_skid_reg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2916"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(35),
      I2 => \^dout\(32),
      I3 => \^dout\(33),
      O => D(0)
    );
\sig_data_skid_reg[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7420"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(35),
      I2 => \^dout\(33),
      I3 => \^dout\(34),
      O => D(1)
    );
\sig_data_skid_reg[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(35),
      I2 => \^dout\(33),
      I3 => \^dout\(34),
      O => D(2)
    );
\sig_strb_reg_out[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF8"
    )
        port map (
      I0 => \^full\,
      I1 => lsig_packer_full,
      I2 => sig_eop_halt_xfer,
      I3 => \sig_strb_reg_out[0]_i_3__0\(0),
      I4 => \sig_strb_reg_out[0]_i_3__0_0\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\CNN_imp_axi_dma_0_0_xpm_fifo_sync__parameterized3\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => \^dout\(37 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(7 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED\(7 downto 0),
      wr_en => lsig_good_push2fifo16_out,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lsig_packer_full,
      I1 => \^full\,
      O => lsig_good_push2fifo16_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    sig_posted_to_axi_reg_0 : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2rsc_calc_error : out STD_LOGIC;
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_sf_allow_addr_req : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 34 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42\ : STD_LOGIC;
  signal \^sig_addr2rsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi_2;
  sig_addr2rsc_calc_error <= \^sig_addr2rsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_posted_to_axi_reg_0 <= sig_posted_to_axi;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1_15\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[2]\ => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42\,
      \in\(34 downto 0) => \in\(34 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(37) => sig_aq_fifo_data_out(50),
      \out\(36 downto 33) => sig_aq_fifo_data_out(47 downto 44),
      \out\(32 downto 0) => sig_aq_fifo_data_out(36 downto 4),
      sel => sig_wr_fifo,
      sig_addr_reg_empty => \^sig_addr_reg_empty\,
      sig_calc_error_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => m_axi_mm2s_arvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => \^sig_addr2rsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \^sig_addr2rsc_calc_error\,
      I1 => sig_addr_reg_full,
      I2 => m_axi_mm2s_arready,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_mm2s_araddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_mm2s_araddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_mm2s_araddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_mm2s_araddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_mm2s_araddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_mm2s_araddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_mm2s_araddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_mm2s_araddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_mm2s_araddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_mm2s_araddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_mm2s_araddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_mm2s_araddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_mm2s_araddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_mm2s_araddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_mm2s_araddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_mm2s_araddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_mm2s_araddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_mm2s_araddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_mm2s_araddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_mm2s_araddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_mm2s_araddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_mm2s_araddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_mm2s_araddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_mm2s_araddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_mm2s_araddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_mm2s_araddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_mm2s_araddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_mm2s_araddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_mm2s_araddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_mm2s_araddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_mm2s_araddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_mm2s_araddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_mm2s_arburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_mm2s_arlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(44),
      Q => m_axi_mm2s_arsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_mm2s_arsize(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(46),
      Q => m_axi_mm2s_arsize(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    sig_mstr2addr_cmd_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0\ : entity is "axi_datamover_addr_cntl";
end \CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0\ is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\ : STD_LOGIC;
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal sig_aq_fifo_data_out : STD_LOGIC_VECTOR ( 50 downto 4 );
  signal \sig_next_addr_reg[31]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal sig_push_addr_reg1_out : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized1\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      \in\(38 downto 0) => \in\(38 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(39) => sig_aq_fifo_data_out(50),
      \out\(38) => sig_aq_fifo_data_out(47),
      \out\(37) => sig_aq_fifo_data_out(45),
      \out\(36 downto 0) => sig_aq_fifo_data_out(40 downto 4),
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_push_addr_reg1_out => sig_push_addr_reg1_out,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_calc_err_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_push_addr_reg1_out,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3\,
      Q => m_axi_s2mm_awvalid,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(50),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => sig_addr_reg_full,
      I1 => m_axi_s2mm_awready,
      I2 => \^sig_addr2wsc_calc_error\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_addr_reg1_out,
      D => sig_aq_fifo_data_out(45),
      Q => m_axi_s2mm_awsize(0),
      R => \sig_next_addr_reg[31]_i_1__0_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\,
      Q => sig_posted_to_axi_2,
      R => '0'
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44\,
      Q => sig_posted_to_axi,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_rddata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2rsc_valid : out STD_LOGIC;
    sig_last_mmap_dbeat_reg_reg_0 : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_data2rsc_decerr : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_calc_error_reg_reg : out STD_LOGIC;
    sig_halt_reg_dly3_reg_0 : out STD_LOGIC;
    sig_rd_sts_interr_reg0 : out STD_LOGIC;
    sig_rd_sts_slverr_reg0 : out STD_LOGIC;
    sig_data2mstr_cmd_ready : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 129 downto 0 );
    wr_en : out STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_addr2rsc_calc_error : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    mm2s_halt_cmplt : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_rsc2data_ready : in STD_LOGIC;
    sig_rd_sts_slverr_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    sig_rsc2stat_status_valid : in STD_LOGIC;
    sig_stat2rsc_status_ready : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    full : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 260 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_rddata_cntl : entity is "axi_datamover_rddata_cntl";
end CNN_imp_axi_dma_0_0_axi_datamover_rddata_cntl;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_rddata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_275\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_278\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal m_axi_mm2s_rready_INST_0_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2_n_0\ : STD_LOGIC;
  signal sig_cmd_cmplt_last_dbeat : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 279 downto 19 );
  signal sig_coelsc_cmd_cmplt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_coelsc_decerr_reg0 : STD_LOGIC;
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_slverr_reg0 : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_data2rsc_calc_err : STD_LOGIC;
  signal \^sig_data2rsc_decerr\ : STD_LOGIC;
  signal sig_data2rsc_slverr : STD_LOGIC;
  signal \^sig_data2rsc_valid\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat : STD_LOGIC;
  signal sig_halt_cmplt_i_2_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_last_dbeat_i_2_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_3_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal \^sig_last_mmap_dbeat_reg_reg_0\ : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_next_eof_reg : STD_LOGIC;
  signal sig_next_last_strb_reg : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_push_dqual_reg : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_134_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_mm2s_rready_INST_0_i_1 : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1__0\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of sig_coelsc_cmd_cmplt_reg_i_3 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of sig_coelsc_decerr_reg_i_1 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of sig_coelsc_interr_reg_i_1 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of sig_coelsc_slverr_reg_i_1 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_2 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_134\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_4\ : label is "soft_lutpair264";
begin
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_data2rsc_decerr <= \^sig_data2rsc_decerr\;
  sig_data2rsc_valid <= \^sig_data2rsc_valid\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_last_mmap_dbeat_reg_reg_0 <= \^sig_last_mmap_dbeat_reg_reg_0\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized2\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(0) => p_1_in(0),
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      \in\(260 downto 0) => \in\(260 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rlast_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      \out\(259 downto 256) => sig_cmd_fifo_data_out(279 downto 276),
      \out\(255 downto 0) => sig_cmd_fifo_data_out(274 downto 19),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_278\,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      \sig_dbeat_cntr_reg[7]\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_data2addr_stop_req\,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat => sig_first_dbeat,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_275\,
      sig_first_dbeat_reg_0 => \sig_dbeat_cntr[7]_i_3_n_0\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat_reg => sig_last_dbeat_i_2_n_0,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg_n_0,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_cmd_cmplt_reg_i_3 => \^sig_data2rsc_valid\,
      sig_next_cmd_cmplt_reg_i_4(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
m_axi_mm2s_rready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000D0000"
    )
        port map (
      I0 => full,
      I1 => \^sig_data2addr_stop_req\,
      I2 => m_axi_mm2s_rready_INST_0_i_1_n_0,
      I3 => sig_next_calc_error_reg,
      I4 => sig_dqual_reg_full,
      I5 => \^sig_data2rsc_valid\,
      O => m_axi_mm2s_rready
    );
m_axi_mm2s_rready_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      O => m_axi_mm2s_rready_INST_0_i_1_n_0
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44BB44B"
    )
        port map (
      I0 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I1 => \sig_addr_posted_cntr_reg[2]_0\,
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr[1]_i_1__0_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007FFE00"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1F8E1E1"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => \^sig_last_mmap_dbeat_reg_reg_0\,
      I4 => \sig_addr_posted_cntr_reg[2]_0\,
      O => \sig_addr_posted_cntr[2]_i_2_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_mmap_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_mmap_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_mmap_rst
    );
sig_coelsc_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15000000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      I3 => sig_rsc2data_ready,
      I4 => \^sig_data2rsc_valid\,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_cmd_cmplt_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      I1 => sig_next_calc_error_reg,
      I2 => sig_ld_new_cmd_reg,
      O => sig_push_coelsc_reg
    );
sig_coelsc_cmd_cmplt_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => sig_cmd_cmplt_last_dbeat
    );
sig_coelsc_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_cmd_cmplt_last_dbeat,
      Q => \^sig_data2rsc_valid\,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_decerr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_data2rsc_decerr\,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_decerr_reg0
    );
sig_coelsc_decerr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_decerr_reg0,
      Q => \^sig_data2rsc_decerr\,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_interr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_next_calc_error_reg,
      O => sig_coelsc_interr_reg0
    );
sig_coelsc_interr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => sig_data2rsc_calc_err,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
sig_coelsc_slverr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => m_axi_mm2s_rvalid,
      I2 => m_axi_mm2s_rresp(1),
      I3 => m_axi_mm2s_rresp(0),
      O => sig_coelsc_slverr_reg0
    );
sig_coelsc_slverr_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_slverr_reg0,
      Q => sig_data2rsc_slverr,
      R => sig_coelsc_cmd_cmplt_reg_i_1_n_0
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(5),
      I4 => sig_dbeat_cntr(4),
      I5 => \sig_dbeat_cntr[7]_i_4_n_0\,
      O => \sig_dbeat_cntr[7]_i_3_n_0\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_dbeat_cntr(1),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(3),
      I3 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => p_1_in(0),
      Q => sig_dbeat_cntr(0),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(1),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(2),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(3),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(4),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(5),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => sig_dbeat_cntr(6),
      R => sig_mmap_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_277\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      Q => sig_dbeat_cntr(7),
      R => sig_mmap_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_275\,
      Q => sig_first_dbeat,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => sig_addr2rsc_calc_error,
      I1 => sig_addr_reg_empty,
      I2 => \^sig_data2addr_stop_req\,
      I3 => \^sig_halt_reg_dly3\,
      I4 => sig_halt_cmplt_i_2_n_0,
      I5 => mm2s_halt_cmplt,
      O => sig_calc_error_reg_reg
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => sig_next_calc_error_reg,
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      O => sig_halt_cmplt_i_2_n_0
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => sig_mmap_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => sig_mmap_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => sig_mmap_rst
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_halt_reg_reg_0,
      Q => \^sig_data2addr_stop_req\,
      R => sig_mmap_rst
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(1),
      I5 => sig_last_dbeat_i_3_n_0,
      O => sig_last_dbeat_i_2_n_0
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(7),
      I2 => sig_dbeat_cntr(5),
      I3 => sig_dbeat_cntr(4),
      O => sig_last_dbeat_i_3_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_mm2s_rlast,
      I1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => \^sig_last_mmap_dbeat_reg_reg_0\,
      R => sig_mmap_rst
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_278\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(279),
      Q => sig_next_calc_error_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(278),
      Q => sig_next_cmd_cmplt_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
sig_next_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(276),
      Q => sig_next_eof_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(147),
      Q => sig_next_last_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(247),
      Q => sig_next_last_strb_reg(100),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(248),
      Q => sig_next_last_strb_reg(101),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(249),
      Q => sig_next_last_strb_reg(102),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(250),
      Q => sig_next_last_strb_reg(103),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(251),
      Q => sig_next_last_strb_reg(104),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(252),
      Q => sig_next_last_strb_reg(105),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(253),
      Q => sig_next_last_strb_reg(106),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(254),
      Q => sig_next_last_strb_reg(107),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(255),
      Q => sig_next_last_strb_reg(108),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(256),
      Q => sig_next_last_strb_reg(109),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(157),
      Q => sig_next_last_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(257),
      Q => sig_next_last_strb_reg(110),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(258),
      Q => sig_next_last_strb_reg(111),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(259),
      Q => sig_next_last_strb_reg(112),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(260),
      Q => sig_next_last_strb_reg(113),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(261),
      Q => sig_next_last_strb_reg(114),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(262),
      Q => sig_next_last_strb_reg(115),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(263),
      Q => sig_next_last_strb_reg(116),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(264),
      Q => sig_next_last_strb_reg(117),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(265),
      Q => sig_next_last_strb_reg(118),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(266),
      Q => sig_next_last_strb_reg(119),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(158),
      Q => sig_next_last_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(267),
      Q => sig_next_last_strb_reg(120),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(268),
      Q => sig_next_last_strb_reg(121),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(269),
      Q => sig_next_last_strb_reg(122),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(270),
      Q => sig_next_last_strb_reg(123),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(271),
      Q => sig_next_last_strb_reg(124),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(272),
      Q => sig_next_last_strb_reg(125),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(273),
      Q => sig_next_last_strb_reg(126),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(274),
      Q => sig_next_last_strb_reg(127),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(159),
      Q => sig_next_last_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(160),
      Q => sig_next_last_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(161),
      Q => sig_next_last_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(162),
      Q => sig_next_last_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(163),
      Q => sig_next_last_strb_reg(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(164),
      Q => sig_next_last_strb_reg(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(165),
      Q => sig_next_last_strb_reg(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(166),
      Q => sig_next_last_strb_reg(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(148),
      Q => sig_next_last_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(167),
      Q => sig_next_last_strb_reg(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(168),
      Q => sig_next_last_strb_reg(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(169),
      Q => sig_next_last_strb_reg(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(170),
      Q => sig_next_last_strb_reg(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(171),
      Q => sig_next_last_strb_reg(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(172),
      Q => sig_next_last_strb_reg(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(173),
      Q => sig_next_last_strb_reg(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(174),
      Q => sig_next_last_strb_reg(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(175),
      Q => sig_next_last_strb_reg(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(176),
      Q => sig_next_last_strb_reg(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(149),
      Q => sig_next_last_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(177),
      Q => sig_next_last_strb_reg(30),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(178),
      Q => sig_next_last_strb_reg(31),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(179),
      Q => sig_next_last_strb_reg(32),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(180),
      Q => sig_next_last_strb_reg(33),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(181),
      Q => sig_next_last_strb_reg(34),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(182),
      Q => sig_next_last_strb_reg(35),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(183),
      Q => sig_next_last_strb_reg(36),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(184),
      Q => sig_next_last_strb_reg(37),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(185),
      Q => sig_next_last_strb_reg(38),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(186),
      Q => sig_next_last_strb_reg(39),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(150),
      Q => sig_next_last_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(187),
      Q => sig_next_last_strb_reg(40),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(188),
      Q => sig_next_last_strb_reg(41),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(189),
      Q => sig_next_last_strb_reg(42),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(190),
      Q => sig_next_last_strb_reg(43),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(191),
      Q => sig_next_last_strb_reg(44),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(192),
      Q => sig_next_last_strb_reg(45),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(193),
      Q => sig_next_last_strb_reg(46),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(194),
      Q => sig_next_last_strb_reg(47),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(195),
      Q => sig_next_last_strb_reg(48),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(196),
      Q => sig_next_last_strb_reg(49),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(151),
      Q => sig_next_last_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(197),
      Q => sig_next_last_strb_reg(50),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(198),
      Q => sig_next_last_strb_reg(51),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(199),
      Q => sig_next_last_strb_reg(52),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(200),
      Q => sig_next_last_strb_reg(53),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(201),
      Q => sig_next_last_strb_reg(54),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(202),
      Q => sig_next_last_strb_reg(55),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(203),
      Q => sig_next_last_strb_reg(56),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(204),
      Q => sig_next_last_strb_reg(57),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(205),
      Q => sig_next_last_strb_reg(58),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(206),
      Q => sig_next_last_strb_reg(59),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(152),
      Q => sig_next_last_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(207),
      Q => sig_next_last_strb_reg(60),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(208),
      Q => sig_next_last_strb_reg(61),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(209),
      Q => sig_next_last_strb_reg(62),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(210),
      Q => sig_next_last_strb_reg(63),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(211),
      Q => sig_next_last_strb_reg(64),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(212),
      Q => sig_next_last_strb_reg(65),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(213),
      Q => sig_next_last_strb_reg(66),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(214),
      Q => sig_next_last_strb_reg(67),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(215),
      Q => sig_next_last_strb_reg(68),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(216),
      Q => sig_next_last_strb_reg(69),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(153),
      Q => sig_next_last_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(217),
      Q => sig_next_last_strb_reg(70),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(218),
      Q => sig_next_last_strb_reg(71),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(219),
      Q => sig_next_last_strb_reg(72),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(220),
      Q => sig_next_last_strb_reg(73),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(221),
      Q => sig_next_last_strb_reg(74),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(222),
      Q => sig_next_last_strb_reg(75),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(223),
      Q => sig_next_last_strb_reg(76),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(224),
      Q => sig_next_last_strb_reg(77),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(225),
      Q => sig_next_last_strb_reg(78),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(226),
      Q => sig_next_last_strb_reg(79),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(154),
      Q => sig_next_last_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(227),
      Q => sig_next_last_strb_reg(80),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(228),
      Q => sig_next_last_strb_reg(81),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(229),
      Q => sig_next_last_strb_reg(82),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(230),
      Q => sig_next_last_strb_reg(83),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(231),
      Q => sig_next_last_strb_reg(84),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(232),
      Q => sig_next_last_strb_reg(85),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(233),
      Q => sig_next_last_strb_reg(86),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(234),
      Q => sig_next_last_strb_reg(87),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(235),
      Q => sig_next_last_strb_reg(88),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(236),
      Q => sig_next_last_strb_reg(89),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(155),
      Q => sig_next_last_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(237),
      Q => sig_next_last_strb_reg(90),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(238),
      Q => sig_next_last_strb_reg(91),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(239),
      Q => sig_next_last_strb_reg(92),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(240),
      Q => sig_next_last_strb_reg(93),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(241),
      Q => sig_next_last_strb_reg(94),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(242),
      Q => sig_next_last_strb_reg(95),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(243),
      Q => sig_next_last_strb_reg(96),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(244),
      Q => sig_next_last_strb_reg(97),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(245),
      Q => sig_next_last_strb_reg(98),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(246),
      Q => sig_next_last_strb_reg(99),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_last_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(156),
      Q => sig_next_last_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(277),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(19),
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(119),
      Q => sig_next_strt_strb_reg(100),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(120),
      Q => sig_next_strt_strb_reg(101),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(121),
      Q => sig_next_strt_strb_reg(102),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(122),
      Q => sig_next_strt_strb_reg(103),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(123),
      Q => sig_next_strt_strb_reg(104),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(124),
      Q => sig_next_strt_strb_reg(105),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(125),
      Q => sig_next_strt_strb_reg(106),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(126),
      Q => sig_next_strt_strb_reg(107),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(127),
      Q => sig_next_strt_strb_reg(108),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(128),
      Q => sig_next_strt_strb_reg(109),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(29),
      Q => sig_next_strt_strb_reg(10),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(129),
      Q => sig_next_strt_strb_reg(110),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(130),
      Q => sig_next_strt_strb_reg(111),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(131),
      Q => sig_next_strt_strb_reg(112),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(132),
      Q => sig_next_strt_strb_reg(113),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(133),
      Q => sig_next_strt_strb_reg(114),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(134),
      Q => sig_next_strt_strb_reg(115),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(135),
      Q => sig_next_strt_strb_reg(116),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(136),
      Q => sig_next_strt_strb_reg(117),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(137),
      Q => sig_next_strt_strb_reg(118),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(138),
      Q => sig_next_strt_strb_reg(119),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(30),
      Q => sig_next_strt_strb_reg(11),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(139),
      Q => sig_next_strt_strb_reg(120),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(140),
      Q => sig_next_strt_strb_reg(121),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(141),
      Q => sig_next_strt_strb_reg(122),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(142),
      Q => sig_next_strt_strb_reg(123),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(143),
      Q => sig_next_strt_strb_reg(124),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(144),
      Q => sig_next_strt_strb_reg(125),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(145),
      Q => sig_next_strt_strb_reg(126),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(146),
      Q => sig_next_strt_strb_reg(127),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(31),
      Q => sig_next_strt_strb_reg(12),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(32),
      Q => sig_next_strt_strb_reg(13),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_strt_strb_reg(14),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(34),
      Q => sig_next_strt_strb_reg(15),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(35),
      Q => sig_next_strt_strb_reg(16),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(36),
      Q => sig_next_strt_strb_reg(17),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(37),
      Q => sig_next_strt_strb_reg(18),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(38),
      Q => sig_next_strt_strb_reg(19),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(20),
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(39),
      Q => sig_next_strt_strb_reg(20),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(40),
      Q => sig_next_strt_strb_reg(21),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(41),
      Q => sig_next_strt_strb_reg(22),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(42),
      Q => sig_next_strt_strb_reg(23),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(43),
      Q => sig_next_strt_strb_reg(24),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(44),
      Q => sig_next_strt_strb_reg(25),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(45),
      Q => sig_next_strt_strb_reg(26),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(46),
      Q => sig_next_strt_strb_reg(27),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(47),
      Q => sig_next_strt_strb_reg(28),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(48),
      Q => sig_next_strt_strb_reg(29),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(21),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(49),
      Q => sig_next_strt_strb_reg(30),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(50),
      Q => sig_next_strt_strb_reg(31),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(51),
      Q => sig_next_strt_strb_reg(32),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(52),
      Q => sig_next_strt_strb_reg(33),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(53),
      Q => sig_next_strt_strb_reg(34),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(54),
      Q => sig_next_strt_strb_reg(35),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(55),
      Q => sig_next_strt_strb_reg(36),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(56),
      Q => sig_next_strt_strb_reg(37),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(57),
      Q => sig_next_strt_strb_reg(38),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(58),
      Q => sig_next_strt_strb_reg(39),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(22),
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(59),
      Q => sig_next_strt_strb_reg(40),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(60),
      Q => sig_next_strt_strb_reg(41),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(61),
      Q => sig_next_strt_strb_reg(42),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(62),
      Q => sig_next_strt_strb_reg(43),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(63),
      Q => sig_next_strt_strb_reg(44),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(64),
      Q => sig_next_strt_strb_reg(45),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(65),
      Q => sig_next_strt_strb_reg(46),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(66),
      Q => sig_next_strt_strb_reg(47),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(67),
      Q => sig_next_strt_strb_reg(48),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(68),
      Q => sig_next_strt_strb_reg(49),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(23),
      Q => sig_next_strt_strb_reg(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(69),
      Q => sig_next_strt_strb_reg(50),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(70),
      Q => sig_next_strt_strb_reg(51),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(71),
      Q => sig_next_strt_strb_reg(52),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(72),
      Q => sig_next_strt_strb_reg(53),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(73),
      Q => sig_next_strt_strb_reg(54),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(74),
      Q => sig_next_strt_strb_reg(55),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(75),
      Q => sig_next_strt_strb_reg(56),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(76),
      Q => sig_next_strt_strb_reg(57),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(77),
      Q => sig_next_strt_strb_reg(58),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(78),
      Q => sig_next_strt_strb_reg(59),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_strt_strb_reg(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(79),
      Q => sig_next_strt_strb_reg(60),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(80),
      Q => sig_next_strt_strb_reg(61),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(81),
      Q => sig_next_strt_strb_reg(62),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(82),
      Q => sig_next_strt_strb_reg(63),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(83),
      Q => sig_next_strt_strb_reg(64),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(84),
      Q => sig_next_strt_strb_reg(65),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(85),
      Q => sig_next_strt_strb_reg(66),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(86),
      Q => sig_next_strt_strb_reg(67),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(87),
      Q => sig_next_strt_strb_reg(68),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(88),
      Q => sig_next_strt_strb_reg(69),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => sig_next_strt_strb_reg(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(89),
      Q => sig_next_strt_strb_reg(70),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(90),
      Q => sig_next_strt_strb_reg(71),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(91),
      Q => sig_next_strt_strb_reg(72),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(92),
      Q => sig_next_strt_strb_reg(73),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(93),
      Q => sig_next_strt_strb_reg(74),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(94),
      Q => sig_next_strt_strb_reg(75),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(95),
      Q => sig_next_strt_strb_reg(76),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(96),
      Q => sig_next_strt_strb_reg(77),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(97),
      Q => sig_next_strt_strb_reg(78),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(98),
      Q => sig_next_strt_strb_reg(79),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => sig_next_strt_strb_reg(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(99),
      Q => sig_next_strt_strb_reg(80),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(100),
      Q => sig_next_strt_strb_reg(81),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(101),
      Q => sig_next_strt_strb_reg(82),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(102),
      Q => sig_next_strt_strb_reg(83),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(103),
      Q => sig_next_strt_strb_reg(84),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(104),
      Q => sig_next_strt_strb_reg(85),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(105),
      Q => sig_next_strt_strb_reg(86),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(106),
      Q => sig_next_strt_strb_reg(87),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(107),
      Q => sig_next_strt_strb_reg(88),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(108),
      Q => sig_next_strt_strb_reg(89),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(27),
      Q => sig_next_strt_strb_reg(8),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(109),
      Q => sig_next_strt_strb_reg(90),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(110),
      Q => sig_next_strt_strb_reg(91),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(111),
      Q => sig_next_strt_strb_reg(92),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(112),
      Q => sig_next_strt_strb_reg(93),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(113),
      Q => sig_next_strt_strb_reg(94),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(114),
      Q => sig_next_strt_strb_reg(95),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(115),
      Q => sig_next_strt_strb_reg(96),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(116),
      Q => sig_next_strt_strb_reg(97),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(117),
      Q => sig_next_strt_strb_reg(98),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(118),
      Q => sig_next_strt_strb_reg(99),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
\sig_next_strt_strb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(28),
      Q => sig_next_strt_strb_reg(9),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\
    );
sig_rd_sts_interr_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_calc_err,
      I1 => sig_rd_sts_slverr_reg_reg(0),
      O => sig_rd_sts_interr_reg0
    );
sig_rd_sts_slverr_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_data2rsc_slverr,
      I1 => sig_rd_sts_slverr_reg_reg(1),
      O => sig_rd_sts_slverr_reg0
    );
\sig_sstrb_stop_mask[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => \^sig_halt_reg_dly2\,
      I2 => sig_sstrb_stop_mask(0),
      O => sig_halt_reg_dly3_reg_0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(122),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(122),
      I4 => \^sig_data2addr_stop_req\,
      O => din(122)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(32),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(32),
      I4 => \^sig_data2addr_stop_req\,
      O => din(32)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(31),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(31),
      I4 => \^sig_data2addr_stop_req\,
      O => din(31)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(30),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(30),
      I4 => \^sig_data2addr_stop_req\,
      O => din(30)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(29),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(29),
      I4 => \^sig_data2addr_stop_req\,
      O => din(29)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(28),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(28),
      I4 => \^sig_data2addr_stop_req\,
      O => din(28)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(27),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(27),
      I4 => \^sig_data2addr_stop_req\,
      O => din(27)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(26),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(26),
      I4 => \^sig_data2addr_stop_req\,
      O => din(26)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(25),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(25),
      I4 => \^sig_data2addr_stop_req\,
      O => din(25)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(24),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(24),
      I4 => \^sig_data2addr_stop_req\,
      O => din(24)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(23),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(23),
      I4 => \^sig_data2addr_stop_req\,
      O => din(23)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(121),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(121),
      I4 => \^sig_data2addr_stop_req\,
      O => din(121)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(22),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(22),
      I4 => \^sig_data2addr_stop_req\,
      O => din(22)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(21),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(21),
      I4 => \^sig_data2addr_stop_req\,
      O => din(21)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(20),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(20),
      I4 => \^sig_data2addr_stop_req\,
      O => din(20)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(19),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(19),
      I4 => \^sig_data2addr_stop_req\,
      O => din(19)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(18),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(18),
      I4 => \^sig_data2addr_stop_req\,
      O => din(18)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(17),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(17),
      I4 => \^sig_data2addr_stop_req\,
      O => din(17)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(16),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(16),
      I4 => \^sig_data2addr_stop_req\,
      O => din(16)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(15),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(15),
      I4 => \^sig_data2addr_stop_req\,
      O => din(15)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(14),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(14),
      I4 => \^sig_data2addr_stop_req\,
      O => din(14)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(13),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(13),
      I4 => \^sig_data2addr_stop_req\,
      O => din(13)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(120),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(120),
      I4 => \^sig_data2addr_stop_req\,
      O => din(120)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(12),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(12),
      I4 => \^sig_data2addr_stop_req\,
      O => din(12)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(11),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(11),
      I4 => \^sig_data2addr_stop_req\,
      O => din(11)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(10),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(10),
      I4 => \^sig_data2addr_stop_req\,
      O => din(10)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(9),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(9),
      I4 => \^sig_data2addr_stop_req\,
      O => din(9)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(8),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(8),
      I4 => \^sig_data2addr_stop_req\,
      O => din(8)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(7),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(7),
      I4 => \^sig_data2addr_stop_req\,
      O => din(7)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(6),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(6),
      I4 => \^sig_data2addr_stop_req\,
      O => din(6)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(5),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(5),
      I4 => \^sig_data2addr_stop_req\,
      O => din(5)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(4),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(4),
      I4 => \^sig_data2addr_stop_req\,
      O => din(4)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(3),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(3),
      I4 => \^sig_data2addr_stop_req\,
      O => din(3)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(119),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(119),
      I4 => \^sig_data2addr_stop_req\,
      O => din(119)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(2),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(2),
      I4 => \^sig_data2addr_stop_req\,
      O => din(2)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(1),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(1),
      I4 => \^sig_data2addr_stop_req\,
      O => din(1)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(0),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(0),
      I4 => \^sig_data2addr_stop_req\,
      O => din(0)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FFFF"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(1),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_next_calc_error_reg,
      I4 => sig_dqual_reg_full,
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_134_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808080800"
    )
        port map (
      I0 => \^sig_data2addr_stop_req\,
      I1 => sig_dqual_reg_full,
      I2 => sig_next_calc_error_reg,
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      I5 => sig_addr_posted_cntr(2),
      O => \xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(118),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(118),
      I4 => \^sig_data2addr_stop_req\,
      O => din(118)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(117),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(117),
      I4 => \^sig_data2addr_stop_req\,
      O => din(117)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(116),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(116),
      I4 => \^sig_data2addr_stop_req\,
      O => din(116)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(115),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(115),
      I4 => \^sig_data2addr_stop_req\,
      O => din(115)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(114),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(114),
      I4 => \^sig_data2addr_stop_req\,
      O => din(114)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(113),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(113),
      I4 => \^sig_data2addr_stop_req\,
      O => din(113)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005510"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_134_n_0\,
      I1 => \^sig_data2rsc_valid\,
      I2 => m_axi_mm2s_rvalid,
      I3 => \^sig_data2addr_stop_req\,
      I4 => full,
      O => wr_en
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(112),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(112),
      I4 => \^sig_data2addr_stop_req\,
      O => din(112)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(111),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(111),
      I4 => \^sig_data2addr_stop_req\,
      O => din(111)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(110),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(110),
      I4 => \^sig_data2addr_stop_req\,
      O => din(110)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(109),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(109),
      I4 => \^sig_data2addr_stop_req\,
      O => din(109)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(108),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(108),
      I4 => \^sig_data2addr_stop_req\,
      O => din(108)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(107),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(107),
      I4 => \^sig_data2addr_stop_req\,
      O => din(107)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(106),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(106),
      I4 => \^sig_data2addr_stop_req\,
      O => din(106)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(105),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(105),
      I4 => \^sig_data2addr_stop_req\,
      O => din(105)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(104),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(104),
      I4 => \^sig_data2addr_stop_req\,
      O => din(104)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(103),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(103),
      I4 => \^sig_data2addr_stop_req\,
      O => din(103)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0\,
      I1 => sig_next_cmd_cmplt_reg,
      I2 => m_axi_mm2s_rlast,
      O => din(129)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(102),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(102),
      I4 => \^sig_data2addr_stop_req\,
      O => din(102)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(101),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(101),
      I4 => \^sig_data2addr_stop_req\,
      O => din(101)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(100),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(100),
      I4 => \^sig_data2addr_stop_req\,
      O => din(100)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(99),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(99),
      I4 => \^sig_data2addr_stop_req\,
      O => din(99)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(98),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(98),
      I4 => \^sig_data2addr_stop_req\,
      O => din(98)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(97),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(97),
      I4 => \^sig_data2addr_stop_req\,
      O => din(97)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(96),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(96),
      I4 => \^sig_data2addr_stop_req\,
      O => din(96)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(95),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(95),
      I4 => \^sig_data2addr_stop_req\,
      O => din(95)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(94),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(94),
      I4 => \^sig_data2addr_stop_req\,
      O => din(94)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(93),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(93),
      I4 => \^sig_data2addr_stop_req\,
      O => din(93)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \xpm_fifo_instance.xpm_fifo_sync_inst_i_135_n_0\,
      I1 => sig_next_eof_reg,
      I2 => m_axi_mm2s_rlast,
      O => din(128)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(92),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(92),
      I4 => \^sig_data2addr_stop_req\,
      O => din(92)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(91),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(91),
      I4 => \^sig_data2addr_stop_req\,
      O => din(91)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(90),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(90),
      I4 => \^sig_data2addr_stop_req\,
      O => din(90)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(89),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(89),
      I4 => \^sig_data2addr_stop_req\,
      O => din(89)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(88),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(88),
      I4 => \^sig_data2addr_stop_req\,
      O => din(88)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(87),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(87),
      I4 => \^sig_data2addr_stop_req\,
      O => din(87)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(86),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(86),
      I4 => \^sig_data2addr_stop_req\,
      O => din(86)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(85),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(85),
      I4 => \^sig_data2addr_stop_req\,
      O => din(85)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(84),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(84),
      I4 => \^sig_data2addr_stop_req\,
      O => din(84)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(83),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(83),
      I4 => \^sig_data2addr_stop_req\,
      O => din(83)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(127),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(127),
      I4 => \^sig_data2addr_stop_req\,
      O => din(127)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(82),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(82),
      I4 => \^sig_data2addr_stop_req\,
      O => din(82)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(81),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(81),
      I4 => \^sig_data2addr_stop_req\,
      O => din(81)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(80),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(80),
      I4 => \^sig_data2addr_stop_req\,
      O => din(80)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(79),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(79),
      I4 => \^sig_data2addr_stop_req\,
      O => din(79)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(78),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(78),
      I4 => \^sig_data2addr_stop_req\,
      O => din(78)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(77),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(77),
      I4 => \^sig_data2addr_stop_req\,
      O => din(77)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(76),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(76),
      I4 => \^sig_data2addr_stop_req\,
      O => din(76)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(75),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(75),
      I4 => \^sig_data2addr_stop_req\,
      O => din(75)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(74),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(74),
      I4 => \^sig_data2addr_stop_req\,
      O => din(74)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(73),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(73),
      I4 => \^sig_data2addr_stop_req\,
      O => din(73)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(126),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(126),
      I4 => \^sig_data2addr_stop_req\,
      O => din(126)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(72),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(72),
      I4 => \^sig_data2addr_stop_req\,
      O => din(72)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(71),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(71),
      I4 => \^sig_data2addr_stop_req\,
      O => din(71)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(70),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(70),
      I4 => \^sig_data2addr_stop_req\,
      O => din(70)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(69),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(69),
      I4 => \^sig_data2addr_stop_req\,
      O => din(69)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(68),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(68),
      I4 => \^sig_data2addr_stop_req\,
      O => din(68)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(67),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(67),
      I4 => \^sig_data2addr_stop_req\,
      O => din(67)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(66),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(66),
      I4 => \^sig_data2addr_stop_req\,
      O => din(66)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(65),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(65),
      I4 => \^sig_data2addr_stop_req\,
      O => din(65)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(64),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(64),
      I4 => \^sig_data2addr_stop_req\,
      O => din(64)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(63),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(63),
      I4 => \^sig_data2addr_stop_req\,
      O => din(63)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(125),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(125),
      I4 => \^sig_data2addr_stop_req\,
      O => din(125)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(62),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(62),
      I4 => \^sig_data2addr_stop_req\,
      O => din(62)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(61),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(61),
      I4 => \^sig_data2addr_stop_req\,
      O => din(61)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(60),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(60),
      I4 => \^sig_data2addr_stop_req\,
      O => din(60)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(59),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(59),
      I4 => \^sig_data2addr_stop_req\,
      O => din(59)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(58),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(58),
      I4 => \^sig_data2addr_stop_req\,
      O => din(58)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(57),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(57),
      I4 => \^sig_data2addr_stop_req\,
      O => din(57)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(56),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(56),
      I4 => \^sig_data2addr_stop_req\,
      O => din(56)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(55),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(55),
      I4 => \^sig_data2addr_stop_req\,
      O => din(55)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(54),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(54),
      I4 => \^sig_data2addr_stop_req\,
      O => din(54)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(53),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(53),
      I4 => \^sig_data2addr_stop_req\,
      O => din(53)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(124),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(124),
      I4 => \^sig_data2addr_stop_req\,
      O => din(124)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(52),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(52),
      I4 => \^sig_data2addr_stop_req\,
      O => din(52)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(51),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(51),
      I4 => \^sig_data2addr_stop_req\,
      O => din(51)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(50),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(50),
      I4 => \^sig_data2addr_stop_req\,
      O => din(50)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(49),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(49),
      I4 => \^sig_data2addr_stop_req\,
      O => din(49)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(48),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(48),
      I4 => \^sig_data2addr_stop_req\,
      O => din(48)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(47),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(47),
      I4 => \^sig_data2addr_stop_req\,
      O => din(47)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(46),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(46),
      I4 => \^sig_data2addr_stop_req\,
      O => din(46)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(45),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(45),
      I4 => \^sig_data2addr_stop_req\,
      O => din(45)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(44),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(44),
      I4 => \^sig_data2addr_stop_req\,
      O => din(44)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(43),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(43),
      I4 => \^sig_data2addr_stop_req\,
      O => din(43)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(123),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(123),
      I4 => \^sig_data2addr_stop_req\,
      O => din(123)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(42),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(42),
      I4 => \^sig_data2addr_stop_req\,
      O => din(42)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(41),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(41),
      I4 => \^sig_data2addr_stop_req\,
      O => din(41)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(40),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(40),
      I4 => \^sig_data2addr_stop_req\,
      O => din(40)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(39),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(39),
      I4 => \^sig_data2addr_stop_req\,
      O => din(39)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(38),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(38),
      I4 => \^sig_data2addr_stop_req\,
      O => din(38)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(37),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(37),
      I4 => \^sig_data2addr_stop_req\,
      O => din(37)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(36),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(36),
      I4 => \^sig_data2addr_stop_req\,
      O => din(36)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(35),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(35),
      I4 => \^sig_data2addr_stop_req\,
      O => din(35)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(34),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(34),
      I4 => \^sig_data2addr_stop_req\,
      O => din(34)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD0D"
    )
        port map (
      I0 => sig_last_dbeat_reg_n_0,
      I1 => sig_next_last_strb_reg(33),
      I2 => sig_first_dbeat,
      I3 => sig_next_strt_strb_reg(33),
      I4 => \^sig_data2addr_stop_req\,
      O => din(33)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_s2mm_scatter is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_btt_cntr_dup_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    sig_scatter2drc_cmd_ready : out STD_LOGIC;
    sig_eop_halt_xfer_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_2\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_3\ : out STD_LOGIC;
    \sig_max_first_increment_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_reg_out_reg_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    \sig_data_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_strb_reg_out_reg[0]_4\ : out STD_LOGIC;
    sig_cmd_empty_reg_0 : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_btt_cntr_reg[24]_0\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    sig_curr_eof_reg_reg_0 : in STD_LOGIC_VECTOR ( 26 downto 0 );
    sig_m_valid_dup_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[25]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd : in STD_LOGIC;
    sig_s_ready_dup_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_s_ready_dup_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]_6\ : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_skid_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_s2mm_scatter : entity is "axi_datamover_s2mm_scatter";
end CNN_imp_axi_dma_0_0_axi_datamover_s2mm_scatter;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_s2mm_scatter is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^inferred_gen.cnt_i_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_MSSAI_SKID_BUF_n_11 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_4 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_17 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SLICE_INSERTION_n_1 : STD_LOGIC;
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_3 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal ld_btt_cntr_reg1 : STD_LOGIC;
  signal ld_btt_cntr_reg10 : STD_LOGIC;
  signal ld_btt_cntr_reg2 : STD_LOGIC;
  signal ld_btt_cntr_reg3 : STD_LOGIC;
  signal ld_btt_cntr_reg30 : STD_LOGIC;
  signal lsig_absorb2tlast : STD_LOGIC;
  signal lsig_set_absorb2tlast1 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_btt_cntr02_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 25 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_7\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_4 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_5 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_6 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_7 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[25]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_7_n_0 : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_4\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_5\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_6\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_7\ : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_4 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_5 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_6 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_7 : STD_LOGIC;
  signal sig_cmd_full : STD_LOGIC;
  signal sig_cmd_full0 : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal \^sig_eop_halt_xfer_reg_0\ : STD_LOGIC;
  signal sig_eop_sent1_out : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_eop_sent_reg0 : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \^sig_last_reg_out_reg_0\ : STD_LOGIC;
  signal sig_ld_cmd : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal \sig_max_first_increment[0]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_max_first_increment_reg[0]_0\ : STD_LOGIC;
  signal \^sig_scatter2drc_cmd_ready\ : STD_LOGIC;
  signal \^sig_strb_reg_out_reg[0]\ : STD_LOGIC;
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_tstrb_fifo_rdy : STD_LOGIC;
  signal sig_valid_fifo_ld12_out : STD_LOGIC;
  signal slice_insert_data : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal slice_insert_valid : STD_LOGIC;
  signal \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[16]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[17]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[18]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[19]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[20]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[21]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[22]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[23]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[24]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[25]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sig_btt_cntr_prv0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sig_btt_cntr_prv0_carry__2\ : label is 35;
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[16]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[17]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[18]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[19]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[20]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[21]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[22]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[23]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[24]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[25]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of sig_btt_lteq_max_first_incr0_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \sig_btt_lteq_max_first_incr0_carry__0\ : label is 11;
begin
  D(0) <= \^d\(0);
  \INFERRED_GEN.cnt_i_reg[0]\(0) <= \^inferred_gen.cnt_i_reg[0]\(0);
  Q(0) <= \^q\(0);
  \sig_btt_cntr_dup_reg[24]_0\(24 downto 0) <= sig_btt_cntr_dup(24 downto 0);
  sig_eop_halt_xfer_reg_0 <= \^sig_eop_halt_xfer_reg_0\;
  sig_last_reg_out_reg_0 <= \^sig_last_reg_out_reg_0\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
  \sig_max_first_increment_reg[0]_0\ <= \^sig_max_first_increment_reg[0]_0\;
  sig_scatter2drc_cmd_ready <= \^sig_scatter2drc_cmd_ready\;
  \sig_strb_reg_out_reg[0]\ <= \^sig_strb_reg_out_reg[0]\;
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sig_scatter2drc_cmd_ready\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      O => sig_cmd_empty_reg_0
    );
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_TSTRB_FIFO_n_17,
      Q => lsig_absorb2tlast,
      R => '0'
    );
I_MSSAI_SKID_BUF: entity work.CNN_imp_axi_dma_0_0_axi_datamover_mssai_skid_buf
     port map (
      CO(0) => \^d\(0),
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\ => \^sig_eop_halt_xfer_reg_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      Q(0) => \^q\(0),
      ld_btt_cntr_reg10 => ld_btt_cntr_reg10,
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_set_absorb2tlast1 => lsig_set_absorb2tlast1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => I_MSSAI_SKID_BUF_n_11,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_i_2_n_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_i_3_n_0,
      sig_cmd_empty_reg => \^sig_last_reg_out_reg_0\,
      sig_cmd_full0 => sig_cmd_full0,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSSAI_SKID_BUF_n_4,
      \sig_data_reg_out_reg[7]_0\(7 downto 0) => \sig_data_reg_out_reg[7]\(7 downto 0),
      \sig_data_reg_out_reg[7]_1\(7 downto 0) => \sig_data_reg_out_reg[7]_0\(7 downto 0),
      \sig_data_reg_out_reg[7]_2\(7 downto 0) => \sig_data_reg_out_reg[7]_1\(7 downto 0),
      \sig_data_reg_out_reg[7]_3\(7 downto 0) => \sig_data_reg_out_reg[7]_2\(7 downto 0),
      \sig_data_skid_reg_reg[7]_0\(7 downto 0) => \sig_data_skid_reg_reg[7]\(7 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_eop_halt_xfer_reg(0) => sig_last_reg_out_reg_1(0),
      sig_eop_halt_xfer_reg_0(0) => sig_last_reg_out_reg_2(0),
      sig_eop_halt_xfer_reg_1(0) => sig_last_reg_out_reg_3(0),
      sig_eop_halt_xfer_reg_2(0) => sig_last_reg_out_reg_4(0),
      sig_eop_sent1_out => sig_eop_sent1_out,
      sig_eop_sent_reg_reg(1) => sig_tstrb_fifo_data_out(3),
      sig_eop_sent_reg_reg(0) => \^inferred_gen.cnt_i_reg[0]\(0),
      sig_ld_cmd => sig_ld_cmd,
      sig_m_valid_dup_reg_0 => sig_m_valid_dup_reg,
      sig_m_valid_out_reg_0 => \^sig_m_valid_out_reg\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup_reg_0 => sig_s_ready_dup_reg,
      sig_s_ready_dup_reg_1 => sig_s_ready_dup_reg_0,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_reg => sig_sm_pop_cmd_fifo_reg,
      \sig_strb_reg_out_reg[0]_0\ => \^sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_4\,
      \sig_strb_reg_out_reg[0]_2\ => \sig_strb_reg_out_reg[0]_6\,
      sig_stream_rst => sig_stream_rst,
      sig_strm_tlast => sig_strm_tlast,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
I_TSTRB_FIFO: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized8\
     port map (
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ => \^sig_m_valid_out_reg\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ => \^sig_eop_halt_xfer_reg_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\(1 downto 0) => slice_insert_data(4 downto 3),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INFERRED_GEN.cnt_i_reg[4]\ => I_TSTRB_FIFO_n_17,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(0) => \^q\(0),
      lsig_absorb2tlast => lsig_absorb2tlast,
      lsig_set_absorb2tlast1 => lsig_set_absorb2tlast1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1) => sig_tstrb_fifo_data_out(3),
      \out\(0) => \^inferred_gen.cnt_i_reg[0]\(0),
      \sig_byte_cntr_reg[0]\ => \^sig_strb_reg_out_reg[0]\,
      \sig_byte_cntr_reg[0]_0\(0) => \sig_byte_cntr_reg[0]\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg0 => sig_eop_sent_reg0,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_last_reg_out_reg(0) => sig_last_reg_out_reg(0),
      sig_last_reg_out_reg_0 => \^sig_last_reg_out_reg_0\,
      sig_last_reg_out_reg_1(0) => sig_last_reg_out_reg_1(1),
      sig_last_reg_out_reg_2(0) => sig_last_reg_out_reg_2(1),
      sig_last_reg_out_reg_3(0) => sig_last_reg_out_reg_3(1),
      sig_last_reg_out_reg_4(0) => sig_last_reg_out_reg_4(1),
      \sig_strb_reg_out_reg[0]\ => \sig_strb_reg_out_reg[0]_0\,
      \sig_strb_reg_out_reg[0]_0\ => \sig_strb_reg_out_reg[0]_1\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_2\,
      \sig_strb_reg_out_reg[0]_2\ => \sig_strb_reg_out_reg[0]_3\,
      \sig_strb_reg_out_reg[0]_3\(0) => \sig_strb_reg_out_reg[0]_5\(0),
      sig_strm_tlast => sig_strm_tlast,
      slice_insert_valid => slice_insert_valid
    );
SLICE_INSERTION: entity work.CNN_imp_axi_dma_0_0_axi_datamover_slice
     port map (
      CO(0) => \^d\(0),
      E(0) => sig_btt_cntr02_out,
      Q(1 downto 0) => slice_insert_data(4 downto 3),
      S(4) => SLICE_INSERTION_n_6,
      S(3) => SLICE_INSERTION_n_7,
      S(2) => SLICE_INSERTION_n_8,
      S(1) => SLICE_INSERTION_n_9,
      S(0) => SLICE_INSERTION_n_10,
      SR(0) => I_MSSAI_SKID_BUF_n_4,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => SLICE_INSERTION_n_3,
      ld_btt_cntr_reg2 => ld_btt_cntr_reg2,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg_0 => I_TSTRB_FIFO_n_0,
      \out\(9 downto 0) => sig_btt_cntr_dup(25 downto 16),
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_cmd_full => sig_cmd_full,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_eop_halt_xfer_reg => SLICE_INSERTION_n_1,
      sig_eop_halt_xfer_reg_0 => \^sig_eop_halt_xfer_reg_0\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_stream_rst => sig_stream_rst,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      sig_valid_fifo_ld12_out => sig_valid_fifo_ld12_out,
      slice_insert_valid => slice_insert_valid
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_3,
      Q => ld_btt_cntr_reg1,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => ld_btt_cntr_reg1,
      Q => ld_btt_cntr_reg2,
      R => ld_btt_cntr_reg10
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => ld_btt_cntr_reg2,
      O => ld_btt_cntr_reg30
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_tstrb_fifo_rdy,
      D => ld_btt_cntr_reg30,
      Q => ld_btt_cntr_reg3,
      R => ld_btt_cntr_reg10
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(0),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(0),
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(10),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(10),
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(11),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(11),
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(12),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(12),
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(13),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(13),
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(14),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(14),
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(15),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(15),
      O => sel0(15)
    );
\sig_btt_cntr[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(16),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(16),
      O => sel0(16)
    );
\sig_btt_cntr[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(17),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(17),
      O => sel0(17)
    );
\sig_btt_cntr[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(18),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(18),
      O => sel0(18)
    );
\sig_btt_cntr[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(19),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(19),
      O => sel0(19)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(1),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(1),
      O => sel0(1)
    );
\sig_btt_cntr[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(20),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(20),
      O => sel0(20)
    );
\sig_btt_cntr[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(21),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(21),
      O => sel0(21)
    );
\sig_btt_cntr[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(22),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(22),
      O => sel0(22)
    );
\sig_btt_cntr[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(23),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(23),
      O => sel0(23)
    );
\sig_btt_cntr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(24),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(24),
      O => sel0(24)
    );
\sig_btt_cntr[25]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(25),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(25),
      O => sel0(25)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(2),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(2),
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(3),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(3),
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(4),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(4),
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(5),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(5),
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(6),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(6),
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(7),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(7),
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(8),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(8),
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(9),
      I1 => sig_sm_ld_dre_cmd,
      I2 => sig_cmd_full,
      I3 => sig_btt_cntr_prv0(9),
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(16),
      Q => sig_btt_cntr_dup(16),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(17),
      Q => sig_btt_cntr_dup(17),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(18),
      Q => sig_btt_cntr_dup(18),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(19),
      Q => sig_btt_cntr_dup(19),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(20),
      Q => sig_btt_cntr_dup(20),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(21),
      Q => sig_btt_cntr_dup(21),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(22),
      Q => sig_btt_cntr_dup(22),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(23),
      Q => sig_btt_cntr_dup(23),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(24),
      Q => sig_btt_cntr_dup(24),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(25),
      Q => sig_btt_cntr_dup(25),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => I_MSSAI_SKID_BUF_n_4
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_cntr_prv0_carry_n_0,
      CO(6) => sig_btt_cntr_prv0_carry_n_1,
      CO(5) => sig_btt_cntr_prv0_carry_n_2,
      CO(4) => sig_btt_cntr_prv0_carry_n_3,
      CO(3) => sig_btt_cntr_prv0_carry_n_4,
      CO(2) => sig_btt_cntr_prv0_carry_n_5,
      CO(1) => sig_btt_cntr_prv0_carry_n_6,
      CO(0) => sig_btt_cntr_prv0_carry_n_7,
      DI(7 downto 0) => sig_btt_cntr_dup(7 downto 0),
      O(7 downto 0) => sig_btt_cntr_prv0(7 downto 0),
      S(7 downto 0) => S(7 downto 0)
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(6) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(5) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(4) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CO(3) => \sig_btt_cntr_prv0_carry__0_n_4\,
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_5\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_6\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_7\,
      DI(7 downto 0) => sig_btt_cntr_dup(15 downto 8),
      O(7 downto 0) => sig_btt_cntr_prv0(15 downto 8),
      S(7 downto 0) => \sig_btt_cntr_dup_reg[15]_0\(7 downto 0)
    );
\sig_btt_cntr_prv0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_prv0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(6) => \sig_btt_cntr_prv0_carry__1_n_1\,
      CO(5) => \sig_btt_cntr_prv0_carry__1_n_2\,
      CO(4) => \sig_btt_cntr_prv0_carry__1_n_3\,
      CO(3) => \sig_btt_cntr_prv0_carry__1_n_4\,
      CO(2) => \sig_btt_cntr_prv0_carry__1_n_5\,
      CO(1) => \sig_btt_cntr_prv0_carry__1_n_6\,
      CO(0) => \sig_btt_cntr_prv0_carry__1_n_7\,
      DI(7 downto 0) => sig_btt_cntr_dup(23 downto 16),
      O(7 downto 0) => sig_btt_cntr_prv0(23 downto 16),
      S(7 downto 0) => \sig_btt_cntr_dup_reg[23]_0\(7 downto 0)
    );
\sig_btt_cntr_prv0_carry__2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_prv0_carry__1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_prv0_carry__2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => sig_btt_cntr_dup(24),
      O(7 downto 2) => \NLW_sig_btt_cntr_prv0_carry__2_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sig_btt_cntr_prv0(25 downto 24),
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr_prv0_carry__2_i_1_n_0\,
      S(0) => \sig_btt_cntr_dup_reg[25]_0\(0)
    );
\sig_btt_cntr_prv0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(25),
      I1 => \sig_btt_cntr_reg_n_0_[25]\,
      I2 => \^d\(0),
      O => \sig_btt_cntr_prv0_carry__2_i_1_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(0),
      Q => \sig_btt_cntr_reg[24]_0\(0),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(10),
      Q => \sig_btt_cntr_reg[24]_0\(10),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(11),
      Q => \sig_btt_cntr_reg[24]_0\(11),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(12),
      Q => \sig_btt_cntr_reg[24]_0\(12),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(13),
      Q => \sig_btt_cntr_reg[24]_0\(13),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(14),
      Q => \sig_btt_cntr_reg[24]_0\(14),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(15),
      Q => \sig_btt_cntr_reg[24]_0\(15),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(16),
      Q => \sig_btt_cntr_reg[24]_0\(16),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(17),
      Q => \sig_btt_cntr_reg[24]_0\(17),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(18),
      Q => \sig_btt_cntr_reg[24]_0\(18),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(19),
      Q => \sig_btt_cntr_reg[24]_0\(19),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(1),
      Q => \sig_btt_cntr_reg[24]_0\(1),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(20),
      Q => \sig_btt_cntr_reg[24]_0\(20),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(21),
      Q => \sig_btt_cntr_reg[24]_0\(21),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(22),
      Q => \sig_btt_cntr_reg[24]_0\(22),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(23),
      Q => \sig_btt_cntr_reg[24]_0\(23),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(24),
      Q => \sig_btt_cntr_reg[24]_0\(24),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(25),
      Q => \sig_btt_cntr_reg_n_0_[25]\,
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(2),
      Q => \sig_btt_cntr_reg[24]_0\(2),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(3),
      Q => \sig_btt_cntr_reg[24]_0\(3),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(4),
      Q => \sig_btt_cntr_reg[24]_0\(4),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(5),
      Q => \sig_btt_cntr_reg[24]_0\(5),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(6),
      Q => \sig_btt_cntr_reg[24]_0\(6),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(7),
      Q => \sig_btt_cntr_reg[24]_0\(7),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(8),
      Q => \sig_btt_cntr_reg[24]_0\(8),
      R => I_MSSAI_SKID_BUF_n_4
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr02_out,
      D => sel0(9),
      Q => \sig_btt_cntr_reg[24]_0\(9),
      R => I_MSSAI_SKID_BUF_n_4
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_btt_eq_0_i_4_n_0,
      I1 => sig_btt_eq_0_i_5_n_0,
      I2 => sel0(21),
      I3 => sel0(24),
      I4 => sel0(19),
      I5 => sel0(14),
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => sel0(9),
      I4 => sig_btt_eq_0_i_6_n_0,
      I5 => sig_btt_eq_0_i_7_n_0,
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(18),
      I1 => sel0(17),
      I2 => sel0(25),
      I3 => sel0(20),
      I4 => sel0(2),
      I5 => sel0(10),
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => sel0(23),
      I1 => sig_curr_eof_reg_reg_0(22),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(22),
      I4 => sel0(15),
      I5 => sel0(12),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => sel0(16),
      I1 => sig_curr_eof_reg_reg_0(7),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(7),
      I4 => sel0(3),
      I5 => sel0(13),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => sel0(8),
      I1 => sig_curr_eof_reg_reg_0(5),
      I2 => sig_ld_cmd,
      I3 => sig_btt_cntr_prv0(5),
      I4 => sel0(11),
      I5 => sel0(6),
      O => sig_btt_eq_0_i_7_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_11,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(6) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(5) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(4) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CO(3) => sig_btt_lteq_max_first_incr0_carry_n_4,
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_5,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_6,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_7,
      DI(7 downto 1) => B"0000000",
      DI(0) => sig_btt_lteq_max_first_incr0_carry_i_1_n_0,
      O(7 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(7 downto 0),
      S(7) => sig_btt_lteq_max_first_incr0_carry_i_2_n_0,
      S(6) => sig_btt_lteq_max_first_incr0_carry_i_3_n_0,
      S(5) => sig_btt_lteq_max_first_incr0_carry_i_4_n_0,
      S(4) => sig_btt_lteq_max_first_incr0_carry_i_5_n_0,
      S(3) => sig_btt_lteq_max_first_incr0_carry_i_6_n_0,
      S(2) => sig_btt_lteq_max_first_incr0_carry_i_7_n_0,
      S(1) => sig_btt_lteq_max_first_incr0_carry_i_8_n_0,
      S(0) => sig_btt_lteq_max_first_incr0_carry_i_9_n_0
    );
\sig_btt_lteq_max_first_incr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_btt_lteq_max_first_incr0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sig_btt_lteq_max_first_incr0_carry__0_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \^d\(0),
      CO(3) => \sig_btt_lteq_max_first_incr0_carry__0_n_4\,
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__0_n_5\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__0_n_6\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => SLICE_INSERTION_n_6,
      S(3) => SLICE_INSERTION_n_7,
      S(2) => SLICE_INSERTION_n_8,
      S(1) => SLICE_INSERTION_n_9,
      S(0) => SLICE_INSERTION_n_10
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \^sig_max_first_increment_reg[0]_0\,
      I2 => sig_btt_cntr_dup(0),
      O => sig_btt_lteq_max_first_incr0_carry_i_1_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => sig_btt_cntr_dup(14),
      O => sig_btt_lteq_max_first_incr0_carry_i_2_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => sig_btt_cntr_dup(12),
      O => sig_btt_lteq_max_first_incr0_carry_i_3_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => sig_btt_cntr_dup(10),
      O => sig_btt_lteq_max_first_incr0_carry_i_4_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => sig_btt_cntr_dup(8),
      O => sig_btt_lteq_max_first_incr0_carry_i_5_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => sig_btt_cntr_dup(6),
      O => sig_btt_lteq_max_first_incr0_carry_i_6_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => sig_btt_cntr_dup(4),
      O => sig_btt_lteq_max_first_incr0_carry_i_7_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => sig_btt_cntr_dup(2),
      O => sig_btt_lteq_max_first_incr0_carry_i_8_n_0
    );
sig_btt_lteq_max_first_incr0_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => sig_btt_cntr_dup(0),
      I2 => \^sig_max_first_increment_reg[0]_0\,
      O => sig_btt_lteq_max_first_incr0_carry_i_9_n_0
    );
sig_cmd_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => '0',
      Q => \^sig_scatter2drc_cmd_ready\,
      S => sig_cmd_full0
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_sm_ld_dre_cmd,
      I1 => sig_cmd_full,
      O => sig_ld_cmd
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => '1',
      Q => sig_cmd_full,
      R => sig_cmd_full0
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_ld_cmd,
      D => sig_curr_eof_reg_reg_0(26),
      Q => sig_curr_eof_reg,
      R => sig_eop_sent_reg0
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_1,
      Q => \^sig_eop_halt_xfer_reg_0\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent1_out,
      Q => sig_eop_sent_reg,
      R => sig_eop_sent_reg0
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => sig_valid_fifo_ld12_out,
      I1 => sig_cmd_full,
      I2 => sig_sm_ld_dre_cmd,
      I3 => \^sig_max_first_increment_reg[0]_0\,
      O => \sig_max_first_increment[0]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[0]_i_1_n_0\,
      Q => \^sig_max_first_increment_reg[0]_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_fwft.empty_fwft_i_reg_0\ : out STD_LOGIC;
    \sig_token_cntr_reg[6]\ : out STD_LOGIC;
    \sig_sstrb_stop_mask_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : out STD_LOGIC;
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1153 downto 0 );
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\ : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ok_to_post_rd_addr_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_1 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_2 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_3 : in STD_LOGIC;
    sig_ok_to_post_rd_addr_i_2 : in STD_LOGIC;
    \sig_data_skid_reg_reg[16]_i_5\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[16]_i_5_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.CNN_imp_axi_dma_0_0_sync_fifo_fg
     port map (
      D(3 downto 0) => D(3 downto 0),
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(31 downto 0) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(31 downto 0),
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(3 downto 0) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(3 downto 0),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\ => \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\,
      Q(0) => Q(0),
      din(1153 downto 0) => din(1153 downto 0),
      empty => empty,
      full => full,
      \gen_fwft.empty_fwft_i_reg\ => \gen_fwft.empty_fwft_i_reg\,
      \gen_fwft.empty_fwft_i_reg_0\ => \gen_fwft.empty_fwft_i_reg_0\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_data_skid_reg_reg[0]\(4 downto 0) => \sig_data_skid_reg_reg[0]\(4 downto 0),
      \sig_data_skid_reg_reg[16]_i_5_0\ => \sig_data_skid_reg_reg[16]_i_5\,
      \sig_data_skid_reg_reg[16]_i_5_1\ => \sig_data_skid_reg_reg[16]_i_5_0\,
      sig_mmap_rst => sig_mmap_rst,
      sig_ok_to_post_rd_addr_i_2_0 => sig_ok_to_post_rd_addr_i_2,
      sig_ok_to_post_rd_addr_reg(4 downto 0) => sig_ok_to_post_rd_addr_reg(4 downto 0),
      sig_ok_to_post_rd_addr_reg_0 => sig_ok_to_post_rd_addr_reg_0,
      sig_ok_to_post_rd_addr_reg_1 => sig_ok_to_post_rd_addr_reg_1,
      sig_ok_to_post_rd_addr_reg_2 => sig_ok_to_post_rd_addr_reg_2,
      sig_ok_to_post_rd_addr_reg_3 => sig_ok_to_post_rd_addr_reg_3,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(0),
      \sig_sstrb_stop_mask_reg[3]\(3 downto 0) => \sig_sstrb_stop_mask_reg[3]\(3 downto 0),
      \sig_token_cntr_reg[6]\ => \sig_token_cntr_reg[6]\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gwdc.wr_data_count_i_reg[4]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_en : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_strm_tstrb : in STD_LOGIC;
    \sig_byte_cntr_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC;
    sig_clr_dbc_reg_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_byte_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\ is
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized0\
     port map (
      D(1 downto 0) => D(1 downto 0),
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(1 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \INCLUDE_PACKING.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => \INCLUDE_PACKING.lsig_packer_full_reg_0\,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(4 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(4 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(6 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(6 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\,
      \gwdc.wr_data_count_i_reg[4]\ => \gwdc.wr_data_count_i_reg[4]\,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]\,
      \sig_byte_cntr_reg[0]_0\ => \sig_byte_cntr_reg[0]_0\,
      \sig_byte_cntr_reg[2]\(0) => \sig_byte_cntr_reg[2]\(0),
      \sig_byte_cntr_reg[3]\ => \sig_byte_cntr_reg[3]\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_clr_dbc_reg_reg_0(1 downto 0) => sig_clr_dbc_reg_reg_0(1 downto 0),
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_m_valid_out_reg => E(0),
      sig_stream_rst => sig_stream_rst,
      sig_strm_tstrb => sig_strm_tstrb,
      \sig_xfer_len_reg_reg[0]\(1 downto 0) => \sig_xfer_len_reg_reg[0]\(1 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 37 downto 0 );
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 37 downto 0 );
    rd_en : in STD_LOGIC;
    lsig_packer_full : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_strb_reg_out[0]_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out[0]_i_3__0_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1\ : entity is "axi_datamover_sfifo_autord";
end \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1\;

architecture STRUCTURE of \CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1\ is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\CNN_imp_axi_dma_0_0_sync_fifo_fg__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      Q(2 downto 0) => Q(2 downto 0),
      din(37 downto 0) => din(37 downto 0),
      dout(37 downto 0) => dout(37 downto 0),
      empty => empty,
      full => full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\,
      \gen_wr_a.gen_word_narrow.mem_reg\(2 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg\(2 downto 0),
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => rd_en,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      \sig_strb_reg_out[0]_i_3__0\(0) => \sig_strb_reg_out[0]_i_3__0\(0),
      \sig_strb_reg_out[0]_i_3__0_0\ => \sig_strb_reg_out[0]_i_3__0_0\,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_wr_status_cntl is
  port (
    D : out STD_LOGIC_VECTOR ( 30 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_data2addr_stop_req : out STD_LOGIC;
    sig_halt_reg_dly2 : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_halt_reg_dly3_reg_0 : out STD_LOGIC;
    sig_halt_reg_dly3_reg_1 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_halt_reg_reg_0 : in STD_LOGIC;
    sig_halt_cmplt_reg : in STD_LOGIC;
    sig_next_calc_error_reg : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end CNN_imp_axi_dma_0_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_wr_status_cntl is
  signal \^d\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_35\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_36\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_37\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_39\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_10 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_8 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_9 : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_interr_reg0 : STD_LOGIC;
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal \^sig_data2addr_stop_req\ : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 32 downto 4 );
  signal \sig_halt_cmplt_i_2__0_n_0\ : STD_LOGIC;
  signal sig_halt_cmplt_i_4_n_0 : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal \^sig_halt_reg_dly2\ : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal sig_wdc_statcnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wsc2stat_status_valid\ : STD_LOGIC;
begin
  D(30 downto 0) <= \^d\(30 downto 0);
  sig_data2addr_stop_req <= \^sig_data2addr_stop_req\;
  sig_halt_reg_dly2 <= \^sig_halt_reg_dly2\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_wsc2stat_status_valid <= \^sig_wsc2stat_status_valid\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized6\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_35\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_36\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_37\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\(0) => \^d\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_39\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\(0) => sig_rd_empty,
      \INFERRED_GEN.cnt_i_reg[3]\ => I_WRESP_STATUS_FIFO_n_9,
      Q(3 downto 0) => sig_wdc_statcnt_reg(3 downto 0),
      \in\(28 downto 0) => \in\(28 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(28 downto 0) => sig_dcntl_sfifo_out(32 downto 4),
      sig_coelsc_interr_reg0 => sig_coelsc_interr_reg0,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_cmd_cmplt_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^d\(4),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^d\(14),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^d\(15),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^d\(16),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^d\(17),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^d\(18),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(21),
      Q => \^d\(19),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(22),
      Q => \^d\(20),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(23),
      Q => \^d\(21),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(24),
      Q => \^d\(22),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(25),
      Q => \^d\(23),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^d\(5),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(26),
      Q => \^d\(24),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(27),
      Q => \^d\(25),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(28),
      Q => \^d\(26),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(29),
      Q => \^d\(27),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(30),
      Q => \^d\(28),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(31),
      Q => \^d\(29),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^d\(6),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^d\(7),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^d\(8),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^d\(9),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^d\(10),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^d\(11),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^d\(12),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^d\(13),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => \^d\(1),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(32),
      Q => \^d\(30),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^sig_wsc2stat_status_valid\,
      I1 => sig_stat2wsc_status_ready,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_coelsc_interr_reg0,
      Q => \^d\(0),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_10,
      Q => \^d\(3),
      S => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      Q => sig_coelsc_reg_empty,
      S => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(5),
      Q => \^sig_wsc2stat_status_valid\,
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => \^d\(2),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0\
    );
I_WRESP_STATUS_FIFO: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized5\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_1,
      D(1) => I_WRESP_STATUS_FIFO_n_2,
      D(0) => I_WRESP_STATUS_FIFO_n_3,
      E(0) => I_WRESP_STATUS_FIFO_n_8,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_4,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg_0\ => I_WRESP_STATUS_FIFO_n_10,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_okay_reg_reg\(0) => sig_dcntl_sfifo_out(4),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => I_WRESP_STATUS_FIFO_n_9,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_5,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg_0\(2 downto 0) => \^d\(2 downto 0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_39\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => \^sig_data2addr_stop_req\,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => \out\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_8,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
\sig_halt_cmplt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4440"
    )
        port map (
      I0 => \sig_halt_cmplt_i_2__0_n_0\,
      I1 => \^sig_halt_reg_dly3\,
      I2 => sig_halt_cmplt_reg,
      I3 => sig_next_calc_error_reg,
      I4 => s2mm_halt_cmplt,
      O => sig_halt_reg_dly3_reg_0
    );
\sig_halt_cmplt_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FF7FFFFFFFF"
    )
        port map (
      I0 => sig_addr_reg_empty,
      I1 => \^sig_data2addr_stop_req\,
      I2 => sig_addr2wsc_calc_error,
      I3 => sig_addr_posted_cntr_reg(0),
      I4 => sig_addr_posted_cntr_reg(1),
      I5 => sig_halt_cmplt_i_4_n_0,
      O => \sig_halt_cmplt_i_2__0_n_0\
    );
sig_halt_cmplt_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(2),
      I1 => sig_addr_posted_cntr_reg(3),
      O => sig_halt_cmplt_i_4_n_0
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_data2addr_stop_req\,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => \^sig_halt_reg_dly2\,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_halt_reg_dly2\,
      Q => \^sig_halt_reg_dly3\,
      R => sig_stream_rst
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_reg_0,
      Q => \^sig_data2addr_stop_req\,
      R => sig_stream_rst
    );
sig_sready_stop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^sig_halt_reg_dly3\,
      I1 => \^sig_halt_reg_dly2\,
      I2 => sig_sstrb_stop_mask,
      O => sig_halt_reg_dly3_reg_1
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => sig_wdc_statcnt_reg(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_37\,
      Q => sig_wdc_statcnt_reg(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_36\,
      Q => sig_wdc_statcnt_reg(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_34\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_35\,
      Q => sig_wdc_statcnt_reg(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_wdc_statcnt_reg(2),
      I1 => sig_wdc_statcnt_reg(3),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \sig_addr_posted_cntr_reg[2]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_m_valid_out_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sig_last_skid_mux_out : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_next_strt_strb_reg_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lsig_end_of_cmd_reg0 : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    sig_data2addr_stop_req : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_mstr2data_cmd_valid : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    sig_stat2wsc_status_ready : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    sig_last_skid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\ : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end CNN_imp_axi_dma_0_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_wrdata_cntl is
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_2__0_n_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 downto 24 );
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal \sig_data_reg_out[34]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[34]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_reg_out[34]_i_6_n_0\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[7]_i_3__0_n_0\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal sig_last_dbeat3_out : STD_LOGIC;
  signal \sig_last_dbeat_i_3__0_n_0\ : STD_LOGIC;
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal sig_last_dbeat_reg_n_0 : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_reg_out_i_2_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg\ : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_push_dqual_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal sig_push_to_wsc_i_1_n_0 : STD_LOGIC;
  signal sig_set_push2wsc : STD_LOGIC;
  signal sig_single_dbeat2_out : STD_LOGIC;
  signal sig_single_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_strb_reg_out[3]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][0]_srl6_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1__1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[1]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_2__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \sig_data_reg_out[34]_i_3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sig_data_reg_out[34]_i_5\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \sig_data_reg_out[34]_i_6\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of sig_halt_cmplt_i_3 : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of sig_last_dbeat_i_5 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of sig_last_reg_out_i_2 : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \sig_s_ready_dup_i_2__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[3]_i_3\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[0]_i_1__1\ : label is "soft_lutpair369";
begin
  \in\(28 downto 0) <= \^in\(28 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
  sig_next_calc_error_reg <= \^sig_next_calc_error_reg\;
  sig_next_cmd_cmplt_reg <= \^sig_next_cmd_cmplt_reg\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized9\
     port map (
      D(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      D(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      D(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      D(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      D(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      D(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      D(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 2) => sig_cmd_fifo_data_out(26 downto 24),
      \out\(1 downto 0) => \out\(1 downto 0),
      sel => sig_wr_fifo,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_last_dbeat_reg_n_0,
      sig_dqual_reg_empty_reg_0 => \^sig_next_calc_error_reg\,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\,
      sig_first_dbeat_reg_0 => sig_last_reg_out_i_2_n_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_2 => sig_first_dbeat_reg_n_0,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_dbeat3_out => sig_last_dbeat3_out,
      sig_last_dbeat_reg => \sig_last_dbeat_i_3__0_n_0\,
      sig_last_mmap_dbeat => sig_last_mmap_dbeat,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_ld_new_cmd_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg_i_4(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_next_calc_error_reg_reg(9 downto 0) => sig_next_calc_error_reg_reg_0(9 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_push_dqual_reg => sig_push_dqual_reg,
      sig_single_dbeat2_out => sig_single_dbeat2_out,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      \sig_xfer_addr_reg_reg[1]\(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      \sig_xfer_addr_reg_reg[1]\(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(17),
      O => sig_m_valid_out_reg_0(7)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(16),
      O => sig_m_valid_out_reg_0(6)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(15),
      O => sig_m_valid_out_reg_0(5)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(14),
      O => sig_m_valid_out_reg_0(4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(13),
      O => sig_m_valid_out_reg_0(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(12),
      O => sig_m_valid_out_reg_0(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(11),
      O => sig_m_valid_out_reg_0(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(10),
      O => sig_m_valid_out_reg_0(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(25),
      O => sig_m_valid_out_reg(7)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(24),
      O => sig_m_valid_out_reg(6)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(23),
      O => sig_m_valid_out_reg(5)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(22),
      O => sig_m_valid_out_reg(4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(21),
      O => sig_m_valid_out_reg(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(20),
      O => sig_m_valid_out_reg(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(19),
      O => sig_m_valid_out_reg(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(18),
      O => sig_m_valid_out_reg(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lsig_end_of_cmd_reg\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(27),
      O => sig_m_valid_out_reg_1(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(26),
      O => sig_m_valid_out_reg_1(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(5),
      O => S(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FFDF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(4),
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(2),
      O => S(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FFDF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(3),
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(1),
      O => S(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FFDF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(2),
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(0),
      O => S(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(9),
      O => S(7)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(8),
      O => S(6)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(7),
      O => S(5)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I1 => \^sig_halt_reg_reg\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => \^in\(6),
      O => S(4)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(0),
      Q => \^in\(2),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(10),
      Q => \^in\(12),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(11),
      Q => \^in\(13),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(12),
      Q => \^in\(14),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(13),
      Q => \^in\(15),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(14),
      Q => \^in\(16),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(15),
      Q => \^in\(17),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(16),
      Q => \^in\(18),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(17),
      Q => \^in\(19),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(18),
      Q => \^in\(20),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(19),
      Q => \^in\(21),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(1),
      Q => \^in\(3),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(20),
      Q => \^in\(22),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(21),
      Q => \^in\(23),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(22),
      Q => \^in\(24),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(23),
      Q => \^in\(25),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(24),
      Q => \^in\(26),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(25),
      Q => \^in\(27),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(2),
      Q => \^in\(4),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(3),
      Q => \^in\(5),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(4),
      Q => \^in\(6),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(5),
      Q => \^in\(7),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(6),
      Q => \^in\(8),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(7),
      Q => \^in\(9),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(8),
      Q => \^in\(10),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(9),
      Q => \^in\(11),
      R => \GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => lsig_end_of_cmd_reg0,
      Q => \^lsig_end_of_cmd_reg\,
      R => sig_stream_rst
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(4),
      Q => lsig_eop_reg,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => \^sig_next_calc_error_reg\,
      O => \^in\(28)
    );
\sig_addr_posted_cntr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB4444BB"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[0]_0\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"26666664"
    )
        port map (
      I0 => sig_last_mmap_dbeat_reg,
      I1 => \sig_addr_posted_cntr_reg[0]_0\,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[2]_i_1__1_n_0\
    );
\sig_addr_posted_cntr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A9EAA9"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      I3 => \sig_addr_posted_cntr_reg[0]_0\,
      I4 => sig_last_mmap_dbeat_reg,
      O => \sig_addr_posted_cntr[2]_i_2__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[0]_i_1__1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_addr_posted_cntr[2]_i_1__1_n_0\,
      D => \sig_addr_posted_cntr[2]_i_2__0_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => \^sig_next_calc_error_reg\,
      Q => \^in\(0),
      R => sig_push_to_wsc_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => \^sig_next_cmd_cmplt_reg\,
      Q => \^in\(1),
      R => sig_push_to_wsc_i_1_n_0
    );
\sig_data_reg_out[34]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5545"
    )
        port map (
      I0 => sig_data2addr_stop_req,
      I1 => \sig_data_reg_out[34]_i_4_n_0\,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0\,
      I3 => \^sig_next_calc_error_reg\,
      O => \^sig_halt_reg_reg\
    );
\sig_data_reg_out[34]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBBB"
    )
        port map (
      I0 => \sig_data_reg_out[34]_i_5_n_0\,
      I1 => sig_dqual_reg_full,
      I2 => sig_last_mmap_dbeat_reg,
      I3 => sig_data2addr_stop_req,
      I4 => \sig_data_reg_out[34]_i_6_n_0\,
      O => \sig_data_reg_out[34]_i_4_n_0\
    );
\sig_data_reg_out[34]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0002"
    )
        port map (
      I0 => sig_halt_reg_dly3,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      I4 => \^sig_next_calc_error_reg\,
      O => \sig_data_reg_out[34]_i_5_n_0\
    );
\sig_data_reg_out[34]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101111"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_last_mmap_dbeat_reg,
      I3 => \sig_addr_posted_cntr_reg[0]_0\,
      I4 => sig_addr_posted_cntr(0),
      O => \sig_data_reg_out[34]_i_6_n_0\
    );
\sig_dbeat_cntr[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(0),
      O => \sig_dbeat_cntr[7]_i_3__0_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_push_dqual_reg,
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(2),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr_reg[2]_0\
    );
\sig_last_dbeat_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(2),
      I3 => sig_dbeat_cntr(0),
      I4 => sig_dbeat_cntr(1),
      I5 => sig_last_dbeat_i_5_n_0,
      O => \sig_last_dbeat_i_3__0_n_0\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(6),
      I1 => sig_dbeat_cntr(4),
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(5),
      O => sig_last_dbeat_i_5_n_0
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      D => sig_last_dbeat3_out,
      Q => sig_last_dbeat_reg_n_0,
      R => '0'
    );
\sig_last_mmap_dbeat_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(7),
      I4 => sig_dbeat_cntr(5),
      I5 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_last_reg_out_i_2_n_0,
      I2 => sig_last_reg_out_reg,
      I3 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      I1 => sig_dbeat_cntr(5),
      I2 => sig_dbeat_cntr(7),
      I3 => sig_dbeat_cntr(4),
      I4 => sig_dbeat_cntr(6),
      O => sig_last_reg_out_i_2_n_0
    );
\sig_last_skid_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(7),
      I4 => sig_dbeat_cntr(5),
      I5 => \sig_dbeat_cntr[7]_i_3__0_n_0\,
      O => sig_data2skid_wlast
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_26\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(26),
      Q => \^sig_next_calc_error_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(25),
      Q => \^sig_next_cmd_cmplt_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => sig_cmd_fifo_data_out(24),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_next_strt_strb_reg(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_next_strt_strb_reg(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => D(0),
      Q => sig_next_strt_strb_reg(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_dqual_reg,
      D => '1',
      Q => sig_next_strt_strb_reg(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3\
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001000FFFFFFFF"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      I2 => \^sig_data2wsc_valid\,
      I3 => sig_inhibit_rdy_n_0,
      I4 => sig_push_to_wsc_reg_0,
      I5 => sig_cmd_stat_rst_user_reg_n_cdc_from,
      O => sig_push_to_wsc_i_1_n_0
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_push_err2wsc,
      I1 => sig_last_mmap_dbeat,
      O => sig_set_push2wsc
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_set_push2wsc,
      D => sig_set_push2wsc,
      Q => \^sig_data2wsc_valid\,
      R => sig_push_to_wsc_i_1_n_0
    );
\sig_s_ready_dup_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => \sig_data_reg_out[34]_i_4_n_0\,
      I1 => sig_data2addr_stop_req,
      I2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\,
      I3 => \^sig_next_calc_error_reg\,
      O => sig_halt_reg_reg_0
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      D => sig_single_dbeat2_out,
      Q => sig_single_dbeat_reg_n_0,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_data2addr_stop_req,
      I3 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(0),
      I4 => sig_last_reg_out_reg,
      I5 => Q(0),
      O => \sig_next_strt_strb_reg_reg[3]_0\(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_data2addr_stop_req,
      I3 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(1),
      I4 => sig_last_reg_out_reg,
      I5 => Q(1),
      O => \sig_next_strt_strb_reg_reg[3]_0\(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_data2addr_stop_req,
      I3 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(2),
      I4 => sig_last_reg_out_reg,
      I5 => Q(2),
      O => \sig_next_strt_strb_reg_reg[3]_0\(2)
    );
\sig_strb_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFFEFE00000"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => \sig_strb_reg_out[3]_i_3_n_0\,
      I2 => sig_data2addr_stop_req,
      I3 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(3),
      I4 => sig_last_reg_out_reg,
      I5 => Q(3),
      O => \sig_next_strt_strb_reg_reg[3]_0\(3)
    );
\sig_strb_reg_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_single_dbeat_reg_n_0,
      I1 => sig_first_dbeat_reg_n_0,
      O => \sig_strb_reg_out[3]_i_3_n_0\
    );
\sig_strb_skid_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(0),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_single_dbeat_reg_n_0,
      I3 => sig_data2addr_stop_req,
      I4 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(0),
      O => \sig_next_strt_strb_reg_reg[3]_1\(0)
    );
\sig_strb_skid_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(1),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_single_dbeat_reg_n_0,
      I3 => sig_data2addr_stop_req,
      I4 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(1),
      O => \sig_next_strt_strb_reg_reg[3]_1\(1)
    );
\sig_strb_skid_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(2),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_single_dbeat_reg_n_0,
      I3 => sig_data2addr_stop_req,
      I4 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(2),
      O => \sig_next_strt_strb_reg_reg[3]_1\(2)
    );
\sig_strb_skid_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => sig_next_strt_strb_reg(3),
      I1 => sig_first_dbeat_reg_n_0,
      I2 => sig_single_dbeat_reg_n_0,
      I3 => sig_data2addr_stop_req,
      I4 => \GEN_INDET_BTT.lsig_eop_reg_reg_0\(3),
      O => \sig_next_strt_strb_reg_reg[3]_1\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_indet_btt is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC;
    lsig_end_of_cmd_reg0 : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \gwdc.wr_data_count_i_reg[4]\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_data_reg_out_reg[34]\ : out STD_LOGIC_VECTOR ( 34 downto 0 );
    sig_child_qual_first_of_2_reg : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ : out STD_LOGIC;
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \sig_strb_reg_out_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    sig_dre2ibtt_tlast : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    sig_next_cmd_cmplt_reg : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \sig_byte_cntr_reg[0]_0\ : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    lsig_first_dbeat : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_strm_tstrb : in STD_LOGIC;
    \sig_byte_cntr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_eop_halt_xfer : in STD_LOGIC;
    \sig_strb_reg_out[0]_i_3__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_csm_pop_child_cmd : in STD_LOGIC;
    \sig_xfer_len_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_byte_cntr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_burst_dbeat_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_indet_btt : entity is "axi_datamover_indet_btt";
end CNN_imp_axi_dma_0_0_axi_datamover_indet_btt;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_indet_btt is
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_43\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_44\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_45\ : STD_LOGIC;
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\ : STD_LOGIC;
  signal \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2_n_0\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[1]_0\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[1]_1\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_first_dbeat_reg_n_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_39 : STD_LOGIC;
  signal I_DATA_FIFO_n_44 : STD_LOGIC;
  signal I_DATA_FIFO_n_45 : STD_LOGIC;
  signal I_DATA_FIFO_n_46 : STD_LOGIC;
  signal I_DATA_FIFO_n_47 : STD_LOGIC;
  signal I_XD_FIFO_n_11 : STD_LOGIC;
  signal I_XD_FIFO_n_13 : STD_LOGIC;
  signal I_XD_FIFO_n_15 : STD_LOGIC;
  signal I_XD_FIFO_n_17 : STD_LOGIC;
  signal I_XD_FIFO_n_21 : STD_LOGIC;
  signal I_XD_FIFO_n_22 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lsig_combined_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lsig_combined_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \lsig_flag_slice_reg[0]_1\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[1]_3\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[2]_2\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[3]_4\ : STD_LOGIC;
  signal lsig_packer_full : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s_data : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal sig_burst_dbeat_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \sig_byte_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[6]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 37 downto 36 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 37 downto 0 );
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_dre2ibtt_eop_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast_reg : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal sig_pop_data_fifo : STD_LOGIC;
  signal sig_xd_fifo_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \sig_byte_cntr[5]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \sig_byte_cntr[6]_i_2\ : label is "soft_lutpair294";
begin
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\;
  \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ <= \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\;
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ <= \^include_packing.lsig_0ffset_cntr_reg[1]_0\;
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ <= \^include_packing.lsig_0ffset_cntr_reg[1]_1\;
  Q(0) <= \^q\(0);
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized1\
     port map (
      D(2 downto 0) => s_data(34 downto 32),
      DI(2 downto 0) => DI(2 downto 0),
      E(0) => E(0),
      Q(2) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_43\,
      Q(1) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_44\,
      Q(0) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_45\,
      dout(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      empty => I_DATA_FIFO_n_39,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_end_of_cmd_reg0 => lsig_end_of_cmd_reg0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      rd_en => sig_pop_data_fifo,
      \sig_data_reg_out_reg[34]_0\(34 downto 0) => \sig_data_reg_out_reg[34]\(34 downto 0),
      \sig_data_reg_out_reg[34]_1\(2) => I_DATA_FIFO_n_45,
      \sig_data_reg_out_reg[34]_1\(1) => I_DATA_FIFO_n_46,
      \sig_data_reg_out_reg[34]_1\(0) => I_DATA_FIFO_n_47,
      sig_m_valid_dup_reg_0 => sig_m_valid_dup_reg,
      sig_m_valid_out_reg_0 => \out\,
      sig_m_valid_out_reg_1 => sig_m_valid_out_reg_0,
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      sig_reset_reg => sig_reset_reg,
      \sig_strb_reg_out_reg[4]_0\(4 downto 0) => \sig_strb_reg_out_reg[4]\(4 downto 0),
      sig_stream_rst => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(0),
      Q => lsig_combined_data(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(1),
      Q => lsig_combined_data(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(2),
      Q => lsig_combined_data(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(3),
      Q => lsig_combined_data(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(4),
      Q => lsig_combined_data(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(5),
      Q => lsig_combined_data(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(6),
      Q => lsig_combined_data(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(7),
      Q => lsig_combined_data(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\,
      Q => lsig_combined_strb(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(0),
      Q => lsig_combined_data(8),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(1),
      Q => lsig_combined_data(9),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(2),
      Q => lsig_combined_data(10),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(3),
      Q => lsig_combined_data(11),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(4),
      Q => lsig_combined_data(12),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(5),
      Q => lsig_combined_data(13),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(6),
      Q => lsig_combined_data(14),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(7),
      Q => lsig_combined_data(15),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_3\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\,
      Q => lsig_combined_strb(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(0),
      Q => lsig_combined_data(16),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(1),
      Q => lsig_combined_data(17),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(2),
      Q => lsig_combined_data(18),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(3),
      Q => lsig_combined_data(19),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(4),
      Q => lsig_combined_data(20),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(5),
      Q => lsig_combined_data(21),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(6),
      Q => lsig_combined_data(22),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(7),
      Q => lsig_combined_data(23),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[2]_2\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\,
      Q => lsig_combined_strb(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(0),
      Q => lsig_combined_data(24),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(1),
      Q => lsig_combined_data(25),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(2),
      Q => lsig_combined_data(26),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(3),
      Q => lsig_combined_data(27),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(4),
      Q => lsig_combined_data(28),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(5),
      Q => lsig_combined_data(29),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(6),
      Q => lsig_combined_data(30),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(7),
      Q => lsig_combined_data(31),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(1),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[3]_4\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\,
      Q => lsig_combined_strb(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0),
      I1 => \INCLUDE_PACKING.lsig_first_dbeat_reg_n_0\,
      I2 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(0),
      I1 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(1),
      I2 => \INCLUDE_PACKING.lsig_first_dbeat_reg_n_0\,
      I3 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0]\,
      I4 => \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1]\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2_n_0\
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\,
      Q => \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => \INCLUDE_PACKING.lsig_0ffset_cntr[1]_i_2_n_0\,
      Q => \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_11,
      Q => \INCLUDE_PACKING.lsig_first_dbeat_reg_n_0\,
      S => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_XD_FIFO_n_17,
      Q => lsig_packer_full,
      R => sig_stream_rst
    );
I_DATA_FIFO: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1\
     port map (
      D(2 downto 0) => s_data(34 downto 32),
      E(0) => \lsig_flag_slice_reg[0]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \^include_packing.lsig_0ffset_cntr_reg[1]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \^include_packing.lsig_0ffset_cntr_reg[1]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      Q(2) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_43\,
      Q(1) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_44\,
      Q(0) => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_45\,
      din(37 downto 36) => sig_data_fifo_data_in(37 downto 36),
      din(35 downto 32) => lsig_combined_strb(3 downto 0),
      din(31 downto 0) => lsig_combined_data(31 downto 0),
      dout(37 downto 0) => sig_data_fifo_data_out(37 downto 0),
      empty => I_DATA_FIFO_n_39,
      full => sig_data_fifo_full,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => \lsig_flag_slice_reg[2]_2\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\(0) => \lsig_flag_slice_reg[1]_3\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => \lsig_flag_slice_reg[3]_4\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_2\ => I_DATA_FIFO_n_44,
      \gen_wr_a.gen_word_narrow.mem_reg\(2) => I_DATA_FIFO_n_45,
      \gen_wr_a.gen_word_narrow.mem_reg\(1) => I_DATA_FIFO_n_46,
      \gen_wr_a.gen_word_narrow.mem_reg\(0) => I_DATA_FIFO_n_47,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in5_in,
      rd_en => sig_pop_data_fifo,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      \sig_strb_reg_out[0]_i_3__0\(0) => \sig_strb_reg_out[0]_i_3__0\(0),
      \sig_strb_reg_out[0]_i_3__0_0\ => sig_xd_fifo_full,
      sig_stream_rst => sig_stream_rst
    );
I_XD_FIFO: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\
     port map (
      D(1) => I_XD_FIFO_n_21,
      D(0) => I_XD_FIFO_n_22,
      E(0) => \^sig_m_valid_out_reg\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \^gen_omit_dre.sig_output_strt_offset_reg_reg[0]\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ => \^gen_omit_dre.sig_output_strt_offset_reg_reg[1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\(1 downto 0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(1 downto 0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]\ => \^include_packing.lsig_0ffset_cntr_reg[1]_0\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ => \^include_packing.lsig_0ffset_cntr_reg[1]_1\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => I_XD_FIFO_n_11,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_n_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => I_XD_FIFO_n_17,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => sig_data_fifo_full,
      Q(3 downto 0) => sig_burst_dbeat_cntr_reg(3 downto 0),
      SR(0) => I_XD_FIFO_n_13,
      din(8) => sig_dre2ibtt_eop_reg,
      din(7) => sig_dre2ibtt_tlast_reg,
      din(6 downto 1) => sig_byte_cntr(6 downto 1),
      din(0) => \^q\(0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => sig_xd_fifo_full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\(4 downto 0) => D(4 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(6 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(6 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\,
      \gwdc.wr_data_count_i_reg[4]\ => \gwdc.wr_data_count_i_reg[4]\,
      lsig_first_dbeat => lsig_first_dbeat,
      lsig_packer_full => lsig_packer_full,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      \sig_byte_cntr_reg[0]\ => \sig_byte_cntr_reg[0]_0\,
      \sig_byte_cntr_reg[0]_0\ => I_DATA_FIFO_n_44,
      \sig_byte_cntr_reg[2]\(0) => \sig_byte_cntr_reg[2]_0\(0),
      \sig_byte_cntr_reg[3]\ => \sig_byte_cntr_reg[3]_0\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => sig_child_qual_first_of_2_reg,
      sig_clr_dbc_reg_reg(0) => I_XD_FIFO_n_15,
      sig_clr_dbc_reg_reg_0(1) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[1]\,
      sig_clr_dbc_reg_reg_0(0) => \INCLUDE_PACKING.lsig_0ffset_cntr_reg_n_0_[0]\,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_stream_rst => sig_stream_rst,
      sig_strm_tstrb => sig_strm_tstrb,
      \sig_xfer_len_reg_reg[0]\(1 downto 0) => \sig_xfer_len_reg_reg[0]\(1 downto 0),
      wr_en => \^sig_clr_dbc_reg\
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(0),
      I1 => sig_burst_dbeat_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(2),
      I1 => sig_burst_dbeat_cntr_reg(1),
      I2 => sig_burst_dbeat_cntr_reg(0),
      O => \p_0_in__0\(2)
    );
\sig_burst_dbeat_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sig_burst_dbeat_cntr_reg(3),
      I1 => sig_burst_dbeat_cntr_reg(0),
      I2 => sig_burst_dbeat_cntr_reg(1),
      I3 => sig_burst_dbeat_cntr_reg(2),
      O => \p_0_in__0\(3)
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[3]_0\(0),
      D => \p_0_in__0\(0),
      Q => sig_burst_dbeat_cntr_reg(0),
      R => I_XD_FIFO_n_13
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[3]_0\(0),
      D => \p_0_in__0\(1),
      Q => sig_burst_dbeat_cntr_reg(1),
      R => I_XD_FIFO_n_13
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[3]_0\(0),
      D => \p_0_in__0\(2),
      Q => sig_burst_dbeat_cntr_reg(2),
      R => I_XD_FIFO_n_13
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_burst_dbeat_cntr_reg[3]_0\(0),
      D => \p_0_in__0\(3),
      Q => sig_burst_dbeat_cntr_reg(3),
      R => I_XD_FIFO_n_13
    );
\sig_byte_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \sig_byte_cntr_reg[2]_0\(0),
      I2 => sig_strm_tstrb,
      I3 => sig_byte_cntr(1),
      I4 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[1]_i_1_n_0\
    );
\sig_byte_cntr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \sig_byte_cntr[6]_i_3_n_0\,
      I1 => sig_byte_cntr(4),
      I2 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[4]_i_1_n_0\
    );
\sig_byte_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => sig_byte_cntr(4),
      I1 => \sig_byte_cntr[6]_i_3_n_0\,
      I2 => sig_byte_cntr(5),
      I3 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[5]_i_1_n_0\
    );
\sig_byte_cntr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => sig_byte_cntr(5),
      I1 => \sig_byte_cntr[6]_i_3_n_0\,
      I2 => sig_byte_cntr(4),
      I3 => sig_byte_cntr(6),
      I4 => \^sig_clr_dbc_reg\,
      O => \sig_byte_cntr[6]_i_2_n_0\
    );
\sig_byte_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sig_byte_cntr(3),
      I1 => sig_byte_cntr(1),
      I2 => sig_strm_tstrb,
      I3 => \sig_byte_cntr_reg[2]_0\(0),
      I4 => \^q\(0),
      I5 => sig_byte_cntr(2),
      O => \sig_byte_cntr[6]_i_3_n_0\
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => \sig_byte_cntr_reg[0]_1\(0),
      Q => \^q\(0),
      R => I_XD_FIFO_n_15
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => \sig_byte_cntr[1]_i_1_n_0\,
      Q => sig_byte_cntr(1),
      R => I_XD_FIFO_n_15
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => I_XD_FIFO_n_22,
      Q => sig_byte_cntr(2),
      R => I_XD_FIFO_n_15
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => I_XD_FIFO_n_21,
      Q => sig_byte_cntr(3),
      R => I_XD_FIFO_n_15
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => \sig_byte_cntr[4]_i_1_n_0\,
      Q => sig_byte_cntr(4),
      R => I_XD_FIFO_n_15
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => \sig_byte_cntr[5]_i_1_n_0\,
      Q => sig_byte_cntr(5),
      R => I_XD_FIFO_n_15
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_m_valid_out_reg\,
      D => \sig_byte_cntr[6]_i_2_n_0\,
      Q => sig_byte_cntr(6),
      R => I_XD_FIFO_n_15
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => sig_stream_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => sig_dre2ibtt_eop_reg,
      R => sig_stream_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast,
      Q => sig_dre2ibtt_tlast_reg,
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][0]\,
      O => sig_data_fifo_data_in(37)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg_n_0_[3][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg_n_0_[2][1]\,
      O => sig_data_fifo_data_in(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_rd_sf is
  port (
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_sf_allow_addr_req : out STD_LOGIC;
    lsig_cmd_loaded : out STD_LOGIC;
    sig_sf2mstr_cmd_ready : out STD_LOGIC;
    sig_slast_with_stop : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sig_mmap_rst : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 1153 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_mstr2sf_cmd_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_ok_to_post_rd_addr_reg_0 : in STD_LOGIC;
    \sig_token_cntr_reg[6]_0\ : in STD_LOGIC;
    sig_sstrb_stop_mask : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_rd_sf : entity is "axi_datamover_rd_sf";
end CNN_imp_axi_dma_0_0_axi_datamover_rd_sf;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_rd_sf is
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal I_DATA_FIFO_n_10 : STD_LOGIC;
  signal I_DATA_FIFO_n_12 : STD_LOGIC;
  signal I_DATA_FIFO_n_2 : STD_LOGIC;
  signal I_DATA_FIFO_n_3 : STD_LOGIC;
  signal I_DATA_FIFO_n_4 : STD_LOGIC;
  signal I_DATA_FIFO_n_49 : STD_LOGIC;
  signal I_DATA_FIFO_n_5 : STD_LOGIC;
  signal I_DATA_FIFO_n_50 : STD_LOGIC;
  signal I_DATA_FIFO_n_7 : STD_LOGIC;
  signal I_DATA_FIFO_n_8 : STD_LOGIC;
  signal I_DATA_FIFO_n_9 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_10\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\ : STD_LOGIC;
  signal \^lsig_cmd_loaded\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_offset_fifo_data_out : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal sig_ok_to_post_rd_addr_i_4_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_5_n_0 : STD_LOGIC;
  signal sig_ok_to_post_rd_addr_i_7_n_0 : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal \sig_token_cntr[6]_i_10_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[6]_i_3_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[6]_i_5_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[6]_i_6_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[6]_i_7_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[6]_i_8_n_0\ : STD_LOGIC;
  signal \sig_token_cntr[6]_i_9_n_0\ : STD_LOGIC;
  signal sig_token_cntr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sig_token_cntr_reg[6]_i_2_n_10\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_11\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_12\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_13\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_14\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_15\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \sig_token_cntr_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \NLW_sig_token_cntr_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sig_token_cntr_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ : label is "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]";
  attribute ORIG_CELL_NAME of \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ : label is "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]";
  attribute ORIG_CELL_NAME of \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\ : label is "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]";
  attribute ORIG_CELL_NAME of \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep\ : label is "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]";
  attribute ORIG_CELL_NAME of \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0\ : label is "INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_4 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of sig_ok_to_post_rd_addr_i_7 : label is "soft_lutpair43";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sig_token_cntr_reg[6]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \sig_token_cntr_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  lsig_cmd_loaded <= \^lsig_cmd_loaded\;
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[0]\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_10\,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => I_DATA_FIFO_n_10,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[1]\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => I_DATA_FIFO_n_49,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep_n_0\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => I_DATA_FIFO_n_50,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0_n_0\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => I_DATA_FIFO_n_9,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[2]\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => I_DATA_FIFO_n_8,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[3]\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => I_DATA_FIFO_n_4,
      D => I_DATA_FIFO_n_7,
      Q => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[4]\,
      R => sig_mmap_rst
    );
\INCLUDE_UNPACKING.lsig_cmd_loaded_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_2,
      Q => \^lsig_cmd_loaded\,
      R => sig_mmap_rst
    );
I_DATA_FIFO: entity work.CNN_imp_axi_dma_0_0_axi_datamover_sfifo_autord
     port map (
      D(3) => I_DATA_FIFO_n_7,
      D(2) => I_DATA_FIFO_n_8,
      D(1) => I_DATA_FIFO_n_9,
      D(0) => I_DATA_FIFO_n_10,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => I_DATA_FIFO_n_49,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_0\ => I_DATA_FIFO_n_50,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep__0_n_0\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]\(31 downto 0) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(31 downto 0),
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(3 downto 0) => sig_offset_fifo_data_out(11 downto 8),
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg\ => I_DATA_FIFO_n_2,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_0\ => I_DATA_FIFO_n_5,
      \INCLUDE_UNPACKING.lsig_cmd_loaded_reg_1\ => \^lsig_cmd_loaded\,
      Q(0) => sig_rd_empty,
      din(1153 downto 0) => din(1153 downto 0),
      empty => empty,
      full => full,
      \gen_fwft.empty_fwft_i_reg\ => I_DATA_FIFO_n_4,
      \gen_fwft.empty_fwft_i_reg_0\ => \gen_fwft.empty_fwft_i_reg\,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_data_skid_reg_reg[0]\(4) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[4]\,
      \sig_data_skid_reg_reg[0]\(3) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[3]\,
      \sig_data_skid_reg_reg[0]\(2) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[2]\,
      \sig_data_skid_reg_reg[0]\(1) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[1]\,
      \sig_data_skid_reg_reg[0]\(0) => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg_n_0_[0]\,
      \sig_data_skid_reg_reg[16]_i_5\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[1]_rep_n_0\,
      \sig_data_skid_reg_reg[16]_i_5_0\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0\,
      sig_mmap_rst => sig_mmap_rst,
      sig_ok_to_post_rd_addr_i_2 => sig_ok_to_post_rd_addr_i_7_n_0,
      sig_ok_to_post_rd_addr_reg(4) => sig_token_cntr_reg(6),
      sig_ok_to_post_rd_addr_reg(3 downto 0) => sig_token_cntr_reg(3 downto 0),
      sig_ok_to_post_rd_addr_reg_0 => \sig_token_cntr[6]_i_3_n_0\,
      sig_ok_to_post_rd_addr_reg_1 => sig_ok_to_post_rd_addr_reg_0,
      sig_ok_to_post_rd_addr_reg_2 => sig_ok_to_post_rd_addr_i_4_n_0,
      sig_ok_to_post_rd_addr_reg_3 => sig_ok_to_post_rd_addr_i_5_n_0,
      sig_s_ready_out_reg => I_DATA_FIFO_n_3,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(0),
      \sig_sstrb_stop_mask_reg[3]\(3 downto 0) => D(3 downto 0),
      \sig_token_cntr_reg[6]\ => I_DATA_FIFO_n_12,
      wr_en => wr_en
    );
\OMIT_DRE_CNTL.I_DRE_CNTL_FIFO\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized3\
     port map (
      D(0) => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_5\,
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => I_DATA_FIFO_n_3,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_n_0\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep\ => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO_n_10\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0]_rep_0\ => I_DATA_FIFO_n_5,
      \INFERRED_GEN.cnt_i_reg[2]\ => \^lsig_cmd_loaded\,
      Q(0) => sig_rd_empty,
      \in\(4 downto 0) => \in\(4 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\(3 downto 0) => sig_offset_fifo_data_out(11 downto 8),
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_sf2mstr_cmd_ready => sig_sf2mstr_cmd_ready
    );
sig_ok_to_post_rd_addr_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => sig_token_cntr_reg(4),
      I1 => sig_token_cntr_reg(3),
      I2 => sig_token_cntr_reg(0),
      I3 => sig_token_cntr_reg(1),
      I4 => sig_token_cntr_reg(2),
      O => sig_ok_to_post_rd_addr_i_4_n_0
    );
sig_ok_to_post_rd_addr_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => sig_token_cntr_reg(5),
      I1 => sig_token_cntr_reg(4),
      I2 => sig_token_cntr_reg(2),
      I3 => sig_token_cntr_reg(1),
      I4 => sig_token_cntr_reg(0),
      I5 => sig_token_cntr_reg(3),
      O => sig_ok_to_post_rd_addr_i_5_n_0
    );
sig_ok_to_post_rd_addr_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(0),
      O => sig_ok_to_post_rd_addr_i_7_n_0
    );
sig_ok_to_post_rd_addr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => '1',
      D => I_DATA_FIFO_n_12,
      Q => sig_sf_allow_addr_req,
      R => '0'
    );
\sig_token_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(0),
      O => p_0_in(0)
    );
\sig_token_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B58A"
    )
        port map (
      I0 => sig_ok_to_post_rd_addr_reg_0,
      I1 => sig_token_cntr_reg(6),
      I2 => \sig_token_cntr[6]_i_3_n_0\,
      I3 => \sig_token_cntr_reg[6]_0\,
      O => \sig_token_cntr[6]_i_1_n_0\
    );
\sig_token_cntr[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5A665555"
    )
        port map (
      I0 => sig_token_cntr_reg(1),
      I1 => sig_ok_to_post_rd_addr_reg_0,
      I2 => sig_token_cntr_reg(6),
      I3 => \sig_token_cntr[6]_i_3_n_0\,
      I4 => \sig_token_cntr_reg[6]_0\,
      O => \sig_token_cntr[6]_i_10_n_0\
    );
\sig_token_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_token_cntr_reg(4),
      I1 => sig_token_cntr_reg(2),
      I2 => sig_token_cntr_reg(1),
      I3 => sig_token_cntr_reg(0),
      I4 => sig_token_cntr_reg(3),
      I5 => sig_token_cntr_reg(5),
      O => \sig_token_cntr[6]_i_3_n_0\
    );
\sig_token_cntr[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_token_cntr_reg(1),
      O => p_0_in(1)
    );
\sig_token_cntr[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_token_cntr_reg(5),
      I1 => sig_token_cntr_reg(6),
      O => \sig_token_cntr[6]_i_5_n_0\
    );
\sig_token_cntr[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_token_cntr_reg(4),
      I1 => sig_token_cntr_reg(5),
      O => \sig_token_cntr[6]_i_6_n_0\
    );
\sig_token_cntr[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_token_cntr_reg(3),
      I1 => sig_token_cntr_reg(4),
      O => \sig_token_cntr[6]_i_7_n_0\
    );
\sig_token_cntr[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_token_cntr_reg(2),
      I1 => sig_token_cntr_reg(3),
      O => \sig_token_cntr[6]_i_8_n_0\
    );
\sig_token_cntr[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_token_cntr_reg(1),
      I1 => sig_token_cntr_reg(2),
      O => \sig_token_cntr[6]_i_9_n_0\
    );
\sig_token_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[6]_i_1_n_0\,
      D => p_0_in(0),
      Q => sig_token_cntr_reg(0),
      R => sig_mmap_rst
    );
\sig_token_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[6]_i_1_n_0\,
      D => \sig_token_cntr_reg[6]_i_2_n_15\,
      Q => sig_token_cntr_reg(1),
      R => sig_mmap_rst
    );
\sig_token_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[6]_i_1_n_0\,
      D => \sig_token_cntr_reg[6]_i_2_n_14\,
      Q => sig_token_cntr_reg(2),
      R => sig_mmap_rst
    );
\sig_token_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[6]_i_1_n_0\,
      D => \sig_token_cntr_reg[6]_i_2_n_13\,
      Q => sig_token_cntr_reg(3),
      R => sig_mmap_rst
    );
\sig_token_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[6]_i_1_n_0\,
      D => \sig_token_cntr_reg[6]_i_2_n_12\,
      Q => sig_token_cntr_reg(4),
      R => sig_mmap_rst
    );
\sig_token_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[6]_i_1_n_0\,
      D => \sig_token_cntr_reg[6]_i_2_n_11\,
      Q => sig_token_cntr_reg(5),
      R => sig_mmap_rst
    );
\sig_token_cntr_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_mm2s_aclk,
      CE => \sig_token_cntr[6]_i_1_n_0\,
      D => \sig_token_cntr_reg[6]_i_2_n_10\,
      Q => sig_token_cntr_reg(6),
      S => sig_mmap_rst
    );
\sig_token_cntr_reg[6]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => sig_token_cntr_reg(0),
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_sig_token_cntr_reg[6]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \sig_token_cntr_reg[6]_i_2_n_3\,
      CO(3) => \sig_token_cntr_reg[6]_i_2_n_4\,
      CO(2) => \sig_token_cntr_reg[6]_i_2_n_5\,
      CO(1) => \sig_token_cntr_reg[6]_i_2_n_6\,
      CO(0) => \sig_token_cntr_reg[6]_i_2_n_7\,
      DI(7 downto 5) => B"000",
      DI(4 downto 1) => sig_token_cntr_reg(4 downto 1),
      DI(0) => p_0_in(1),
      O(7 downto 6) => \NLW_sig_token_cntr_reg[6]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5) => \sig_token_cntr_reg[6]_i_2_n_10\,
      O(4) => \sig_token_cntr_reg[6]_i_2_n_11\,
      O(3) => \sig_token_cntr_reg[6]_i_2_n_12\,
      O(2) => \sig_token_cntr_reg[6]_i_2_n_13\,
      O(1) => \sig_token_cntr_reg[6]_i_2_n_14\,
      O(0) => \sig_token_cntr_reg[6]_i_2_n_15\,
      S(7 downto 6) => B"00",
      S(5) => \sig_token_cntr[6]_i_5_n_0\,
      S(4) => \sig_token_cntr[6]_i_6_n_0\,
      S(3) => \sig_token_cntr[6]_i_7_n_0\,
      S(2) => \sig_token_cntr[6]_i_8_n_0\,
      S(1) => \sig_token_cntr[6]_i_9_n_0\,
      S(0) => \sig_token_cntr[6]_i_10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_s2mm_realign is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \sig_btt_cntr_dup_reg[24]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    FIFO_Full_reg : out STD_LOGIC;
    sig_strm_tstrb : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_eop_halt_xfer : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_1\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_2\ : out STD_LOGIC;
    \sig_max_first_increment_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    lsig_first_dbeat : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_reg_out_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_reg_out_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_reg_out_reg_2 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_last_reg_out_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_dre2ibtt_tlast : out STD_LOGIC;
    sig_dre2ibtt_eop : out STD_LOGIC;
    \sig_data_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_data_reg_out_reg[7]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_strb_reg_out_reg[0]_3\ : out STD_LOGIC;
    \sig_strb_reg_out_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_btt_cntr_reg[24]\ : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    skid2dre_wstrb : in STD_LOGIC;
    skid2dre_wlast : in STD_LOGIC;
    sig_m_valid_dup_reg : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_cntr_dup_reg[25]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_s_ready_dup_reg : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    sig_s_ready_dup_reg_0 : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]_5\ : in STD_LOGIC;
    sig_mstr2dre_cmd_valid : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_s2mm_realign : entity is "axi_datamover_s2mm_realign";
end CNN_imp_axi_dma_0_0_axi_datamover_s2mm_realign;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_s2mm_realign is
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_85\ : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_4 : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal \^lsig_first_dbeat\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 37 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_scatter2drc_cmd_ready : STD_LOGIC;
  signal sig_sm_ld_dre_cmd : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
begin
  lsig_first_dbeat <= \^lsig_first_dbeat\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_4,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_s2mm_scatter
     port map (
      D(0) => CO(0),
      E(0) => E(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0) => sig_rd_empty,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \INFERRED_GEN.cnt_i_reg[0]\(0),
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      Q(0) => Q(0),
      S(7 downto 0) => S(7 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      \sig_btt_cntr_dup_reg[15]_0\(7 downto 0) => \sig_btt_cntr_dup_reg[15]\(7 downto 0),
      \sig_btt_cntr_dup_reg[23]_0\(7 downto 0) => \sig_btt_cntr_dup_reg[23]\(7 downto 0),
      \sig_btt_cntr_dup_reg[24]_0\(24 downto 0) => \sig_btt_cntr_dup_reg[24]\(24 downto 0),
      \sig_btt_cntr_dup_reg[25]_0\(0) => \sig_btt_cntr_dup_reg[25]\(0),
      \sig_btt_cntr_reg[24]_0\(24 downto 0) => \sig_btt_cntr_reg[24]\(24 downto 0),
      \sig_byte_cntr_reg[0]\(0) => \sig_byte_cntr_reg[0]\(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_empty_reg_0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_85\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_curr_eof_reg_reg_0(26) => sig_cmd_fifo_data_out(33),
      sig_curr_eof_reg_reg_0(25 downto 0) => sig_cmd_fifo_data_out(31 downto 6),
      \sig_data_reg_out_reg[7]\(7 downto 0) => \sig_data_reg_out_reg[7]\(7 downto 0),
      \sig_data_reg_out_reg[7]_0\(7 downto 0) => \sig_data_reg_out_reg[7]_0\(7 downto 0),
      \sig_data_reg_out_reg[7]_1\(7 downto 0) => \sig_data_reg_out_reg[7]_1\(7 downto 0),
      \sig_data_reg_out_reg[7]_2\(7 downto 0) => \sig_data_reg_out_reg[7]_2\(7 downto 0),
      \sig_data_skid_reg_reg[7]\(7 downto 0) => D(7 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer_reg_0 => sig_eop_halt_xfer,
      sig_last_reg_out_reg(0) => sig_last_reg_out_reg(0),
      sig_last_reg_out_reg_0 => \^lsig_first_dbeat\,
      sig_last_reg_out_reg_1(1 downto 0) => sig_last_reg_out_reg_0(1 downto 0),
      sig_last_reg_out_reg_2(1 downto 0) => sig_last_reg_out_reg_1(1 downto 0),
      sig_last_reg_out_reg_3(1 downto 0) => sig_last_reg_out_reg_2(1 downto 0),
      sig_last_reg_out_reg_4(1 downto 0) => sig_last_reg_out_reg_3(1 downto 0),
      sig_m_valid_dup_reg => sig_m_valid_dup_reg,
      sig_m_valid_out_reg => sig_m_valid_out_reg,
      \sig_max_first_increment_reg[0]_0\ => \sig_max_first_increment_reg[0]\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup_reg => sig_s_ready_dup_reg,
      sig_s_ready_dup_reg_0 => sig_s_ready_dup_reg_0,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd => sig_sm_ld_dre_cmd,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_50\,
      \sig_strb_reg_out_reg[0]\ => sig_strm_tstrb,
      \sig_strb_reg_out_reg[0]_0\ => \sig_strb_reg_out_reg[0]\,
      \sig_strb_reg_out_reg[0]_1\ => \sig_strb_reg_out_reg[0]_0\,
      \sig_strb_reg_out_reg[0]_2\ => \sig_strb_reg_out_reg[0]_1\,
      \sig_strb_reg_out_reg[0]_3\ => \sig_strb_reg_out_reg[0]_2\,
      \sig_strb_reg_out_reg[0]_4\ => \sig_strb_reg_out_reg[0]_3\,
      \sig_strb_reg_out_reg[0]_5\(0) => \sig_strb_reg_out_reg[0]_4\(0),
      \sig_strb_reg_out_reg[0]_6\ => \sig_strb_reg_out_reg[0]_5\,
      sig_stream_rst => sig_stream_rst,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(36),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\(0),
      R => sig_stream_rst
    );
\GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_sm_ld_dre_cmd,
      D => sig_cmd_fifo_data_out(37),
      Q => \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\(1),
      R => sig_stream_rst
    );
I_DRE_CNTL_FIFO: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_fifo__parameterized7\
     port map (
      D(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      E(0) => sig_sm_ld_dre_cmd,
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_85\,
      Q(0) => sig_rd_empty,
      \in\(30 downto 0) => \in\(30 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_first_dbeat => \^lsig_first_dbeat\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(28 downto 27) => sig_cmd_fifo_data_out(37 downto 36),
      \out\(26) => sig_cmd_fifo_data_out(33),
      \out\(25 downto 0) => sig_cmd_fifo_data_out(31 downto 6),
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_cmd_ready => sig_scatter2drc_cmd_ready,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => I_DRE_CNTL_FIFO_n_4,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_stream_rst => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => sig_sm_ld_dre_cmd,
      R => sig_stream_rst
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_mm2s_full_wrap is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_mm2s_full_wrap : entity is "axi_datamover_mm2s_full_wrap";
end CNN_imp_axi_dma_0_0_axi_datamover_mm2s_full_wrap;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_mm2s_full_wrap is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\ : STD_LOGIC;
  signal \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_9\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_0 : STD_LOGIC;
  signal I_ADDR_CNTL_n_2 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_push_regfifo\ : STD_LOGIC;
  signal \I_CMD_FIFO/sig_regfifo_empty_reg0\ : STD_LOGIC;
  signal I_CMD_STATUS_n_10 : STD_LOGIC;
  signal I_CMD_STATUS_n_8 : STD_LOGIC;
  signal I_CMD_STATUS_n_9 : STD_LOGIC;
  signal I_MSTR_PCC_n_295 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_10 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_2 : STD_LOGIC;
  signal I_RD_DATA_CNTL_n_9 : STD_LOGIC;
  signal I_RESET_n_4 : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal lsig_cmd_loaded : STD_LOGIC;
  signal \lsig_fifo_data_out_wide[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_err : STD_LOGIC;
  signal \^mm2s_halt_cmplt\ : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2rsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2mstr_cmd_ready : STD_LOGIC;
  signal sig_data2rsc_decerr : STD_LOGIC;
  signal sig_data2rsc_valid : STD_LOGIC;
  signal sig_data2sf_cmd_cmplt : STD_LOGIC;
  signal sig_data_fifo_full : STD_LOGIC;
  signal sig_good_sin_strm_dbeat : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_mmap_reset_reg : STD_LOGIC;
  signal sig_mmap_rst : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_eof : STD_LOGIC;
  signal sig_mstr2data_last_strb : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 to 1 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2data_strt_strb : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_mstr2sf_cmd_valid : STD_LOGIC;
  signal sig_mstr2sf_dre_src_align : STD_LOGIC;
  signal sig_mstr2sf_strt_offset : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_rd_sts_interr_reg0 : STD_LOGIC;
  signal sig_rd_sts_slverr_reg0 : STD_LOGIC;
  signal sig_rdc2sf_wlast : STD_LOGIC;
  signal sig_rdc2sf_wstrb : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal sig_rsc2data_ready : STD_LOGIC;
  signal sig_rsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal sig_rsc2stat_status_valid : STD_LOGIC;
  signal sig_sf2mstr_cmd_ready : STD_LOGIC;
  signal sig_sf_allow_addr_req : STD_LOGIC;
  signal sig_skid2dre_wready : STD_LOGIC;
  signal sig_slast_with_stop : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC_VECTOR ( 3 to 3 );
  signal sig_sstrb_with_stop : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stat2rsc_status_ready : STD_LOGIC;
begin
  mm2s_halt_cmplt <= \^mm2s_halt_cmplt\;
\ENABLE_AXIS_SKID.I_MM2S_SKID_BUF\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_skid_buf
     port map (
      D(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\,
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      \out\ => sig_skid2dre_wready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_data_skid_reg_reg[31]_0\(31 downto 0) => \lsig_fifo_data_out_wide[31]_0\(31 downto 0),
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_m_valid_out_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_9\,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(3),
      \sig_sstrb_stop_mask_reg[3]_0\ => I_RD_DATA_CNTL_n_10
    );
\GEN_INCLUDE_MM2S_SF.I_RD_SF\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_rd_sf
     port map (
      D(3 downto 0) => sig_sstrb_with_stop(3 downto 0),
      FIFO_Full_reg => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\,
      \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[4]_0\(31 downto 0) => \lsig_fifo_data_out_wide[31]_0\(31 downto 0),
      din(1153) => sig_data2sf_cmd_cmplt,
      din(1152) => sig_rdc2sf_wlast,
      din(1151 downto 1024) => sig_rdc2sf_wstrb(127 downto 0),
      din(1023 downto 0) => m_axi_mm2s_rdata(1023 downto 0),
      empty => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1\,
      full => sig_data_fifo_full,
      \gen_fwft.empty_fwft_i_reg\ => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_9\,
      \in\(4 downto 0) => sig_mstr2sf_strt_offset(4 downto 0),
      lsig_cmd_loaded => lsig_cmd_loaded,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      \out\ => sig_skid2dre_wready,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_inhibit_rdy_n => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_10,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_ok_to_post_rd_addr_reg_0 => I_ADDR_CNTL_n_0,
      sig_sf2mstr_cmd_ready => sig_sf2mstr_cmd_ready,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_slast_with_stop => sig_slast_with_stop,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(3),
      \sig_token_cntr_reg[6]_0\ => I_RD_DATA_CNTL_n_2,
      wr_en => sig_good_sin_strm_dbeat
    );
I_ADDR_CNTL: entity work.CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_2,
      \in\(34) => mm2s_err,
      \in\(33) => sig_mstr2addr_burst(0),
      \in\(32) => sig_mstr2data_len(0),
      \in\(31 downto 7) => sig_mstr2addr_addr(31 downto 7),
      \in\(6 downto 2) => sig_mstr2sf_strt_offset(4 downto 0),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2sf_dre_src_align,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(0) => m_axi_mm2s_arlen(0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      \out\ => I_ADDR_CNTL_n_0,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_8,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_posted_to_axi_reg_0 => sig_addr2data_addr_posted,
      sig_sf_allow_addr_req => sig_sf_allow_addr_req,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.CNN_imp_axi_dma_0_0_axi_datamover_cmd_status
     port map (
      D(59 downto 0) => D(59 downto 0),
      E(0) => \I_CMD_FIFO/sig_push_regfifo\,
      Q(59 downto 27) => sig_cmd2mstr_command(66 downto 34),
      Q(26 downto 0) => sig_cmd2mstr_command(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]\(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0\ => I_MSTR_PCC_n_295,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      mm2s_sts_received => mm2s_sts_received,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_2 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_reg2_reg => I_CMD_STATUS_n_8,
      sig_init_reg2_reg_0 => I_CMD_STATUS_n_9,
      sig_init_reg2_reg_1 => I_CMD_STATUS_n_10,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_regfifo_empty_reg0 => \I_CMD_FIFO/sig_regfifo_empty_reg0\,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_MSTR_PCC: entity work.CNN_imp_axi_dma_0_0_axi_datamover_pcc
     port map (
      E(0) => \I_CMD_FIFO/sig_push_regfifo\,
      Q(59 downto 27) => sig_cmd2mstr_command(66 downto 34),
      Q(26 downto 0) => sig_cmd2mstr_command(26 downto 0),
      \in\(34) => mm2s_err,
      \in\(33) => sig_mstr2addr_burst(0),
      \in\(32) => sig_mstr2data_len(0),
      \in\(31 downto 7) => sig_mstr2addr_addr(31 downto 7),
      \in\(6 downto 2) => sig_mstr2sf_strt_offset(4 downto 0),
      \in\(1) => sig_mstr2data_saddr_lsb(1),
      \in\(0) => sig_mstr2sf_dre_src_align,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_calc_error_reg_reg_0(258) => sig_mstr2data_cmd_cmplt,
      sig_calc_error_reg_reg_0(257) => sig_mstr2data_sequential,
      sig_calc_error_reg_reg_0(256) => sig_mstr2data_eof,
      sig_calc_error_reg_reg_0(255 downto 128) => sig_mstr2data_last_strb(127 downto 0),
      sig_calc_error_reg_reg_0(127 downto 0) => sig_mstr2data_strt_strb(127 downto 0),
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_2,
      sig_cmd2data_valid_reg_0 => I_RD_DATA_CNTL_n_0,
      sig_cmd2dre_valid_reg_0 => \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2\,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSTR_PCC_n_295,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_mmap_reset_reg => sig_mmap_reset_reg,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2sf_cmd_valid => sig_mstr2sf_cmd_valid,
      sig_regfifo_empty_reg0 => \I_CMD_FIFO/sig_regfifo_empty_reg0\,
      sig_sf2mstr_cmd_ready => sig_sf2mstr_cmd_ready,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_RD_DATA_CNTL: entity work.CNN_imp_axi_dma_0_0_axi_datamover_rddata_cntl
     port map (
      FIFO_Full_reg => I_RD_DATA_CNTL_n_0,
      din(129) => sig_data2sf_cmd_cmplt,
      din(128) => sig_rdc2sf_wlast,
      din(127 downto 0) => sig_rdc2sf_wstrb(127 downto 0),
      full => sig_data_fifo_full,
      \in\(260) => mm2s_err,
      \in\(259) => sig_mstr2data_cmd_cmplt,
      \in\(258) => sig_mstr2data_sequential,
      \in\(257) => sig_mstr2data_eof,
      \in\(256 downto 129) => sig_mstr2data_last_strb(127 downto 0),
      \in\(128 downto 1) => sig_mstr2data_strt_strb(127 downto 0),
      \in\(0) => sig_mstr2data_len(0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      mm2s_halt_cmplt => \^mm2s_halt_cmplt\,
      sig_addr2rsc_calc_error => sig_addr2rsc_calc_error,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_calc_error_reg_reg => I_RD_DATA_CNTL_n_9,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2mstr_cmd_ready => sig_data2mstr_cmd_ready,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg_0 => I_RD_DATA_CNTL_n_10,
      sig_halt_reg_reg_0 => I_RESET_n_4,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_9,
      sig_last_mmap_dbeat_reg_reg_0 => I_RD_DATA_CNTL_n_2,
      sig_mmap_rst => sig_mmap_rst,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg(1) => sig_rsc2stat_status(6),
      sig_rd_sts_slverr_reg_reg(0) => sig_rsc2stat_status(4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_sstrb_stop_mask(0) => sig_sstrb_stop_mask(3),
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready,
      wr_en => sig_good_sin_strm_dbeat
    );
I_RD_STATUS_CNTLR: entity work.CNN_imp_axi_dma_0_0_axi_datamover_rd_status_cntl
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2rsc_decerr => sig_data2rsc_decerr,
      sig_data2rsc_valid => sig_data2rsc_valid,
      sig_rd_sts_interr_reg0 => sig_rd_sts_interr_reg0,
      sig_rd_sts_slverr_reg0 => sig_rd_sts_slverr_reg0,
      sig_rd_sts_slverr_reg_reg_0(2 downto 0) => sig_rsc2stat_status(6 downto 4),
      sig_rsc2data_ready => sig_rsc2data_ready,
      sig_rsc2stat_status_valid => sig_rsc2stat_status_valid,
      sig_stat2rsc_status_ready => sig_stat2rsc_status_ready
    );
I_RESET: entity work.CNN_imp_axi_dma_0_0_axi_datamover_reset_12
     port map (
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      mm2s_halt_cmplt => \^mm2s_halt_cmplt\,
      \out\ => \out\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => I_RD_DATA_CNTL_n_9,
      sig_mmap_rst => sig_mmap_rst,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg_0 => I_RESET_n_4,
      sig_s_h_halt_reg_reg_1 => sig_s_h_halt_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover_s2mm_full_wrap is
  port (
    s_axis_s2mm_tready : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ : out STD_LOGIC;
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\ : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    s2mm_sts_received : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    smpl_dma_overflow : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\ : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end CNN_imp_axi_dma_0_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover_s2mm_full_wrap is
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_7\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_8\ : STD_LOGIC;
  signal \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_153\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_154\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_155\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_156\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_157\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_158\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_159\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_160\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_161\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_162\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_163\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_164\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal I_CMD_STATUS_n_37 : STD_LOGIC;
  signal I_CMD_STATUS_n_38 : STD_LOGIC;
  signal I_CMD_STATUS_n_39 : STD_LOGIC;
  signal I_CMD_STATUS_n_40 : STD_LOGIC;
  signal I_CMD_STATUS_n_41 : STD_LOGIC;
  signal I_CMD_STATUS_n_43 : STD_LOGIC;
  signal I_CMD_STATUS_n_5 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_RESET_n_4 : STD_LOGIC;
  signal I_S2MM_MMAP_SKID_BUF_n_5 : STD_LOGIC;
  signal \I_WRESP_STATUS_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_38 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_39 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_40 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_41 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_42 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_43 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_44 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_45 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_46 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_47 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_48 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_49 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_50 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_51 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_52 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_53 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_54 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_55 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_56 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_57 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_58 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_59 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_60 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_61 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_62 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_63 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_64 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_65 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_67 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_1 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_2 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_31 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_40 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_41 : STD_LOGIC;
  signal dre2skid_wready : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal lsig_end_of_cmd_reg0 : STD_LOGIC;
  signal lsig_first_dbeat : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal s2mm_strm_eop : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[23]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[25]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[25]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[25]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_11_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_12_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_13_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_14_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_15_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_16_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_17_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_18_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_8_n_0 : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[25]_i_2_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[25]_i_2_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[25]_i_2_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_bytes_to_mbaa : STD_LOGIC_VECTOR ( 6 to 6 );
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_4 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_7 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_4 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_5 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_6 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_7 : STD_LOGIC;
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_cmd2mstr_cmd_valid : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_cmd_addr_slice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_cmd_eof_slice : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal sig_cmd_stat_rst_user_reg_n_cdc_from : STD_LOGIC;
  signal sig_cmd_type_slice : STD_LOGIC;
  signal sig_coelsc_eop : STD_LOGIC;
  signal sig_csm_pop_child_cmd : STD_LOGIC;
  signal sig_data2addr_stop_req : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_eop : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_data_reg_out_en : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_good_strm_dbeat9_out : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_incr_dbeat_cntr : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal sig_input_reg_empty : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_mstr2addr_addr : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal sig_mstr2addr_burst : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_mstr2addr_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_calc_error : STD_LOGIC;
  signal sig_mstr2data_cmd_last : STD_LOGIC;
  signal sig_mstr2data_cmd_valid : STD_LOGIC;
  signal sig_mstr2data_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sig_mstr2data_saddr_lsb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_mstr2data_sequential : STD_LOGIC;
  signal sig_mstr2dre_btt : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_mstr2dre_calc_error : STD_LOGIC;
  signal sig_mstr2dre_cmd_cmplt : STD_LOGIC;
  signal sig_mstr2dre_cmd_valid : STD_LOGIC;
  signal sig_mstr2dre_eof : STD_LOGIC;
  signal sig_mstr2dre_sf_strt_offset : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_next_calc_error_reg : STD_LOGIC;
  signal sig_next_cmd_cmplt_reg : STD_LOGIC;
  signal sig_output_strt_offset_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_pop_xd_fifo : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_psm_halt : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal sig_reset_reg : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_sfhalt_next_strt_strb : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_sstrb_stop_mask : STD_LOGIC;
  signal sig_stat2wsc_status_ready : STD_LOGIC;
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \sig_wsc2stat_status__0\ : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_len : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal skid2dre_wlast : STD_LOGIC;
  signal skid2dre_wstrb : STD_LOGIC;
  signal skid2dre_wvalid : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sig_btt_cntr_reg[25]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sig_btt_cntr_reg[25]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of sig_child_addr_lsh_rollover_reg_reg_i_3 : label is 35;
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
\ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF\: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\
     port map (
      E(0) => sig_data_reg_out_en,
      Q(7) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6\,
      Q(6) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_7\,
      Q(5) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_8\,
      Q(4) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9\,
      Q(3) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10\,
      Q(2) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11\,
      Q(1) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12\,
      Q(0) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => p_0_in2_in,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_m_valid_out_reg_0 => skid2dre_wvalid,
      sig_mvalid_stop_reg_reg_0 => dre2skid_wready,
      sig_reset_reg => sig_reset_reg,
      sig_sready_stop_reg_reg_0 => I_WR_STATUS_CNTLR_n_41,
      sig_sstrb_stop_mask => sig_sstrb_stop_mask,
      sig_stream_rst => sig_stream_rst,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_indet_btt
     port map (
      D(4 downto 0) => sig_xfer_len(4 downto 0),
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\,
      E(0) => sig_good_strm_dbeat9_out,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_data_slice_reg_reg[2][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_flag_slice_reg_reg[2][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_flag_slice_reg_reg[3][1]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_1\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[1]_2\(1 downto 0) => sig_output_strt_offset_reg(1 downto 0),
      Q(0) => sig_byte_cntr(0),
      dout(8) => sig_sf2pcc_packet_eop,
      dout(7) => sig_sf2pcc_cmd_cmplt,
      dout(6 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      \gwdc.wr_data_count_i_reg[4]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15\,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_end_of_cmd_reg0 => lsig_end_of_cmd_reg0,
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_ibtt2wdc_tvalid,
      rd_en => sig_pop_xd_fifo,
      \sig_burst_dbeat_cntr_reg[3]_0\(0) => sig_incr_dbeat_cntr,
      \sig_byte_cntr_reg[0]_0\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      \sig_byte_cntr_reg[0]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \sig_byte_cntr_reg[2]_0\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\(0),
      \sig_byte_cntr_reg[3]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_child_qual_first_of_2_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      \sig_data_reg_out_reg[34]\(34 downto 32) => sig_ibtt2wdc_stbs_asserted(2 downto 0),
      \sig_data_reg_out_reg[34]\(31) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\,
      \sig_data_reg_out_reg[34]\(30) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      \sig_data_reg_out_reg[34]\(29) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      \sig_data_reg_out_reg[34]\(28) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      \sig_data_reg_out_reg[34]\(27) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      \sig_data_reg_out_reg[34]\(26) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      \sig_data_reg_out_reg[34]\(25) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      \sig_data_reg_out_reg[34]\(24) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\,
      \sig_data_reg_out_reg[34]\(23) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      \sig_data_reg_out_reg[34]\(22) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      \sig_data_reg_out_reg[34]\(21) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      \sig_data_reg_out_reg[34]\(20) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      \sig_data_reg_out_reg[34]\(19) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      \sig_data_reg_out_reg[34]\(18) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      \sig_data_reg_out_reg[34]\(17) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      \sig_data_reg_out_reg[34]\(16) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\,
      \sig_data_reg_out_reg[34]\(15) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      \sig_data_reg_out_reg[34]\(14) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      \sig_data_reg_out_reg[34]\(13) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      \sig_data_reg_out_reg[34]\(12) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      \sig_data_reg_out_reg[34]\(11) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      \sig_data_reg_out_reg[34]\(10) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\,
      \sig_data_reg_out_reg[34]\(9) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\,
      \sig_data_reg_out_reg[34]\(8) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\,
      \sig_data_reg_out_reg[34]\(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      \sig_data_reg_out_reg[34]\(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      \sig_data_reg_out_reg[34]\(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      \sig_data_reg_out_reg[34]\(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      \sig_data_reg_out_reg[34]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      \sig_data_reg_out_reg[34]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\,
      \sig_data_reg_out_reg[34]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\,
      \sig_data_reg_out_reg[34]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_m_valid_dup_reg => I_WR_DATA_CNTL_n_38,
      sig_m_valid_out_reg => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      sig_m_valid_out_reg_0 => I_CMD_STATUS_n_5,
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      sig_reset_reg => sig_reset_reg,
      \sig_strb_reg_out[0]_i_3__0\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      \sig_strb_reg_out_reg[4]\(4) => s2mm_strm_eop,
      \sig_strb_reg_out_reg[4]\(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_strm_tstrb => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\,
      \sig_xfer_len_reg_reg[0]\(1 downto 0) => sig_child_addr_cntr_lsh_reg(1 downto 0)
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_ibttcc
     port map (
      D(4 downto 0) => sig_xfer_len(4 downto 0),
      \FSM_onehot_sig_csm_state_reg[4]_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_56\,
      O(0) => sig_predict_child_addr_lsh(15),
      Q(59 downto 28) => sig_cmd_addr_slice(31 downto 0),
      Q(27) => sig_cmd_eof_slice,
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      S(0) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      SR(0) => sig_child_tag_reg0,
      dout(6) => sig_sf2pcc_packet_eop,
      dout(5) => sig_sf2pcc_cmd_cmplt,
      dout(4 downto 0) => sig_sf2pcc_xfer_bytes(6 downto 2),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9\,
      \in\(38) => sig_mstr2data_calc_error,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36 downto 32) => sig_mstr2data_len(4 downto 0),
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(25) => \sig_btt_cntr_reg[25]_i_2_n_14\,
      \out\(24) => \sig_btt_cntr_reg[25]_i_2_n_15\,
      \out\(23) => \sig_btt_cntr_reg[23]_i_1_n_8\,
      \out\(22) => \sig_btt_cntr_reg[23]_i_1_n_9\,
      \out\(21) => \sig_btt_cntr_reg[23]_i_1_n_10\,
      \out\(20) => \sig_btt_cntr_reg[23]_i_1_n_11\,
      \out\(19) => \sig_btt_cntr_reg[23]_i_1_n_12\,
      \out\(18) => \sig_btt_cntr_reg[23]_i_1_n_13\,
      \out\(17) => \sig_btt_cntr_reg[23]_i_1_n_14\,
      \out\(16) => \sig_btt_cntr_reg[23]_i_1_n_15\,
      \out\(15) => \sig_btt_cntr_reg[15]_i_1_n_8\,
      \out\(14) => \sig_btt_cntr_reg[15]_i_1_n_9\,
      \out\(13) => \sig_btt_cntr_reg[15]_i_1_n_10\,
      \out\(12) => \sig_btt_cntr_reg[15]_i_1_n_11\,
      \out\(11) => \sig_btt_cntr_reg[15]_i_1_n_12\,
      \out\(10) => \sig_btt_cntr_reg[15]_i_1_n_13\,
      \out\(9) => \sig_btt_cntr_reg[15]_i_1_n_14\,
      \out\(8) => \sig_btt_cntr_reg[15]_i_1_n_15\,
      \out\(7) => \sig_btt_cntr_reg[7]_i_1_n_8\,
      \out\(6) => \sig_btt_cntr_reg[7]_i_1_n_9\,
      \out\(5) => \sig_btt_cntr_reg[7]_i_1_n_10\,
      \out\(4) => \sig_btt_cntr_reg[7]_i_1_n_11\,
      \out\(3) => \sig_btt_cntr_reg[7]_i_1_n_12\,
      \out\(2) => \sig_btt_cntr_reg[7]_i_1_n_13\,
      \out\(1) => \sig_btt_cntr_reg[7]_i_1_n_14\,
      \out\(0) => \sig_btt_cntr_reg[7]_i_1_n_15\,
      rd_en => sig_pop_xd_fifo,
      \sig_btt_cntr_reg[25]_0\(25 downto 7) => sig_btt_upper_slice(18 downto 0),
      \sig_btt_cntr_reg[25]_0\(6 downto 0) => sig_btt_residue_slice(6 downto 0),
      sig_bytes_to_mbaa(0) => sig_bytes_to_mbaa(6),
      sig_calc_error_reg_reg_0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      \sig_child_addr_cntr_lsh_reg[15]_0\(15) => p_1_in,
      \sig_child_addr_cntr_lsh_reg[15]_0\(14 downto 0) => sig_child_addr_cntr_lsh_reg(14 downto 0),
      \sig_child_addr_cntr_lsh_reg[6]_0\(4) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_160\,
      \sig_child_addr_cntr_lsh_reg[6]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_161\,
      \sig_child_addr_cntr_lsh_reg[6]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_162\,
      \sig_child_addr_cntr_lsh_reg[6]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_163\,
      \sig_child_addr_cntr_lsh_reg[6]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_164\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_61\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_62\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_63\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_64\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_65\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_66\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_67\,
      \sig_child_addr_cntr_lsh_reg[7]_1\(6) => \i__carry_i_9_n_0\,
      \sig_child_addr_cntr_lsh_reg[7]_1\(5) => \i__carry_i_10_n_0\,
      \sig_child_addr_cntr_lsh_reg[7]_1\(4) => \i__carry_i_11_n_0\,
      \sig_child_addr_cntr_lsh_reg[7]_1\(3) => \i__carry_i_12_n_0\,
      \sig_child_addr_cntr_lsh_reg[7]_1\(2) => \i__carry_i_13_n_0\,
      \sig_child_addr_cntr_lsh_reg[7]_1\(1) => \i__carry_i_14_n_0\,
      \sig_child_addr_cntr_lsh_reg[7]_1\(0) => \i__carry_i_15_n_0\,
      \sig_child_addr_reg_reg[6]_0\(6) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_153\,
      \sig_child_addr_reg_reg[6]_0\(5) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_154\,
      \sig_child_addr_reg_reg[6]_0\(4) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_155\,
      \sig_child_addr_reg_reg[6]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_156\,
      \sig_child_addr_reg_reg[6]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_157\,
      \sig_child_addr_reg_reg[6]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_158\,
      \sig_child_addr_reg_reg[6]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_159\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_0,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_first_realigner_cmd_reg_0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82\,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_psm_halt => sig_psm_halt,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_input_reg13_out => sig_push_input_reg13_out,
      \sig_realign_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \sig_realign_strt_offset_reg_reg[1]_0\(30 downto 29) => sig_mstr2dre_sf_strt_offset(1 downto 0),
      \sig_realign_strt_offset_reg_reg[1]_0\(28) => sig_mstr2dre_calc_error,
      \sig_realign_strt_offset_reg_reg[1]_0\(27) => sig_mstr2dre_cmd_cmplt,
      \sig_realign_strt_offset_reg_reg[1]_0\(26) => sig_mstr2dre_eof,
      \sig_realign_strt_offset_reg_reg[1]_0\(25 downto 0) => sig_mstr2dre_btt(25 downto 0),
      \sig_realigner_btt2_reg[16]_0\(0) => I_CMD_STATUS_n_43,
      \sig_realigner_btt2_reg[25]_0\(25 downto 0) => sig_realigner_btt2(25 downto 0),
      sig_reset_reg => sig_reset_reg,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wr_fifo_1 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\,
      sig_xfer_cmd_cmplt_reg_reg_0(1) => sig_mstr2data_cmd_last,
      sig_xfer_cmd_cmplt_reg_reg_0(0) => sig_mstr2data_sequential,
      sig_xfer_is_seq_reg_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_55\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_s2mm_realign
     port map (
      CO(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      D(7) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_6\,
      D(6) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_7\,
      D(5) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_8\,
      D(4) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_9\,
      D(3) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_10\,
      D(2) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_11\,
      D(1) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_12\,
      D(0) => \ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF_n_13\,
      E(0) => sig_data_reg_out_en,
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_27\,
      \GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]_0\(1 downto 0) => sig_output_strt_offset_reg(1 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_57\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_59\,
      \INCLUDE_PACKING.DO_REG_SLICES[2].lsig_strb_slice_reg_reg[2][0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_58\,
      \INCLUDE_PACKING.DO_REG_SLICES[3].lsig_strb_slice_reg_reg[3][0]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16\,
      \INFERRED_GEN.cnt_i_reg[0]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_data_out\(0),
      \INFERRED_GEN.cnt_i_reg[4]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_14\,
      Q(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/sig_rd_empty\,
      S(7) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(6) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(5) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(4) => sig_btt_cntr_prv0_carry_i_4_n_0,
      S(3) => sig_btt_cntr_prv0_carry_i_5_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_6_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_7_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_8_n_0,
      \in\(30 downto 29) => sig_mstr2dre_sf_strt_offset(1 downto 0),
      \in\(28) => sig_mstr2dre_calc_error,
      \in\(27) => sig_mstr2dre_cmd_cmplt,
      \in\(26) => sig_mstr2dre_eof,
      \in\(25 downto 0) => sig_mstr2dre_btt(25 downto 0),
      lsig_first_dbeat => lsig_first_dbeat,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => dre2skid_wready,
      \sig_btt_cntr_dup_reg[15]\(7) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      \sig_btt_cntr_dup_reg[15]\(6) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      \sig_btt_cntr_dup_reg[15]\(5) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      \sig_btt_cntr_dup_reg[15]\(4) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\,
      \sig_btt_cntr_dup_reg[15]\(3) => \sig_btt_cntr_prv0_carry__0_i_5_n_0\,
      \sig_btt_cntr_dup_reg[15]\(2) => \sig_btt_cntr_prv0_carry__0_i_6_n_0\,
      \sig_btt_cntr_dup_reg[15]\(1) => \sig_btt_cntr_prv0_carry__0_i_7_n_0\,
      \sig_btt_cntr_dup_reg[15]\(0) => \sig_btt_cntr_prv0_carry__0_i_8_n_0\,
      \sig_btt_cntr_dup_reg[23]\(7) => \sig_btt_cntr_prv0_carry__1_i_1_n_0\,
      \sig_btt_cntr_dup_reg[23]\(6) => \sig_btt_cntr_prv0_carry__1_i_2_n_0\,
      \sig_btt_cntr_dup_reg[23]\(5) => \sig_btt_cntr_prv0_carry__1_i_3_n_0\,
      \sig_btt_cntr_dup_reg[23]\(4) => \sig_btt_cntr_prv0_carry__1_i_4_n_0\,
      \sig_btt_cntr_dup_reg[23]\(3) => \sig_btt_cntr_prv0_carry__1_i_5_n_0\,
      \sig_btt_cntr_dup_reg[23]\(2) => \sig_btt_cntr_prv0_carry__1_i_6_n_0\,
      \sig_btt_cntr_dup_reg[23]\(1) => \sig_btt_cntr_prv0_carry__1_i_7_n_0\,
      \sig_btt_cntr_dup_reg[23]\(0) => \sig_btt_cntr_prv0_carry__1_i_8_n_0\,
      \sig_btt_cntr_dup_reg[24]\(24 downto 0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(24 downto 0),
      \sig_btt_cntr_dup_reg[25]\(0) => \sig_btt_cntr_prv0_carry__2_i_2_n_0\,
      \sig_btt_cntr_reg[24]\(24) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      \sig_btt_cntr_reg[24]\(23) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      \sig_btt_cntr_reg[24]\(22) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\,
      \sig_btt_cntr_reg[24]\(21) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\,
      \sig_btt_cntr_reg[24]\(20) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\,
      \sig_btt_cntr_reg[24]\(19) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92\,
      \sig_btt_cntr_reg[24]\(18) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\,
      \sig_btt_cntr_reg[24]\(17) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      \sig_btt_cntr_reg[24]\(16) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      \sig_btt_cntr_reg[24]\(15) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      \sig_btt_cntr_reg[24]\(14) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      \sig_btt_cntr_reg[24]\(13) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      \sig_btt_cntr_reg[24]\(12) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      \sig_btt_cntr_reg[24]\(11) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      \sig_btt_cntr_reg[24]\(10) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\,
      \sig_btt_cntr_reg[24]\(9) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\,
      \sig_btt_cntr_reg[24]\(8) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\,
      \sig_btt_cntr_reg[24]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\,
      \sig_btt_cntr_reg[24]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\,
      \sig_btt_cntr_reg[24]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\,
      \sig_btt_cntr_reg[24]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\,
      \sig_btt_cntr_reg[24]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\,
      \sig_btt_cntr_reg[24]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\,
      \sig_btt_cntr_reg[24]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\,
      \sig_btt_cntr_reg[24]\(0) => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr\(0),
      \sig_byte_cntr_reg[0]\(0) => sig_byte_cntr(0),
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      \sig_data_reg_out_reg[7]\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53\,
      \sig_data_reg_out_reg[7]\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_54\,
      \sig_data_reg_out_reg[7]\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55\,
      \sig_data_reg_out_reg[7]\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56\,
      \sig_data_reg_out_reg[7]\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_57\,
      \sig_data_reg_out_reg[7]\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58\,
      \sig_data_reg_out_reg[7]\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59\,
      \sig_data_reg_out_reg[7]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60\,
      \sig_data_reg_out_reg[7]_0\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61\,
      \sig_data_reg_out_reg[7]_0\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62\,
      \sig_data_reg_out_reg[7]_0\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63\,
      \sig_data_reg_out_reg[7]_0\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64\,
      \sig_data_reg_out_reg[7]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65\,
      \sig_data_reg_out_reg[7]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66\,
      \sig_data_reg_out_reg[7]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67\,
      \sig_data_reg_out_reg[7]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \sig_data_reg_out_reg[7]_1\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \sig_data_reg_out_reg[7]_1\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \sig_data_reg_out_reg[7]_1\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \sig_data_reg_out_reg[7]_1\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \sig_data_reg_out_reg[7]_1\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73\,
      \sig_data_reg_out_reg[7]_1\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74\,
      \sig_data_reg_out_reg[7]_1\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75\,
      \sig_data_reg_out_reg[7]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76\,
      \sig_data_reg_out_reg[7]_2\(7) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77\,
      \sig_data_reg_out_reg[7]_2\(6) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78\,
      \sig_data_reg_out_reg[7]_2\(5) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79\,
      \sig_data_reg_out_reg[7]_2\(4) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \sig_data_reg_out_reg[7]_2\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \sig_data_reg_out_reg[7]_2\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82\,
      \sig_data_reg_out_reg[7]_2\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83\,
      \sig_data_reg_out_reg[7]_2\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_eop_halt_xfer => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_halt_xfer\,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_41,
      sig_last_reg_out_reg(0) => sig_incr_dbeat_cntr,
      sig_last_reg_out_reg_0(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_43\,
      sig_last_reg_out_reg_0(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_44\,
      sig_last_reg_out_reg_1(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_45\,
      sig_last_reg_out_reg_1(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_46\,
      sig_last_reg_out_reg_2(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_47\,
      sig_last_reg_out_reg_2(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48\,
      sig_last_reg_out_reg_3(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49\,
      sig_last_reg_out_reg_3(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50\,
      sig_m_valid_dup_reg => I_CMD_STATUS_n_5,
      sig_m_valid_out_reg => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tvalid\,
      \sig_max_first_increment_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      sig_mstr2dre_cmd_valid => sig_mstr2dre_cmd_valid,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_dup_reg => skid2dre_wvalid,
      sig_s_ready_dup_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_15\,
      \sig_strb_reg_out_reg[0]\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_33\,
      \sig_strb_reg_out_reg[0]_0\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_35\,
      \sig_strb_reg_out_reg[0]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_36\,
      \sig_strb_reg_out_reg[0]_2\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_37\,
      \sig_strb_reg_out_reg[0]_3\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85\,
      \sig_strb_reg_out_reg[0]_4\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86\,
      \sig_strb_reg_out_reg[0]_5\ => p_0_in2_in,
      sig_stream_rst => sig_stream_rst,
      sig_strm_tstrb => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_strm_tstrb\,
      skid2dre_wlast => skid2dre_wlast,
      skid2dre_wstrb => skid2dre_wstrb
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\,
      CO(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_1\,
      CO(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_2\,
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_3\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_4\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8\,
      O(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9\,
      O(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10\,
      O(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15\,
      S(7) => I_WR_DATA_CNTL_n_56,
      S(6) => I_WR_DATA_CNTL_n_57,
      S(5) => I_WR_DATA_CNTL_n_58,
      S(4) => I_WR_DATA_CNTL_n_59,
      S(3) => I_WR_DATA_CNTL_n_60,
      S(2) => I_WR_DATA_CNTL_n_61,
      S(1) => I_WR_DATA_CNTL_n_62,
      S(0) => I_WR_DATA_CNTL_n_63
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0\,
      CO(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_1\,
      CO(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_2\,
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_3\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_4\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8\,
      O(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9\,
      O(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10\,
      O(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15\,
      S(7) => I_WR_DATA_CNTL_n_48,
      S(6) => I_WR_DATA_CNTL_n_49,
      S(5) => I_WR_DATA_CNTL_n_50,
      S(4) => I_WR_DATA_CNTL_n_51,
      S(3) => I_WR_DATA_CNTL_n_52,
      S(2) => I_WR_DATA_CNTL_n_53,
      S(1) => I_WR_DATA_CNTL_n_54,
      S(0) => I_WR_DATA_CNTL_n_55
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_O_UNCONNECTED\(7 downto 2),
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => I_WR_DATA_CNTL_n_64,
      S(0) => I_WR_DATA_CNTL_n_65
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0\,
      CO(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1\,
      CO(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2\,
      CO(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_17\,
      DI(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18\,
      DI(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19\,
      O(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8\,
      O(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9\,
      O(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10\,
      O(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11\,
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15\,
      S(7) => I_WR_DATA_CNTL_n_40,
      S(6) => I_WR_DATA_CNTL_n_41,
      S(5) => I_WR_DATA_CNTL_n_42,
      S(4) => I_WR_DATA_CNTL_n_43,
      S(3) => I_WR_DATA_CNTL_n_44,
      S(2) => I_WR_DATA_CNTL_n_45,
      S(1) => I_WR_DATA_CNTL_n_46,
      S(0) => I_WR_DATA_CNTL_n_47
    );
I_ADDR_CNTL: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0\
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      \in\(38) => sig_mstr2data_calc_error,
      \in\(37) => sig_mstr2addr_burst(0),
      \in\(36 downto 32) => sig_mstr2data_len(4 downto 0),
      \in\(31 downto 2) => sig_mstr2addr_addr(31 downto 2),
      \in\(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(4 downto 0) => m_axi_s2mm_awlen(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_38,
      sig_mstr2addr_cmd_valid => sig_mstr2addr_cmd_valid,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo\
    );
I_CMD_STATUS: entity work.\CNN_imp_axi_dma_0_0_axi_datamover_cmd_status__parameterized0\
     port map (
      D(30) => sig_coelsc_eop,
      D(29) => I_WR_STATUS_CNTLR_n_1,
      D(28) => I_WR_STATUS_CNTLR_n_2,
      D(27 downto 3) => \sig_wsc2stat_status__0\(31 downto 7),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      Q(59 downto 28) => sig_cmd_addr_slice(31 downto 0),
      Q(27) => sig_cmd_eof_slice,
      Q(26) => sig_cmd_type_slice,
      Q(25 downto 0) => sig_cmd2mstr_command(25 downto 0),
      SR(0) => sig_child_tag_reg0,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(59 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(59 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => \USE_SINGLE_REG.sig_regfifo_full_reg_reg\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s2mm_sts_received => s2mm_sts_received,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      sig_cmd2mstr_cmd_valid => sig_cmd2mstr_cmd_valid,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_init_done => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_2 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_3 => \I_DRE_CNTL_FIFO/sig_init_done\,
      sig_init_reg2_reg => I_CMD_STATUS_n_37,
      sig_init_reg2_reg_0 => I_CMD_STATUS_n_38,
      sig_init_reg2_reg_1 => I_CMD_STATUS_n_39,
      sig_init_reg2_reg_2 => I_CMD_STATUS_n_40,
      sig_init_reg2_reg_3 => I_CMD_STATUS_n_41,
      sig_init_reg_reg => I_CMD_STATUS_n_5,
      sig_init_reg_reg_0(0) => I_CMD_STATUS_n_43,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty => sig_input_reg_empty,
      sig_psm_halt => sig_psm_halt,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      \sig_realigner_btt2_reg[16]\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82\,
      sig_reset_reg => sig_reset_reg,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid,
      smpl_dma_overflow => smpl_dma_overflow,
      sts_received_i_reg => sts_received_i_reg,
      sts_received_i_reg_0(25 downto 0) => sts_received_i_reg_0(25 downto 0)
    );
I_RESET: entity work.CNN_imp_axi_dma_0_0_axi_datamover_reset
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s2mm_halt_cmplt => \^s2mm_halt_cmplt\,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_halt_cmplt_reg_0 => I_WR_STATUS_CNTLR_n_40,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_s_h_halt_reg_reg_0 => I_RESET_n_4,
      sig_s_h_halt_reg_reg_1 => sig_s_h_halt_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
I_S2MM_MMAP_SKID_BUF: entity work.CNN_imp_axi_dma_0_0_axi_datamover_skid2mm_buf
     port map (
      D(31) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_23\,
      D(30) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_24\,
      D(29) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      D(28) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      D(27) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      D(26) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      D(25) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      D(24) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_30\,
      D(23) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_31\,
      D(22) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      D(21) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_33\,
      D(20) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      D(19) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_35\,
      D(18) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_36\,
      D(17) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_37\,
      D(16) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_38\,
      D(15) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_39\,
      D(14) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_40\,
      D(13) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_41\,
      D(12) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_42\,
      D(11) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_43\,
      D(10) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_44\,
      D(9) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_45\,
      D(8) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_46\,
      D(7) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_47\,
      D(6) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_48\,
      D(5) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_49\,
      D(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_50\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_51\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_52\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_53\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_54\,
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => p_0_in3_in,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_dup_reg_0 => I_CMD_STATUS_n_5,
      sig_m_valid_dup_reg_1 => I_WR_DATA_CNTL_n_67,
      sig_reset_reg => sig_reset_reg,
      sig_s_ready_out_reg_0 => sig_skid2data_wready,
      sig_s_ready_out_reg_1 => I_S2MM_MMAP_SKID_BUF_n_5,
      \sig_strb_reg_out_reg[3]_0\(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      \sig_strb_skid_reg_reg[3]_0\(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.CNN_imp_axi_dma_0_0_axi_datamover_wrdata_cntl
     port map (
      D(0) => sig_sfhalt_next_strt_strb(2),
      E(0) => sig_good_strm_dbeat9_out,
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_0\ => sig_skid2data_wready,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[0]_1\ => sig_ibtt2wdc_tvalid,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(25) => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_14\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(24) => \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_i_3_n_15\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(23) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_8\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(22) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_9\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(21) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_10\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(20) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_11\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(19) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_12\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(18) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_13\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(17) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_14\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(16) => \GEN_INDET_BTT.lsig_byte_cntr_reg[23]_i_1_n_15\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(15) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_8\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(14) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_9\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(13) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_10\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(12) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_11\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(11) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_12\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(10) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_13\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(9) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_14\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(8) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_1_n_15\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(7) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_8\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(6) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_9\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(5) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_10\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(4) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_11\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_12\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_13\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_14\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[25]_0\(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_15\,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\(2 downto 0) => sig_ibtt2wdc_stbs_asserted(2 downto 0),
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\(4) => s2mm_strm_eop,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\(3 downto 0) => sig_ibtt2wdc_tstrb(3 downto 0),
      Q(3 downto 0) => sig_strb_skid_reg(3 downto 0),
      S(7) => I_WR_DATA_CNTL_n_40,
      S(6) => I_WR_DATA_CNTL_n_41,
      S(5) => I_WR_DATA_CNTL_n_42,
      S(4) => I_WR_DATA_CNTL_n_43,
      S(3) => I_WR_DATA_CNTL_n_44,
      S(2) => I_WR_DATA_CNTL_n_45,
      S(1) => I_WR_DATA_CNTL_n_46,
      S(0) => I_WR_DATA_CNTL_n_47,
      \in\(28) => sig_data2wsc_eop,
      \in\(27 downto 2) => sig_data2wsc_bytes_rcvd(25 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_end_of_cmd_reg0 => lsig_end_of_cmd_reg0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(1 downto 0) => sig_cmd_fifo_data_out(5 downto 4),
      \sig_addr_posted_cntr_reg[0]_0\ => sig_addr2data_addr_posted,
      \sig_addr_posted_cntr_reg[2]_0\ => I_WR_DATA_CNTL_n_39,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_first_dbeat_reg_0 => I_S2MM_MMAP_SKID_BUF_n_5,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg => I_WR_DATA_CNTL_n_38,
      sig_halt_reg_reg_0 => I_WR_DATA_CNTL_n_67,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_40,
      sig_last_reg_out_reg => p_0_in3_in,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_m_valid_out_reg(7) => I_WR_DATA_CNTL_n_48,
      sig_m_valid_out_reg(6) => I_WR_DATA_CNTL_n_49,
      sig_m_valid_out_reg(5) => I_WR_DATA_CNTL_n_50,
      sig_m_valid_out_reg(4) => I_WR_DATA_CNTL_n_51,
      sig_m_valid_out_reg(3) => I_WR_DATA_CNTL_n_52,
      sig_m_valid_out_reg(2) => I_WR_DATA_CNTL_n_53,
      sig_m_valid_out_reg(1) => I_WR_DATA_CNTL_n_54,
      sig_m_valid_out_reg(0) => I_WR_DATA_CNTL_n_55,
      sig_m_valid_out_reg_0(7) => I_WR_DATA_CNTL_n_56,
      sig_m_valid_out_reg_0(6) => I_WR_DATA_CNTL_n_57,
      sig_m_valid_out_reg_0(5) => I_WR_DATA_CNTL_n_58,
      sig_m_valid_out_reg_0(4) => I_WR_DATA_CNTL_n_59,
      sig_m_valid_out_reg_0(3) => I_WR_DATA_CNTL_n_60,
      sig_m_valid_out_reg_0(2) => I_WR_DATA_CNTL_n_61,
      sig_m_valid_out_reg_0(1) => I_WR_DATA_CNTL_n_62,
      sig_m_valid_out_reg_0(0) => I_WR_DATA_CNTL_n_63,
      sig_m_valid_out_reg_1(1) => I_WR_DATA_CNTL_n_64,
      sig_m_valid_out_reg_1(0) => I_WR_DATA_CNTL_n_65,
      sig_mstr2data_cmd_valid => sig_mstr2data_cmd_valid,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg_0(9) => sig_mstr2data_calc_error,
      sig_next_calc_error_reg_reg_0(8) => sig_mstr2data_cmd_last,
      sig_next_calc_error_reg_reg_0(7) => sig_mstr2data_sequential,
      sig_next_calc_error_reg_reg_0(6 downto 2) => sig_mstr2data_len(4 downto 0),
      sig_next_calc_error_reg_reg_0(1 downto 0) => sig_mstr2data_saddr_lsb(1 downto 0),
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      \sig_next_strt_strb_reg_reg[3]_0\(3 downto 0) => sig_strb_skid_mux_out(3 downto 0),
      \sig_next_strt_strb_reg_reg[3]_1\(3 downto 0) => sig_data2skid_wstrb(3 downto 0),
      sig_push_to_wsc_reg_0 => I_WR_STATUS_CNTLR_n_31,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wr_fifo => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo\,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_WR_STATUS_CNTLR: entity work.CNN_imp_axi_dma_0_0_axi_datamover_wr_status_cntl
     port map (
      D(30) => sig_coelsc_eop,
      D(29) => I_WR_STATUS_CNTLR_n_1,
      D(28) => I_WR_STATUS_CNTLR_n_2,
      D(27 downto 3) => \sig_wsc2stat_status__0\(31 downto 7),
      D(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      FIFO_Full_reg => I_WR_STATUS_CNTLR_n_31,
      \in\(28) => sig_data2wsc_eop,
      \in\(27 downto 2) => sig_data2wsc_bytes_rcvd(25 downto 0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\ => sig_addr2data_addr_posted,
      s2mm_halt_cmplt => \^s2mm_halt_cmplt\,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_cmd_stat_rst_user_reg_n_cdc_from => sig_cmd_stat_rst_user_reg_n_cdc_from,
      sig_data2addr_stop_req => sig_data2addr_stop_req,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_halt_cmplt_reg => I_WR_DATA_CNTL_n_39,
      sig_halt_reg_dly2 => sig_halt_reg_dly2,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_dly3_reg_0 => I_WR_STATUS_CNTLR_n_40,
      sig_halt_reg_dly3_reg_1 => I_WR_STATUS_CNTLR_n_41,
      sig_halt_reg_reg_0 => I_RESET_n_4,
      sig_inhibit_rdy_n => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \I_WRESP_STATUS_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_done\,
      sig_init_done_reg => I_CMD_STATUS_n_37,
      sig_init_done_reg_0 => I_CMD_STATUS_n_39,
      sig_next_calc_error_reg => sig_next_calc_error_reg,
      sig_sstrb_stop_mask => sig_sstrb_stop_mask,
      sig_stat2wsc_status_ready => sig_stat2wsc_status_ready,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
\i_/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(4),
      I1 => sig_cmd_fifo_data_out(5),
      O => sig_sfhalt_next_strt_strb(2)
    );
\i__carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_sf2pcc_xfer_bytes(5),
      I1 => sig_child_addr_cntr_lsh_reg(5),
      I2 => sig_csm_pop_child_cmd,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_154\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_sf2pcc_xfer_bytes(4),
      I1 => sig_child_addr_cntr_lsh_reg(4),
      I2 => sig_csm_pop_child_cmd,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_155\,
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_sf2pcc_xfer_bytes(3),
      I1 => sig_child_addr_cntr_lsh_reg(3),
      I2 => sig_csm_pop_child_cmd,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_156\,
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_sf2pcc_xfer_bytes(2),
      I1 => sig_child_addr_cntr_lsh_reg(2),
      I2 => sig_csm_pop_child_cmd,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_157\,
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_sf2pcc_xfer_bytes(1),
      I1 => sig_child_addr_cntr_lsh_reg(1),
      I2 => sig_csm_pop_child_cmd,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_158\,
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_sf2pcc_xfer_bytes(0),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      I2 => sig_csm_pop_child_cmd,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_159\,
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => sig_sf2pcc_xfer_bytes(6),
      I1 => sig_child_addr_cntr_lsh_reg(6),
      I2 => sig_csm_pop_child_cmd,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_153\,
      O => \i__carry_i_9_n_0\
    );
\sig_btt_cntr[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => sig_btt_upper_slice(8),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(15),
      O => \sig_btt_cntr[15]_i_10_n_0\
    );
\sig_btt_cntr[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => sig_btt_upper_slice(7),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(14),
      O => \sig_btt_cntr[15]_i_11_n_0\
    );
\sig_btt_cntr[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => sig_btt_upper_slice(6),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(13),
      O => \sig_btt_cntr[15]_i_12_n_0\
    );
\sig_btt_cntr[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => sig_btt_upper_slice(5),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(12),
      O => \sig_btt_cntr[15]_i_13_n_0\
    );
\sig_btt_cntr[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => sig_btt_upper_slice(4),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(11),
      O => \sig_btt_cntr[15]_i_14_n_0\
    );
\sig_btt_cntr[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => sig_btt_upper_slice(3),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(10),
      O => \sig_btt_cntr[15]_i_15_n_0\
    );
\sig_btt_cntr[15]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => sig_btt_upper_slice(2),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(9),
      O => \sig_btt_cntr[15]_i_16_n_0\
    );
\sig_btt_cntr[15]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => sig_btt_upper_slice(1),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(8),
      O => \sig_btt_cntr[15]_i_17_n_0\
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_2_n_0\
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_3_n_0\
    );
\sig_btt_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_4_n_0\
    );
\sig_btt_cntr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_5_n_0\
    );
\sig_btt_cntr[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_6_n_0\
    );
\sig_btt_cntr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_7_n_0\
    );
\sig_btt_cntr[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_8_n_0\
    );
\sig_btt_cntr[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr[23]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(23),
      I1 => sig_btt_upper_slice(16),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(23),
      O => \sig_btt_cntr[23]_i_10_n_0\
    );
\sig_btt_cntr[23]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(22),
      I1 => sig_btt_upper_slice(15),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(22),
      O => \sig_btt_cntr[23]_i_11_n_0\
    );
\sig_btt_cntr[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(21),
      I1 => sig_btt_upper_slice(14),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(21),
      O => \sig_btt_cntr[23]_i_12_n_0\
    );
\sig_btt_cntr[23]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(20),
      I1 => sig_btt_upper_slice(13),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(20),
      O => \sig_btt_cntr[23]_i_13_n_0\
    );
\sig_btt_cntr[23]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(19),
      I1 => sig_btt_upper_slice(12),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(19),
      O => \sig_btt_cntr[23]_i_14_n_0\
    );
\sig_btt_cntr[23]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(18),
      I1 => sig_btt_upper_slice(11),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(18),
      O => \sig_btt_cntr[23]_i_15_n_0\
    );
\sig_btt_cntr[23]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(17),
      I1 => sig_btt_upper_slice(10),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(17),
      O => \sig_btt_cntr[23]_i_16_n_0\
    );
\sig_btt_cntr[23]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(16),
      I1 => sig_btt_upper_slice(9),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(16),
      O => \sig_btt_cntr[23]_i_17_n_0\
    );
\sig_btt_cntr[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(23),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_2_n_0\
    );
\sig_btt_cntr[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(22),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_3_n_0\
    );
\sig_btt_cntr[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(21),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_4_n_0\
    );
\sig_btt_cntr[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(20),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_5_n_0\
    );
\sig_btt_cntr[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(19),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_6_n_0\
    );
\sig_btt_cntr[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(18),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_7_n_0\
    );
\sig_btt_cntr[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(17),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_8_n_0\
    );
\sig_btt_cntr[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(16),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[23]_i_9_n_0\
    );
\sig_btt_cntr[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(24),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[25]_i_3_n_0\
    );
\sig_btt_cntr[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(25),
      I1 => sig_btt_upper_slice(18),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(25),
      O => \sig_btt_cntr[25]_i_4_n_0\
    );
\sig_btt_cntr[25]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(24),
      I1 => sig_btt_upper_slice(17),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(24),
      O => \sig_btt_cntr[25]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_10_n_0\
    );
\sig_btt_cntr[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => sig_btt_upper_slice(0),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(7),
      O => \sig_btt_cntr[7]_i_11_n_0\
    );
\sig_btt_cntr[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => sig_btt_residue_slice(6),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(6),
      O => \sig_btt_cntr[7]_i_12_n_0\
    );
\sig_btt_cntr[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(5),
      O => \sig_btt_cntr[7]_i_13_n_0\
    );
\sig_btt_cntr[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => sig_btt_residue_slice(4),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(4),
      O => \sig_btt_cntr[7]_i_14_n_0\
    );
\sig_btt_cntr[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(3),
      O => \sig_btt_cntr[7]_i_15_n_0\
    );
\sig_btt_cntr[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => sig_btt_residue_slice(2),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(2),
      O => \sig_btt_cntr[7]_i_16_n_0\
    );
\sig_btt_cntr[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(1),
      O => \sig_btt_cntr[7]_i_17_n_0\
    );
\sig_btt_cntr[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => sig_btt_residue_slice(0),
      I2 => sig_push_input_reg13_out,
      I3 => sig_cmd2mstr_command(0),
      O => \sig_btt_cntr[7]_i_18_n_0\
    );
\sig_btt_cntr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I1 => sig_cmd2mstr_cmd_valid,
      I2 => sig_input_reg_empty,
      I3 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_2_n_0\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_3_n_0\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_4_n_0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_6_n_0\
    );
\sig_btt_cntr[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_7_n_0\
    );
\sig_btt_cntr[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_8_n_0\
    );
\sig_btt_cntr[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_0\,
      I2 => sig_cmd2mstr_cmd_valid,
      I3 => sig_input_reg_empty,
      I4 => sig_psm_halt,
      O => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(15),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_96\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(14),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_97\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(13),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_98\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(12),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_99\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(11),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_100\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_5_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(10),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_101\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_6_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(9),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_102\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_7_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(8),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_103\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__0_i_8_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(23),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(22),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(21),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(20),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(19),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_5_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(18),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_6_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(17),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_94\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_7_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(16),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_95\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__1_i_8_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(24),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => \sig_btt_cntr_prv0_carry__2_i_2_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(7),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_104\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(6),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_105\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(5),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_106\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(4),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_107\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
sig_btt_cntr_prv0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(3),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_108\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => sig_btt_cntr_prv0_carry_i_5_n_0
    );
sig_btt_cntr_prv0_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(2),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_109\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => sig_btt_cntr_prv0_carry_i_6_n_0
    );
sig_btt_cntr_prv0_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(1),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_110\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      O => sig_btt_cntr_prv0_carry_i_7_n_0
    );
sig_btt_cntr_prv0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/p_0_in\(0),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_38\,
      I2 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      I3 => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr\(0),
      O => sig_btt_cntr_prv0_carry_i_8_n_0
    );
\sig_btt_cntr_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_reg[15]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_reg[15]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_reg[15]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_reg[15]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_reg[15]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_reg[15]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_reg[15]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_reg[15]_i_1_n_7\,
      DI(7) => \sig_btt_cntr[15]_i_2_n_0\,
      DI(6) => \sig_btt_cntr[15]_i_3_n_0\,
      DI(5) => \sig_btt_cntr[15]_i_4_n_0\,
      DI(4) => \sig_btt_cntr[15]_i_5_n_0\,
      DI(3) => \sig_btt_cntr[15]_i_6_n_0\,
      DI(2) => \sig_btt_cntr[15]_i_7_n_0\,
      DI(1) => \sig_btt_cntr[15]_i_8_n_0\,
      DI(0) => \sig_btt_cntr[15]_i_9_n_0\,
      O(7) => \sig_btt_cntr_reg[15]_i_1_n_8\,
      O(6) => \sig_btt_cntr_reg[15]_i_1_n_9\,
      O(5) => \sig_btt_cntr_reg[15]_i_1_n_10\,
      O(4) => \sig_btt_cntr_reg[15]_i_1_n_11\,
      O(3) => \sig_btt_cntr_reg[15]_i_1_n_12\,
      O(2) => \sig_btt_cntr_reg[15]_i_1_n_13\,
      O(1) => \sig_btt_cntr_reg[15]_i_1_n_14\,
      O(0) => \sig_btt_cntr_reg[15]_i_1_n_15\,
      S(7) => \sig_btt_cntr[15]_i_10_n_0\,
      S(6) => \sig_btt_cntr[15]_i_11_n_0\,
      S(5) => \sig_btt_cntr[15]_i_12_n_0\,
      S(4) => \sig_btt_cntr[15]_i_13_n_0\,
      S(3) => \sig_btt_cntr[15]_i_14_n_0\,
      S(2) => \sig_btt_cntr[15]_i_15_n_0\,
      S(1) => \sig_btt_cntr[15]_i_16_n_0\,
      S(0) => \sig_btt_cntr[15]_i_17_n_0\
    );
\sig_btt_cntr_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_reg[15]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_reg[23]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_reg[23]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_reg[23]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_reg[23]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_reg[23]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_reg[23]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_reg[23]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_reg[23]_i_1_n_7\,
      DI(7) => \sig_btt_cntr[23]_i_2_n_0\,
      DI(6) => \sig_btt_cntr[23]_i_3_n_0\,
      DI(5) => \sig_btt_cntr[23]_i_4_n_0\,
      DI(4) => \sig_btt_cntr[23]_i_5_n_0\,
      DI(3) => \sig_btt_cntr[23]_i_6_n_0\,
      DI(2) => \sig_btt_cntr[23]_i_7_n_0\,
      DI(1) => \sig_btt_cntr[23]_i_8_n_0\,
      DI(0) => \sig_btt_cntr[23]_i_9_n_0\,
      O(7) => \sig_btt_cntr_reg[23]_i_1_n_8\,
      O(6) => \sig_btt_cntr_reg[23]_i_1_n_9\,
      O(5) => \sig_btt_cntr_reg[23]_i_1_n_10\,
      O(4) => \sig_btt_cntr_reg[23]_i_1_n_11\,
      O(3) => \sig_btt_cntr_reg[23]_i_1_n_12\,
      O(2) => \sig_btt_cntr_reg[23]_i_1_n_13\,
      O(1) => \sig_btt_cntr_reg[23]_i_1_n_14\,
      O(0) => \sig_btt_cntr_reg[23]_i_1_n_15\,
      S(7) => \sig_btt_cntr[23]_i_10_n_0\,
      S(6) => \sig_btt_cntr[23]_i_11_n_0\,
      S(5) => \sig_btt_cntr[23]_i_12_n_0\,
      S(4) => \sig_btt_cntr[23]_i_13_n_0\,
      S(3) => \sig_btt_cntr[23]_i_14_n_0\,
      S(2) => \sig_btt_cntr[23]_i_15_n_0\,
      S(1) => \sig_btt_cntr[23]_i_16_n_0\,
      S(0) => \sig_btt_cntr[23]_i_17_n_0\
    );
\sig_btt_cntr_reg[25]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr_reg[23]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sig_btt_cntr_reg[25]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sig_btt_cntr_reg[25]_i_2_n_7\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \sig_btt_cntr[25]_i_3_n_0\,
      O(7 downto 2) => \NLW_sig_btt_cntr_reg[25]_i_2_O_UNCONNECTED\(7 downto 2),
      O(1) => \sig_btt_cntr_reg[25]_i_2_n_14\,
      O(0) => \sig_btt_cntr_reg[25]_i_2_n_15\,
      S(7 downto 2) => B"000000",
      S(1) => \sig_btt_cntr[25]_i_4_n_0\,
      S(0) => \sig_btt_cntr[25]_i_5_n_0\
    );
\sig_btt_cntr_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sig_btt_cntr[7]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(6) => \sig_btt_cntr_reg[7]_i_1_n_1\,
      CO(5) => \sig_btt_cntr_reg[7]_i_1_n_2\,
      CO(4) => \sig_btt_cntr_reg[7]_i_1_n_3\,
      CO(3) => \sig_btt_cntr_reg[7]_i_1_n_4\,
      CO(2) => \sig_btt_cntr_reg[7]_i_1_n_5\,
      CO(1) => \sig_btt_cntr_reg[7]_i_1_n_6\,
      CO(0) => \sig_btt_cntr_reg[7]_i_1_n_7\,
      DI(7) => \sig_btt_cntr[7]_i_3_n_0\,
      DI(6) => \sig_btt_cntr[7]_i_4_n_0\,
      DI(5) => \sig_btt_cntr[7]_i_5_n_0\,
      DI(4) => \sig_btt_cntr[7]_i_6_n_0\,
      DI(3) => \sig_btt_cntr[7]_i_7_n_0\,
      DI(2) => \sig_btt_cntr[7]_i_8_n_0\,
      DI(1) => \sig_btt_cntr[7]_i_9_n_0\,
      DI(0) => \sig_btt_cntr[7]_i_10_n_0\,
      O(7) => \sig_btt_cntr_reg[7]_i_1_n_8\,
      O(6) => \sig_btt_cntr_reg[7]_i_1_n_9\,
      O(5) => \sig_btt_cntr_reg[7]_i_1_n_10\,
      O(4) => \sig_btt_cntr_reg[7]_i_1_n_11\,
      O(3) => \sig_btt_cntr_reg[7]_i_1_n_12\,
      O(2) => \sig_btt_cntr_reg[7]_i_1_n_13\,
      O(1) => \sig_btt_cntr_reg[7]_i_1_n_14\,
      O(0) => \sig_btt_cntr_reg[7]_i_1_n_15\,
      S(7) => \sig_btt_cntr[7]_i_11_n_0\,
      S(6) => \sig_btt_cntr[7]_i_12_n_0\,
      S(5) => \sig_btt_cntr[7]_i_13_n_0\,
      S(4) => \sig_btt_cntr[7]_i_14_n_0\,
      S(3) => \sig_btt_cntr[7]_i_15_n_0\,
      S(2) => \sig_btt_cntr[7]_i_16_n_0\,
      S(1) => \sig_btt_cntr[7]_i_17_n_0\,
      S(0) => \sig_btt_cntr[7]_i_18_n_0\
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_bytes_to_mbaa(6),
      I1 => sig_btt_residue_slice(6),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(0),
      I1 => sig_sf2pcc_xfer_bytes(0),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(1),
      I1 => sig_sf2pcc_xfer_bytes(1),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CI_TOP => '0',
      CO(7) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(7),
      CO(6) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(5) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_4,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => sig_predict_child_addr_lsh(15),
      O(6 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(6 downto 0),
      S(7) => p_1_in,
      S(6 downto 0) => sig_child_addr_cntr_lsh_reg(14 downto 8)
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(6) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(5) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(4) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_4,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_5,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_6,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_7,
      DI(7) => '0',
      DI(6 downto 0) => sig_child_addr_cntr_lsh_reg(6 downto 0),
      O(7 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => sig_child_addr_cntr_lsh_reg(7),
      S(6) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_160\,
      S(5) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_161\,
      S(4) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_162\,
      S(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_163\,
      S(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_164\,
      S(1) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_datamover is
  port (
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_halt_cmplt : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    s_axis_mm2s_cmd_tready : out STD_LOGIC;
    m_axis_mm2s_sts_tvalid_int : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    s_axis_s2mm_cmd_tready : out STD_LOGIC;
    m_axis_s2mm_sts_tvalid_int : out STD_LOGIC;
    sig_s_h_halt_reg : out STD_LOGIC;
    mm2s_decerr_i : out STD_LOGIC;
    mm2s_interr_i : out STD_LOGIC;
    mm2s_slverr_i : out STD_LOGIC;
    sts_received_i_reg : out STD_LOGIC;
    s2mm_decerr_i : out STD_LOGIC;
    s2mm_slverr_i : out STD_LOGIC;
    s2mm_interr_i : out STD_LOGIC;
    sts_received_i_reg_0 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\ : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_rready : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    \out\ : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    s_axis_mm2s_cmd_tvalid_split : in STD_LOGIC;
    m_axis_mm2s_sts_tready : in STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    s_axis_s2mm_cmd_tvalid_split : in STD_LOGIC;
    m_axis_s2mm_sts_tready : in STD_LOGIC;
    mm2s_sts_received : in STD_LOGIC;
    s2mm_sts_received : in STD_LOGIC;
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    smpl_dma_overflow : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 59 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\ : in STD_LOGIC_VECTOR ( 59 downto 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_datamover : entity is "axi_datamover";
end CNN_imp_axi_dma_0_0_axi_datamover;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_datamover is
begin
\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_mm2s_full_wrap
     port map (
      D(59 downto 0) => D(59 downto 0),
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => m_axis_mm2s_sts_tvalid_int,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => m_axi_mm2s_arburst(0),
      m_axi_mm2s_arlen(0) => m_axi_mm2s_arlen(0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(1023 downto 0) => m_axi_mm2s_rdata(1023 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_decerr_i => mm2s_decerr_i,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_interr_i => mm2s_interr_i,
      mm2s_slverr_i => mm2s_slverr_i,
      mm2s_sts_received => mm2s_sts_received,
      \out\ => \out\,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.CNN_imp_axi_dma_0_0_axi_datamover_s2mm_full_wrap
     port map (
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\ => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(59 downto 0) => \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(59 downto 0),
      \USE_SINGLE_REG.sig_regfifo_empty_reg_reg\ => s_axis_s2mm_cmd_tready,
      \USE_SINGLE_REG.sig_regfifo_full_reg_reg\ => m_axis_s2mm_sts_tvalid_int,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(4 downto 0) => m_axi_s2mm_awlen(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => m_axi_s2mm_awsize(0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      s2mm_decerr_i => s2mm_decerr_i,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => s2mm_interr_i,
      s2mm_slverr_i => s2mm_slverr_i,
      s2mm_sts_received => s2mm_sts_received,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_s_h_halt_reg => sig_s_h_halt_reg,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg_0,
      smpl_dma_overflow => smpl_dma_overflow,
      sts_received_i_reg => sts_received_i_reg,
      sts_received_i_reg_0(25 downto 0) => sts_received_i_reg_0(25 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0_axi_dma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_awvalid : out STD_LOGIC;
    m_axi_sg_awready : in STD_LOGIC;
    m_axi_sg_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_wlast : out STD_LOGIC;
    m_axi_sg_wvalid : out STD_LOGIC;
    m_axi_sg_wready : in STD_LOGIC;
    m_axi_sg_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_bvalid : in STD_LOGIC;
    m_axi_sg_bready : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_aruser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tid : out STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axis_mm2s_tdest : out STD_LOGIC_VECTOR ( 4 downto 0 );
    mm2s_cntrl_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_cntrl_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_cntrl_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_cntrl_tvalid : out STD_LOGIC;
    m_axis_mm2s_cntrl_tready : in STD_LOGIC;
    m_axis_mm2s_cntrl_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tid : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_s2mm_tdest : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s2mm_sts_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_sts_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_s2mm_sts_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_sts_tvalid : in STD_LOGIC;
    s_axis_s2mm_sts_tready : out STD_LOGIC;
    s_axis_s2mm_sts_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of CNN_imp_axi_dma_0_0_axi_dma : entity is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of CNN_imp_axi_dma_0_0_axi_dma : entity is "zynquplus";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of CNN_imp_axi_dma_0_0_axi_dma : entity is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of CNN_imp_axi_dma_0_0_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of CNN_imp_axi_dma_0_0_axi_dma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of CNN_imp_axi_dma_0_0_axi_dma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of CNN_imp_axi_dma_0_0_axi_dma : entity is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of CNN_imp_axi_dma_0_0_axi_dma : entity is 2;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 1024;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of CNN_imp_axi_dma_0_0_axi_dma : entity is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of CNN_imp_axi_dma_0_0_axi_dma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of CNN_imp_axi_dma_0_0_axi_dma : entity is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 26;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 8;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of CNN_imp_axi_dma_0_0_axi_dma : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of CNN_imp_axi_dma_0_0_axi_dma : entity is "axi_dma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of CNN_imp_axi_dma_0_0_axi_dma : entity is "yes";
end CNN_imp_axi_dma_0_0_axi_dma;

architecture STRUCTURE of CNN_imp_axi_dma_0_0_axi_dma is
  signal \<const0>\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\ : STD_LOGIC;
  signal \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\ : STD_LOGIC;
  signal \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero__6\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i\ : STD_LOGIC;
  signal \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow\ : STD_LOGIC;
  signal \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\ : STD_LOGIC;
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i\ : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12\ : STD_LOGIC;
  signal \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39\ : STD_LOGIC;
  signal \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40\ : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_10 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_11 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_12 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_148 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_149 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_17 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_18 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_19 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_20 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_24 : STD_LOGIC;
  signal I_AXI_DMA_REG_MODULE_n_27 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_22 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_26 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_27 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_28 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_29 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_30 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_31 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_32 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_33 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_34 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_35 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_36 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_37 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_38 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_39 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_40 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_41 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_42 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_43 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_44 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_45 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_46 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_47 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_48 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_49 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_50 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_51 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_52 : STD_LOGIC;
  signal I_RST_MODULE_n_14 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_19 : STD_LOGIC;
  signal I_RST_MODULE_n_20 : STD_LOGIC;
  signal I_RST_MODULE_n_23 : STD_LOGIC;
  signal I_RST_MODULE_n_24 : STD_LOGIC;
  signal I_RST_MODULE_n_25 : STD_LOGIC;
  signal axi2ip_wrce : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal axi_lite_reset_n : STD_LOGIC;
  signal dma_mm2s_error : STD_LOGIC;
  signal dma_s2mm_error : STD_LOGIC;
  signal idle : STD_LOGIC;
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_mm2s_aresetn : STD_LOGIC;
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_axi_s2mm_aresetn : STD_LOGIC;
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal m_axi_sg_aresetn : STD_LOGIC;
  signal m_axis_mm2s_sts_tready : STD_LOGIC;
  signal m_axis_mm2s_sts_tvalid_int : STD_LOGIC;
  signal \^m_axis_mm2s_tlast\ : STD_LOGIC;
  signal \^m_axis_mm2s_tvalid\ : STD_LOGIC;
  signal m_axis_s2mm_sts_tready : STD_LOGIC;
  signal m_axis_s2mm_sts_tvalid_int : STD_LOGIC;
  signal mm2s_all_idle : STD_LOGIC;
  signal mm2s_dmacr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mm2s_dmasr : STD_LOGIC;
  signal mm2s_halt_cmplt : STD_LOGIC;
  signal mm2s_halted_clr : STD_LOGIC;
  signal mm2s_halted_set : STD_LOGIC;
  signal mm2s_length : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal mm2s_length_wren : STD_LOGIC;
  signal mm2s_prmry_resetn : STD_LOGIC;
  signal mm2s_sa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mm2s_scndry_resetn : STD_LOGIC;
  signal mm2s_soft_reset_done : STD_LOGIC;
  signal mm2s_stop : STD_LOGIC;
  signal mm2s_stop_i : STD_LOGIC;
  signal mm2s_sts_received : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal s2mm_all_idle : STD_LOGIC;
  signal s2mm_da : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_dmacr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s2mm_dmasr : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_halted_clr : STD_LOGIC;
  signal s2mm_halted_set : STD_LOGIC;
  signal s2mm_length : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal s2mm_length_wren : STD_LOGIC;
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_scndry_resetn : STD_LOGIC;
  signal s2mm_soft_reset_done : STD_LOGIC;
  signal s2mm_stop : STD_LOGIC;
  signal s2mm_stop_i : STD_LOGIC;
  signal s2mm_sts_received : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal s_axis_mm2s_cmd_tdata_split : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal s_axis_mm2s_cmd_tready : STD_LOGIC;
  signal s_axis_mm2s_cmd_tvalid_split : STD_LOGIC;
  signal s_axis_s2mm_cmd_tdata_split : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal s_axis_s2mm_cmd_tready : STD_LOGIC;
  signal s_axis_s2mm_cmd_tvalid_split : STD_LOGIC;
  signal \^s_axis_s2mm_tready\ : STD_LOGIC;
  signal soft_reset : STD_LOGIC;
  signal soft_reset_clr : STD_LOGIC;
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5 downto 0) <= \^axi_dma_tstvec\(5 downto 0);
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2) <= \<const0>\;
  m_axi_mm2s_arlen(1) <= \<const0>\;
  m_axi_mm2s_arlen(0) <= \^m_axi_mm2s_arlen\(0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_aruser(3) <= \<const0>\;
  m_axi_mm2s_aruser(2) <= \<const0>\;
  m_axi_mm2s_aruser(1) <= \<const0>\;
  m_axi_mm2s_aruser(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const0>\;
  m_axi_s2mm_awcache(0) <= \<const0>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4 downto 0) <= \^m_axi_s2mm_awlen\(4 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \^m_axi_s2mm_awsize\(1);
  m_axi_s2mm_awsize(0) <= \<const0>\;
  m_axi_s2mm_awuser(3) <= \<const0>\;
  m_axi_s2mm_awuser(2) <= \<const0>\;
  m_axi_s2mm_awuser(1) <= \<const0>\;
  m_axi_s2mm_awuser(0) <= \<const0>\;
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_aruser(3) <= \<const0>\;
  m_axi_sg_aruser(2) <= \<const0>\;
  m_axi_sg_aruser(1) <= \<const0>\;
  m_axi_sg_aruser(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_awaddr(31) <= \<const0>\;
  m_axi_sg_awaddr(30) <= \<const0>\;
  m_axi_sg_awaddr(29) <= \<const0>\;
  m_axi_sg_awaddr(28) <= \<const0>\;
  m_axi_sg_awaddr(27) <= \<const0>\;
  m_axi_sg_awaddr(26) <= \<const0>\;
  m_axi_sg_awaddr(25) <= \<const0>\;
  m_axi_sg_awaddr(24) <= \<const0>\;
  m_axi_sg_awaddr(23) <= \<const0>\;
  m_axi_sg_awaddr(22) <= \<const0>\;
  m_axi_sg_awaddr(21) <= \<const0>\;
  m_axi_sg_awaddr(20) <= \<const0>\;
  m_axi_sg_awaddr(19) <= \<const0>\;
  m_axi_sg_awaddr(18) <= \<const0>\;
  m_axi_sg_awaddr(17) <= \<const0>\;
  m_axi_sg_awaddr(16) <= \<const0>\;
  m_axi_sg_awaddr(15) <= \<const0>\;
  m_axi_sg_awaddr(14) <= \<const0>\;
  m_axi_sg_awaddr(13) <= \<const0>\;
  m_axi_sg_awaddr(12) <= \<const0>\;
  m_axi_sg_awaddr(11) <= \<const0>\;
  m_axi_sg_awaddr(10) <= \<const0>\;
  m_axi_sg_awaddr(9) <= \<const0>\;
  m_axi_sg_awaddr(8) <= \<const0>\;
  m_axi_sg_awaddr(7) <= \<const0>\;
  m_axi_sg_awaddr(6) <= \<const0>\;
  m_axi_sg_awaddr(5) <= \<const0>\;
  m_axi_sg_awaddr(4) <= \<const0>\;
  m_axi_sg_awaddr(3) <= \<const0>\;
  m_axi_sg_awaddr(2) <= \<const0>\;
  m_axi_sg_awaddr(1) <= \<const0>\;
  m_axi_sg_awaddr(0) <= \<const0>\;
  m_axi_sg_awburst(1) <= \<const0>\;
  m_axi_sg_awburst(0) <= \<const0>\;
  m_axi_sg_awcache(3) <= \<const0>\;
  m_axi_sg_awcache(2) <= \<const0>\;
  m_axi_sg_awcache(1) <= \<const0>\;
  m_axi_sg_awcache(0) <= \<const0>\;
  m_axi_sg_awlen(7) <= \<const0>\;
  m_axi_sg_awlen(6) <= \<const0>\;
  m_axi_sg_awlen(5) <= \<const0>\;
  m_axi_sg_awlen(4) <= \<const0>\;
  m_axi_sg_awlen(3) <= \<const0>\;
  m_axi_sg_awlen(2) <= \<const0>\;
  m_axi_sg_awlen(1) <= \<const0>\;
  m_axi_sg_awlen(0) <= \<const0>\;
  m_axi_sg_awprot(2) <= \<const0>\;
  m_axi_sg_awprot(1) <= \<const0>\;
  m_axi_sg_awprot(0) <= \<const0>\;
  m_axi_sg_awsize(2) <= \<const0>\;
  m_axi_sg_awsize(1) <= \<const0>\;
  m_axi_sg_awsize(0) <= \<const0>\;
  m_axi_sg_awuser(3) <= \<const0>\;
  m_axi_sg_awuser(2) <= \<const0>\;
  m_axi_sg_awuser(1) <= \<const0>\;
  m_axi_sg_awuser(0) <= \<const0>\;
  m_axi_sg_awvalid <= \<const0>\;
  m_axi_sg_bready <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axi_sg_wdata(31) <= \<const0>\;
  m_axi_sg_wdata(30) <= \<const0>\;
  m_axi_sg_wdata(29) <= \<const0>\;
  m_axi_sg_wdata(28) <= \<const0>\;
  m_axi_sg_wdata(27) <= \<const0>\;
  m_axi_sg_wdata(26) <= \<const0>\;
  m_axi_sg_wdata(25) <= \<const0>\;
  m_axi_sg_wdata(24) <= \<const0>\;
  m_axi_sg_wdata(23) <= \<const0>\;
  m_axi_sg_wdata(22) <= \<const0>\;
  m_axi_sg_wdata(21) <= \<const0>\;
  m_axi_sg_wdata(20) <= \<const0>\;
  m_axi_sg_wdata(19) <= \<const0>\;
  m_axi_sg_wdata(18) <= \<const0>\;
  m_axi_sg_wdata(17) <= \<const0>\;
  m_axi_sg_wdata(16) <= \<const0>\;
  m_axi_sg_wdata(15) <= \<const0>\;
  m_axi_sg_wdata(14) <= \<const0>\;
  m_axi_sg_wdata(13) <= \<const0>\;
  m_axi_sg_wdata(12) <= \<const0>\;
  m_axi_sg_wdata(11) <= \<const0>\;
  m_axi_sg_wdata(10) <= \<const0>\;
  m_axi_sg_wdata(9) <= \<const0>\;
  m_axi_sg_wdata(8) <= \<const0>\;
  m_axi_sg_wdata(7) <= \<const0>\;
  m_axi_sg_wdata(6) <= \<const0>\;
  m_axi_sg_wdata(5) <= \<const0>\;
  m_axi_sg_wdata(4) <= \<const0>\;
  m_axi_sg_wdata(3) <= \<const0>\;
  m_axi_sg_wdata(2) <= \<const0>\;
  m_axi_sg_wdata(1) <= \<const0>\;
  m_axi_sg_wdata(0) <= \<const0>\;
  m_axi_sg_wlast <= \<const0>\;
  m_axi_sg_wstrb(3) <= \<const0>\;
  m_axi_sg_wstrb(2) <= \<const0>\;
  m_axi_sg_wstrb(1) <= \<const0>\;
  m_axi_sg_wstrb(0) <= \<const0>\;
  m_axi_sg_wvalid <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(31) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(30) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(29) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(28) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(27) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(26) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(25) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(24) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(23) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(22) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(21) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(20) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(19) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(18) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(17) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(16) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(15) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(14) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(13) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(12) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(11) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(10) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(9) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(8) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(7) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(6) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(5) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(4) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tdata(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(3) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(2) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(1) <= \<const0>\;
  m_axis_mm2s_cntrl_tkeep(0) <= \<const0>\;
  m_axis_mm2s_cntrl_tlast <= \<const0>\;
  m_axis_mm2s_cntrl_tvalid <= \<const0>\;
  m_axis_mm2s_tdest(4) <= \<const0>\;
  m_axis_mm2s_tdest(3) <= \<const0>\;
  m_axis_mm2s_tdest(2) <= \<const0>\;
  m_axis_mm2s_tdest(1) <= \<const0>\;
  m_axis_mm2s_tdest(0) <= \<const0>\;
  m_axis_mm2s_tid(4) <= \<const0>\;
  m_axis_mm2s_tid(3) <= \<const0>\;
  m_axis_mm2s_tid(2) <= \<const0>\;
  m_axis_mm2s_tid(1) <= \<const0>\;
  m_axis_mm2s_tid(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \^m_axis_mm2s_tlast\;
  m_axis_mm2s_tuser(3) <= \<const0>\;
  m_axis_mm2s_tuser(2) <= \<const0>\;
  m_axis_mm2s_tuser(1) <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \^m_axis_mm2s_tvalid\;
  mm2s_cntrl_reset_out_n <= \<const0>\;
  s2mm_sts_reset_out_n <= \<const0>\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
  s_axi_lite_wready <= \^s_axi_lite_awready\;
  s_axis_s2mm_sts_tready <= \<const0>\;
  s_axis_s2mm_tready <= \^s_axis_s2mm_tready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR\: entity work.CNN_imp_axi_dma_0_0_axi_dma_mm2s_mngr
     port map (
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\(25 downto 0) => mm2s_length(25 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\ => I_AXI_DMA_REG_MODULE_n_148,
      Q(31 downto 0) => mm2s_sa(31 downto 0),
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(4),
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_12,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_10,
      dma_mm2s_error => dma_mm2s_error,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_11,
      idle => idle,
      idle_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9\,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_decerr_i_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10\,
      mm2s_dmacr(0) => mm2s_dmacr(0),
      mm2s_dmasr => mm2s_dmasr,
      mm2s_halted_clr => mm2s_halted_clr,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_halted_set_reg => I_RST_MODULE_n_23,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_interr_i_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12\,
      mm2s_length_wren => mm2s_length_wren,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      mm2s_slverr_i_reg => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11\,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      mm2s_sts_received => mm2s_sts_received,
      \out\ => mm2s_scndry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_mm2s_cmd_tdata(59 downto 27) => s_axis_mm2s_cmd_tdata_split(66 downto 34),
      s_axis_mm2s_cmd_tdata(26 downto 0) => s_axis_mm2s_cmd_tdata_split(26 downto 0),
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split
    );
\INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN\: entity work.CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen
     port map (
      \GEN_FOR_SYNC.s_last_reg_0\ => I_RST_MODULE_n_23,
      axi_dma_tstvec(1 downto 0) => \^axi_dma_tstvec\(1 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      \out\ => mm2s_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR\: entity work.CNN_imp_axi_dma_0_0_axi_dma_s2mm_mngr
     port map (
      D(25 downto 0) => p_2_in(25 downto 0),
      E(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11\,
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]\(25 downto 0) => s2mm_length(25 downto 0),
      \GEN_CMD_BTT_EQL_23.cmnd_data_reg[26]\ => I_AXI_DMA_REG_MODULE_n_149,
      \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\,
      \INDETERMINATE_BTT_MODE.GEN_OVERFLOW_SMPL_DMA.smpl_dma_overflow_reg_0\ => I_PRMRY_DATAMOVER_n_52,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(25) => I_PRMRY_DATAMOVER_n_26,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(24) => I_PRMRY_DATAMOVER_n_27,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(23) => I_PRMRY_DATAMOVER_n_28,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(22) => I_PRMRY_DATAMOVER_n_29,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(21) => I_PRMRY_DATAMOVER_n_30,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(20) => I_PRMRY_DATAMOVER_n_31,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(19) => I_PRMRY_DATAMOVER_n_32,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(18) => I_PRMRY_DATAMOVER_n_33,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(17) => I_PRMRY_DATAMOVER_n_34,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(16) => I_PRMRY_DATAMOVER_n_35,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(15) => I_PRMRY_DATAMOVER_n_36,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(14) => I_PRMRY_DATAMOVER_n_37,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(13) => I_PRMRY_DATAMOVER_n_38,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(12) => I_PRMRY_DATAMOVER_n_39,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(11) => I_PRMRY_DATAMOVER_n_40,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(10) => I_PRMRY_DATAMOVER_n_41,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(9) => I_PRMRY_DATAMOVER_n_42,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(8) => I_PRMRY_DATAMOVER_n_43,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(7) => I_PRMRY_DATAMOVER_n_44,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(6) => I_PRMRY_DATAMOVER_n_45,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(5) => I_PRMRY_DATAMOVER_n_46,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(4) => I_PRMRY_DATAMOVER_n_47,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(3) => I_PRMRY_DATAMOVER_n_48,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(2) => I_PRMRY_DATAMOVER_n_49,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(1) => I_PRMRY_DATAMOVER_n_50,
      \INDETERMINATE_BTT_MODE.s2mm_brcvd_reg[25]\(0) => I_PRMRY_DATAMOVER_n_51,
      \INDETERMINATE_BTT_MODE.s2mm_decerr_i_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39\,
      \INDETERMINATE_BTT_MODE.s2mm_done_reg\ => I_PRMRY_DATAMOVER_n_22,
      \INDETERMINATE_BTT_MODE.s2mm_slverr_i_reg\ => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40\,
      Q(31 downto 0) => s2mm_da(31 downto 0),
      axi2ip_wrce(0) => axi2ip_wrce(22),
      axi_dma_tstvec(0) => \^axi_dma_tstvec\(5),
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_20,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_18,
      dma_s2mm_error => dma_s2mm_error,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_19,
      idle_reg => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10\,
      idle_reg_0 => I_AXI_DMA_REG_MODULE_n_17,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      \out\ => s2mm_scndry_resetn,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_dmacr(0) => s2mm_dmacr(0),
      s2mm_dmasr => s2mm_dmasr,
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_halted_set_reg => I_RST_MODULE_n_24,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_length_wren => s2mm_length_wren,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i => s2mm_stop_i,
      s2mm_sts_received => s2mm_sts_received,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_wdata(25 downto 0) => s_axi_lite_wdata(25 downto 0),
      s_axis_s2mm_cmd_tdata(59 downto 27) => s_axis_s2mm_cmd_tdata_split(66 downto 34),
      s_axis_s2mm_cmd_tdata(26 downto 0) => s_axis_s2mm_cmd_tdata_split(26 downto 0),
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      smpl_dma_overflow => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow\
    );
\INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN\: entity work.CNN_imp_axi_dma_0_0_axi_dma_sofeof_gen_0
     port map (
      \GEN_FOR_SYNC.s_last_reg_0\ => I_RST_MODULE_n_24,
      axi_dma_tstvec(1 downto 0) => \^axi_dma_tstvec\(3 downto 2),
      \out\ => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
I_AXI_DMA_REG_MODULE: entity work.CNN_imp_axi_dma_0_0_axi_dma_reg_module
     port map (
      D(25 downto 0) => p_2_in(25 downto 0),
      E(0) => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_11\,
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]\(31 downto 0) => s2mm_da(31 downto 0),
      \GEN_REG_FOR_SMPL.buffer_address_i_reg[31]_0\(31 downto 0) => mm2s_sa(31 downto 0),
      \GEN_REG_FOR_SMPL.buffer_length_i_reg[25]\(25 downto 0) => mm2s_length(25 downto 0),
      \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg\ => s_axi_lite_rvalid,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]\(2) => axi2ip_wrce(22),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]\(1) => axi2ip_wrce(12),
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[22]\(0) => axi2ip_wrce(0),
      Q(25 downto 0) => s2mm_length(25 downto 0),
      SR(0) => I_RST_MODULE_n_25,
      SS(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i\(23),
      axi_dma_tstvec(1 downto 0) => \^axi_dma_tstvec\(5 downto 4),
      dma_decerr_reg => I_AXI_DMA_REG_MODULE_n_12,
      dma_decerr_reg_0 => I_AXI_DMA_REG_MODULE_n_20,
      dma_decerr_reg_1 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_10\,
      dma_decerr_reg_2 => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_39\,
      dma_interr_reg => I_AXI_DMA_REG_MODULE_n_10,
      dma_interr_reg_0 => I_AXI_DMA_REG_MODULE_n_18,
      dma_interr_reg_1 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_12\,
      dma_interr_reg_2 => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_38\,
      dma_mm2s_error => dma_mm2s_error,
      dma_s2mm_error => dma_s2mm_error,
      dma_slverr_reg => I_AXI_DMA_REG_MODULE_n_11,
      dma_slverr_reg_0 => I_AXI_DMA_REG_MODULE_n_19,
      dma_slverr_reg_1 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_11\,
      dma_slverr_reg_2 => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_40\,
      \dmacr_i_reg[0]\(0) => mm2s_dmacr(0),
      \dmacr_i_reg[0]_0\(0) => s2mm_dmacr(0),
      \dmacr_i_reg[16]\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i\(23),
      \dmacr_i_reg[2]\ => I_AXI_DMA_REG_MODULE_n_24,
      \dmacr_i_reg[2]_0\ => I_AXI_DMA_REG_MODULE_n_27,
      \dmacr_i_reg[3]\ => I_AXI_DMA_REG_MODULE_n_148,
      \dmacr_i_reg[3]_0\ => I_AXI_DMA_REG_MODULE_n_149,
      \dmacr_i_reg[4]\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1\,
      halted_reg => I_RST_MODULE_n_20,
      halted_reg_0 => I_RST_MODULE_n_19,
      idle => idle,
      idle_reg => I_AXI_DMA_REG_MODULE_n_17,
      idle_reg_0 => \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR_n_9\,
      idle_reg_1 => \INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR_n_10\,
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmasr => mm2s_dmasr,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_halted_set0 => \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR/mm2s_halted_set0\,
      mm2s_introut => mm2s_introut,
      mm2s_length_wren => mm2s_length_wren,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      mm2s_stop_i => mm2s_stop_i,
      \out\ => axi_lite_reset_n,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmasr => s2mm_dmasr,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_halted_set0 => \GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR/s2mm_halted_set0\,
      s2mm_introut => s2mm_introut,
      s2mm_length_wren => s2mm_length_wren,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s2mm_stop_i => s2mm_stop_i,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(4 downto 0) => s_axi_lite_awaddr(6 downto 2),
      s_axi_lite_awready => \^s_axi_lite_awready\,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_soft_reset_i => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i\,
      s_soft_reset_i_0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\,
      \threshold_is_zero__6\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero__6\
    );
I_PRMRY_DATAMOVER: entity work.CNN_imp_axi_dma_0_0_axi_datamover
     port map (
      D(59 downto 27) => s_axis_mm2s_cmd_tdata_split(66 downto 34),
      D(26 downto 0) => s_axis_mm2s_cmd_tdata_split(26 downto 0),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34]\ => I_PRMRY_DATAMOVER_n_52,
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(59 downto 27) => s_axis_s2mm_cmd_tdata_split(66 downto 34),
      \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]\(26 downto 0) => s_axis_s2mm_cmd_tdata_split(26 downto 0),
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arlen(0) => \^m_axi_mm2s_arlen\(0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(1023 downto 0) => m_axi_mm2s_rdata(1023 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(4 downto 0) => \^m_axi_s2mm_awlen\(4 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(0) => \^m_axi_s2mm_awsize\(1),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axis_mm2s_sts_tready => m_axis_mm2s_sts_tready,
      m_axis_mm2s_sts_tvalid_int => m_axis_mm2s_sts_tvalid_int,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => \^m_axis_mm2s_tlast\,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tvalid => \^m_axis_mm2s_tvalid\,
      m_axis_s2mm_sts_tready => m_axis_s2mm_sts_tready,
      m_axis_s2mm_sts_tvalid_int => m_axis_s2mm_sts_tvalid_int,
      mm2s_decerr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i\,
      mm2s_halt_cmplt => mm2s_halt_cmplt,
      mm2s_interr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_interr_i\,
      mm2s_slverr_i => \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i\,
      mm2s_sts_received => mm2s_sts_received,
      \out\ => m_axi_mm2s_aresetn,
      s2mm_decerr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_decerr_i\,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s2mm_interr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_interr_i\,
      s2mm_slverr_i => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/s2mm_slverr_i\,
      s2mm_sts_received => s2mm_sts_received,
      s_axis_mm2s_cmd_tready => s_axis_mm2s_cmd_tready,
      s_axis_mm2s_cmd_tvalid_split => s_axis_mm2s_cmd_tvalid_split,
      s_axis_s2mm_cmd_tready => s_axis_s2mm_cmd_tready,
      s_axis_s2mm_cmd_tvalid_split => s_axis_s2mm_cmd_tvalid_split,
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => \^s_axis_s2mm_tready\,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => m_axi_s2mm_aresetn,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_14,
      sig_s_h_halt_reg_reg_0 => I_RST_MODULE_n_15,
      smpl_dma_overflow => \GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/smpl_dma_overflow\,
      sts_received_i_reg => I_PRMRY_DATAMOVER_n_22,
      sts_received_i_reg_0(25) => I_PRMRY_DATAMOVER_n_26,
      sts_received_i_reg_0(24) => I_PRMRY_DATAMOVER_n_27,
      sts_received_i_reg_0(23) => I_PRMRY_DATAMOVER_n_28,
      sts_received_i_reg_0(22) => I_PRMRY_DATAMOVER_n_29,
      sts_received_i_reg_0(21) => I_PRMRY_DATAMOVER_n_30,
      sts_received_i_reg_0(20) => I_PRMRY_DATAMOVER_n_31,
      sts_received_i_reg_0(19) => I_PRMRY_DATAMOVER_n_32,
      sts_received_i_reg_0(18) => I_PRMRY_DATAMOVER_n_33,
      sts_received_i_reg_0(17) => I_PRMRY_DATAMOVER_n_34,
      sts_received_i_reg_0(16) => I_PRMRY_DATAMOVER_n_35,
      sts_received_i_reg_0(15) => I_PRMRY_DATAMOVER_n_36,
      sts_received_i_reg_0(14) => I_PRMRY_DATAMOVER_n_37,
      sts_received_i_reg_0(13) => I_PRMRY_DATAMOVER_n_38,
      sts_received_i_reg_0(12) => I_PRMRY_DATAMOVER_n_39,
      sts_received_i_reg_0(11) => I_PRMRY_DATAMOVER_n_40,
      sts_received_i_reg_0(10) => I_PRMRY_DATAMOVER_n_41,
      sts_received_i_reg_0(9) => I_PRMRY_DATAMOVER_n_42,
      sts_received_i_reg_0(8) => I_PRMRY_DATAMOVER_n_43,
      sts_received_i_reg_0(7) => I_PRMRY_DATAMOVER_n_44,
      sts_received_i_reg_0(6) => I_PRMRY_DATAMOVER_n_45,
      sts_received_i_reg_0(5) => I_PRMRY_DATAMOVER_n_46,
      sts_received_i_reg_0(4) => I_PRMRY_DATAMOVER_n_47,
      sts_received_i_reg_0(3) => I_PRMRY_DATAMOVER_n_48,
      sts_received_i_reg_0(2) => I_PRMRY_DATAMOVER_n_49,
      sts_received_i_reg_0(1) => I_PRMRY_DATAMOVER_n_50,
      sts_received_i_reg_0(0) => I_PRMRY_DATAMOVER_n_51
    );
I_RST_MODULE: entity work.CNN_imp_axi_dma_0_0_axi_dma_rst_module
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => axi_lite_reset_n,
      \GEN_SYNC_WRITE.axi2ip_wrce_reg[12]\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i\(23),
      \GNE_SYNC_RESET.halt_i_reg\ => I_RST_MODULE_n_14,
      \GNE_SYNC_RESET.halt_i_reg_0\ => I_RST_MODULE_n_15,
      \GNE_SYNC_RESET.prmry_resetn_reg\ => mm2s_prmry_resetn,
      \GNE_SYNC_RESET.prmry_resetn_reg_0\ => s2mm_prmry_resetn,
      \GNE_SYNC_RESET.s_soft_reset_i_reg\ => m_axi_mm2s_aresetn,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_0\ => m_axi_s2mm_aresetn,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_1\ => I_AXI_DMA_REG_MODULE_n_24,
      \GNE_SYNC_RESET.s_soft_reset_i_reg_2\ => I_AXI_DMA_REG_MODULE_n_27,
      \GNE_SYNC_RESET.scndry_resetn_reg\ => s2mm_scndry_resetn,
      \GNE_SYNC_RESET.scndry_resetn_reg_0\ => I_RST_MODULE_n_19,
      \GNE_SYNC_RESET.scndry_resetn_reg_1\ => I_RST_MODULE_n_20,
      \GNE_SYNC_RESET.scndry_resetn_reg_2\(0) => \GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/halted1\,
      \GNE_SYNC_RESET.scndry_resetn_reg_3\ => I_RST_MODULE_n_23,
      \GNE_SYNC_RESET.scndry_resetn_reg_4\ => I_RST_MODULE_n_24,
      SR(0) => I_RST_MODULE_n_25,
      SS(0) => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i\(23),
      axi_resetn => axi_resetn,
      \dmacr_i_reg[16]\(1) => axi2ip_wrce(12),
      \dmacr_i_reg[16]\(0) => axi2ip_wrce(0),
      m_axi_sg_aresetn => m_axi_sg_aresetn,
      mm2s_all_idle => mm2s_all_idle,
      mm2s_dmasr => mm2s_dmasr,
      mm2s_halted_clr => mm2s_halted_clr,
      mm2s_halted_set => mm2s_halted_set,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      mm2s_soft_reset_done => mm2s_soft_reset_done,
      mm2s_stop => mm2s_stop,
      \out\ => mm2s_scndry_resetn,
      s2mm_all_idle => s2mm_all_idle,
      s2mm_dmasr => s2mm_dmasr,
      s2mm_halted_clr => s2mm_halted_clr,
      s2mm_halted_set => s2mm_halted_set,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_soft_reset_done => s2mm_soft_reset_done,
      s2mm_stop => s2mm_stop,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i\,
      s_soft_reset_i_0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i\,
      sig_rst2all_stop_request => \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_s_h_halt_reg\,
      soft_reset => soft_reset,
      soft_reset_clr => soft_reset_clr,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      soft_reset_re0 => \GEN_RESET_FOR_MM2S.RESET_I/soft_reset_re0\,
      \threshold_is_zero__6\ => \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/threshold_is_zero__6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity CNN_imp_axi_dma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 1023 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_dma_tstvec : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of CNN_imp_axi_dma_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of CNN_imp_axi_dma_0_0 : entity is "CNN_imp_axi_dma_0_0,axi_dma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of CNN_imp_axi_dma_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of CNN_imp_axi_dma_0_0 : entity is "axi_dma,Vivado 2020.2";
end CNN_imp_axi_dma_0_0;

architecture STRUCTURE of CNN_imp_axi_dma_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^axi_dma_tstvec\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^m_axi_mm2s_arburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_mm2s_arlen\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awlen\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_dma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_U0_m_axi_s2mm_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_s2mm_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_U0_m_axi_s2mm_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_s2mm_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_lite_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_lite_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_ENABLE_MULTI_CHANNEL : integer;
  attribute C_ENABLE_MULTI_CHANNEL of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 1;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 1;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 0;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INCREASE_THROUGHPUT : integer;
  attribute C_INCREASE_THROUGHPUT of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_dma";
  attribute C_MICRO_DMA : integer;
  attribute C_MICRO_DMA of U0 : label is 0;
  attribute C_MM2S_BURST_SIZE : integer;
  attribute C_MM2S_BURST_SIZE of U0 : label is 2;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 1024;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_MM2S_CHANNELS : integer;
  attribute C_NUM_MM2S_CHANNELS of U0 : label is 1;
  attribute C_NUM_S2MM_CHANNELS : integer;
  attribute C_NUM_S2MM_CHANNELS of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 0;
  attribute C_S2MM_BURST_SIZE : integer;
  attribute C_S2MM_BURST_SIZE of U0 : label is 16;
  attribute C_SG_INCLUDE_STSCNTRL_STRM : integer;
  attribute C_SG_INCLUDE_STSCNTRL_STRM of U0 : label is 0;
  attribute C_SG_LENGTH_WIDTH : integer;
  attribute C_SG_LENGTH_WIDTH of U0 : label is 26;
  attribute C_SG_USE_STSAPP_LENGTH : integer;
  attribute C_SG_USE_STSAPP_LENGTH of U0 : label is 0;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_STS_TDATA_WIDTH of U0 : label is 32;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 8;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 10;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_MM2S_CLK CLK";
  attribute x_interface_parameter of m_axi_mm2s_aclk : signal is "XIL_INTERFACENAME M_AXI_MM2S_CLK, ASSOCIATED_BUSIF M_AXI_MM2S:M_AXIS_MM2S:M_AXIS_CNTRL, ASSOCIATED_RESET mm2s_prmry_reset_out_n:mm2s_cntrl_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY";
  attribute x_interface_info of m_axi_mm2s_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID";
  attribute x_interface_info of m_axi_mm2s_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST";
  attribute x_interface_info of m_axi_mm2s_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY";
  attribute x_interface_info of m_axi_mm2s_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID";
  attribute x_interface_info of m_axi_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_S2MM_CLK CLK";
  attribute x_interface_parameter of m_axi_s2mm_aclk : signal is "XIL_INTERFACENAME M_AXI_S2MM_CLK, ASSOCIATED_BUSIF M_AXI_S2MM:S_AXIS_S2MM:S_AXIS_STS, ASSOCIATED_RESET s2mm_prmry_reset_out_n:s2mm_sts_reset_out_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
  attribute x_interface_info of m_axi_s2mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
  attribute x_interface_info of m_axi_s2mm_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
  attribute x_interface_info of m_axi_s2mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
  attribute x_interface_info of m_axi_s2mm_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
  attribute x_interface_info of m_axi_s2mm_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
  attribute x_interface_info of m_axi_s2mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
  attribute x_interface_info of m_axis_mm2s_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST";
  attribute x_interface_info of m_axis_mm2s_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY";
  attribute x_interface_info of m_axis_mm2s_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID";
  attribute x_interface_info of mm2s_introut : signal is "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT";
  attribute x_interface_parameter of mm2s_introut : signal is "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of mm2s_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 MM2S_PRMRY_RESET_OUT_N RST";
  attribute x_interface_parameter of mm2s_prmry_reset_out_n : signal is "XIL_INTERFACENAME MM2S_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s2mm_introut : signal is "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
  attribute x_interface_parameter of s2mm_introut : signal is "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s2mm_prmry_reset_out_n : signal is "xilinx.com:signal:reset:1.0 S2MM_PRMRY_RESET_OUT_N RST";
  attribute x_interface_parameter of s2mm_prmry_reset_out_n : signal is "XIL_INTERFACENAME S2MM_PRMRY_RESET_OUT_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of s_axis_s2mm_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
  attribute x_interface_info of s_axis_s2mm_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
  attribute x_interface_info of s_axis_s2mm_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
  attribute x_interface_info of m_axi_mm2s_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR";
  attribute x_interface_parameter of m_axi_mm2s_araddr : signal is "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 16, DATA_WIDTH 1024, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 2, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_mm2s_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST";
  attribute x_interface_info of m_axi_mm2s_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE";
  attribute x_interface_info of m_axi_mm2s_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN";
  attribute x_interface_info of m_axi_mm2s_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT";
  attribute x_interface_info of m_axi_mm2s_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE";
  attribute x_interface_info of m_axi_mm2s_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA";
  attribute x_interface_info of m_axi_mm2s_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP";
  attribute x_interface_info of m_axi_s2mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
  attribute x_interface_parameter of m_axi_s2mm_awaddr : signal is "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
  attribute x_interface_info of m_axi_s2mm_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
  attribute x_interface_info of m_axi_s2mm_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
  attribute x_interface_info of m_axi_s2mm_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
  attribute x_interface_info of m_axi_s2mm_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
  attribute x_interface_info of m_axi_s2mm_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
  attribute x_interface_info of m_axi_s2mm_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
  attribute x_interface_info of m_axi_s2mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
  attribute x_interface_info of m_axis_mm2s_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA";
  attribute x_interface_parameter of m_axis_mm2s_tdata : signal is "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0, HAS_BURST 0";
  attribute x_interface_info of m_axis_mm2s_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axis_s2mm_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
  attribute x_interface_parameter of s_axis_s2mm_tdata : signal is "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN CNN_imp_zynq_ultra_ps_e_0_3_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
begin
  axi_dma_tstvec(31) <= \<const0>\;
  axi_dma_tstvec(30) <= \<const0>\;
  axi_dma_tstvec(29) <= \<const0>\;
  axi_dma_tstvec(28) <= \<const0>\;
  axi_dma_tstvec(27) <= \<const0>\;
  axi_dma_tstvec(26) <= \<const0>\;
  axi_dma_tstvec(25) <= \<const0>\;
  axi_dma_tstvec(24) <= \<const0>\;
  axi_dma_tstvec(23) <= \<const0>\;
  axi_dma_tstvec(22) <= \<const0>\;
  axi_dma_tstvec(21) <= \<const0>\;
  axi_dma_tstvec(20) <= \<const0>\;
  axi_dma_tstvec(19) <= \<const0>\;
  axi_dma_tstvec(18) <= \<const0>\;
  axi_dma_tstvec(17) <= \<const0>\;
  axi_dma_tstvec(16) <= \<const0>\;
  axi_dma_tstvec(15) <= \<const0>\;
  axi_dma_tstvec(14) <= \<const0>\;
  axi_dma_tstvec(13) <= \<const0>\;
  axi_dma_tstvec(12) <= \<const0>\;
  axi_dma_tstvec(11) <= \<const0>\;
  axi_dma_tstvec(10) <= \<const0>\;
  axi_dma_tstvec(9) <= \<const0>\;
  axi_dma_tstvec(8) <= \<const0>\;
  axi_dma_tstvec(7) <= \<const0>\;
  axi_dma_tstvec(6) <= \<const0>\;
  axi_dma_tstvec(5 downto 0) <= \^axi_dma_tstvec\(5 downto 0);
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \^m_axi_mm2s_arburst\(0);
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const1>\;
  m_axi_mm2s_arcache(0) <= \<const1>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2) <= \<const0>\;
  m_axi_mm2s_arlen(1) <= \<const0>\;
  m_axi_mm2s_arlen(0) <= \^m_axi_mm2s_arlen\(0);
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awlen(7) <= \<const0>\;
  m_axi_s2mm_awlen(6) <= \<const0>\;
  m_axi_s2mm_awlen(5) <= \<const0>\;
  m_axi_s2mm_awlen(4 downto 0) <= \^m_axi_s2mm_awlen\(4 downto 0);
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1) <= \^m_axi_s2mm_awsize\(1);
  m_axi_s2mm_awsize(0) <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.CNN_imp_axi_dma_0_0_axi_dma
     port map (
      axi_dma_tstvec(31 downto 6) => NLW_U0_axi_dma_tstvec_UNCONNECTED(31 downto 6),
      axi_dma_tstvec(5 downto 0) => \^axi_dma_tstvec\(5 downto 0),
      axi_resetn => axi_resetn,
      m_axi_mm2s_aclk => m_axi_mm2s_aclk,
      m_axi_mm2s_araddr(31 downto 0) => m_axi_mm2s_araddr(31 downto 0),
      m_axi_mm2s_arburst(1) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1),
      m_axi_mm2s_arburst(0) => \^m_axi_mm2s_arburst\(0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 1) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 1),
      m_axi_mm2s_arlen(0) => \^m_axi_mm2s_arlen\(0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => m_axi_mm2s_arready,
      m_axi_mm2s_arsize(2 downto 0) => m_axi_mm2s_arsize(2 downto 0),
      m_axi_mm2s_aruser(3 downto 0) => NLW_U0_m_axi_mm2s_aruser_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arvalid => m_axi_mm2s_arvalid,
      m_axi_mm2s_rdata(1023 downto 0) => m_axi_mm2s_rdata(1023 downto 0),
      m_axi_mm2s_rlast => m_axi_mm2s_rlast,
      m_axi_mm2s_rready => m_axi_mm2s_rready,
      m_axi_mm2s_rresp(1 downto 0) => m_axi_mm2s_rresp(1 downto 0),
      m_axi_mm2s_rvalid => m_axi_mm2s_rvalid,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1) => NLW_U0_m_axi_s2mm_awburst_UNCONNECTED(1),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awcache(3 downto 0) => NLW_U0_m_axi_s2mm_awcache_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awlen(7 downto 5) => NLW_U0_m_axi_s2mm_awlen_UNCONNECTED(7 downto 5),
      m_axi_s2mm_awlen(4 downto 0) => \^m_axi_s2mm_awlen\(4 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => NLW_U0_m_axi_s2mm_awprot_UNCONNECTED(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(2),
      m_axi_s2mm_awsize(1) => \^m_axi_s2mm_awsize\(1),
      m_axi_s2mm_awsize(0) => NLW_U0_m_axi_s2mm_awsize_UNCONNECTED(0),
      m_axi_s2mm_awuser(3 downto 0) => NLW_U0_m_axi_s2mm_awuser_UNCONNECTED(3 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(31 downto 0) => m_axi_s2mm_wdata(31 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(3 downto 0) => m_axi_s2mm_wstrb(3 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_aruser(3 downto 0) => NLW_U0_m_axi_sg_aruser_UNCONNECTED(3 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_awaddr(31 downto 0) => NLW_U0_m_axi_sg_awaddr_UNCONNECTED(31 downto 0),
      m_axi_sg_awburst(1 downto 0) => NLW_U0_m_axi_sg_awburst_UNCONNECTED(1 downto 0),
      m_axi_sg_awcache(3 downto 0) => NLW_U0_m_axi_sg_awcache_UNCONNECTED(3 downto 0),
      m_axi_sg_awlen(7 downto 0) => NLW_U0_m_axi_sg_awlen_UNCONNECTED(7 downto 0),
      m_axi_sg_awprot(2 downto 0) => NLW_U0_m_axi_sg_awprot_UNCONNECTED(2 downto 0),
      m_axi_sg_awready => '0',
      m_axi_sg_awsize(2 downto 0) => NLW_U0_m_axi_sg_awsize_UNCONNECTED(2 downto 0),
      m_axi_sg_awuser(3 downto 0) => NLW_U0_m_axi_sg_awuser_UNCONNECTED(3 downto 0),
      m_axi_sg_awvalid => NLW_U0_m_axi_sg_awvalid_UNCONNECTED,
      m_axi_sg_bready => NLW_U0_m_axi_sg_bready_UNCONNECTED,
      m_axi_sg_bresp(1 downto 0) => B"00",
      m_axi_sg_bvalid => '0',
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axi_sg_wdata(31 downto 0) => NLW_U0_m_axi_sg_wdata_UNCONNECTED(31 downto 0),
      m_axi_sg_wlast => NLW_U0_m_axi_sg_wlast_UNCONNECTED,
      m_axi_sg_wready => '0',
      m_axi_sg_wstrb(3 downto 0) => NLW_U0_m_axi_sg_wstrb_UNCONNECTED(3 downto 0),
      m_axi_sg_wvalid => NLW_U0_m_axi_sg_wvalid_UNCONNECTED,
      m_axis_mm2s_cntrl_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_cntrl_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_cntrl_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_cntrl_tlast => NLW_U0_m_axis_mm2s_cntrl_tlast_UNCONNECTED,
      m_axis_mm2s_cntrl_tready => '0',
      m_axis_mm2s_cntrl_tvalid => NLW_U0_m_axis_mm2s_cntrl_tvalid_UNCONNECTED,
      m_axis_mm2s_tdata(31 downto 0) => m_axis_mm2s_tdata(31 downto 0),
      m_axis_mm2s_tdest(4 downto 0) => NLW_U0_m_axis_mm2s_tdest_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tid(4 downto 0) => NLW_U0_m_axis_mm2s_tid_UNCONNECTED(4 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => m_axis_mm2s_tkeep(3 downto 0),
      m_axis_mm2s_tlast => m_axis_mm2s_tlast,
      m_axis_mm2s_tready => m_axis_mm2s_tready,
      m_axis_mm2s_tuser(3 downto 0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tvalid => m_axis_mm2s_tvalid,
      mm2s_cntrl_reset_out_n => NLW_U0_mm2s_cntrl_reset_out_n_UNCONNECTED,
      mm2s_introut => mm2s_introut,
      mm2s_prmry_reset_out_n => mm2s_prmry_reset_out_n,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => s2mm_prmry_reset_out_n,
      s2mm_sts_reset_out_n => NLW_U0_s2mm_sts_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(9 downto 0) => s_axi_lite_araddr(9 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(9 downto 7) => B"000",
      s_axi_lite_awaddr(6 downto 2) => s_axi_lite_awaddr(6 downto 2),
      s_axi_lite_awaddr(1 downto 0) => B"00",
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => NLW_U0_s_axi_lite_bresp_UNCONNECTED(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => NLW_U0_s_axi_lite_rresp_UNCONNECTED(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_sts_tdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axis_s2mm_sts_tkeep(3 downto 0) => B"1111",
      s_axis_s2mm_sts_tlast => '0',
      s_axis_s2mm_sts_tready => NLW_U0_s_axis_s2mm_sts_tready_UNCONNECTED,
      s_axis_s2mm_sts_tvalid => '0',
      s_axis_s2mm_tdata(7 downto 0) => s_axis_s2mm_tdata(7 downto 0),
      s_axis_s2mm_tdest(4 downto 0) => B"00000",
      s_axis_s2mm_tid(4 downto 0) => B"00000",
      s_axis_s2mm_tkeep(0) => s_axis_s2mm_tkeep(0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(3 downto 0) => B"0000",
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
