
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_281B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000004 cycles: 3227491 heartbeat IPC: 3.09838 cumulative IPC: 3.09838 (Simulation time: 0 hr 0 min 48 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3227491 (Simulation time: 0 hr 0 min 48 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13926290 heartbeat IPC: 0.934684 cumulative IPC: 0.934684 (Simulation time: 0 hr 1 min 45 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 26544335 heartbeat IPC: 0.792516 cumulative IPC: 0.857749 (Simulation time: 0 hr 3 min 11 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 31195650 heartbeat IPC: 2.14993 cumulative IPC: 1.07265 (Simulation time: 0 hr 3 min 49 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 36420643 heartbeat IPC: 1.91388 cumulative IPC: 1.20507 (Simulation time: 0 hr 4 min 30 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 41654723 heartbeat IPC: 1.91056 cumulative IPC: 1.30116 (Simulation time: 0 hr 5 min 17 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 49177534 heartbeat IPC: 1.32929 cumulative IPC: 1.30577 (Simulation time: 0 hr 6 min 29 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 56791009 heartbeat IPC: 1.31346 cumulative IPC: 1.30686 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 63130998 heartbeat IPC: 1.57729 cumulative IPC: 1.33548 (Simulation time: 0 hr 8 min 11 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 69727151 heartbeat IPC: 1.51603 cumulative IPC: 1.35339 (Simulation time: 0 hr 8 min 57 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 76466919 heartbeat IPC: 1.48373 cumulative IPC: 1.36538 (Simulation time: 0 hr 9 min 44 sec) 
Finished CPU 0 instructions: 100000000 cycles: 73239430 cumulative IPC: 1.36538 (Simulation time: 0 hr 9 min 44 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.36538 instructions: 100000000 cycles: 73239430
cpu0_DTLB TOTAL     ACCESS:   19640799  HIT:   18882173  MISS:     758626
cpu0_DTLB LOAD      ACCESS:   13788850  HIT:   13143184  MISS:     645666
cpu0_DTLB RFO       ACCESS:    5851949  HIT:    5738989  MISS:     112960
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.33348 cycles
cpu0_ITLB TOTAL     ACCESS:    6401363  HIT:    6401349  MISS:         14
cpu0_ITLB LOAD      ACCESS:    6401363  HIT:    6401349  MISS:         14
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 222.429 cycles
cpu0_L1I TOTAL     ACCESS:    2685714  HIT:    2685360  MISS:        354
cpu0_L1I LOAD      ACCESS:    2685714  HIT:    2685360  MISS:        354
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 157.511 cycles
cpu0_STLB TOTAL     ACCESS:     758640  HIT:     757558  MISS:       1082
cpu0_STLB LOAD      ACCESS:     645680  HIT:     644773  MISS:        907
cpu0_STLB RFO       ACCESS:     112960  HIT:     112785  MISS:        175
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 205.457 cycles
cpu0_L1D TOTAL     ACCESS:   23569319  HIT:   21970119  MISS:    1599200
cpu0_L1D LOAD      ACCESS:   13793594  HIT:   12400620  MISS:    1392974
cpu0_L1D RFO       ACCESS:    9774658  HIT:    9568937  MISS:     205721
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1067  HIT:        562  MISS:        505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 93.435 cycles
cpu0_L2C TOTAL     ACCESS:    1813843  HIT:     911903  MISS:     901940
cpu0_L2C LOAD      ACCESS:    1393324  HIT:     649129  MISS:     744195
cpu0_L2C RFO       ACCESS:     205709  HIT:      48190  MISS:     157519
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     214305  HIT:     214109  MISS:        196
cpu0_L2C TRANSLATION ACCESS:        505  HIT:        475  MISS:         30
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 146.08 cycles
LLC TOTAL     ACCESS:    1060207  HIT:     824158  MISS:     236049
LLC LOAD      ACCESS:     744194  HIT:     606103  MISS:     138091
LLC RFO       ACCESS:     157512  HIT:      83389  MISS:      74123
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     158471  HIT:     134650  MISS:      23821
LLC TRANSLATION ACCESS:         30  HIT:         16  MISS:         14
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 477.938 cycles
OPTgen accesses: 14749
OPTgen hits: 11830
OPTgen hit rate: 80.2088



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      55794  ROW_BUFFER_MISS:     156085
 DBUS AVG_CONGESTED_CYCLE:    3.98357
 WQ ROW_BUFFER_HIT:       6113  ROW_BUFFER_MISS:      95162  FULL:        281


CPU 0 Branch Prediction Accuracy: 91.2056% MPKI: 12.1715 Average ROB Occupancy at Mispredict: 73.295
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00059
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.1706
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00019

