/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:04 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_HDMI_TX_HAE_INTR2_0_H__
#define BCHP_HDMI_TX_HAE_INTR2_0_H__

/***************************************************************************
 *HDMI_TX_HAE_INTR2_0 - Mirror HDMI To HAE Level 2 Interrupt Registers
 ***************************************************************************/
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS      0x000f9480 /* [RO][32] CPU interrupt Status Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET         0x000f9484 /* [WO][32] CPU interrupt Set Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR       0x000f9488 /* [WO][32] CPU interrupt Clear Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS 0x000f948c /* [RO][32] CPU interrupt Mask Status Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET    0x000f9490 /* [WO][32] CPU interrupt Mask Set Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR  0x000f9494 /* [WO][32] CPU interrupt Mask Clear Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS      0x000f9498 /* [RO][32] PCI interrupt Status Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET         0x000f949c /* [WO][32] PCI interrupt Set Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR       0x000f94a0 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS 0x000f94a4 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET    0x000f94a8 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR  0x000f94ac /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_reserved0_MASK         0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_reserved0_SHIFT        21

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_SPARE_1_MASK           0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_SPARE_1_SHIFT          20
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_SPARE_1_DEFAULT        0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_SPARE_0_MASK           0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_SPARE_0_SHIFT          19
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_SPARE_0_DEFAULT        0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_1_MASK     0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_1_SHIFT    18
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_1_DEFAULT  0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_0_MASK     0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_0_SHIFT    17
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_0_DEFAULT  0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_OK_TO_ENC_EN_MASK      0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_OK_TO_ENC_EN_SHIFT     15
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_OK_TO_ENC_EN_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WR_MSG_START_MASK      0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WR_MSG_START_SHIFT     14
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WR_MSG_START_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_RD_MSG_START_MASK      0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_RD_MSG_START_SHIFT     12
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_RD_MSG_START_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_READY_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READY_INTR_MASK        0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READY_INTR_SHIFT       10
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READY_INTR_DEFAULT     0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_INTR_MASK      0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_INTR_SHIFT     9
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_INTR_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_PENDING_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_reserved1_MASK         0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_reserved1_SHIFT        7

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_REAUTH_REQ_INTR_MASK   0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_REAUTH_REQ_INTR_SHIFT  6
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_REAUTH_REQ_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_TIMEOUT_INTR_MASK      0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_TIMEOUT_INTR_SHIFT     5
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_TIMEOUT_INTR_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_STATUS :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_reserved0_MASK            0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_reserved0_SHIFT           21

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_SPARE_1_MASK              0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_SPARE_1_SHIFT             20
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_SPARE_1_DEFAULT           0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_SPARE_0_MASK              0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_SPARE_0_SHIFT             19
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_SPARE_0_DEFAULT           0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MBOX_UPDATE_1_MASK        0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MBOX_UPDATE_1_SHIFT       18
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MBOX_UPDATE_1_DEFAULT     0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MBOX_UPDATE_0_MASK        0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MBOX_UPDATE_0_SHIFT       17
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MBOX_UPDATE_0_DEFAULT     0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_OK_TO_ENC_EN_MASK         0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_OK_TO_ENC_EN_SHIFT        15
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_OK_TO_ENC_EN_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WR_MSG_START_MASK         0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WR_MSG_START_SHIFT        14
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WR_MSG_START_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_RD_MSG_START_MASK         0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_RD_MSG_START_SHIFT        12
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_RD_MSG_START_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_MESSAGE_READY_MASK   0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_MESSAGE_READY_SHIFT  11
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_MESSAGE_READY_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READY_INTR_MASK           0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READY_INTR_SHIFT          10
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READY_INTR_DEFAULT        0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MSG_RDY_INTR_MASK         0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MSG_RDY_INTR_SHIFT        9
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MSG_RDY_INTR_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_MSG_RDY_PENDING_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_reserved1_MASK            0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_reserved1_SHIFT           7

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_REAUTH_REQ_INTR_MASK      0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_REAUTH_REQ_INTR_SHIFT     6
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_REAUTH_REQ_INTR_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_TIMEOUT_INTR_MASK         0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_TIMEOUT_INTR_SHIFT        5
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_TIMEOUT_INTR_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_SET :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_SET_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_reserved0_MASK          0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_reserved0_SHIFT         21

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_SPARE_1_MASK            0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_SPARE_1_SHIFT           20
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_SPARE_1_DEFAULT         0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_SPARE_0_MASK            0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_SPARE_0_SHIFT           19
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_SPARE_0_DEFAULT         0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MBOX_UPDATE_1_MASK      0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MBOX_UPDATE_1_SHIFT     18
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MBOX_UPDATE_1_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MBOX_UPDATE_0_MASK      0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MBOX_UPDATE_0_SHIFT     17
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MBOX_UPDATE_0_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_OK_TO_ENC_EN_MASK       0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_OK_TO_ENC_EN_SHIFT      15
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_OK_TO_ENC_EN_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WR_MSG_START_MASK       0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WR_MSG_START_SHIFT      14
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WR_MSG_START_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_RD_MSG_START_MASK       0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_RD_MSG_START_SHIFT      12
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_RD_MSG_START_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_MESSAGE_READY_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READY_INTR_MASK         0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READY_INTR_SHIFT        10
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READY_INTR_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MSG_RDY_INTR_MASK       0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MSG_RDY_INTR_SHIFT      9
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MSG_RDY_INTR_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_MSG_RDY_PENDING_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_reserved1_MASK          0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_reserved1_SHIFT         7

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_REAUTH_REQ_INTR_MASK    0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_REAUTH_REQ_INTR_SHIFT   6
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_REAUTH_REQ_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_TIMEOUT_INTR_MASK       0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_TIMEOUT_INTR_SHIFT      5
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_TIMEOUT_INTR_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: CPU_CLEAR :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_CLEAR_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_reserved0_MASK    0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_reserved0_SHIFT   21

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_SPARE_1_MASK      0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_SPARE_1_SHIFT     20
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_SPARE_1_DEFAULT   0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_SPARE_0_MASK      0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_SPARE_0_SHIFT     19
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_SPARE_0_DEFAULT   0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MBOX_UPDATE_1_MASK 0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MBOX_UPDATE_1_SHIFT 18
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MBOX_UPDATE_1_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MBOX_UPDATE_0_MASK 0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MBOX_UPDATE_0_SHIFT 17
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MBOX_UPDATE_0_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_OK_TO_ENC_EN_MASK 0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_OK_TO_ENC_EN_SHIFT 15
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_OK_TO_ENC_EN_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WR_MSG_START_MASK 0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WR_MSG_START_SHIFT 14
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WR_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_RD_MSG_START_MASK 0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_RD_MSG_START_SHIFT 12
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_RD_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_MESSAGE_READY_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READY_INTR_MASK   0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READY_INTR_SHIFT  10
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MSG_RDY_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MSG_RDY_INTR_SHIFT 9
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MSG_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_MSG_RDY_PENDING_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_reserved1_MASK    0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_reserved1_SHIFT   7

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_REAUTH_REQ_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_REAUTH_REQ_INTR_SHIFT 6
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_REAUTH_REQ_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_TIMEOUT_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_TIMEOUT_INTR_SHIFT 5
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_TIMEOUT_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_STATUS :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_STATUS_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_reserved0_MASK       0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_reserved0_SHIFT      21

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_SPARE_1_MASK         0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_SPARE_1_SHIFT        20
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_SPARE_1_DEFAULT      0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_SPARE_0_MASK         0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_SPARE_0_SHIFT        19
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_SPARE_0_DEFAULT      0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MBOX_UPDATE_1_MASK   0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MBOX_UPDATE_1_SHIFT  18
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MBOX_UPDATE_1_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MBOX_UPDATE_0_MASK   0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MBOX_UPDATE_0_SHIFT  17
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MBOX_UPDATE_0_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_OK_TO_ENC_EN_MASK    0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_OK_TO_ENC_EN_SHIFT   15
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_OK_TO_ENC_EN_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WR_MSG_START_MASK    0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WR_MSG_START_SHIFT   14
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WR_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_RD_MSG_START_MASK    0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_RD_MSG_START_SHIFT   12
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_RD_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_MESSAGE_READY_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READY_INTR_MASK      0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READY_INTR_SHIFT     10
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READY_INTR_DEFAULT   0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MSG_RDY_INTR_MASK    0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MSG_RDY_INTR_SHIFT   9
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MSG_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_MSG_RDY_PENDING_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_reserved1_MASK       0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_reserved1_SHIFT      7

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_REAUTH_REQ_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_REAUTH_REQ_INTR_SHIFT 6
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_REAUTH_REQ_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_TIMEOUT_INTR_MASK    0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_TIMEOUT_INTR_SHIFT   5
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_TIMEOUT_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_SET :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_SET_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_reserved0_MASK     0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_reserved0_SHIFT    21

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_SPARE_1_MASK       0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_SPARE_1_SHIFT      20
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_SPARE_1_DEFAULT    0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_SPARE_0_MASK       0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_SPARE_0_SHIFT      19
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_SPARE_0_DEFAULT    0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MBOX_UPDATE_1_MASK 0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MBOX_UPDATE_1_SHIFT 18
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MBOX_UPDATE_1_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MBOX_UPDATE_0_MASK 0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MBOX_UPDATE_0_SHIFT 17
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MBOX_UPDATE_0_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_OK_TO_ENC_EN_MASK  0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_OK_TO_ENC_EN_SHIFT 15
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_OK_TO_ENC_EN_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WR_MSG_START_MASK  0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WR_MSG_START_SHIFT 14
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WR_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_RD_MSG_START_MASK  0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_RD_MSG_START_SHIFT 12
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_RD_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_MESSAGE_READY_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READY_INTR_MASK    0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READY_INTR_SHIFT   10
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MSG_RDY_INTR_MASK  0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MSG_RDY_INTR_SHIFT 9
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MSG_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_MSG_RDY_PENDING_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_reserved1_MASK     0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_reserved1_SHIFT    7

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_REAUTH_REQ_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_REAUTH_REQ_INTR_SHIFT 6
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_REAUTH_REQ_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_TIMEOUT_INTR_MASK  0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_TIMEOUT_INTR_SHIFT 5
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_TIMEOUT_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: CPU_MASK_CLEAR :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_CPU_MASK_CLEAR_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_reserved0_MASK         0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_reserved0_SHIFT        21

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_SPARE_1_MASK           0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_SPARE_1_SHIFT          20
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_SPARE_1_DEFAULT        0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_SPARE_0_MASK           0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_SPARE_0_SHIFT          19
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_SPARE_0_DEFAULT        0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MBOX_UPDATE_1_MASK     0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MBOX_UPDATE_1_SHIFT    18
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MBOX_UPDATE_1_DEFAULT  0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MBOX_UPDATE_0_MASK     0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MBOX_UPDATE_0_SHIFT    17
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MBOX_UPDATE_0_DEFAULT  0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_OK_TO_ENC_EN_MASK      0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_OK_TO_ENC_EN_SHIFT     15
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_OK_TO_ENC_EN_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WR_MSG_START_MASK      0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WR_MSG_START_SHIFT     14
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WR_MSG_START_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_RD_MSG_START_MASK      0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_RD_MSG_START_SHIFT     12
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_RD_MSG_START_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_MESSAGE_READY_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READY_INTR_MASK        0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READY_INTR_SHIFT       10
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READY_INTR_DEFAULT     0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MSG_RDY_INTR_MASK      0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MSG_RDY_INTR_SHIFT     9
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MSG_RDY_INTR_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_MSG_RDY_PENDING_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_reserved1_MASK         0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_reserved1_SHIFT        7

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_REAUTH_REQ_INTR_MASK   0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_REAUTH_REQ_INTR_SHIFT  6
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_REAUTH_REQ_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_TIMEOUT_INTR_MASK      0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_TIMEOUT_INTR_SHIFT     5
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_TIMEOUT_INTR_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_STATUS :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_STATUS_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_reserved0_MASK            0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_reserved0_SHIFT           21

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_SPARE_1_MASK              0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_SPARE_1_SHIFT             20
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_SPARE_1_DEFAULT           0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_SPARE_0_MASK              0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_SPARE_0_SHIFT             19
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_SPARE_0_DEFAULT           0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MBOX_UPDATE_1_MASK        0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MBOX_UPDATE_1_SHIFT       18
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MBOX_UPDATE_1_DEFAULT     0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MBOX_UPDATE_0_MASK        0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MBOX_UPDATE_0_SHIFT       17
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MBOX_UPDATE_0_DEFAULT     0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_OK_TO_ENC_EN_MASK         0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_OK_TO_ENC_EN_SHIFT        15
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_OK_TO_ENC_EN_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WR_MSG_START_MASK         0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WR_MSG_START_SHIFT        14
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WR_MSG_START_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_RD_MSG_START_MASK         0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_RD_MSG_START_SHIFT        12
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_RD_MSG_START_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_MESSAGE_READY_MASK   0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_MESSAGE_READY_SHIFT  11
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_MESSAGE_READY_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READY_INTR_MASK           0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READY_INTR_SHIFT          10
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READY_INTR_DEFAULT        0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MSG_RDY_INTR_MASK         0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MSG_RDY_INTR_SHIFT        9
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MSG_RDY_INTR_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_MSG_RDY_PENDING_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_reserved1_MASK            0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_reserved1_SHIFT           7

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_REAUTH_REQ_INTR_MASK      0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_REAUTH_REQ_INTR_SHIFT     6
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_REAUTH_REQ_INTR_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_TIMEOUT_INTR_MASK         0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_TIMEOUT_INTR_SHIFT        5
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_TIMEOUT_INTR_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_SET :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_SET_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_reserved0_MASK          0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_reserved0_SHIFT         21

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_SPARE_1_MASK            0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_SPARE_1_SHIFT           20
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_SPARE_1_DEFAULT         0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_SPARE_0_MASK            0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_SPARE_0_SHIFT           19
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_SPARE_0_DEFAULT         0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MBOX_UPDATE_1_MASK      0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MBOX_UPDATE_1_SHIFT     18
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MBOX_UPDATE_1_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MBOX_UPDATE_0_MASK      0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MBOX_UPDATE_0_SHIFT     17
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MBOX_UPDATE_0_DEFAULT   0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_OK_TO_ENC_EN_MASK       0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_OK_TO_ENC_EN_SHIFT      15
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_OK_TO_ENC_EN_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WR_MSG_START_MASK       0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WR_MSG_START_SHIFT      14
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WR_MSG_START_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_RD_MSG_START_MASK       0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_RD_MSG_START_SHIFT      12
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_RD_MSG_START_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_MESSAGE_READY_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READY_INTR_MASK         0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READY_INTR_SHIFT        10
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READY_INTR_DEFAULT      0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MSG_RDY_INTR_MASK       0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MSG_RDY_INTR_SHIFT      9
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MSG_RDY_INTR_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_MSG_RDY_PENDING_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_reserved1_MASK          0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_reserved1_SHIFT         7

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_REAUTH_REQ_INTR_MASK    0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_REAUTH_REQ_INTR_SHIFT   6
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_REAUTH_REQ_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_TIMEOUT_INTR_MASK       0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_TIMEOUT_INTR_SHIFT      5
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_TIMEOUT_INTR_DEFAULT    0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000000

/* HDMI_TX_HAE_INTR2_0 :: PCI_CLEAR :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_CLEAR_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_reserved0_MASK    0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_reserved0_SHIFT   21

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_SPARE_1_MASK      0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_SPARE_1_SHIFT     20
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_SPARE_1_DEFAULT   0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_SPARE_0_MASK      0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_SPARE_0_SHIFT     19
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_SPARE_0_DEFAULT   0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MBOX_UPDATE_1_MASK 0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MBOX_UPDATE_1_SHIFT 18
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MBOX_UPDATE_1_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MBOX_UPDATE_0_MASK 0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MBOX_UPDATE_0_SHIFT 17
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MBOX_UPDATE_0_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_OK_TO_ENC_EN_MASK 0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_OK_TO_ENC_EN_SHIFT 15
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_OK_TO_ENC_EN_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WR_MSG_START_MASK 0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WR_MSG_START_SHIFT 14
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WR_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_RD_MSG_START_MASK 0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_RD_MSG_START_SHIFT 12
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_RD_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_MESSAGE_READY_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READY_INTR_MASK   0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READY_INTR_SHIFT  10
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MSG_RDY_INTR_MASK 0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MSG_RDY_INTR_SHIFT 9
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MSG_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_MSG_RDY_PENDING_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_reserved1_MASK    0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_reserved1_SHIFT   7

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_REAUTH_REQ_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_REAUTH_REQ_INTR_SHIFT 6
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_REAUTH_REQ_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_TIMEOUT_INTR_MASK 0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_TIMEOUT_INTR_SHIFT 5
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_TIMEOUT_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_STATUS :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_STATUS_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_reserved0_MASK       0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_reserved0_SHIFT      21

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_SPARE_1_MASK         0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_SPARE_1_SHIFT        20
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_SPARE_1_DEFAULT      0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_SPARE_0_MASK         0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_SPARE_0_SHIFT        19
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_SPARE_0_DEFAULT      0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MBOX_UPDATE_1_MASK   0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MBOX_UPDATE_1_SHIFT  18
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MBOX_UPDATE_1_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MBOX_UPDATE_0_MASK   0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MBOX_UPDATE_0_SHIFT  17
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MBOX_UPDATE_0_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_OK_TO_ENC_EN_MASK    0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_OK_TO_ENC_EN_SHIFT   15
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_OK_TO_ENC_EN_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WR_MSG_START_MASK    0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WR_MSG_START_SHIFT   14
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WR_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_RD_MSG_START_MASK    0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_RD_MSG_START_SHIFT   12
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_RD_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_MESSAGE_READY_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READY_INTR_MASK      0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READY_INTR_SHIFT     10
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READY_INTR_DEFAULT   0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MSG_RDY_INTR_MASK    0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MSG_RDY_INTR_SHIFT   9
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MSG_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_MSG_RDY_PENDING_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_reserved1_MASK       0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_reserved1_SHIFT      7

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_REAUTH_REQ_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_REAUTH_REQ_INTR_SHIFT 6
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_REAUTH_REQ_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_TIMEOUT_INTR_MASK    0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_TIMEOUT_INTR_SHIFT   5
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_TIMEOUT_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_SET :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_SET_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_reserved0_MASK     0xffe00000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_reserved0_SHIFT    21

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: SPARE_1 [20:20] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_SPARE_1_MASK       0x00100000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_SPARE_1_SHIFT      20
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_SPARE_1_DEFAULT    0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: SPARE_0 [19:19] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_SPARE_0_MASK       0x00080000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_SPARE_0_SHIFT      19
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_SPARE_0_DEFAULT    0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: MBOX_UPDATE_1 [18:18] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MBOX_UPDATE_1_MASK 0x00040000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MBOX_UPDATE_1_SHIFT 18
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MBOX_UPDATE_1_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: MBOX_UPDATE_0 [17:17] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MBOX_UPDATE_0_MASK 0x00020000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MBOX_UPDATE_0_SHIFT 17
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MBOX_UPDATE_0_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: AES_FRAME_NUMBER_ROLLOVER [16:16] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_AES_FRAME_NUMBER_ROLLOVER_MASK 0x00010000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_AES_FRAME_NUMBER_ROLLOVER_SHIFT 16
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_AES_FRAME_NUMBER_ROLLOVER_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: OK_TO_ENC_EN [15:15] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_OK_TO_ENC_EN_MASK  0x00008000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_OK_TO_ENC_EN_SHIFT 15
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_OK_TO_ENC_EN_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: WR_MSG_START [14:14] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WR_MSG_START_MASK  0x00004000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WR_MSG_START_SHIFT 14
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WR_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: WRITE_MESSAGE_COMPLETE [13:13] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_MESSAGE_COMPLETE_MASK 0x00002000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_MESSAGE_COMPLETE_SHIFT 13
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_MESSAGE_COMPLETE_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: RD_MSG_START [12:12] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_RD_MSG_START_MASK  0x00001000
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_RD_MSG_START_SHIFT 12
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_RD_MSG_START_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: READ_MESSAGE_READY [11:11] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_MESSAGE_READY_MASK 0x00000800
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_MESSAGE_READY_SHIFT 11
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_MESSAGE_READY_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: READY_INTR [10:10] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READY_INTR_MASK    0x00000400
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READY_INTR_SHIFT   10
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: MSG_RDY_INTR [09:09] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MSG_RDY_INTR_MASK  0x00000200
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MSG_RDY_INTR_SHIFT 9
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MSG_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: MSG_RDY_PENDING_INTR [08:08] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MSG_RDY_PENDING_INTR_MASK 0x00000100
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MSG_RDY_PENDING_INTR_SHIFT 8
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_MSG_RDY_PENDING_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: reserved1 [07:07] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_reserved1_MASK     0x00000080
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_reserved1_SHIFT    7

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: REAUTH_REQ_INTR [06:06] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_REAUTH_REQ_INTR_MASK 0x00000040
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_REAUTH_REQ_INTR_SHIFT 6
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_REAUTH_REQ_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: TIMEOUT_INTR [05:05] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_TIMEOUT_INTR_MASK  0x00000020
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_TIMEOUT_INTR_SHIFT 5
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_TIMEOUT_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: READ_MESSAGE_RDY_INTR [04:04] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_MESSAGE_RDY_INTR_MASK 0x00000010
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_MESSAGE_RDY_INTR_SHIFT 4
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_MESSAGE_RDY_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: READ_FIFO_UNDERFLOW_INTR [03:03] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_FIFO_UNDERFLOW_INTR_MASK 0x00000008
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_FIFO_UNDERFLOW_INTR_SHIFT 3
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: READ_FIFO_OVERFLOW_INTR [02:02] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_FIFO_OVERFLOW_INTR_MASK 0x00000004
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_FIFO_OVERFLOW_INTR_SHIFT 2
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_READ_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: WRITE_FIFO_UNDERFLOW_INTR [01:01] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_MASK 0x00000002
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_SHIFT 1
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_FIFO_UNDERFLOW_INTR_DEFAULT 0x00000001

/* HDMI_TX_HAE_INTR2_0 :: PCI_MASK_CLEAR :: WRITE_FIFO_OVERFLOW_INTR [00:00] */
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_FIFO_OVERFLOW_INTR_MASK 0x00000001
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_FIFO_OVERFLOW_INTR_SHIFT 0
#define BCHP_HDMI_TX_HAE_INTR2_0_PCI_MASK_CLEAR_WRITE_FIFO_OVERFLOW_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HDMI_TX_HAE_INTR2_0_H__ */

/* End of File */
