0.7
2020.2
Sep 11 2025
21:29:11
C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.sim/sim_1/behav/xsim/glbl.v,1748340170,verilog,,,,glbl,,,,,,,,
C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sim_1/new/ArrayMultiplier_tb.v,1763596783,verilog,,,,ArrayMultiplier_tb,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/ArrayMultiplier.v,1763596448,verilog,,C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/FullAdder.v,,ArrayMultiplier,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/FullAdder.v,1763596623,verilog,,C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/HalfAdder.v,,FullAdder,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/HalfAdder.v,1763596710,verilog,,C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sim_1/new/ArrayMultiplier_tb.v,,HalfAdder,,,../../../../../../../../../Xilinx/2025.1.1/Vivado/data/rsb/busdef,,,,,
