// Seed: 1999528079
module module_0 (
    input  wire  id_0,
    input  wire  id_1,
    output wand  id_2,
    output tri0  id_3,
    output tri1  id_4,
    input  uwire id_5
);
  assign id_2 = id_5;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    output supply1 id_4,
    input uwire id_5,
    input supply1 id_6,
    input wire id_7
);
  logic [7:0] id_9;
  wire id_10;
  assign id_9[1] = id_5;
  uwire id_11 = id_6;
  module_0(
      id_11, id_6, id_0, id_11, id_11, id_1
  );
endmodule
