
#include <torch/all.h>
#include <c10/cuda/CUDAGuard.h>
#include <ATen/cuda/CUDAContext.h>
#include <cuda_runtime.h>

#include <cuda_fp16.h>
#include "moe_wna16_utils.h"

#define DIVIDE(x, size) (((x) + (size) - 1) / (size))

// ========================================================================
//  Add missing ScalarType specialization for float (FP32)
//  This provides the necessary type mappings (scalar_t2 -> float2) 
//  and conversion helpers that the kernel expects.
// ========================================================================
template<>
struct ScalarType<float> {
    using scalar_t2 = float2;

    __device__ __forceinline__ static float2 num2num2(float v) {
        return make_float2(v, v);
    }

    __device__ __forceinline__ static float int2num(int v) {
        return static_cast<float>(v);
    }

    __device__ __forceinline__ static float num2float(float v) {
        return v;
    }

    __device__ __forceinline__ static float float2num(float v) {
        return v;
    }
};

// ========================================================================
//  FP32 Helper Math Functions
//  Standard arithmetic operators (+, *, -) are not always defined 
//  for vector types (float2) in all CUDA/HIP environments.
// ========================================================================

__device__ __forceinline__ float2 fma2_float(float2 a, float2 b, float2 c) {
    return make_float2(a.x * b.x + c.x, a.y * b.y + c.y);
}

__device__ __forceinline__ float2 mul2_float(float2 a, float2 b) {
    return make_float2(a.x * b.x, a.y * b.y);
}

__device__ __forceinline__ float2 sub2_float(float2 a, float2 b) {
    return make_float2(a.x - b.x, a.y - b.y);
}

// ========================================================================
//  Kernel Implementation
// ========================================================================

template <typename scalar_t, int bit, int GROUPS>
__global__ void moe_wna16_gemm_kernel(
    const scalar_t* __restrict__ input, float* __restrict__ output,
    const uint32_t* __restrict__ qweight, const scalar_t* __restrict__ scales,
    const uint32_t* __restrict__ qzeros,

    const float* __restrict__ topk_weights,
    const int32_t* __restrict__ sorted_token_ids,
    const int32_t* __restrict__ expert_ids,
    const int32_t* __restrict__ num_tokens_post_pad,

    uint16_t num_experts, uint16_t group_size, uint16_t top_k, uint32_t size_m,
    uint32_t size_n, uint32_t size_k, uint16_t BLOCK_SIZE_M,
    uint16_t BLOCK_SIZE_N, uint16_t BLOCK_SIZE_K, bool has_zp,
    bool mul_topk_weight) {

  using Dtype = ScalarType<scalar_t>;
  using scalar_t2 = typename ScalarType<scalar_t>::scalar_t2;

  if (blockIdx.x * BLOCK_SIZE_M >= num_tokens_post_pad[0]) return;

  const int32_t offset_n = blockIdx.y * BLOCK_SIZE_N + threadIdx.x;
  const int32_t offset_k = blockIdx.z * BLOCK_SIZE_K;

  const int32_t expert_id = expert_ids[blockIdx.x];

  int32_t num_valid_tokens = 0;
  
  // Use char for extern shared to avoid alignment issues during cast
  extern __shared__ char block_input_tmp_char[];
  scalar_t* block_input = reinterpret_cast<scalar_t*>(block_input_tmp_char);
  scalar_t2* block_input_half2 = reinterpret_cast<scalar_t2*>(block_input);

  // load BLOCK_SIZE_M * BLOCK_SIZE_K into shared memory
  for (int m = 0; m < BLOCK_SIZE_M; m++) {
    const int32_t offset_m = blockIdx.x * BLOCK_SIZE_M + m;
    const int32_t token_index = sorted_token_ids[offset_m];
    if (token_index / top_k >= size_m) break;

    num_valid_tokens = m + 1;

    if (expert_id != -1) {
      int k_per_thread = DIVIDE(BLOCK_SIZE_K, BLOCK_SIZE_N);
      for (int i = 0; i < k_per_thread; i++) {
        int k = BLOCK_SIZE_N * i + threadIdx.x;
        if (k >= BLOCK_SIZE_K) break;
        if (offset_k + k >= size_k) break;

        // load input to shared memory
        // use a special layout to fit the layout of dequanted-weight
        int origin_k;
        if constexpr (bit == 4) {
          // [0, 4, 1, 5, 2, 6, 3, 7]
          int8_t order = (threadIdx.x % 2) * 4 + ((threadIdx.x % 8) / 2);
          origin_k = BLOCK_SIZE_N * i + threadIdx.x / 8 * 8 + order;
        } else {
          // [0, 2, 1, 3]
          int8_t order = (threadIdx.x % 2) * 2 + ((threadIdx.x % 4) / 2);
          origin_k = BLOCK_SIZE_N * i + threadIdx.x / 4 * 4 + order;
        }

        origin_k += token_index / top_k * size_k + blockIdx.z * BLOCK_SIZE_K;
        block_input[m * BLOCK_SIZE_K + k] = input[origin_k];
      }
    }
  }

  if (expert_id == -1) return;
  __syncthreads();
  if (threadIdx.x >= BLOCK_SIZE_N || offset_n >= size_n) return;

  float res[64];  // assume BLOCK_SIZE_M <= 64
  scalar_t2 res2;
  scalar_t2 scale_f2;
  scalar_t2 qzero_f2;

  // note that (size_n * size_k * expert_id) may greater than 2 ** 31
  constexpr int8_t pack_factor = 32 / bit;
  const uint64_t expert_offset = ((uint64_t)size_n) * size_k * expert_id;
  const uint32_t* expert_qweight = qweight + expert_offset / pack_factor;
  const scalar_t* expert_scales = scales + expert_offset / group_size;
  const uint32_t* expert_qzeros =
      qzeros + expert_offset / group_size / pack_factor;

  // load 4*int32 one time: 4 int32 = 128 bit = 1 float4
  // weight would be loaded in loop
  uint32_t expert_qweight_tmp[4];
  float4* expert_qweight_tmp_float4 =
      reinterpret_cast<float4*>(expert_qweight_tmp);

  // load all required scales one time
  scalar_t expert_scales_groups[GROUPS];
  int scales_offset_tmp =
      (offset_n * size_k + offset_k) / group_size / GROUPS;
  if constexpr (GROUPS == 1) {
    *expert_scales_groups = expert_scales[scales_offset_tmp];
  } else if constexpr (GROUPS == 2) {
      if constexpr (sizeof(scalar_t) == 2) {
        float* dst = reinterpret_cast<float*>(expert_scales_groups);
        *dst = reinterpret_cast<const float*>(expert_scales)[scales_offset_tmp];
      } else {
        float2* dst = reinterpret_cast<float2*>(expert_scales_groups);
        *dst = reinterpret_cast<const float2*>(expert_scales)[scales_offset_tmp];
      }
  } else if constexpr (GROUPS == 4) {
      if constexpr (sizeof(scalar_t) == 2) {
        float2* dst = reinterpret_cast<float2*>(expert_scales_groups);
        *dst = reinterpret_cast<const float2*>(expert_scales)[scales_offset_tmp];
      } else {
        float4* dst = reinterpret_cast<float4*>(expert_scales_groups);
        *dst = reinterpret_cast<const float4*>(expert_scales)[scales_offset_tmp];
      }
  } else if constexpr (GROUPS == 8) {
      if constexpr (sizeof(scalar_t) == 2) {
        float4* dst = reinterpret_cast<float4*>(expert_scales_groups);
        *dst = reinterpret_cast<const float4*>(expert_scales)[scales_offset_tmp];
      } else {
        // float32 path: load 2 float4s manually
        const float4* src = reinterpret_cast<const float4*>(expert_scales);
        float4* dst = reinterpret_cast<float4*>(expert_scales_groups);
        dst[0] = src[scales_offset_tmp * 2];
        dst[1] = src[scales_offset_tmp * 2 + 1];
      }
  } else if constexpr (GROUPS == 16) {
    float4* dst = reinterpret_cast<float4*>(expert_scales_groups);
    const float4* src = reinterpret_cast<const float4*>(expert_scales);
    
    if constexpr (sizeof(scalar_t) == 2) {
        dst[0] = src[scales_offset_tmp * 2];
        dst[1] = src[scales_offset_tmp * 2 + 1];
    } else {
        // float32 path: 16 floats = 4 float4s
        dst[0] = src[scales_offset_tmp * 4];
        dst[1] = src[scales_offset_tmp * 4 + 1];
        dst[2] = src[scales_offset_tmp * 4 + 2];
        dst[3] = src[scales_offset_tmp * 4 + 3];
    }
  }

  // load all required qzeros one time
  uint8_t expert_qzeros_groups[GROUPS];
  if (!has_zp) {
    if constexpr (bit == 4) {
      qzero_f2 = Dtype::num2num2(Dtype::int2num(8));
    } else {
      qzero_f2 = Dtype::num2num2(Dtype::int2num(128));
    }
  } else {
    int qzeros_offset_tmp =
        (offset_n / (8 / bit)) * (size_k / group_size / GROUPS) +
        offset_k / group_size / GROUPS;
    if constexpr (GROUPS == 1) {
      uint8_t* dst = reinterpret_cast<uint8_t*>(expert_qzeros_groups);
      *dst = reinterpret_cast<const uint8_t*>(expert_qzeros)[qzeros_offset_tmp];
    } else if constexpr (GROUPS == 2) {
      uint16_t* dst = reinterpret_cast<uint16_t*>(expert_qzeros_groups);
      *dst = reinterpret_cast<const uint16_t*>(expert_qzeros)[qzeros_offset_tmp];
    } else if constexpr (GROUPS == 4) {
      uint32_t* dst = reinterpret_cast<uint32_t*>(expert_qzeros_groups);
      *dst = reinterpret_cast<const uint32_t*>(expert_qzeros)[qzeros_offset_tmp];
    } else if constexpr (GROUPS == 8) {
      uint64_t* dst = reinterpret_cast<uint64_t*>(expert_qzeros_groups);
      *dst = reinterpret_cast<const uint64_t*>(expert_qzeros)[qzeros_offset_tmp];
    } else if constexpr (GROUPS == 16) {
      uint4* dst = reinterpret_cast<uint4*>(expert_qzeros_groups);
      const uint4* src = reinterpret_cast<const uint4*>(expert_qzeros);
      *dst = src[qzeros_offset_tmp];
    }
  }

  for (int tmp_k = 0; tmp_k < BLOCK_SIZE_K / pack_factor; tmp_k++) {
    int k = offset_k + tmp_k * pack_factor;
    if (k >= size_k) break;
    const int32_t weight_offset = offset_n * size_k + k;

    if (tmp_k % 4 == 0) {
      *expert_qweight_tmp_float4 = reinterpret_cast<const float4*>(
          expert_qweight)[weight_offset / pack_factor / 4];
    }

    if (tmp_k % (group_size / pack_factor) == 0) {
      scalar_t scale_f =
          expert_scales_groups[tmp_k / (group_size / pack_factor)];
      scale_f2 = Dtype::num2num2(scale_f);

      if (has_zp) {
        uint8_t qzero =
            expert_qzeros_groups[tmp_k / (group_size / pack_factor)];
        if constexpr (bit == 4) {
          qzero = (qzero >> ((threadIdx.x % 2) * 4)) & 0xF;
        }
        qzero_f2 = Dtype::num2num2(Dtype::int2num(qzero));
      }
    }

    scalar_t2 weight_half2[16 / bit];
    dequant<scalar_t2, bit>(expert_qweight_tmp[tmp_k % 4], weight_half2);

    for (int m = 0; m < num_valid_tokens; m++) {
      res2 = scalar_t2{};

#pragma unroll
      for (int i = 0; i < 16 / bit; i++) {
        int32_t offset_input = m * BLOCK_SIZE_K / 2 + tmp_k * (16 / bit) + i;
        
        if constexpr (std::is_same_v<scalar_t, half>) {
            res2 = __hfma2(__hmul2(__hsub2(weight_half2[i], qzero_f2), scale_f2),
                           block_input_half2[offset_input], res2);
        } else {
            // Float path using helpers
            float2 dequantized = mul2_float(sub2_float(weight_half2[i], qzero_f2), scale_f2);
            res2 = fma2_float(dequantized, block_input_half2[offset_input], res2);
        }
      }

      if (tmp_k == 0) {
        res[m] = Dtype::num2float(res2.x) + Dtype::num2float(res2.y);
      } else {
        res[m] += Dtype::num2float(res2.x) + Dtype::num2float(res2.y);
      }
    }
  }

  // MIMO-QUALITY-FIX (2026-10-03): accumulate the top-k / K-split partials in
  // fp32 with a native fp32 atomicAdd instead of atomicAdd_half into an fp16
  // output. The old fp16 CAS-loop add rounded to fp16 at every step and ran in
  // nondeterministic order across ~top_k x num_K_tiles contributors, producing
  // 0.1-0.25 nat logprob noise run-to-run at temperature=0 (near-tie token
  // flips: stray '.' tokens, multi-turn incoherence). fp32 atomics keep the
  // same parallel layout with ~1e-7 order error. The caller casts back to the
  // output dtype (see moe_wna16_gemm below).
  for (int m = 0; m < num_valid_tokens; ++m) {
    const int32_t token_index =
        sorted_token_ids[blockIdx.x * BLOCK_SIZE_M + m];
    if (mul_topk_weight) {
      res[m] *= topk_weights[token_index];
    }
    atomicAdd(&output[token_index * size_n + offset_n], res[m]);
  }
}

template <typename scalar_t>
void run_moe_wna16_gemm(const scalar_t* input, float* output,
                        const uint32_t* b_qweight, const scalar_t* b_scales,
                        const uint32_t* b_qzeros, const float* topk_weights,
                        const int32_t* sorted_token_ids,
                        const int32_t* expert_ids,
                        const int32_t* num_tokens_post_pad, int num_experts,
                        int group_size, int num_token_blocks, int top_k,
                        int size_m, int size_n, int size_k, int BLOCK_SIZE_M,
                        int BLOCK_SIZE_N, int BLOCK_SIZE_K, int bit,
                        bool has_zp, bool mul_topk_weight) {
  dim3 blockDim, gridDim;
  blockDim.x = BLOCK_SIZE_N;
  blockDim.y = 1;
  blockDim.z = 1;
  gridDim.x = num_token_blocks;
  gridDim.y = DIVIDE(size_n, BLOCK_SIZE_N);
  gridDim.z = DIVIDE(size_k, BLOCK_SIZE_K);

  auto kernel = moe_wna16_gemm_kernel<scalar_t, 4, 1>;
  if (bit == 4) {
    if (BLOCK_SIZE_K / group_size == 2) {
      kernel = moe_wna16_gemm_kernel<scalar_t, 4, 2>;
    } else if (BLOCK_SIZE_K / group_size == 4) {
      kernel = moe_wna16_gemm_kernel<scalar_t, 4, 4>;
    } else if (BLOCK_SIZE_K / group_size == 8) {
      kernel = moe_wna16_gemm_kernel<scalar_t, 4, 8>;
    } else if (BLOCK_SIZE_K / group_size == 16) {
      kernel = moe_wna16_gemm_kernel<scalar_t, 4, 16>;
    }
  } else {
    // TODO support 8
    // if (BLOCK_SIZE_K / group_size == 1) {
    //   kernel = moe_wna16_gemm_kernel<scalar_t, 8, 1>;
    // } else if (BLOCK_SIZE_K / group_size == 2) {
    //   kernel = moe_wna16_gemm_kernel<scalar_t, 8, 2>;
    // } else if (BLOCK_SIZE_K / group_size == 4) {
    //   kernel = moe_wna16_gemm_kernel<scalar_t, 8, 4>;
    // } else if (BLOCK_SIZE_K / group_size == 8) {
    //   kernel = moe_wna16_gemm_kernel<scalar_t, 8, 8>;
    // }
    TORCH_CHECK(false, "Unsupported bit width");
  }

  // Use generic size
  const int shared_mem_size = BLOCK_SIZE_M * BLOCK_SIZE_K * sizeof(scalar_t);
  
  const cudaStream_t stream = at::cuda::getCurrentCUDAStream();
  kernel<<<gridDim, blockDim, shared_mem_size, stream>>>(
      input, output, b_qweight, b_scales, b_qzeros, topk_weights,
      sorted_token_ids, expert_ids, num_tokens_post_pad, num_experts,
      group_size, top_k, size_m, size_n, size_k, BLOCK_SIZE_M, BLOCK_SIZE_N,
      BLOCK_SIZE_K, has_zp, mul_topk_weight);
}

torch::Tensor moe_wna16_gemm(torch::Tensor input, torch::Tensor output,
                             torch::Tensor b_qweight, torch::Tensor b_scales,
                             std::optional<torch::Tensor> b_qzeros,
                             std::optional<torch::Tensor> topk_weights,
                             torch::Tensor sorted_token_ids,
                             torch::Tensor expert_ids,
                             torch::Tensor num_tokens_post_pad, int64_t top_k,
                             int64_t BLOCK_SIZE_M, int64_t BLOCK_SIZE_N,
                             int64_t BLOCK_SIZE_K, int64_t bit) {
  const at::cuda::OptionalCUDAGuard device_guard(device_of(input));
  output.zero_();
  // MIMO-QUALITY-FIX (2026-10-03): fp32 accumulation buffer; see kernel
  // epilogue comment. Cast back to the caller's dtype at the end.
  auto output_acc = at::zeros_like(
      output, output.options().dtype(at::kFloat));

  const int num_experts = b_qweight.size(0);
  const int size_m = input.size(0);
  const int size_n = b_qweight.size(1);
  const int size_k = input.size(1);
  const int group_size = size_k / b_scales.size(2);

  int64_t EM = sorted_token_ids.size(0);
  if (size_m <= BLOCK_SIZE_M) {
    EM = min(EM, size_m * BLOCK_SIZE_M * top_k);
  }
  const int num_token_blocks = (EM + BLOCK_SIZE_M - 1) / BLOCK_SIZE_M;

  const uint32_t* b_qzeros_ptr;
  if (b_qzeros.has_value())
    b_qzeros_ptr = (const uint32_t*)b_qzeros.value().data_ptr<uint8_t>();
  const float* topk_weights_ptr = nullptr;
  if (topk_weights.has_value())
    topk_weights_ptr = (const float*)topk_weights.value().data_ptr<float>();

  int groups_per_block_row = BLOCK_SIZE_K / group_size;
  // TODO: support 8
  // TORCH_CHECK(bit == 4 || bit == 8, "bit must be 4 or 8");
  TORCH_CHECK(bit == 4, "bit must be 4");
  TORCH_CHECK(size_k % BLOCK_SIZE_K == 0,
              "size_k must divisible by BLOCK_SIZE_K");
  TORCH_CHECK(BLOCK_SIZE_K % group_size == 0,
              "BLOCK_SIZE_K must divisible by group_size");
  TORCH_CHECK(BLOCK_SIZE_M <= 64, "BLOCK_SIZE_M must less or equal to 64");
  TORCH_CHECK(groups_per_block_row == 1 || groups_per_block_row == 2 ||
                  groups_per_block_row == 4 || groups_per_block_row == 8 ||
                  groups_per_block_row == 16,
              "BLOCK_SIZE_K // group_size must be one of [1, 2, 4, 8, 16]");

  float* output_acc_ptr = output_acc.data_ptr<float>();
  if (input.scalar_type() == at::ScalarType::Half) {
    run_moe_wna16_gemm<half>(
        (const half*)input.data_ptr<at::Half>(), output_acc_ptr,
        (const uint32_t*)b_qweight.data_ptr<uint8_t>(),
        (const half*)b_scales.data_ptr<at::Half>(), b_qzeros_ptr,
        topk_weights_ptr, sorted_token_ids.data_ptr<int32_t>(),
        expert_ids.data_ptr<int32_t>(), num_tokens_post_pad.data_ptr<int32_t>(),
        num_experts, group_size, num_token_blocks, top_k, size_m, size_n,
        size_k, BLOCK_SIZE_M, BLOCK_SIZE_N, BLOCK_SIZE_K, bit,
        b_qzeros.has_value(), topk_weights.has_value());
  } else if (input.scalar_type() == at::ScalarType::Float) {
    run_moe_wna16_gemm<float>(
      (const float*)input.data_ptr<float>(), output_acc_ptr,
      (const uint32_t*)b_qweight.data_ptr<uint8_t>(),
      (const float*)b_scales.data_ptr<float>(), b_qzeros_ptr,
      topk_weights_ptr, sorted_token_ids.data_ptr<int32_t>(),
      expert_ids.data_ptr<int32_t>(), num_tokens_post_pad.data_ptr<int32_t>(),
      num_experts, group_size, num_token_blocks, top_k, size_m, size_n,
      size_k, BLOCK_SIZE_M, BLOCK_SIZE_N, BLOCK_SIZE_K, bit,
      b_qzeros.has_value(), topk_weights.has_value());
  } else {
    TORCH_CHECK(false, "moe_wna16_gemm only supports float16 and float32");
  }
  output.copy_(output_acc.to(output.scalar_type()));
  return output;
}