$date
	Sat Apr 20 19:07:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reg_file_tb $end
$var reg 8 ! WRITEDATA [7:0] $end
$upscope $end
$scope module reg_file_tb $end
$var wire 8 " REGOUT1 [7:0] $end
$upscope $end
$scope module reg_file_tb $end
$var wire 8 # REGOUT2 [7:0] $end
$upscope $end
$scope module reg_file_tb $end
$var reg 3 $ WRITEREG [2:0] $end
$upscope $end
$scope module reg_file_tb $end
$var reg 3 % READREG1 [2:0] $end
$upscope $end
$scope module reg_file_tb $end
$var reg 3 & READREG2 [2:0] $end
$upscope $end
$scope module reg_file_tb $end
$var reg 1 ' WRITEENABLE $end
$upscope $end
$scope module reg_file_tb $end
$var reg 1 ( CLK $end
$upscope $end
$scope module reg_file_tb $end
$var reg 1 ) RESET $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 * \reg_file[0] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 + \reg_file[1] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 , \reg_file[2] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 - \reg_file[3] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 . \reg_file[4] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 / \reg_file[5] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 0 \reg_file[6] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$scope module myregfile $end
$var reg 8 1 \reg_file[7] [7:0] $end
$upscope $end
$upscope $end
$scope module reg_file_tb $end
$var integer 32 2 i [31:0] $end
$scope module myregfile $end
$var wire 1 ( CLK $end
$var wire 8 3 IN [7:0] $end
$var wire 3 4 INADDRESS [2:0] $end
$var wire 3 5 OUT1ADDRESS [2:0] $end
$var wire 3 6 OUT2ADDRESS [2:0] $end
$var wire 1 ) RESET $end
$var wire 1 ' WRITE $end
$var reg 8 7 OUT1 [7:0] $end
$var reg 8 8 OUT2 [7:0] $end
$var integer 32 9 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
b1000 2
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
0)
1(
0'
bx &
bx %
bx $
bx #
bx "
bx !
$end
#4
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b1000 9
0(
b100 &
b100 6
b0 %
b0 5
1)
#6
b0 #
b0 8
b0 "
b0 7
#8
b0 1
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b1000 9
1(
#10
0)
#12
1'
b1011111 !
b1011111 3
b10 $
b10 4
0(
#16
1(
#17
b1011111 ,
#19
0'
#20
b10 %
b10 5
0(
#22
b1011111 "
b1011111 7
#24
1(
#27
b1 %
b1 5
1'
b11100 !
b11100 3
b1 $
b1 4
#28
0(
#29
b0 "
b0 7
#32
1(
#33
b11100 +
#35
b11100 "
b11100 7
0'
#36
0(
#40
1(
#43
1'
b110 !
b110 3
b100 $
b100 4
#44
0(
#48
1(
#49
b110 .
#51
b110 #
b110 8
b1111 !
b1111 3
#52
0(
#56
1(
#57
b1111 .
#59
b1111 #
b1111 8
#60
0(
#61
0'
#64
1(
#67
1'
b110010 !
b110010 3
b111 $
b111 4
#68
0(
#72
1(
0'
#76
0(
#80
1(
#82
