// Seed: 2563497432
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    output wand  id_2,
    input  wor   id_3
);
  wire id_5;
  logic [1 'h0 : 1  -  -1] id_6;
  ;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd52,
    parameter id_4  = 32'd8,
    parameter id_9  = 32'd86
) (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2
    , _id_11,
    input wire id_3,
    input tri _id_4,
    input wire id_5,
    output tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply1 _id_9
);
  if (1) reg id_12;
  else initial id_12 = -1'd0;
  wire  [1 : id_11] id_13;
  logic [ 1 : id_9] id_14 = 1;
  localparam id_15 = 1;
  wire id_16;
  parameter id_17 = 1;
  logic id_18;
  ;
  logic id_19;
  ;
  wire id_20;
  assign id_14 = -1'b0;
  logic [id_4 : 1] id_21;
  ;
  always id_14 <= -1'b0;
  wire id_22 = id_1;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_6,
      id_3
  );
endmodule
