Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 22 13:34:54 2017
| Host         : pc-b043a-20 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file controlador_methodology_drc_routed.rpt -rpx controlador_methodology_drc_routed.rpx
| Design       : controlador
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 66
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell   | 37         |
| TIMING-18 | Warning  | Missing input or output delay | 2          |
| TIMING-20 | Warning  | Non-clocked latch             | 27         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/count_aux_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/dato2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/FSMD/state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/buf_aux_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin AUD_INT/PWM_P/count_aux_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on micro_clk relative to clock(s) VIRTUAL_clk_out1_clk_12MHz 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[0] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[1] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[2] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[3] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[4] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[5] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[6] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato1_next_reg[7] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato1_next_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[0] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[1] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[2] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[3] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[4] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[5] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[6] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/dato2_next_reg[7] cannot be properly analyzed as its control pin AUD_INT/FSMD/dato2_next_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/fin_ciclo_reg cannot be properly analyzed as its control pin AUD_INT/FSMD/fin_ciclo_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/next_state_reg[0] cannot be properly analyzed as its control pin AUD_INT/FSMD/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/next_state_reg[1] cannot be properly analyzed as its control pin AUD_INT/FSMD/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[0] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[1] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[2] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[3] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[4] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[5] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[6] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch AUD_INT/FSMD/sample_out_aux_reg[7] cannot be properly analyzed as its control pin AUD_INT/FSMD/sample_out_aux_reg[7]/G is not reached by a timing clock
Related violations: <none>


