%Warning-VARHIDDEN: /home/asic/workspace/lab3/rtl/tile_processor.sv:321:39: Declaration of signal hides declaration in upper scope: 'abs_pos'
  321 |     input coord_3d_t                  abs_pos,
      |                                       ^~~~~~~
                    /home/asic/workspace/lab3/rtl/tile_processor.sv:92:37: ... Location of original declaration
   92 | coord_3d_t                          abs_pos;
      |                                     ^~~~~~~
                    ... For warning description see https://verilator.org/warn/VARHIDDEN?v=5.034
                    ... Use "/* verilator lint_off VARHIDDEN */" and lint_on around source to disable this message.
%Warning-VARHIDDEN: /home/asic/workspace/lab3/rtl/tile_processor.sv:322:37: Declaration of signal hides declaration in upper scope: 'dzdx'
  322 |     input signed [((12) + (4))-1:0] dzdx,
      |                                     ^~~~
                    /home/asic/workspace/lab3/rtl/tile_processor.sv:97:42: ... Location of original declaration
   97 | logic signed [((12) + (4))-1:0]          dzdx, dzdy;
      |                                          ^~~~
%Warning-VARHIDDEN: /home/asic/workspace/lab3/rtl/tile_processor.sv:323:37: Declaration of signal hides declaration in upper scope: 'dzdy'
  323 |     input signed [((12) + (4))-1:0] dzdy
      |                                     ^~~~
                    /home/asic/workspace/lab3/rtl/tile_processor.sv:97:48: ... Location of original declaration
   97 | logic signed [((12) + (4))-1:0]          dzdx, dzdy;
      |                                                ^~~~
%Warning-VARHIDDEN: /home/asic/workspace/lab3/rtl/pixel_processor.sv:266:30: Declaration of signal hides declaration in upper scope: 'dzdx'
  266 |     input [((12) + (4))-1:0] dzdx,
      |                              ^~~~
                    /home/asic/workspace/lab3/rtl/pixel_processor.sv:41:35: ... Location of original declaration
   41 | logic signed [((12) + (4))-1:0]   dzdx, dzdy;
      |                                   ^~~~
%Warning-VARHIDDEN: /home/asic/workspace/lab3/rtl/pixel_processor.sv:267:30: Declaration of signal hides declaration in upper scope: 'dzdy'
  267 |     input [((12) + (4))-1:0] dzdy
      |                              ^~~~
                    /home/asic/workspace/lab3/rtl/pixel_processor.sv:41:41: ... Location of original declaration
   41 | logic signed [((12) + (4))-1:0]   dzdx, dzdy;
      |                                         ^~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/pixel_processor.sv:34:37: Bits of signal are not used: 'abs_pos'[15:0]
                                                                             : ... note: In instance 'raster.pixel_proc'
   34 | coord_3d_t                          abs_pos;
      |                                     ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/pixel_processor.sv:35:37: Bits of signal are not used: 'flush_abs_pos'[15:0]
                                                                             : ... note: In instance 'raster.pixel_proc'
   35 | coord_3d_t                          flush_abs_pos;
      |                                     ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/pixel_processor.sv:243:22: Bits of signal are not used: 'delta_i'[15:0]
                                                                              : ... note: In instance 'raster.pixel_proc'
  243 |     input coord_3d_t delta_i
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/pixel_processor.sv:256:22: Bits of signal are not used: 'delta_i'[47:32,15:0]
                                                                              : ... note: In instance 'raster.pixel_proc'
  256 |     input coord_3d_t delta_i
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/pixel_processor.sv:259:28: Signal is not driven, nor used: 's_dy'
                                                                              : ... note: In instance 'raster.pixel_proc'
  259 | logic [((12) + (4))*2-1:0] s_dy;
      |                            ^~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/pixel_processor.sv:277:22: Bits of signal are not used: 'in'[18:11]
                                                                              : ... note: In instance 'raster.pixel_proc'
  277 |     input metadata_t in
      |                      ^~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:207:22: Bits of signal are not used: 'in'[18:11]
                                                                             : ... note: In instance 'raster.tile_proc'
  207 |     input metadata_t in
      |                      ^~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:237:22: Bits of signal are not used: 'start'[15:0]
                                                                             : ... note: In instance 'raster.tile_proc'
  237 |     input coord_3d_t start,
      |                      ^~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:238:22: Bits of signal are not used: 'v_i'[15:0]
                                                                             : ... note: In instance 'raster.tile_proc'
  238 |     input coord_3d_t v_i,
      |                      ^~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:239:22: Bits of signal are not used: 'delta_i'[15:0]
                                                                             : ... note: In instance 'raster.tile_proc'
  239 |     input coord_3d_t delta_i
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:255:22: Bits of signal are not used: 'delta_0'[47:32]
                                                                             : ... note: In instance 'raster.tile_proc'
  255 |     input coord_3d_t delta_0,
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:256:22: Bits of signal are not used: 'delta_2'[47:32]
                                                                             : ... note: In instance 'raster.tile_proc'
  256 |     input coord_3d_t delta_2
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:271:22: Bits of signal are not used: 'delta_0'[31:16]
                                                                             : ... note: In instance 'raster.tile_proc'
  271 |     input coord_3d_t delta_0,
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:272:22: Bits of signal are not used: 'delta_2'[31:16]
                                                                             : ... note: In instance 'raster.tile_proc'
  272 |     input coord_3d_t delta_2
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:288:22: Bits of signal are not used: 'delta_0'[15:0]
                                                                             : ... note: In instance 'raster.tile_proc'
  288 |     input coord_3d_t delta_0,
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:289:22: Bits of signal are not used: 'delta_2'[15:0]
                                                                             : ... note: In instance 'raster.tile_proc'
  289 |     input coord_3d_t delta_2
      |                      ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:310:35: Bits of signal are not used: 'div_result_dz'[31:20,3:0]
                                                                             : ... note: In instance 'raster.tile_proc'
  310 | logic signed [((12) + (4))*2-1:0] div_result_dz;
      |                                   ^~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/asic/workspace/lab3/rtl/tile_processor.sv:321:39: Bits of signal are not used: 'abs_pos'[15:0]
                                                                             : ... note: In instance 'raster.tile_proc'
  321 |     input coord_3d_t                  abs_pos,
      |                                       ^~~~~~~
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:245:13: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  245 | temp_x_sub  = (start.x - v_i.x);
      |             ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:246:13: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  246 | temp_y_sub  = (start.y - v_i.y);
      |             ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:247:13: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  247 | temp_x_mult = temp_x_sub * delta_i.y;
      |             ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:248:13: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  248 | temp_y_mult = temp_y_sub * delta_i.x;
      |             ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:261:16: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  261 | temp_y0z2_mult = delta_0.y * delta_2.z;
      |                ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:262:16: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  262 | temp_z0y2_mult = delta_0.z * delta_2.y;
      |                ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:277:16: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  277 | temp_z0x2_mult = delta_0.z * delta_2.x;
      |                ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:278:16: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  278 | temp_x0z2_mult = delta_0.x * delta_2.z;
      |                ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:294:16: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  294 | temp_x0y2_mult = delta_0.x * delta_2.y;
      |                ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:295:16: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  295 | temp_y0x2_mult = delta_0.y * delta_2.x;
      |                ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:312:15: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  312 | div_result_dz = -((dz_undiv << (4)*2) / c);
      |               ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:329:9: Blocking assignment '=' in sequential logic process
                                                                      : ... Suggest using delayed assignment '<='
  329 | delta_x = (v_0.x - abs_pos.x);
      |         ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:330:9: Blocking assignment '=' in sequential logic process
                                                                      : ... Suggest using delayed assignment '<='
  330 | delta_y = (v_0.y - abs_pos.y);
      |         ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:331:13: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  331 | x_component = delta_x * dzdx;
      |             ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:332:13: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  332 | y_component = delta_y * dzdy;
      |             ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/tile_processor.sv:333:13: Blocking assignment '=' in sequential logic process
                                                                       : ... Suggest using delayed assignment '<='
  333 | z_component = {{(12){v_0.z[((12) + (4))-1]}}, v_0.z, {(4){1'b0}}};
      |             ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/axi_fifo.sv:66:27: Blocking assignment '=' in sequential logic process
                                                                : ... Suggest using delayed assignment '<='
   66 |             next_read_ptr = next_ptr_index(read_ptr);
      |                           ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/pixel_processor.sv:282:11: Blocking assignment '=' in sequential logic process
                                                                        : ... Suggest using delayed assignment '<='
  282 |     out.x = {{((12) - ($clog2(((640)/(16)))) - ($clog2((16)))){1'b0}}, in.tile_x, {($clog2((16))){1'b0}}, {(4){1'b0}}};
      |           ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/pixel_processor.sv:283:11: Blocking assignment '=' in sequential logic process
                                                                        : ... Suggest using delayed assignment '<='
  283 |     out.y = {{((12) - ($clog2(((480)/(16))))    - ($clog2((16)))){1'b0}}, in.tile_y, {($clog2((16))){1'b0}}, {(4){1'b0}}};
      |           ^
%Warning-BLKSEQ: /home/asic/workspace/lab3/rtl/pixel_processor.sv:284:11: Blocking assignment '=' in sequential logic process
                                                                        : ... Suggest using delayed assignment '<='
  284 |     out.z = 0;
      |           ^
- V e r i l a t i o n   R e p o r t: Verilator 5.034 2025-02-24 rev v5.034
- Verilator: Built from 0.965 MB sources in 447 modules, into 0.118 MB in 6 C++ files needing 0.000 MB
- Verilator: Walltime 0.145 s (elab=0.021, cvt=0.036, bld=0.000); cpu 0.137 s on 1 threads; alloced 18.543 MB
