Warning (10268): Verilog HDL information at MTran_Lab6_Verilog_Adder.v(74): always construct contains both blocking and non-blocking assignments File: D:/Study/Github_ESD/ESD/SEM1/Digital/Lab6/Week6/Verilog/MTran_Lab6_Verilog_Adder.v Line: 74
