<stg><name>selectionSort</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="27">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="1" to="9">
<condition id="46">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="2" to="8">
<condition id="41">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="3" to="4">
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="4" to="5">
<condition id="33">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="4" to="6">
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="5" to="4">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="6" to="7">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="7" to="2">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="8" to="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16 %dataIn) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8 %posOutData) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 0) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @selectionSort_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %posOutData_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %posOutData) nounwind

]]></node>
<StgValue><ssdm name="posOutData_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %dataIn_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %dataIn) nounwind

]]></node>
<StgValue><ssdm name="dataIn_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="32">
<![CDATA[
:6  %count_load = load i32* @count, align 4

]]></node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %count_load, i32 8, i32 31)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
:8  %icmp = icmp slt i24 %tmp, 1

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %icmp, label %1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="1">
<![CDATA[
:0  %flagFill_load = load i1* @flagFill, align 1

]]></node>
<StgValue><ssdm name="flagFill_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %flagFill_load, label %._crit_edge, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_1 = sext i32 %count_load to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr = getelementptr inbounds [256 x i16]* @A, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:2  store i16 %dataIn_read, i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = add nsw i32 %count_load, 1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_2, i32* @count, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %i_i = phi i8 [ %i, %4 ], [ 0, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="16" op_0_bw="8">
<![CDATA[
.preheader:1  %i_i_cast1 = zext i8 %i_i to i16

]]></node>
<StgValue><ssdm name="i_i_cast1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2  %exitcond1_i = icmp eq i8 %i_i, -1

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 255, i64 255, i64 255) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:4  %i = add i8 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond1_i, label %selectionAlgorithm.exit, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i = zext i8 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_1 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
selectionAlgorithm.exit:0  store i1 true, i1* @flagFill, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="0">
<![CDATA[
selectionAlgorithm.exit:1  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge:0  %mem_index_gep5_cast = sext i8 %posOutData_read to i11

]]></node>
<StgValue><ssdm name="mem_index_gep5_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:1  %adjSize = zext i11 %mem_index_gep5_cast to i64

]]></node>
<StgValue><ssdm name="adjSize"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %posOutData_read, i32 7)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %gepindex2 = select i1 %tmp_3, i64 255, i64 %adjSize

]]></node>
<StgValue><ssdm name="gepindex2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4  %A_addr_4 = getelementptr [256 x i16]* @A, i64 0, i64 %gepindex2

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="flagFill_load" val="1"/>
</and_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge:5  %A_load_3 = load i16* %A_addr_4, align 2

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="16">
<![CDATA[
:3  %min = sext i16 %temp to i32

]]></node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="8">
<![CDATA[
:4  %index_min = zext i8 %i_i to i32

]]></node>
<StgValue><ssdm name="index_min"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.backedge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i:0  %min1_i = phi i32 [ %min, %3 ], [ %min_1_i_min1_i, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="min1_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.backedge.i:1  %j_0_in_i = phi i16 [ %i_i_cast1, %3 ], [ %j, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="j_0_in_i"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.i:2  %index_min1_i = phi i32 [ %index_min, %3 ], [ %index_min_1_i_index_min1_i, %.backedge.i.backedge ]

]]></node>
<StgValue><ssdm name="index_min1_i"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.backedge.i:3  %j = add i16 %j_0_in_i, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.backedge.i:4  %exitcond_i = icmp eq i16 %j_0_in_i, 255

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.backedge.i:5  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 255, i64 0) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge.i:6  br i1 %exitcond_i, label %4, label %.backedge.i.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="16">
<![CDATA[
.backedge.i.backedge:0  %tmp_9_i = sext i16 %j to i64

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.backedge.i.backedge:1  %A_addr_3 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_9_i

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="8">
<![CDATA[
.backedge.i.backedge:2  %A_load_1 = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_7_i = zext i32 %index_min1_i to i64

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_2 = getelementptr [256 x i16]* @A, i64 0, i64 %tmp_7_i

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="16" op_0_bw="8">
<![CDATA[
.backedge.i.backedge:2  %A_load_1 = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="16">
<![CDATA[
.backedge.i.backedge:3  %min_1 = sext i16 %A_load_1 to i32

]]></node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.backedge.i.backedge:4  %tmp_i_5 = icmp ult i32 %min_1, %min1_i

]]></node>
<StgValue><ssdm name="tmp_i_5"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="16">
<![CDATA[
.backedge.i.backedge:5  %index_min_1 = sext i16 %j to i32

]]></node>
<StgValue><ssdm name="index_min_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.backedge.i.backedge:6  %min_1_i_min1_i = select i1 %tmp_i_5, i32 %min_1, i32 %min1_i

]]></node>
<StgValue><ssdm name="min_1_i_min1_i"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.backedge.i.backedge:7  %index_min_1_i_index_min1_i = select i1 %tmp_i_5, i32 %index_min_1, i32 %index_min1_i

]]></node>
<StgValue><ssdm name="index_min_1_i_index_min1_i"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
.backedge.i.backedge:8  br label %.backedge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="8">
<![CDATA[
:2  %A_load = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:3  store i16 %A_load, i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:4  store i16 %temp, i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge:5  %A_load_3 = load i16* %A_addr_4, align 2

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:6  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i16 [ 0, %1 ], [ %A_load_3, %._crit_edge ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="16">
<![CDATA[
:1  ret i16 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="92" name="dataIn" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dataIn"/></StgValue>
</port>
<port id="93" name="posOutData" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="posOutData"/></StgValue>
</port>
<port id="94" name="count" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="count"/></StgValue>
</port>
<port id="95" name="A" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="flagFill" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="flagFill"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="98" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="97" toId="10">
</dataflow>
<dataflow id="99" from="dataIn" to="stg_10" fromId="92" toId="10">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="97" toId="11">
</dataflow>
<dataflow id="101" from="posOutData" to="stg_11" fromId="93" toId="11">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="stg_12" fromId="97" toId="12">
</dataflow>
<dataflow id="104" from="stg_103" to="stg_12" fromId="103" toId="12">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecTopModule" to="stg_13" fromId="105" toId="13">
</dataflow>
<dataflow id="108" from="selectionSort_str" to="stg_13" fromId="107" toId="13">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_auto.i8" to="posOutData_read" fromId="109" toId="14">
</dataflow>
<dataflow id="111" from="posOutData" to="posOutData_read" fromId="93" toId="14">
</dataflow>
<dataflow id="113" from="_ssdm_op_Read.ap_auto.i16" to="dataIn_read" fromId="112" toId="15">
</dataflow>
<dataflow id="114" from="dataIn" to="dataIn_read" fromId="92" toId="15">
</dataflow>
<dataflow id="115" from="count" to="count_load" fromId="94" toId="16">
</dataflow>
<dataflow id="117" from="_ssdm_op_PartSelect.i24.i32.i32.i32" to="tmp" fromId="116" toId="17">
</dataflow>
<dataflow id="118" from="count_load" to="tmp" fromId="16" toId="17">
</dataflow>
<dataflow id="120" from="stg_119" to="tmp" fromId="119" toId="17">
</dataflow>
<dataflow id="122" from="stg_121" to="tmp" fromId="121" toId="17">
</dataflow>
<dataflow id="123" from="tmp" to="icmp" fromId="17" toId="18">
</dataflow>
<dataflow id="125" from="stg_124" to="icmp" fromId="124" toId="18">
</dataflow>
<dataflow id="126" from="icmp" to="stg_19" fromId="18" toId="19">
</dataflow>
<dataflow id="127" from="flagFill" to="flagFill_load" fromId="96" toId="20">
</dataflow>
<dataflow id="128" from="flagFill_load" to="stg_21" fromId="20" toId="21">
</dataflow>
<dataflow id="129" from="count_load" to="tmp_1" fromId="16" toId="22">
</dataflow>
<dataflow id="130" from="A" to="A_addr" fromId="95" toId="23">
</dataflow>
<dataflow id="132" from="stg_131" to="A_addr" fromId="131" toId="23">
</dataflow>
<dataflow id="133" from="tmp_1" to="A_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="134" from="dataIn_read" to="stg_24" fromId="15" toId="24">
</dataflow>
<dataflow id="135" from="A_addr" to="stg_24" fromId="23" toId="24">
</dataflow>
<dataflow id="136" from="count_load" to="tmp_2" fromId="16" toId="25">
</dataflow>
<dataflow id="138" from="stg_137" to="tmp_2" fromId="137" toId="25">
</dataflow>
<dataflow id="139" from="tmp_2" to="stg_26" fromId="25" toId="26">
</dataflow>
<dataflow id="140" from="count" to="stg_26" fromId="94" toId="26">
</dataflow>
<dataflow id="141" from="i" to="i_i" fromId="32" toId="28">
<BackEdge/>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="stg_72" to="i_i" fromId="72" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="144" from="stg_143" to="i_i" fromId="143" toId="28">
<condition id="57">
<or_exp><and_exp><literal name="flagFill_load" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="145" from="stg_21" to="i_i" fromId="21" toId="28">
</dataflow>
<dataflow id="146" from="i_i" to="i_i_cast1" fromId="28" toId="29">
</dataflow>
<dataflow id="147" from="i_i" to="exitcond1_i" fromId="28" toId="30">
</dataflow>
<dataflow id="149" from="stg_148" to="exitcond1_i" fromId="148" toId="30">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="150" toId="31">
</dataflow>
<dataflow id="153" from="stg_152" to="empty" fromId="152" toId="31">
</dataflow>
<dataflow id="154" from="stg_152" to="empty" fromId="152" toId="31">
</dataflow>
<dataflow id="155" from="stg_152" to="empty" fromId="152" toId="31">
</dataflow>
<dataflow id="156" from="i_i" to="i" fromId="28" toId="32">
</dataflow>
<dataflow id="158" from="stg_157" to="i" fromId="157" toId="32">
</dataflow>
<dataflow id="159" from="exitcond1_i" to="stg_33" fromId="30" toId="33">
</dataflow>
<dataflow id="160" from="i_i" to="tmp_i" fromId="28" toId="34">
</dataflow>
<dataflow id="161" from="A" to="A_addr_1" fromId="95" toId="35">
</dataflow>
<dataflow id="162" from="stg_131" to="A_addr_1" fromId="131" toId="35">
</dataflow>
<dataflow id="163" from="tmp_i" to="A_addr_1" fromId="34" toId="35">
</dataflow>
<dataflow id="164" from="A_addr_1" to="temp" fromId="35" toId="36">
</dataflow>
<dataflow id="166" from="stg_165" to="stg_37" fromId="165" toId="37">
</dataflow>
<dataflow id="167" from="flagFill" to="stg_37" fromId="96" toId="37">
</dataflow>
<dataflow id="168" from="posOutData_read" to="mem_index_gep5_cast" fromId="14" toId="39">
</dataflow>
<dataflow id="169" from="mem_index_gep5_cast" to="adjSize" fromId="39" toId="40">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_3" fromId="170" toId="41">
</dataflow>
<dataflow id="172" from="posOutData_read" to="tmp_3" fromId="14" toId="41">
</dataflow>
<dataflow id="174" from="stg_173" to="tmp_3" fromId="173" toId="41">
</dataflow>
<dataflow id="175" from="tmp_3" to="gepindex2" fromId="41" toId="42">
</dataflow>
<dataflow id="176" from="stg_152" to="gepindex2" fromId="152" toId="42">
</dataflow>
<dataflow id="177" from="adjSize" to="gepindex2" fromId="40" toId="42">
</dataflow>
<dataflow id="178" from="A" to="A_addr_4" fromId="95" toId="43">
</dataflow>
<dataflow id="179" from="stg_131" to="A_addr_4" fromId="131" toId="43">
</dataflow>
<dataflow id="180" from="gepindex2" to="A_addr_4" fromId="42" toId="43">
</dataflow>
<dataflow id="181" from="A_addr_4" to="A_load_3" fromId="43" toId="44">
</dataflow>
<dataflow id="182" from="A_addr_1" to="temp" fromId="35" toId="45">
</dataflow>
<dataflow id="183" from="temp" to="min" fromId="45" toId="46">
</dataflow>
<dataflow id="184" from="i_i" to="index_min" fromId="28" toId="47">
</dataflow>
<dataflow id="185" from="min" to="min1_i" fromId="46" toId="49">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="186" from="stg_48" to="min1_i" fromId="48" toId="49">
</dataflow>
<dataflow id="187" from="min_1_i_min1_i" to="min1_i" fromId="66" toId="49">
<BackEdge/>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="188" from="stg_68" to="min1_i" fromId="68" toId="49">
<BackEdge/>
</dataflow>
<dataflow id="189" from="i_i_cast1" to="j_0_in_i" fromId="29" toId="50">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="190" from="stg_48" to="j_0_in_i" fromId="48" toId="50">
</dataflow>
<dataflow id="191" from="j" to="j_0_in_i" fromId="52" toId="50">
<BackEdge/>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="stg_68" to="j_0_in_i" fromId="68" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="193" from="index_min" to="index_min1_i" fromId="47" toId="51">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="stg_48" to="index_min1_i" fromId="48" toId="51">
</dataflow>
<dataflow id="195" from="index_min_1_i_index_min1_i" to="index_min1_i" fromId="67" toId="51">
<BackEdge/>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="stg_68" to="index_min1_i" fromId="68" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="197" from="j_0_in_i" to="j" fromId="50" toId="52">
</dataflow>
<dataflow id="199" from="stg_198" to="j" fromId="198" toId="52">
</dataflow>
<dataflow id="200" from="j_0_in_i" to="exitcond_i" fromId="50" toId="53">
</dataflow>
<dataflow id="202" from="stg_201" to="exitcond_i" fromId="201" toId="53">
</dataflow>
<dataflow id="203" from="_ssdm_op_SpecLoopTripCount" to="empty_4" fromId="150" toId="54">
</dataflow>
<dataflow id="205" from="stg_204" to="empty_4" fromId="204" toId="54">
</dataflow>
<dataflow id="206" from="stg_152" to="empty_4" fromId="152" toId="54">
</dataflow>
<dataflow id="207" from="stg_131" to="empty_4" fromId="131" toId="54">
</dataflow>
<dataflow id="208" from="exitcond_i" to="stg_55" fromId="53" toId="55">
</dataflow>
<dataflow id="209" from="j" to="tmp_9_i" fromId="52" toId="56">
</dataflow>
<dataflow id="210" from="A" to="A_addr_3" fromId="95" toId="57">
</dataflow>
<dataflow id="211" from="stg_131" to="A_addr_3" fromId="131" toId="57">
</dataflow>
<dataflow id="212" from="tmp_9_i" to="A_addr_3" fromId="56" toId="57">
</dataflow>
<dataflow id="213" from="A_addr_3" to="A_load_1" fromId="57" toId="58">
</dataflow>
<dataflow id="214" from="index_min1_i" to="tmp_7_i" fromId="51" toId="59">
</dataflow>
<dataflow id="215" from="A" to="A_addr_2" fromId="95" toId="60">
</dataflow>
<dataflow id="216" from="stg_131" to="A_addr_2" fromId="131" toId="60">
</dataflow>
<dataflow id="217" from="tmp_7_i" to="A_addr_2" fromId="59" toId="60">
</dataflow>
<dataflow id="218" from="A_addr_2" to="A_load" fromId="60" toId="61">
</dataflow>
<dataflow id="219" from="A_addr_3" to="A_load_1" fromId="57" toId="62">
</dataflow>
<dataflow id="220" from="A_load_1" to="min_1" fromId="62" toId="63">
</dataflow>
<dataflow id="221" from="min_1" to="tmp_i_5" fromId="63" toId="64">
</dataflow>
<dataflow id="222" from="min1_i" to="tmp_i_5" fromId="49" toId="64">
</dataflow>
<dataflow id="223" from="j" to="index_min_1" fromId="52" toId="65">
</dataflow>
<dataflow id="224" from="tmp_i_5" to="min_1_i_min1_i" fromId="64" toId="66">
</dataflow>
<dataflow id="225" from="min_1" to="min_1_i_min1_i" fromId="63" toId="66">
</dataflow>
<dataflow id="226" from="min1_i" to="min_1_i_min1_i" fromId="49" toId="66">
</dataflow>
<dataflow id="227" from="tmp_i_5" to="index_min_1_i_index_min1_i" fromId="64" toId="67">
</dataflow>
<dataflow id="228" from="index_min_1" to="index_min_1_i_index_min1_i" fromId="65" toId="67">
</dataflow>
<dataflow id="229" from="index_min1_i" to="index_min_1_i_index_min1_i" fromId="51" toId="67">
</dataflow>
<dataflow id="230" from="A_addr_2" to="A_load" fromId="60" toId="69">
</dataflow>
<dataflow id="231" from="A_load" to="stg_70" fromId="69" toId="70">
</dataflow>
<dataflow id="232" from="A_addr_1" to="stg_70" fromId="35" toId="70">
</dataflow>
<dataflow id="233" from="temp" to="stg_71" fromId="45" toId="71">
</dataflow>
<dataflow id="234" from="A_addr_2" to="stg_71" fromId="60" toId="71">
</dataflow>
<dataflow id="235" from="A_addr_4" to="A_load_3" fromId="43" toId="73">
</dataflow>
<dataflow id="236" from="stg_103" to="p_0" fromId="103" toId="75">
<condition id="64">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="237" from="stg_27" to="p_0" fromId="27" toId="75">
</dataflow>
<dataflow id="238" from="A_load_3" to="p_0" fromId="73" toId="75">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="239" from="stg_74" to="p_0" fromId="74" toId="75">
</dataflow>
<dataflow id="240" from="p_0" to="stg_76" fromId="75" toId="76">
</dataflow>
<dataflow id="241" from="icmp" to="stg_1" fromId="18" toId="1">
</dataflow>
<dataflow id="242" from="flagFill_load" to="stg_2" fromId="20" toId="2">
</dataflow>
<dataflow id="243" from="exitcond1_i" to="stg_2" fromId="30" toId="2">
</dataflow>
<dataflow id="244" from="exitcond_i" to="stg_4" fromId="53" toId="4">
</dataflow>
</dataflows>


</stg>
