---
title: "verilog-indent-declaration"
layout: doc
---
<strong>verilog-indent-declaration</strong> is an interactive compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
</br>
(verilog-indent-declaration <u>BASEIND</u>)</br>
</br>
Indent current lines as declaration.</br>
Line up the variable names based on previous declaration's indentation.</br>
<u>BASEIND</u> is the base indent to offset everything.
