%AWB_START

%name MultiFPGA Loop Synthesis test module top
%desc MultiFPGA	Loop Synthesis test module top

%provides hardware_system
%requires test_c
%requires test_d

%public test_top.bsv

%param SYNTH_BOUNDARY mkSystem "name of synthesis boundary"

%AWB_END
