V 51
K 167868331100 ofd64
Y 0
D 0 0 1700 1100
Z 1
i 113
N 88
J 525 315 2
J 365 315 11
J 525 435 2
J 365 435 11
J 525 900 8
J 365 900 9
J 525 675 8
J 245 245 7
J 365 245 9
J 525 555 8
J 365 555 11
J 365 675 11
J 365 790 11
J 525 790 8
B 8 9
L 250 250 30 0 3 0 1 0 D[65:0]
S 4 3
L 400 435 20 0 3 0 1 0 D64
B 13 14
L 395 795 20 0 3 0 1 0 D[47:32]
B 12 13
B 11 12
B 11 10
L 395 560 20 0 3 0 1 0 D[15:0]
B 4 11
B 12 7
L 395 680 20 0 3 0 1 0 D[31:16]
B 13 6
B 6 5
L 395 905 20 0 3 0 1 0 D[63:48]
B 2 4
B 9 2
S 2 1
L 400 315 20 0 3 0 1 0 D65
N 89
J 525 395 2
J 495 395 5
J 495 275 3
J 525 860 2
J 495 860 3
J 525 750 2
J 495 750 5
J 525 635 2
J 495 635 5
J 525 515 2
J 495 515 5
J 250 515 1
J 525 275 2
S 12 11
L 260 515 10 0 3 0 1 0 C
S 5 4
S 7 5
S 7 6
S 9 7
S 9 8
S 11 9
S 11 10
S 3 13
S 2 11
S 3 2
S 2 1
N 66
J 645 435 2
J 645 555 8
J 645 675 8
J 645 900 8
J 965 935 7
J 825 935 9
J 825 900 11
J 645 790 8
J 825 790 11
J 825 675 11
J 825 555 11
J 825 435 11
J 825 315 9
J 645 315 2
S 14 13
L 690 315 20 0 3 0 1 0 Q65
B 13 12
B 12 11
B 11 10
B 10 9
B 8 9
L 685 795 20 0 3 0 1 0 Q[47:32]
B 9 7
B 7 6
B 6 5
L 835 940 30 0 3 0 1 0 Q[65:0]
B 4 7
L 685 905 20 0 3 0 1 0 Q[63:48]
B 3 10
L 685 680 20 0 3 0 1 0 Q[31:16]
B 2 11
L 685 560 20 0 3 0 1 0 Q[15:0]
S 1 12
L 690 435 20 0 3 0 1 0 Q64
I 111 OFD16_33 1 525 595 0 1 '
C 89 8 2 0
C 66 3 3 0
C 88 7 15 0
T 1570 50 10 0 9 1
T 1560 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 1560 75 30 0 3 JRG
Q 14 0 0
T 1490 50 10 0 9 24th May 2002
I 112 OFD16_33 1 525 475 0 1 '
C 88 10 15 0
C 66 2 3 0
C 89 10 2 0
I 110 OFD16_33 1 525 710 0 1 '
C 89 6 2 0
C 66 8 3 0
C 88 14 15 0
I 109 OFD16_33 1 525 820 0 1 '
C 88 5 15 0
C 66 4 3 0
C 89 4 2 0
I 108 OFD_33 1 525 355 0 1 '
C 66 1 3 0
C 88 3 15 0
C 89 1 2 0
I 113 OFD_33 1 525 235 0 1 '
C 89 13 2 0
C 88 1 15 0
C 66 14 3 0
I 69 virtex:BSHEETL 1 1260 0 0 1 '
T 1440 100 10 0 9 VIRTEX Family OFD64  Macro
T 1475 80 10 0 9 66-Bit Output D Flip-Flop, LVCMOS33
E
