ARM GAS  /tmp/ccYazTUe.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.rccEnableAHB1,"ax",%progbits
  18              		.align	1
  19              		.global	rccEnableAHB1
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	rccEnableAHB1:
  27              	.LVL0:
  28              	.LFB0:
  29              		.file 1 "modules/drivers/rcc/rcc.c"
   1:modules/drivers/rcc/rcc.c **** /*Includes*/
   2:modules/drivers/rcc/rcc.c **** 
   3:modules/drivers/rcc/rcc.c **** #include "rcc.h"
   4:modules/drivers/rcc/rcc.c **** 
   5:modules/drivers/rcc/rcc.c **** #include <stdint.h>
   6:modules/drivers/rcc/rcc.c **** 
   7:modules/drivers/rcc/rcc.c **** #include "flash.h"
   8:modules/drivers/rcc/rcc.c **** #include "power.h"
   9:modules/drivers/rcc/rcc.c **** #include "rccRegisters.h"
  10:modules/drivers/rcc/rcc.c **** 
  11:modules/drivers/rcc/rcc.c **** /*Constants and macros*/
  12:modules/drivers/rcc/rcc.c **** #define REG_VAL(X) (*(volatile uint32_t*)X)
  13:modules/drivers/rcc/rcc.c **** 
  14:modules/drivers/rcc/rcc.c **** /*Types*/
  15:modules/drivers/rcc/rcc.c **** 
  16:modules/drivers/rcc/rcc.c **** /*Private functions*/
  17:modules/drivers/rcc/rcc.c **** 
  18:modules/drivers/rcc/rcc.c **** /*Exposed API*/
  19:modules/drivers/rcc/rcc.c **** 
  20:modules/drivers/rcc/rcc.c **** void rccEnableAHB1(RccAHB1Control_t bit)
  21:modules/drivers/rcc/rcc.c **** {
  30              		.loc 1 21 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  22:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_AHB1_ENABLE) |= bit;
  35              		.loc 1 22 5 view .LVU1
  36              		.loc 1 22 42 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccYazTUe.s 			page 2


  37 0000 024A     		ldr	r2, .L2
  38 0002 1368     		ldr	r3, [r2]
  39 0004 1843     		orrs	r0, r0, r3
  40              	.LVL1:
  41              		.loc 1 22 42 view .LVU3
  42 0006 1060     		str	r0, [r2]
  23:modules/drivers/rcc/rcc.c **** }
  43              		.loc 1 23 1 view .LVU4
  44 0008 7047     		bx	lr
  45              	.L3:
  46 000a 00BF     		.align	2
  47              	.L2:
  48 000c 30380240 		.word	1073887280
  49              		.cfi_endproc
  50              	.LFE0:
  52              		.section	.text.DisableAHB1,"ax",%progbits
  53              		.align	1
  54              		.global	DisableAHB1
  55              		.syntax unified
  56              		.thumb
  57              		.thumb_func
  58              		.fpu fpv4-sp-d16
  60              	DisableAHB1:
  61              	.LVL2:
  62              	.LFB1:
  24:modules/drivers/rcc/rcc.c **** 
  25:modules/drivers/rcc/rcc.c **** void DisableAHB1(RccAHB1Control_t bit)
  26:modules/drivers/rcc/rcc.c **** {
  63              		.loc 1 26 1 is_stmt 1 view -0
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 0, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  27:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_AHB1_ENABLE) &= ~bit;
  68              		.loc 1 27 5 view .LVU6
  69              		.loc 1 27 42 is_stmt 0 view .LVU7
  70 0000 024A     		ldr	r2, .L5
  71 0002 1368     		ldr	r3, [r2]
  72 0004 23EA0000 		bic	r0, r3, r0
  73              	.LVL3:
  74              		.loc 1 27 42 view .LVU8
  75 0008 1060     		str	r0, [r2]
  28:modules/drivers/rcc/rcc.c **** }
  76              		.loc 1 28 1 view .LVU9
  77 000a 7047     		bx	lr
  78              	.L6:
  79              		.align	2
  80              	.L5:
  81 000c 30380240 		.word	1073887280
  82              		.cfi_endproc
  83              	.LFE1:
  85              		.section	.text.rccClocksConfig,"ax",%progbits
  86              		.align	1
  87              		.global	rccClocksConfig
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
ARM GAS  /tmp/ccYazTUe.s 			page 3


  91              		.fpu fpv4-sp-d16
  93              	rccClocksConfig:
  94              	.LFB2:
  29:modules/drivers/rcc/rcc.c **** 
  30:modules/drivers/rcc/rcc.c **** void rccClocksConfig(RccClocksConfig_t config)
  31:modules/drivers/rcc/rcc.c **** {
  95              		.loc 1 31 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 24
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99 0000 10B5     		push	{r4, lr}
 100              	.LCFI0:
 101              		.cfi_def_cfa_offset 8
 102              		.cfi_offset 4, -8
 103              		.cfi_offset 14, -4
 104 0002 86B0     		sub	sp, sp, #24
 105              	.LCFI1:
 106              		.cfi_def_cfa_offset 32
 107 0004 01AB     		add	r3, sp, #4
 108 0006 83E80700 		stm	r3, {r0, r1, r2}
  32:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_CLOCK) &= ~(1 << 24);
 109              		.loc 1 32 5 view .LVU11
 110              		.loc 1 32 36 is_stmt 0 view .LVU12
 111 000a 3F4A     		ldr	r2, .L17
 112 000c 1368     		ldr	r3, [r2]
 113 000e 23F08073 		bic	r3, r3, #16777216
 114 0012 1360     		str	r3, [r2]
  33:modules/drivers/rcc/rcc.c ****     while ((REG_VAL(RCC_RCC_CONTROL_CLOCK) & 1 << 25))
 115              		.loc 1 33 5 is_stmt 1 view .LVU13
 116              	.L8:
  34:modules/drivers/rcc/rcc.c ****         ;
 117              		.loc 1 34 9 discriminator 1 view .LVU14
  33:modules/drivers/rcc/rcc.c ****     while ((REG_VAL(RCC_RCC_CONTROL_CLOCK) & 1 << 25))
 118              		.loc 1 33 13 is_stmt 0 discriminator 1 view .LVU15
 119 0014 3C4B     		ldr	r3, .L17
 120 0016 1B68     		ldr	r3, [r3]
  33:modules/drivers/rcc/rcc.c ****     while ((REG_VAL(RCC_RCC_CONTROL_CLOCK) & 1 << 25))
 121              		.loc 1 33 11 discriminator 1 view .LVU16
 122 0018 13F0007F 		tst	r3, #33554432
 123 001c FAD1     		bne	.L8
  35:modules/drivers/rcc/rcc.c **** 
  36:modules/drivers/rcc/rcc.c ****     if (config.HSE == rccControlHseON)
 124              		.loc 1 36 5 is_stmt 1 view .LVU17
 125              		.loc 1 36 15 is_stmt 0 view .LVU18
 126 001e 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 127              		.loc 1 36 8 view .LVU19
 128 0022 012B     		cmp	r3, #1
 129 0024 64D0     		beq	.L16
  37:modules/drivers/rcc/rcc.c ****     {
  38:modules/drivers/rcc/rcc.c ****         REG_VAL(RCC_RCC_CONTROL_CLOCK) |= (uint32_t)(config.HSE << 16);
  39:modules/drivers/rcc/rcc.c ****         while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 17)))
  40:modules/drivers/rcc/rcc.c ****             ;
  41:modules/drivers/rcc/rcc.c ****     }
  42:modules/drivers/rcc/rcc.c ****     else
  43:modules/drivers/rcc/rcc.c ****     {
  44:modules/drivers/rcc/rcc.c ****         REG_VAL(RCC_RCC_CONTROL_CLOCK) |= (uint32_t)config.HSI;
 130              		.loc 1 44 9 is_stmt 1 view .LVU20
ARM GAS  /tmp/ccYazTUe.s 			page 4


 131              		.loc 1 44 40 is_stmt 0 view .LVU21
 132 0026 384A     		ldr	r2, .L17
 133 0028 1368     		ldr	r3, [r2]
 134              		.loc 1 44 59 view .LVU22
 135 002a 9DF80410 		ldrb	r1, [sp, #4]	@ zero_extendqisi2
 136              		.loc 1 44 40 view .LVU23
 137 002e 0B43     		orrs	r3, r3, r1
 138 0030 1360     		str	r3, [r2]
  45:modules/drivers/rcc/rcc.c ****         while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 1)))
 139              		.loc 1 45 9 is_stmt 1 view .LVU24
 140              	.L12:
  46:modules/drivers/rcc/rcc.c ****             ;
 141              		.loc 1 46 13 discriminator 1 view .LVU25
  45:modules/drivers/rcc/rcc.c ****         while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 1)))
 142              		.loc 1 45 18 is_stmt 0 discriminator 1 view .LVU26
 143 0032 354B     		ldr	r3, .L17
 144 0034 1B68     		ldr	r3, [r3]
  45:modules/drivers/rcc/rcc.c ****         while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 1)))
 145              		.loc 1 45 15 discriminator 1 view .LVU27
 146 0036 13F0020F 		tst	r3, #2
 147 003a FAD0     		beq	.L12
 148              	.L11:
  47:modules/drivers/rcc/rcc.c ****     }
  48:modules/drivers/rcc/rcc.c **** 
  49:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_APB1_ENABLE) |= (uint32_t)(1 << 28);
 149              		.loc 1 49 5 is_stmt 1 view .LVU28
 150              		.loc 1 49 42 is_stmt 0 view .LVU29
 151 003c 334A     		ldr	r2, .L17+4
 152 003e 1368     		ldr	r3, [r2]
 153 0040 43F08053 		orr	r3, r3, #268435456
 154 0044 1360     		str	r3, [r2]
  50:modules/drivers/rcc/rcc.c **** 
  51:modules/drivers/rcc/rcc.c ****     powerSetVOS(PowerVOS_mode1_Default); // POWERPowerVOS
 155              		.loc 1 51 5 is_stmt 1 view .LVU30
 156 0046 0320     		movs	r0, #3
 157 0048 FFF7FEFF 		bl	powerSetVOS
 158              	.LVL4:
  52:modules/drivers/rcc/rcc.c **** 
  53:modules/drivers/rcc/rcc.c ****     // FLASH
  54:modules/drivers/rcc/rcc.c ****     FlashCacheConfig_t cacheConfig = {
 159              		.loc 1 54 5 view .LVU31
 160              		.loc 1 54 24 is_stmt 0 view .LVU32
 161 004c 304B     		ldr	r3, .L17+8
 162 004e 93E80300 		ldm	r3, {r0, r1}
 163 0052 0490     		str	r0, [sp, #16]
 164 0054 8DF81410 		strb	r1, [sp, #20]
  55:modules/drivers/rcc/rcc.c ****         .DCEN   = FlashDCEN_ON,
  56:modules/drivers/rcc/rcc.c ****         .DCRST  = FlashDCRST_OFF_DEFAULT,
  57:modules/drivers/rcc/rcc.c ****         .ICEN   = FlashICEN_ON,
  58:modules/drivers/rcc/rcc.c ****         .ICRST  = FlashICRST_OFF_DEFAULT,
  59:modules/drivers/rcc/rcc.c ****         .PRFTEN = FlashPRFTEN_ON};
  60:modules/drivers/rcc/rcc.c ****     flashSetDataCache(cacheConfig);
 165              		.loc 1 60 5 is_stmt 1 view .LVU33
 166 0058 06AB     		add	r3, sp, #24
 167 005a 13E90300 		ldmdb	r3, {r0, r1}
 168 005e FFF7FEFF 		bl	flashSetDataCache
 169              	.LVL5:
ARM GAS  /tmp/ccYazTUe.s 			page 5


  61:modules/drivers/rcc/rcc.c ****     flashSetLatency(5);
 170              		.loc 1 61 5 view .LVU34
 171 0062 0520     		movs	r0, #5
 172 0064 FFF7FEFF 		bl	flashSetLatency
 173              	.LVL6:
  62:modules/drivers/rcc/rcc.c **** 
  63:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_CLOCK_CONFIG) |=
 174              		.loc 1 63 5 view .LVU35
 175              		.loc 1 63 43 is_stmt 0 view .LVU36
 176 0068 2A49     		ldr	r1, .L17+12
 177 006a 0A68     		ldr	r2, [r1]
  64:modules/drivers/rcc/rcc.c ****         (uint32_t)((config.AHB << 4) | (config.APB1 << 10) | (config.APB2 << 13));
 178              		.loc 1 64 27 view .LVU37
 179 006c 9DF80600 		ldrb	r0, [sp, #6]	@ zero_extendqisi2
 180              		.loc 1 64 47 view .LVU38
 181 0070 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 182              		.loc 1 64 53 view .LVU39
 183 0074 9B02     		lsls	r3, r3, #10
 184              		.loc 1 64 38 view .LVU40
 185 0076 43EA0013 		orr	r3, r3, r0, lsl #4
 186              		.loc 1 64 69 view .LVU41
 187 007a 9DF80800 		ldrb	r0, [sp, #8]	@ zero_extendqisi2
 188              		.loc 1 64 60 view .LVU42
 189 007e 43EA4033 		orr	r3, r3, r0, lsl #13
  63:modules/drivers/rcc/rcc.c ****         (uint32_t)((config.AHB << 4) | (config.APB1 << 10) | (config.APB2 << 13));
 190              		.loc 1 63 43 view .LVU43
 191 0082 1343     		orrs	r3, r3, r2
 192 0084 0B60     		str	r3, [r1]
  65:modules/drivers/rcc/rcc.c **** 
  66:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_PLL_CONFIG) |= (uint32_t)(
 193              		.loc 1 66 5 is_stmt 1 view .LVU44
 194              		.loc 1 66 41 is_stmt 0 view .LVU45
 195 0086 2448     		ldr	r0, .L17+16
 196 0088 0168     		ldr	r1, [r0]
  67:modules/drivers/rcc/rcc.c ****         (config.PLLM) | (config.PLLN << 6) | (config.PLLP << 16) | (config.PLLSRC << 22)
 197              		.loc 1 67 16 view .LVU46
 198 008a 9DF80D30 		ldrb	r3, [sp, #13]	@ zero_extendqisi2
 199 008e C3F34503 		ubfx	r3, r3, #1, #6
 200              		.loc 1 67 32 view .LVU47
 201 0092 BDF80C20 		ldrh	r2, [sp, #12]
 202 0096 C2F30802 		ubfx	r2, r2, #0, #9
 203              		.loc 1 67 23 view .LVU48
 204 009a 43EA8213 		orr	r3, r3, r2, lsl #6
 205              		.loc 1 67 53 view .LVU49
 206 009e 9DF80920 		ldrb	r2, [sp, #9]	@ zero_extendqisi2
 207              		.loc 1 67 44 view .LVU50
 208 00a2 43EA0243 		orr	r3, r3, r2, lsl #16
 209              		.loc 1 67 75 view .LVU51
 210 00a6 9DF80A20 		ldrb	r2, [sp, #10]	@ zero_extendqisi2
 211 00aa D409     		lsrs	r4, r2, #7
 212              		.loc 1 67 66 view .LVU52
 213 00ac 43EA8453 		orr	r3, r3, r4, lsl #22
  68:modules/drivers/rcc/rcc.c ****         | (config.PLLQ << 24) | (config.PLLR << 28));
 214              		.loc 1 68 18 view .LVU53
 215 00b0 C2F3C304 		ubfx	r4, r2, #3, #4
 216              		.loc 1 68 9 view .LVU54
 217 00b4 43EA0463 		orr	r3, r3, r4, lsl #24
ARM GAS  /tmp/ccYazTUe.s 			page 6


 218              		.loc 1 68 40 view .LVU55
 219 00b8 02F00702 		and	r2, r2, #7
 220              		.loc 1 68 31 view .LVU56
 221 00bc 43EA0273 		orr	r3, r3, r2, lsl #28
  66:modules/drivers/rcc/rcc.c ****         (config.PLLM) | (config.PLLN << 6) | (config.PLLP << 16) | (config.PLLSRC << 22)
 222              		.loc 1 66 41 view .LVU57
 223 00c0 0B43     		orrs	r3, r3, r1
 224 00c2 0360     		str	r3, [r0]
  69:modules/drivers/rcc/rcc.c **** 
  70:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_CLOCK) |= (1 << 24);
 225              		.loc 1 70 5 is_stmt 1 view .LVU58
 226              		.loc 1 70 36 is_stmt 0 view .LVU59
 227 00c4 104A     		ldr	r2, .L17
 228 00c6 1368     		ldr	r3, [r2]
 229 00c8 43F08073 		orr	r3, r3, #16777216
 230 00cc 1360     		str	r3, [r2]
  71:modules/drivers/rcc/rcc.c ****     while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 25)))
 231              		.loc 1 71 5 is_stmt 1 view .LVU60
 232              	.L13:
  72:modules/drivers/rcc/rcc.c ****         ;
 233              		.loc 1 72 9 discriminator 1 view .LVU61
  71:modules/drivers/rcc/rcc.c ****     while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 25)))
 234              		.loc 1 71 14 is_stmt 0 discriminator 1 view .LVU62
 235 00ce 0E4B     		ldr	r3, .L17
 236 00d0 1B68     		ldr	r3, [r3]
  71:modules/drivers/rcc/rcc.c ****     while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 25)))
 237              		.loc 1 71 11 discriminator 1 view .LVU63
 238 00d2 13F0007F 		tst	r3, #33554432
 239 00d6 FAD0     		beq	.L13
  73:modules/drivers/rcc/rcc.c **** 
  74:modules/drivers/rcc/rcc.c **** 
  75:modules/drivers/rcc/rcc.c ****     REG_VAL(RCC_RCC_CONTROL_CLOCK_CONFIG) |= (uint32_t)0b10;
 240              		.loc 1 75 5 is_stmt 1 view .LVU64
 241              		.loc 1 75 43 is_stmt 0 view .LVU65
 242 00d8 0E4A     		ldr	r2, .L17+12
 243 00da 1368     		ldr	r3, [r2]
 244 00dc 43F00203 		orr	r3, r3, #2
 245 00e0 1360     		str	r3, [r2]
  76:modules/drivers/rcc/rcc.c ****     while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK_CONFIG) & 0b1000))
 246              		.loc 1 76 5 is_stmt 1 view .LVU66
 247              	.L14:
  77:modules/drivers/rcc/rcc.c ****         ;
 248              		.loc 1 77 9 discriminator 1 view .LVU67
  76:modules/drivers/rcc/rcc.c ****     while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK_CONFIG) & 0b1000))
 249              		.loc 1 76 14 is_stmt 0 discriminator 1 view .LVU68
 250 00e2 0C4B     		ldr	r3, .L17+12
 251 00e4 1B68     		ldr	r3, [r3]
  76:modules/drivers/rcc/rcc.c ****     while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK_CONFIG) & 0b1000))
 252              		.loc 1 76 11 discriminator 1 view .LVU69
 253 00e6 13F0080F 		tst	r3, #8
 254 00ea FAD0     		beq	.L14
  78:modules/drivers/rcc/rcc.c **** }...
 255              		.loc 1 78 1 view .LVU70
 256 00ec 06B0     		add	sp, sp, #24
 257              	.LCFI2:
 258              		.cfi_remember_state
 259              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccYazTUe.s 			page 7


 260              		@ sp needed
 261 00ee 10BD     		pop	{r4, pc}
 262              	.L16:
 263              	.LCFI3:
 264              		.cfi_restore_state
  38:modules/drivers/rcc/rcc.c ****         REG_VAL(RCC_RCC_CONTROL_CLOCK) |= (uint32_t)(config.HSE << 16);
 265              		.loc 1 38 9 is_stmt 1 view .LVU71
  38:modules/drivers/rcc/rcc.c ****         REG_VAL(RCC_RCC_CONTROL_CLOCK) |= (uint32_t)(config.HSE << 16);
 266              		.loc 1 38 40 is_stmt 0 view .LVU72
 267 00f0 0549     		ldr	r1, .L17
 268 00f2 0A68     		ldr	r2, [r1]
 269 00f4 42EA0343 		orr	r3, r2, r3, lsl #16
 270 00f8 0B60     		str	r3, [r1]
  39:modules/drivers/rcc/rcc.c ****         while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 17)))
 271              		.loc 1 39 9 is_stmt 1 view .LVU73
 272              	.L10:
  40:modules/drivers/rcc/rcc.c ****             ;
 273              		.loc 1 40 13 discriminator 1 view .LVU74
  39:modules/drivers/rcc/rcc.c ****         while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 17)))
 274              		.loc 1 39 18 is_stmt 0 discriminator 1 view .LVU75
 275 00fa 034B     		ldr	r3, .L17
 276 00fc 1B68     		ldr	r3, [r3]
  39:modules/drivers/rcc/rcc.c ****         while (!(REG_VAL(RCC_RCC_CONTROL_CLOCK) & (1 << 17)))
 277              		.loc 1 39 15 discriminator 1 view .LVU76
 278 00fe 13F4003F 		tst	r3, #131072
 279 0102 FAD0     		beq	.L10
 280 0104 9AE7     		b	.L11
 281              	.L18:
 282 0106 00BF     		.align	2
 283              	.L17:
 284 0108 00380240 		.word	1073887232
 285 010c 40380240 		.word	1073887296
 286 0110 00000000 		.word	.LANCHOR0
 287 0114 08380240 		.word	1073887240
 288 0118 04380240 		.word	1073887236
 289              		.cfi_endproc
 290              	.LFE2:
 292              		.section	.rodata
 293              		.align	2
 294              		.set	.LANCHOR0,. + 0
 295              	.LC0:
 296 0000 01       		.byte	1
 297 0001 01       		.byte	1
 298 0002 01       		.byte	1
 299 0003 00       		.byte	0
 300 0004 00       		.byte	0
 301              		.text
 302              	.Letext0:
 303              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 304              		.file 3 "modules/drivers/rcc/rcc.h"
 305              		.file 4 "modules/drivers/flash/flash.h"
 306              		.file 5 "modules/drivers/power/power.h"
ARM GAS  /tmp/ccYazTUe.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rcc.c
     /tmp/ccYazTUe.s:18     .text.rccEnableAHB1:0000000000000000 $t
     /tmp/ccYazTUe.s:26     .text.rccEnableAHB1:0000000000000000 rccEnableAHB1
     /tmp/ccYazTUe.s:48     .text.rccEnableAHB1:000000000000000c $d
     /tmp/ccYazTUe.s:53     .text.DisableAHB1:0000000000000000 $t
     /tmp/ccYazTUe.s:60     .text.DisableAHB1:0000000000000000 DisableAHB1
     /tmp/ccYazTUe.s:81     .text.DisableAHB1:000000000000000c $d
     /tmp/ccYazTUe.s:86     .text.rccClocksConfig:0000000000000000 $t
     /tmp/ccYazTUe.s:93     .text.rccClocksConfig:0000000000000000 rccClocksConfig
     /tmp/ccYazTUe.s:284    .text.rccClocksConfig:0000000000000108 $d
     /tmp/ccYazTUe.s:293    .rodata:0000000000000000 $d

UNDEFINED SYMBOLS
powerSetVOS
flashSetDataCache
flashSetLatency
