#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000012a30b4f970 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v0000012a30bcda50_0 .net "PC", 31 0, v0000012a30bc98d0_0;  1 drivers
v0000012a30bcdaf0_0 .var "clk", 0 0;
v0000012a30bcdeb0_0 .net "clkout", 0 0, L_0000012a30bcf1f0;  1 drivers
v0000012a30bcdf50_0 .net "cycles_consumed", 31 0, v0000012a30bcd730_0;  1 drivers
v0000012a30bcdff0_0 .var "rst", 0 0;
S_0000012a30b4fc90 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_0000012a30b4f970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000012a30b6f990 .param/l "RType" 0 4 2, C4<000000>;
P_0000012a30b6f9c8 .param/l "add" 0 4 5, C4<100000>;
P_0000012a30b6fa00 .param/l "addi" 0 4 8, C4<001000>;
P_0000012a30b6fa38 .param/l "addu" 0 4 5, C4<100001>;
P_0000012a30b6fa70 .param/l "and_" 0 4 5, C4<100100>;
P_0000012a30b6faa8 .param/l "andi" 0 4 8, C4<001100>;
P_0000012a30b6fae0 .param/l "beq" 0 4 10, C4<000100>;
P_0000012a30b6fb18 .param/l "bne" 0 4 10, C4<000101>;
P_0000012a30b6fb50 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012a30b6fb88 .param/l "j" 0 4 12, C4<000010>;
P_0000012a30b6fbc0 .param/l "jal" 0 4 12, C4<000011>;
P_0000012a30b6fbf8 .param/l "jr" 0 4 6, C4<001000>;
P_0000012a30b6fc30 .param/l "lw" 0 4 8, C4<100011>;
P_0000012a30b6fc68 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012a30b6fca0 .param/l "or_" 0 4 5, C4<100101>;
P_0000012a30b6fcd8 .param/l "ori" 0 4 8, C4<001101>;
P_0000012a30b6fd10 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012a30b6fd48 .param/l "sll" 0 4 6, C4<000000>;
P_0000012a30b6fd80 .param/l "slt" 0 4 5, C4<101010>;
P_0000012a30b6fdb8 .param/l "slti" 0 4 8, C4<101010>;
P_0000012a30b6fdf0 .param/l "srl" 0 4 6, C4<000010>;
P_0000012a30b6fe28 .param/l "sub" 0 4 5, C4<100010>;
P_0000012a30b6fe60 .param/l "subu" 0 4 5, C4<100011>;
P_0000012a30b6fe98 .param/l "sw" 0 4 8, C4<101011>;
P_0000012a30b6fed0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012a30b6ff08 .param/l "xori" 0 4 8, C4<001110>;
L_0000012a30bcf5e0 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcfb90 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcfc00 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcf030 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcf650 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcf340 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcfd50 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcf260 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcf1f0 .functor OR 1, v0000012a30bcdaf0_0, v0000012a30b56e20_0, C4<0>, C4<0>;
L_0000012a30bcf3b0 .functor OR 1, L_0000012a30c181c0, L_0000012a30c18440, C4<0>, C4<0>;
L_0000012a30bcfab0 .functor AND 1, L_0000012a30c193e0, L_0000012a30c198e0, C4<1>, C4<1>;
L_0000012a30bcf730 .functor NOT 1, v0000012a30bcdff0_0, C4<0>, C4<0>, C4<0>;
L_0000012a30bcfc70 .functor OR 1, L_0000012a30c186c0, L_0000012a30c19340, C4<0>, C4<0>;
L_0000012a30bcfe30 .functor OR 1, L_0000012a30bcfc70, L_0000012a30c19480, C4<0>, C4<0>;
L_0000012a30bcf0a0 .functor OR 1, L_0000012a30c19c00, L_0000012a30c2e5b0, C4<0>, C4<0>;
L_0000012a30bcfb20 .functor AND 1, L_0000012a30c19b60, L_0000012a30bcf0a0, C4<1>, C4<1>;
L_0000012a30bcf110 .functor OR 1, L_0000012a30c2e1f0, L_0000012a30c2feb0, C4<0>, C4<0>;
L_0000012a30bcf7a0 .functor AND 1, L_0000012a30c2e150, L_0000012a30bcf110, C4<1>, C4<1>;
L_0000012a30bcf9d0 .functor NOT 1, L_0000012a30bcf1f0, C4<0>, C4<0>, C4<0>;
v0000012a30bc9dd0_0 .net "ALUOp", 3 0, v0000012a30b570a0_0;  1 drivers
v0000012a30bc9e70_0 .net "ALUResult", 31 0, v0000012a30bc8c50_0;  1 drivers
v0000012a30bc9f10_0 .net "ALUSrc", 0 0, v0000012a30b56c40_0;  1 drivers
v0000012a30b8c530_0 .net "ALUin2", 31 0, L_0000012a30c2efb0;  1 drivers
v0000012a30b8c210_0 .net "MemReadEn", 0 0, v0000012a30b58360_0;  1 drivers
v0000012a30b8cc10_0 .net "MemWriteEn", 0 0, v0000012a30b571e0_0;  1 drivers
v0000012a30b8cd50_0 .net "MemtoReg", 0 0, v0000012a30b57500_0;  1 drivers
v0000012a30b8cf30_0 .net "PC", 31 0, v0000012a30bc98d0_0;  alias, 1 drivers
v0000012a30b8da70_0 .net "PCPlus1", 31 0, L_0000012a30c183a0;  1 drivers
v0000012a30b8c170_0 .net "PCsrc", 0 0, v0000012a30bc9290_0;  1 drivers
v0000012a30b8d110_0 .net "RegDst", 0 0, v0000012a30b573c0_0;  1 drivers
v0000012a30b8c0d0_0 .net "RegWriteEn", 0 0, v0000012a30b57280_0;  1 drivers
v0000012a30b8ccb0_0 .net "WriteRegister", 4 0, L_0000012a30c19660;  1 drivers
v0000012a30b8c2b0_0 .net *"_ivl_0", 0 0, L_0000012a30bcf5e0;  1 drivers
L_0000012a30bcffd0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8ca30_0 .net/2u *"_ivl_10", 4 0, L_0000012a30bcffd0;  1 drivers
L_0000012a30bd03c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8db10_0 .net *"_ivl_101", 15 0, L_0000012a30bd03c0;  1 drivers
v0000012a30b8dcf0_0 .net *"_ivl_102", 31 0, L_0000012a30c18b20;  1 drivers
L_0000012a30bd0408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8d610_0 .net *"_ivl_105", 25 0, L_0000012a30bd0408;  1 drivers
L_0000012a30bd0450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8ded0_0 .net/2u *"_ivl_106", 31 0, L_0000012a30bd0450;  1 drivers
v0000012a30b8c350_0 .net *"_ivl_108", 0 0, L_0000012a30c193e0;  1 drivers
L_0000012a30bd0498 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8dbb0_0 .net/2u *"_ivl_110", 5 0, L_0000012a30bd0498;  1 drivers
v0000012a30b8c3f0_0 .net *"_ivl_112", 0 0, L_0000012a30c198e0;  1 drivers
v0000012a30b8c490_0 .net *"_ivl_115", 0 0, L_0000012a30bcfab0;  1 drivers
v0000012a30b8c990_0 .net *"_ivl_116", 47 0, L_0000012a30c190c0;  1 drivers
L_0000012a30bd04e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8cfd0_0 .net *"_ivl_119", 15 0, L_0000012a30bd04e0;  1 drivers
L_0000012a30bd0018 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012a30b8d7f0_0 .net/2u *"_ivl_12", 5 0, L_0000012a30bd0018;  1 drivers
v0000012a30b8cdf0_0 .net *"_ivl_120", 47 0, L_0000012a30c18080;  1 drivers
L_0000012a30bd0528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8ce90_0 .net *"_ivl_123", 15 0, L_0000012a30bd0528;  1 drivers
v0000012a30b8d070_0 .net *"_ivl_125", 0 0, L_0000012a30c18c60;  1 drivers
v0000012a30b8d1b0_0 .net *"_ivl_126", 31 0, L_0000012a30c19e80;  1 drivers
v0000012a30b8cad0_0 .net *"_ivl_128", 47 0, L_0000012a30c18f80;  1 drivers
v0000012a30b8d250_0 .net *"_ivl_130", 47 0, L_0000012a30c18940;  1 drivers
v0000012a30b8c5d0_0 .net *"_ivl_132", 47 0, L_0000012a30c184e0;  1 drivers
v0000012a30b8dc50_0 .net *"_ivl_134", 47 0, L_0000012a30c18e40;  1 drivers
v0000012a30b8c670_0 .net *"_ivl_14", 0 0, L_0000012a30bce950;  1 drivers
v0000012a30b8c710_0 .net *"_ivl_140", 0 0, L_0000012a30bcf730;  1 drivers
L_0000012a30bd05b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8c7b0_0 .net/2u *"_ivl_142", 31 0, L_0000012a30bd05b8;  1 drivers
L_0000012a30bd0690 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000012a30b8c850_0 .net/2u *"_ivl_146", 5 0, L_0000012a30bd0690;  1 drivers
v0000012a30b8dd90_0 .net *"_ivl_148", 0 0, L_0000012a30c186c0;  1 drivers
L_0000012a30bd06d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000012a30b8c8f0_0 .net/2u *"_ivl_150", 5 0, L_0000012a30bd06d8;  1 drivers
v0000012a30b8d2f0_0 .net *"_ivl_152", 0 0, L_0000012a30c19340;  1 drivers
v0000012a30b8d390_0 .net *"_ivl_155", 0 0, L_0000012a30bcfc70;  1 drivers
L_0000012a30bd0720 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000012a30b8de30_0 .net/2u *"_ivl_156", 5 0, L_0000012a30bd0720;  1 drivers
v0000012a30b8c030_0 .net *"_ivl_158", 0 0, L_0000012a30c19480;  1 drivers
L_0000012a30bd0060 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000012a30b8d430_0 .net/2u *"_ivl_16", 4 0, L_0000012a30bd0060;  1 drivers
v0000012a30b8cb70_0 .net *"_ivl_161", 0 0, L_0000012a30bcfe30;  1 drivers
L_0000012a30bd0768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8d4d0_0 .net/2u *"_ivl_162", 15 0, L_0000012a30bd0768;  1 drivers
v0000012a30b8d750_0 .net *"_ivl_164", 31 0, L_0000012a30c19520;  1 drivers
v0000012a30b8d570_0 .net *"_ivl_167", 0 0, L_0000012a30c19700;  1 drivers
v0000012a30b8d6b0_0 .net *"_ivl_168", 15 0, L_0000012a30c197a0;  1 drivers
v0000012a30b8d890_0 .net *"_ivl_170", 31 0, L_0000012a30c19840;  1 drivers
v0000012a30b8d930_0 .net *"_ivl_174", 31 0, L_0000012a30c18760;  1 drivers
L_0000012a30bd07b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30b8d9d0_0 .net *"_ivl_177", 25 0, L_0000012a30bd07b0;  1 drivers
L_0000012a30bd07f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcb9a0_0 .net/2u *"_ivl_178", 31 0, L_0000012a30bd07f8;  1 drivers
v0000012a30bcc940_0 .net *"_ivl_180", 0 0, L_0000012a30c19b60;  1 drivers
L_0000012a30bd0840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcc260_0 .net/2u *"_ivl_182", 5 0, L_0000012a30bd0840;  1 drivers
v0000012a30bcc080_0 .net *"_ivl_184", 0 0, L_0000012a30c19c00;  1 drivers
L_0000012a30bd0888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012a30bccb20_0 .net/2u *"_ivl_186", 5 0, L_0000012a30bd0888;  1 drivers
v0000012a30bcbae0_0 .net *"_ivl_188", 0 0, L_0000012a30c2e5b0;  1 drivers
v0000012a30bcc9e0_0 .net *"_ivl_19", 4 0, L_0000012a30bce450;  1 drivers
v0000012a30bcbcc0_0 .net *"_ivl_191", 0 0, L_0000012a30bcf0a0;  1 drivers
v0000012a30bcce40_0 .net *"_ivl_193", 0 0, L_0000012a30bcfb20;  1 drivers
L_0000012a30bd08d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012a30bcb720_0 .net/2u *"_ivl_194", 5 0, L_0000012a30bd08d0;  1 drivers
v0000012a30bcbf40_0 .net *"_ivl_196", 0 0, L_0000012a30c2e330;  1 drivers
L_0000012a30bd0918 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012a30bcc8a0_0 .net/2u *"_ivl_198", 31 0, L_0000012a30bd0918;  1 drivers
L_0000012a30bcff88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bccda0_0 .net/2u *"_ivl_2", 5 0, L_0000012a30bcff88;  1 drivers
v0000012a30bcb5e0_0 .net *"_ivl_20", 4 0, L_0000012a30bce310;  1 drivers
v0000012a30bcbd60_0 .net *"_ivl_200", 31 0, L_0000012a30c2e010;  1 drivers
v0000012a30bcafa0_0 .net *"_ivl_204", 31 0, L_0000012a30c2e3d0;  1 drivers
L_0000012a30bd0960 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcb360_0 .net *"_ivl_207", 25 0, L_0000012a30bd0960;  1 drivers
L_0000012a30bd09a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bccbc0_0 .net/2u *"_ivl_208", 31 0, L_0000012a30bd09a8;  1 drivers
v0000012a30bcb180_0 .net *"_ivl_210", 0 0, L_0000012a30c2e150;  1 drivers
L_0000012a30bd09f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcb540_0 .net/2u *"_ivl_212", 5 0, L_0000012a30bd09f0;  1 drivers
v0000012a30bcbc20_0 .net *"_ivl_214", 0 0, L_0000012a30c2e1f0;  1 drivers
L_0000012a30bd0a38 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012a30bcbea0_0 .net/2u *"_ivl_216", 5 0, L_0000012a30bd0a38;  1 drivers
v0000012a30bcba40_0 .net *"_ivl_218", 0 0, L_0000012a30c2feb0;  1 drivers
v0000012a30bcb040_0 .net *"_ivl_221", 0 0, L_0000012a30bcf110;  1 drivers
v0000012a30bcb0e0_0 .net *"_ivl_223", 0 0, L_0000012a30bcf7a0;  1 drivers
L_0000012a30bd0a80 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012a30bcc6c0_0 .net/2u *"_ivl_224", 5 0, L_0000012a30bd0a80;  1 drivers
v0000012a30bcc620_0 .net *"_ivl_226", 0 0, L_0000012a30c2f4b0;  1 drivers
v0000012a30bcb4a0_0 .net *"_ivl_228", 31 0, L_0000012a30c2e290;  1 drivers
v0000012a30bcbb80_0 .net *"_ivl_24", 0 0, L_0000012a30bcfc00;  1 drivers
L_0000012a30bd00a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcb220_0 .net/2u *"_ivl_26", 4 0, L_0000012a30bd00a8;  1 drivers
v0000012a30bccc60_0 .net *"_ivl_29", 4 0, L_0000012a30bce770;  1 drivers
v0000012a30bcb2c0_0 .net *"_ivl_32", 0 0, L_0000012a30bcf030;  1 drivers
L_0000012a30bd00f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcb680_0 .net/2u *"_ivl_34", 4 0, L_0000012a30bd00f0;  1 drivers
v0000012a30bcbe00_0 .net *"_ivl_37", 4 0, L_0000012a30bceb30;  1 drivers
v0000012a30bcc800_0 .net *"_ivl_40", 0 0, L_0000012a30bcf650;  1 drivers
L_0000012a30bd0138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcc440_0 .net/2u *"_ivl_42", 15 0, L_0000012a30bd0138;  1 drivers
v0000012a30bcb400_0 .net *"_ivl_45", 15 0, L_0000012a30c18800;  1 drivers
v0000012a30bccd00_0 .net *"_ivl_48", 0 0, L_0000012a30bcf340;  1 drivers
v0000012a30bcc3a0_0 .net *"_ivl_5", 5 0, L_0000012a30bce1d0;  1 drivers
L_0000012a30bd0180 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcc120_0 .net/2u *"_ivl_50", 36 0, L_0000012a30bd0180;  1 drivers
L_0000012a30bd01c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcbfe0_0 .net/2u *"_ivl_52", 31 0, L_0000012a30bd01c8;  1 drivers
v0000012a30bcb900_0 .net *"_ivl_55", 4 0, L_0000012a30c188a0;  1 drivers
v0000012a30bcc1c0_0 .net *"_ivl_56", 36 0, L_0000012a30c19d40;  1 drivers
v0000012a30bcb7c0_0 .net *"_ivl_58", 36 0, L_0000012a30c18120;  1 drivers
v0000012a30bcc300_0 .net *"_ivl_62", 0 0, L_0000012a30bcfd50;  1 drivers
L_0000012a30bd0210 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcc4e0_0 .net/2u *"_ivl_64", 5 0, L_0000012a30bd0210;  1 drivers
v0000012a30bcc580_0 .net *"_ivl_67", 5 0, L_0000012a30c19980;  1 drivers
v0000012a30bcc760_0 .net *"_ivl_70", 0 0, L_0000012a30bcf260;  1 drivers
L_0000012a30bd0258 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcb860_0 .net/2u *"_ivl_72", 57 0, L_0000012a30bd0258;  1 drivers
L_0000012a30bd02a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bcca80_0 .net/2u *"_ivl_74", 31 0, L_0000012a30bd02a0;  1 drivers
v0000012a30bcdcd0_0 .net *"_ivl_77", 25 0, L_0000012a30c18a80;  1 drivers
v0000012a30bcd5f0_0 .net *"_ivl_78", 57 0, L_0000012a30c195c0;  1 drivers
v0000012a30bcd7d0_0 .net *"_ivl_8", 0 0, L_0000012a30bcfb90;  1 drivers
v0000012a30bcdb90_0 .net *"_ivl_80", 57 0, L_0000012a30c17fe0;  1 drivers
L_0000012a30bd02e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000012a30bce810_0 .net/2u *"_ivl_84", 31 0, L_0000012a30bd02e8;  1 drivers
L_0000012a30bd0330 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000012a30bcd190_0 .net/2u *"_ivl_88", 5 0, L_0000012a30bd0330;  1 drivers
v0000012a30bcee50_0 .net *"_ivl_90", 0 0, L_0000012a30c181c0;  1 drivers
L_0000012a30bd0378 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000012a30bcd370_0 .net/2u *"_ivl_92", 5 0, L_0000012a30bd0378;  1 drivers
v0000012a30bce130_0 .net *"_ivl_94", 0 0, L_0000012a30c18440;  1 drivers
v0000012a30bcd410_0 .net *"_ivl_97", 0 0, L_0000012a30bcf3b0;  1 drivers
v0000012a30bced10_0 .net *"_ivl_98", 47 0, L_0000012a30c19ca0;  1 drivers
v0000012a30bce4f0_0 .net "adderResult", 31 0, L_0000012a30c18ee0;  1 drivers
v0000012a30bcd0f0_0 .net "address", 31 0, L_0000012a30c18300;  1 drivers
v0000012a30bccfb0_0 .net "clk", 0 0, L_0000012a30bcf1f0;  alias, 1 drivers
v0000012a30bcd730_0 .var "cycles_consumed", 31 0;
v0000012a30bcd550_0 .net "extImm", 31 0, L_0000012a30c19a20;  1 drivers
v0000012a30bcebd0_0 .net "funct", 5 0, L_0000012a30c18d00;  1 drivers
v0000012a30bcdc30_0 .net "hlt", 0 0, v0000012a30b56e20_0;  1 drivers
v0000012a30bce9f0_0 .net "imm", 15 0, L_0000012a30c18bc0;  1 drivers
v0000012a30bcdd70_0 .net "immediate", 31 0, L_0000012a30c2f550;  1 drivers
v0000012a30bcedb0_0 .net "input_clk", 0 0, v0000012a30bcdaf0_0;  1 drivers
v0000012a30bce590_0 .net "instruction", 31 0, L_0000012a30c18580;  1 drivers
v0000012a30bcde10_0 .net "memoryReadData", 31 0, v0000012a30bc9d30_0;  1 drivers
v0000012a30bcec70_0 .net "nextPC", 31 0, L_0000012a30c18260;  1 drivers
v0000012a30bcd870_0 .net "opcode", 5 0, L_0000012a30bce270;  1 drivers
v0000012a30bce630_0 .net "rd", 4 0, L_0000012a30bce3b0;  1 drivers
v0000012a30bcd2d0_0 .net "readData1", 31 0, L_0000012a30bcf420;  1 drivers
v0000012a30bcd050_0 .net "readData1_w", 31 0, L_0000012a30c2ea10;  1 drivers
v0000012a30bcd690_0 .net "readData2", 31 0, L_0000012a30bcf490;  1 drivers
v0000012a30bce6d0_0 .net "rs", 4 0, L_0000012a30bcea90;  1 drivers
v0000012a30bce8b0_0 .net "rst", 0 0, v0000012a30bcdff0_0;  1 drivers
v0000012a30bcd910_0 .net "rt", 4 0, L_0000012a30c18da0;  1 drivers
v0000012a30bcd4b0_0 .net "shamt", 31 0, L_0000012a30c19de0;  1 drivers
v0000012a30bcd9b0_0 .net "wire_instruction", 31 0, L_0000012a30bcf2d0;  1 drivers
v0000012a30bcd230_0 .net "writeData", 31 0, L_0000012a30c2e510;  1 drivers
v0000012a30bce090_0 .net "zero", 0 0, L_0000012a30c2f870;  1 drivers
L_0000012a30bce1d0 .part L_0000012a30c18580, 26, 6;
L_0000012a30bce270 .functor MUXZ 6, L_0000012a30bce1d0, L_0000012a30bcff88, L_0000012a30bcf5e0, C4<>;
L_0000012a30bce950 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd0018;
L_0000012a30bce450 .part L_0000012a30c18580, 11, 5;
L_0000012a30bce310 .functor MUXZ 5, L_0000012a30bce450, L_0000012a30bd0060, L_0000012a30bce950, C4<>;
L_0000012a30bce3b0 .functor MUXZ 5, L_0000012a30bce310, L_0000012a30bcffd0, L_0000012a30bcfb90, C4<>;
L_0000012a30bce770 .part L_0000012a30c18580, 21, 5;
L_0000012a30bcea90 .functor MUXZ 5, L_0000012a30bce770, L_0000012a30bd00a8, L_0000012a30bcfc00, C4<>;
L_0000012a30bceb30 .part L_0000012a30c18580, 16, 5;
L_0000012a30c18da0 .functor MUXZ 5, L_0000012a30bceb30, L_0000012a30bd00f0, L_0000012a30bcf030, C4<>;
L_0000012a30c18800 .part L_0000012a30c18580, 0, 16;
L_0000012a30c18bc0 .functor MUXZ 16, L_0000012a30c18800, L_0000012a30bd0138, L_0000012a30bcf650, C4<>;
L_0000012a30c188a0 .part L_0000012a30c18580, 6, 5;
L_0000012a30c19d40 .concat [ 5 32 0 0], L_0000012a30c188a0, L_0000012a30bd01c8;
L_0000012a30c18120 .functor MUXZ 37, L_0000012a30c19d40, L_0000012a30bd0180, L_0000012a30bcf340, C4<>;
L_0000012a30c19de0 .part L_0000012a30c18120, 0, 32;
L_0000012a30c19980 .part L_0000012a30c18580, 0, 6;
L_0000012a30c18d00 .functor MUXZ 6, L_0000012a30c19980, L_0000012a30bd0210, L_0000012a30bcfd50, C4<>;
L_0000012a30c18a80 .part L_0000012a30c18580, 0, 26;
L_0000012a30c195c0 .concat [ 26 32 0 0], L_0000012a30c18a80, L_0000012a30bd02a0;
L_0000012a30c17fe0 .functor MUXZ 58, L_0000012a30c195c0, L_0000012a30bd0258, L_0000012a30bcf260, C4<>;
L_0000012a30c18300 .part L_0000012a30c17fe0, 0, 32;
L_0000012a30c183a0 .arith/sum 32, v0000012a30bc98d0_0, L_0000012a30bd02e8;
L_0000012a30c181c0 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd0330;
L_0000012a30c18440 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd0378;
L_0000012a30c19ca0 .concat [ 32 16 0 0], L_0000012a30c18300, L_0000012a30bd03c0;
L_0000012a30c18b20 .concat [ 6 26 0 0], L_0000012a30bce270, L_0000012a30bd0408;
L_0000012a30c193e0 .cmp/eq 32, L_0000012a30c18b20, L_0000012a30bd0450;
L_0000012a30c198e0 .cmp/eq 6, L_0000012a30c18d00, L_0000012a30bd0498;
L_0000012a30c190c0 .concat [ 32 16 0 0], L_0000012a30bcf420, L_0000012a30bd04e0;
L_0000012a30c18080 .concat [ 32 16 0 0], v0000012a30bc98d0_0, L_0000012a30bd0528;
L_0000012a30c18c60 .part L_0000012a30c18bc0, 15, 1;
LS_0000012a30c19e80_0_0 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_0_4 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_0_8 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_0_12 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_0_16 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_0_20 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_0_24 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_0_28 .concat [ 1 1 1 1], L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60, L_0000012a30c18c60;
LS_0000012a30c19e80_1_0 .concat [ 4 4 4 4], LS_0000012a30c19e80_0_0, LS_0000012a30c19e80_0_4, LS_0000012a30c19e80_0_8, LS_0000012a30c19e80_0_12;
LS_0000012a30c19e80_1_4 .concat [ 4 4 4 4], LS_0000012a30c19e80_0_16, LS_0000012a30c19e80_0_20, LS_0000012a30c19e80_0_24, LS_0000012a30c19e80_0_28;
L_0000012a30c19e80 .concat [ 16 16 0 0], LS_0000012a30c19e80_1_0, LS_0000012a30c19e80_1_4;
L_0000012a30c18f80 .concat [ 16 32 0 0], L_0000012a30c18bc0, L_0000012a30c19e80;
L_0000012a30c18940 .arith/sum 48, L_0000012a30c18080, L_0000012a30c18f80;
L_0000012a30c184e0 .functor MUXZ 48, L_0000012a30c18940, L_0000012a30c190c0, L_0000012a30bcfab0, C4<>;
L_0000012a30c18e40 .functor MUXZ 48, L_0000012a30c184e0, L_0000012a30c19ca0, L_0000012a30bcf3b0, C4<>;
L_0000012a30c18ee0 .part L_0000012a30c18e40, 0, 32;
L_0000012a30c18260 .functor MUXZ 32, L_0000012a30c183a0, L_0000012a30c18ee0, v0000012a30bc9290_0, C4<>;
L_0000012a30c18580 .functor MUXZ 32, L_0000012a30bcf2d0, L_0000012a30bd05b8, L_0000012a30bcf730, C4<>;
L_0000012a30c186c0 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd0690;
L_0000012a30c19340 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd06d8;
L_0000012a30c19480 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd0720;
L_0000012a30c19520 .concat [ 16 16 0 0], L_0000012a30c18bc0, L_0000012a30bd0768;
L_0000012a30c19700 .part L_0000012a30c18bc0, 15, 1;
LS_0000012a30c197a0_0_0 .concat [ 1 1 1 1], L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700;
LS_0000012a30c197a0_0_4 .concat [ 1 1 1 1], L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700;
LS_0000012a30c197a0_0_8 .concat [ 1 1 1 1], L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700;
LS_0000012a30c197a0_0_12 .concat [ 1 1 1 1], L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700, L_0000012a30c19700;
L_0000012a30c197a0 .concat [ 4 4 4 4], LS_0000012a30c197a0_0_0, LS_0000012a30c197a0_0_4, LS_0000012a30c197a0_0_8, LS_0000012a30c197a0_0_12;
L_0000012a30c19840 .concat [ 16 16 0 0], L_0000012a30c18bc0, L_0000012a30c197a0;
L_0000012a30c19a20 .functor MUXZ 32, L_0000012a30c19840, L_0000012a30c19520, L_0000012a30bcfe30, C4<>;
L_0000012a30c18760 .concat [ 6 26 0 0], L_0000012a30bce270, L_0000012a30bd07b0;
L_0000012a30c19b60 .cmp/eq 32, L_0000012a30c18760, L_0000012a30bd07f8;
L_0000012a30c19c00 .cmp/eq 6, L_0000012a30c18d00, L_0000012a30bd0840;
L_0000012a30c2e5b0 .cmp/eq 6, L_0000012a30c18d00, L_0000012a30bd0888;
L_0000012a30c2e330 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd08d0;
L_0000012a30c2e010 .functor MUXZ 32, L_0000012a30c19a20, L_0000012a30bd0918, L_0000012a30c2e330, C4<>;
L_0000012a30c2f550 .functor MUXZ 32, L_0000012a30c2e010, L_0000012a30c19de0, L_0000012a30bcfb20, C4<>;
L_0000012a30c2e3d0 .concat [ 6 26 0 0], L_0000012a30bce270, L_0000012a30bd0960;
L_0000012a30c2e150 .cmp/eq 32, L_0000012a30c2e3d0, L_0000012a30bd09a8;
L_0000012a30c2e1f0 .cmp/eq 6, L_0000012a30c18d00, L_0000012a30bd09f0;
L_0000012a30c2feb0 .cmp/eq 6, L_0000012a30c18d00, L_0000012a30bd0a38;
L_0000012a30c2f4b0 .cmp/eq 6, L_0000012a30bce270, L_0000012a30bd0a80;
L_0000012a30c2e290 .functor MUXZ 32, L_0000012a30bcf420, v0000012a30bc98d0_0, L_0000012a30c2f4b0, C4<>;
L_0000012a30c2ea10 .functor MUXZ 32, L_0000012a30c2e290, L_0000012a30bcf490, L_0000012a30bcf7a0, C4<>;
S_0000012a30b4fe20 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012a30b64fc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000012a30bcf570 .functor NOT 1, v0000012a30b56c40_0, C4<0>, C4<0>, C4<0>;
v0000012a30b567e0_0 .net *"_ivl_0", 0 0, L_0000012a30bcf570;  1 drivers
v0000012a30b57460_0 .net "in1", 31 0, L_0000012a30bcf490;  alias, 1 drivers
v0000012a30b578c0_0 .net "in2", 31 0, L_0000012a30c2f550;  alias, 1 drivers
v0000012a30b569c0_0 .net "out", 31 0, L_0000012a30c2efb0;  alias, 1 drivers
v0000012a30b56ba0_0 .net "s", 0 0, v0000012a30b56c40_0;  alias, 1 drivers
L_0000012a30c2efb0 .functor MUXZ 32, L_0000012a30c2f550, L_0000012a30bcf490, L_0000012a30bcf570, C4<>;
S_0000012a30b6eea0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000012a30bc80a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000012a30bc80d8 .param/l "add" 0 4 5, C4<100000>;
P_0000012a30bc8110 .param/l "addi" 0 4 8, C4<001000>;
P_0000012a30bc8148 .param/l "addu" 0 4 5, C4<100001>;
P_0000012a30bc8180 .param/l "and_" 0 4 5, C4<100100>;
P_0000012a30bc81b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000012a30bc81f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000012a30bc8228 .param/l "bne" 0 4 10, C4<000101>;
P_0000012a30bc8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012a30bc8298 .param/l "j" 0 4 12, C4<000010>;
P_0000012a30bc82d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000012a30bc8308 .param/l "jr" 0 4 6, C4<001000>;
P_0000012a30bc8340 .param/l "lw" 0 4 8, C4<100011>;
P_0000012a30bc8378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012a30bc83b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000012a30bc83e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000012a30bc8420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012a30bc8458 .param/l "sll" 0 4 6, C4<000000>;
P_0000012a30bc8490 .param/l "slt" 0 4 5, C4<101010>;
P_0000012a30bc84c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000012a30bc8500 .param/l "srl" 0 4 6, C4<000010>;
P_0000012a30bc8538 .param/l "sub" 0 4 5, C4<100010>;
P_0000012a30bc8570 .param/l "subu" 0 4 5, C4<100011>;
P_0000012a30bc85a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000012a30bc85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012a30bc8618 .param/l "xori" 0 4 8, C4<001110>;
v0000012a30b570a0_0 .var "ALUOp", 3 0;
v0000012a30b56c40_0 .var "ALUSrc", 0 0;
v0000012a30b58360_0 .var "MemReadEn", 0 0;
v0000012a30b571e0_0 .var "MemWriteEn", 0 0;
v0000012a30b57500_0 .var "MemtoReg", 0 0;
v0000012a30b573c0_0 .var "RegDst", 0 0;
v0000012a30b57280_0 .var "RegWriteEn", 0 0;
v0000012a30b56d80_0 .net "funct", 5 0, L_0000012a30c18d00;  alias, 1 drivers
v0000012a30b56e20_0 .var "hlt", 0 0;
v0000012a30b57000_0 .net "opcode", 5 0, L_0000012a30bce270;  alias, 1 drivers
v0000012a30b57aa0_0 .net "rst", 0 0, v0000012a30bcdff0_0;  alias, 1 drivers
E_0000012a30b648c0 .event anyedge, v0000012a30b57aa0_0, v0000012a30b57000_0, v0000012a30b56d80_0;
S_0000012a30af6490 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000012a30b65540 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000012a30bcf2d0 .functor BUFZ 32, L_0000012a30c189e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012a30b57be0_0 .net "Data_Out", 31 0, L_0000012a30bcf2d0;  alias, 1 drivers
v0000012a30b575a0 .array "InstMem", 2047 0, 31 0;
v0000012a30b58540_0 .net *"_ivl_0", 31 0, L_0000012a30c189e0;  1 drivers
v0000012a30b57d20_0 .net *"_ivl_3", 10 0, L_0000012a30c19020;  1 drivers
v0000012a30b56740_0 .net *"_ivl_4", 12 0, L_0000012a30c19160;  1 drivers
L_0000012a30bd0570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012a30b57320_0 .net *"_ivl_7", 1 0, L_0000012a30bd0570;  1 drivers
v0000012a30b57dc0_0 .net "addr", 31 0, v0000012a30bc98d0_0;  alias, 1 drivers
v0000012a30b57640_0 .var/i "i", 31 0;
L_0000012a30c189e0 .array/port v0000012a30b575a0, L_0000012a30c19160;
L_0000012a30c19020 .part v0000012a30bc98d0_0, 0, 11;
L_0000012a30c19160 .concat [ 11 2 0 0], L_0000012a30c19020, L_0000012a30bd0570;
S_0000012a30af6620 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000012a30bcf420 .functor BUFZ 32, L_0000012a30c19200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000012a30bcf490 .functor BUFZ 32, L_0000012a30c19ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000012a30b58040_0 .net *"_ivl_0", 31 0, L_0000012a30c19200;  1 drivers
v0000012a30b58400_0 .net *"_ivl_10", 6 0, L_0000012a30c18620;  1 drivers
L_0000012a30bd0648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012a30b34b50_0 .net *"_ivl_13", 1 0, L_0000012a30bd0648;  1 drivers
v0000012a30b35190_0 .net *"_ivl_2", 6 0, L_0000012a30c192a0;  1 drivers
L_0000012a30bd0600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000012a30bc9b50_0 .net *"_ivl_5", 1 0, L_0000012a30bd0600;  1 drivers
v0000012a30bc9fb0_0 .net *"_ivl_8", 31 0, L_0000012a30c19ac0;  1 drivers
v0000012a30bca4b0_0 .net "clk", 0 0, L_0000012a30bcf1f0;  alias, 1 drivers
v0000012a30bc8ed0_0 .var/i "i", 31 0;
v0000012a30bc9c90_0 .net "readData1", 31 0, L_0000012a30bcf420;  alias, 1 drivers
v0000012a30bca550_0 .net "readData2", 31 0, L_0000012a30bcf490;  alias, 1 drivers
v0000012a30bc89d0_0 .net "readRegister1", 4 0, L_0000012a30bcea90;  alias, 1 drivers
v0000012a30bca230_0 .net "readRegister2", 4 0, L_0000012a30c18da0;  alias, 1 drivers
v0000012a30bc9650 .array "registers", 31 0, 31 0;
v0000012a30bca050_0 .net "rst", 0 0, v0000012a30bcdff0_0;  alias, 1 drivers
v0000012a30bca0f0_0 .net "we", 0 0, v0000012a30b57280_0;  alias, 1 drivers
v0000012a30bc8890_0 .net "writeData", 31 0, L_0000012a30c2e510;  alias, 1 drivers
v0000012a30bc8a70_0 .net "writeRegister", 4 0, L_0000012a30c19660;  alias, 1 drivers
E_0000012a30b64c80/0 .event negedge, v0000012a30b57aa0_0;
E_0000012a30b64c80/1 .event posedge, v0000012a30bca4b0_0;
E_0000012a30b64c80 .event/or E_0000012a30b64c80/0, E_0000012a30b64c80/1;
L_0000012a30c19200 .array/port v0000012a30bc9650, L_0000012a30c192a0;
L_0000012a30c192a0 .concat [ 5 2 0 0], L_0000012a30bcea90, L_0000012a30bd0600;
L_0000012a30c19ac0 .array/port v0000012a30bc9650, L_0000012a30c18620;
L_0000012a30c18620 .concat [ 5 2 0 0], L_0000012a30c18da0, L_0000012a30bd0648;
S_0000012a30aa29c0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000012a30af6620;
 .timescale 0 0;
v0000012a30b57e60_0 .var/i "i", 31 0;
S_0000012a30aa2b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000012a30b64980 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000012a30bcf6c0 .functor NOT 1, v0000012a30b573c0_0, C4<0>, C4<0>, C4<0>;
v0000012a30bc9330_0 .net *"_ivl_0", 0 0, L_0000012a30bcf6c0;  1 drivers
v0000012a30bca370_0 .net "in1", 4 0, L_0000012a30c18da0;  alias, 1 drivers
v0000012a30bc87f0_0 .net "in2", 4 0, L_0000012a30bce3b0;  alias, 1 drivers
v0000012a30bc9a10_0 .net "out", 4 0, L_0000012a30c19660;  alias, 1 drivers
v0000012a30bca410_0 .net "s", 0 0, v0000012a30b573c0_0;  alias, 1 drivers
L_0000012a30c19660 .functor MUXZ 5, L_0000012a30bce3b0, L_0000012a30c18da0, L_0000012a30bcf6c0, C4<>;
S_0000012a30af4b40 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000012a30b65700 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000012a30bcf810 .functor NOT 1, v0000012a30b57500_0, C4<0>, C4<0>, C4<0>;
v0000012a30bc93d0_0 .net *"_ivl_0", 0 0, L_0000012a30bcf810;  1 drivers
v0000012a30bc86b0_0 .net "in1", 31 0, v0000012a30bc8c50_0;  alias, 1 drivers
v0000012a30bc8e30_0 .net "in2", 31 0, v0000012a30bc9d30_0;  alias, 1 drivers
v0000012a30bc8b10_0 .net "out", 31 0, L_0000012a30c2e510;  alias, 1 drivers
v0000012a30bc8750_0 .net "s", 0 0, v0000012a30b57500_0;  alias, 1 drivers
L_0000012a30c2e510 .functor MUXZ 32, v0000012a30bc9d30_0, v0000012a30bc8c50_0, L_0000012a30bcf810, C4<>;
S_0000012a30af4cd0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000012a30adedd0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000012a30adee08 .param/l "AND" 0 9 12, C4<0010>;
P_0000012a30adee40 .param/l "NOR" 0 9 12, C4<0101>;
P_0000012a30adee78 .param/l "OR" 0 9 12, C4<0011>;
P_0000012a30adeeb0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000012a30adeee8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000012a30adef20 .param/l "SLT" 0 9 12, C4<0110>;
P_0000012a30adef58 .param/l "SRL" 0 9 12, C4<1001>;
P_0000012a30adef90 .param/l "SUB" 0 9 12, C4<0001>;
P_0000012a30adefc8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000012a30adf000 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000012a30adf038 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000012a30bd0ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000012a30bc9470_0 .net/2u *"_ivl_0", 31 0, L_0000012a30bd0ac8;  1 drivers
v0000012a30bca190_0 .net "opSel", 3 0, v0000012a30b570a0_0;  alias, 1 drivers
v0000012a30bca2d0_0 .net "operand1", 31 0, L_0000012a30c2ea10;  alias, 1 drivers
v0000012a30bc8bb0_0 .net "operand2", 31 0, L_0000012a30c2efb0;  alias, 1 drivers
v0000012a30bc8c50_0 .var "result", 31 0;
v0000012a30bc8930_0 .net "zero", 0 0, L_0000012a30c2f870;  alias, 1 drivers
E_0000012a30b64a00 .event anyedge, v0000012a30b570a0_0, v0000012a30bca2d0_0, v0000012a30b569c0_0;
L_0000012a30c2f870 .cmp/eq 32, v0000012a30bc8c50_0, L_0000012a30bd0ac8;
S_0000012a30adf080 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000012a30bca670 .param/l "RType" 0 4 2, C4<000000>;
P_0000012a30bca6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000012a30bca6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000012a30bca718 .param/l "addu" 0 4 5, C4<100001>;
P_0000012a30bca750 .param/l "and_" 0 4 5, C4<100100>;
P_0000012a30bca788 .param/l "andi" 0 4 8, C4<001100>;
P_0000012a30bca7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000012a30bca7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000012a30bca830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000012a30bca868 .param/l "j" 0 4 12, C4<000010>;
P_0000012a30bca8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000012a30bca8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000012a30bca910 .param/l "lw" 0 4 8, C4<100011>;
P_0000012a30bca948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000012a30bca980 .param/l "or_" 0 4 5, C4<100101>;
P_0000012a30bca9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000012a30bca9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000012a30bcaa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000012a30bcaa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000012a30bcaa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000012a30bcaad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000012a30bcab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000012a30bcab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000012a30bcab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000012a30bcabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000012a30bcabe8 .param/l "xori" 0 4 8, C4<001110>;
v0000012a30bc9290_0 .var "PCsrc", 0 0;
v0000012a30bc9010_0 .net "funct", 5 0, L_0000012a30c18d00;  alias, 1 drivers
v0000012a30bc9bf0_0 .net "opcode", 5 0, L_0000012a30bce270;  alias, 1 drivers
v0000012a30bc9510_0 .net "operand1", 31 0, L_0000012a30bcf420;  alias, 1 drivers
v0000012a30bc91f0_0 .net "operand2", 31 0, L_0000012a30c2efb0;  alias, 1 drivers
v0000012a30bc8cf0_0 .net "rst", 0 0, v0000012a30bcdff0_0;  alias, 1 drivers
E_0000012a30b65180/0 .event anyedge, v0000012a30b57aa0_0, v0000012a30b57000_0, v0000012a30bc9c90_0, v0000012a30b569c0_0;
E_0000012a30b65180/1 .event anyedge, v0000012a30b56d80_0;
E_0000012a30b65180 .event/or E_0000012a30b65180/0, E_0000012a30b65180/1;
S_0000012a30bcac30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000012a30bc8f70 .array "DataMem", 2047 0, 31 0;
v0000012a30bc8d90_0 .net "address", 31 0, v0000012a30bc8c50_0;  alias, 1 drivers
v0000012a30bc95b0_0 .net "clock", 0 0, L_0000012a30bcf9d0;  1 drivers
v0000012a30bc96f0_0 .net "data", 31 0, L_0000012a30bcf490;  alias, 1 drivers
v0000012a30bc90b0_0 .var/i "i", 31 0;
v0000012a30bc9d30_0 .var "q", 31 0;
v0000012a30bc9150_0 .net "rden", 0 0, v0000012a30b58360_0;  alias, 1 drivers
v0000012a30bc9790_0 .net "wren", 0 0, v0000012a30b571e0_0;  alias, 1 drivers
E_0000012a30b653c0 .event posedge, v0000012a30bc95b0_0;
S_0000012a30bcadc0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000012a30b4fc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000012a30b65600 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000012a30bc9970_0 .net "PCin", 31 0, L_0000012a30c18260;  alias, 1 drivers
v0000012a30bc98d0_0 .var "PCout", 31 0;
v0000012a30bc9830_0 .net "clk", 0 0, L_0000012a30bcf1f0;  alias, 1 drivers
v0000012a30bc9ab0_0 .net "rst", 0 0, v0000012a30bcdff0_0;  alias, 1 drivers
    .scope S_0000012a30adf080;
T_0 ;
    %wait E_0000012a30b65180;
    %load/vec4 v0000012a30bc8cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012a30bc9290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000012a30bc9bf0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000012a30bc9510_0;
    %load/vec4 v0000012a30bc91f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000012a30bc9bf0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000012a30bc9510_0;
    %load/vec4 v0000012a30bc91f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000012a30bc9bf0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000012a30bc9bf0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000012a30bc9bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000012a30bc9010_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000012a30bc9290_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000012a30bcadc0;
T_1 ;
    %wait E_0000012a30b64c80;
    %load/vec4 v0000012a30bc9ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000012a30bc98d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000012a30bc9970_0;
    %assign/vec4 v0000012a30bc98d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000012a30af6490;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a30b57640_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000012a30b57640_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012a30b57640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %load/vec4 v0000012a30b57640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012a30b57640_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 538116098, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 41220130, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 65013802, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 270532625, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 2389180416, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 576913407, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 577961985, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30b575a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000012a30b6eea0;
T_3 ;
    %wait E_0000012a30b648c0;
    %load/vec4 v0000012a30b57aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000012a30b56e20_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012a30b571e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012a30b57500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000012a30b58360_0, 0;
    %assign/vec4 v0000012a30b573c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000012a30b56e20_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000012a30b570a0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000012a30b56c40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012a30b57280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012a30b571e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012a30b57500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000012a30b58360_0, 0, 1;
    %store/vec4 v0000012a30b573c0_0, 0, 1;
    %load/vec4 v0000012a30b57000_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56e20_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b573c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %load/vec4 v0000012a30b56d80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b573c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012a30b573c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b58360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b57500_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b571e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012a30b56c40_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000012a30b570a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000012a30af6620;
T_4 ;
    %wait E_0000012a30b64c80;
    %fork t_1, S_0000012a30aa29c0;
    %jmp t_0;
    .scope S_0000012a30aa29c0;
t_1 ;
    %load/vec4 v0000012a30bca050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a30b57e60_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000012a30b57e60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012a30b57e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc9650, 0, 4;
    %load/vec4 v0000012a30b57e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012a30b57e60_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000012a30bca0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000012a30bc8890_0;
    %load/vec4 v0000012a30bc8a70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc9650, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc9650, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000012a30af6620;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000012a30af6620;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a30bc8ed0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000012a30bc8ed0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000012a30bc8ed0_0;
    %ix/getv/s 4, v0000012a30bc8ed0_0;
    %load/vec4a v0000012a30bc9650, 4;
    %ix/getv/s 4, v0000012a30bc8ed0_0;
    %load/vec4a v0000012a30bc9650, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000012a30bc8ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012a30bc8ed0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000012a30af4cd0;
T_6 ;
    %wait E_0000012a30b64a00;
    %load/vec4 v0000012a30bca190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000012a30bca2d0_0;
    %load/vec4 v0000012a30bc8bb0_0;
    %add;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000012a30bca2d0_0;
    %load/vec4 v0000012a30bc8bb0_0;
    %sub;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000012a30bca2d0_0;
    %load/vec4 v0000012a30bc8bb0_0;
    %and;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000012a30bca2d0_0;
    %load/vec4 v0000012a30bc8bb0_0;
    %or;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000012a30bca2d0_0;
    %load/vec4 v0000012a30bc8bb0_0;
    %xor;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000012a30bca2d0_0;
    %load/vec4 v0000012a30bc8bb0_0;
    %or;
    %inv;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000012a30bca2d0_0;
    %load/vec4 v0000012a30bc8bb0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000012a30bc8bb0_0;
    %load/vec4 v0000012a30bca2d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000012a30bca2d0_0;
    %ix/getv 4, v0000012a30bc8bb0_0;
    %shiftl 4;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000012a30bca2d0_0;
    %ix/getv 4, v0000012a30bc8bb0_0;
    %shiftr 4;
    %assign/vec4 v0000012a30bc8c50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000012a30bcac30;
T_7 ;
    %wait E_0000012a30b653c0;
    %load/vec4 v0000012a30bc9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000012a30bc8d90_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000012a30bc8f70, 4;
    %assign/vec4 v0000012a30bc9d30_0, 0;
T_7.0 ;
    %load/vec4 v0000012a30bc9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000012a30bc96f0_0;
    %ix/getv 3, v0000012a30bc8d90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000012a30bcac30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a30bc90b0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000012a30bc90b0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000012a30bc90b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %load/vec4 v0000012a30bc90b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012a30bc90b0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000012a30bc8f70, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000012a30bcac30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012a30bc90b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000012a30bc90b0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000012a30bc90b0_0;
    %load/vec4a v0000012a30bc8f70, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000012a30bc90b0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000012a30bc90b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012a30bc90b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000012a30b4fc90;
T_10 ;
    %wait E_0000012a30b64c80;
    %load/vec4 v0000012a30bce8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012a30bcd730_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000012a30bcd730_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000012a30bcd730_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000012a30b4f970;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012a30bcdaf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012a30bcdff0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000012a30b4f970;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000012a30bcdaf0_0;
    %inv;
    %assign/vec4 v0000012a30bcdaf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000012a30b4f970;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000012a30bcdff0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000012a30bcdff0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v0000012a30bcdf50_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
