[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   7595       tick       3512270       1547486       1490219       3512270 
      2   7595       tick       5302713       2434017       2411692       5302713 
      3   7595       tick       5300437       2434037       2412333       5300437 
      4   7595       tick       5305757       2435291       2414565       5305757 
      5   7595       tick       5298093       2432947       2405584       5298093 
      6   7595       tick       5294914       2428921       2401042       5294914 
      7   7595       tick       5307497       2434958       2415780       5307497 
      8   7595       tick       5307527       2435413       2419065       5307527 
      9   7595       tick       5308260       2437140       2419245       5308260 
     10   7595       tick       5295802       2432575       2412645       5295802 
     11   7595       tick       5300231       2434438       2414423       5300231 
     12   7595       tick       5318275       2438095       2417451       5318275 
     13   7595       tick       5289151       2429081       2396339       5289151 
     14   7595       tick       5290774       2430231       2389957       5290774 
     15   7595       tick       5299818       2433640       2393223       5299818 
     16   7595       tick       5306475       2437116       2406125       5306475 
     17   7595       tick       5300683       2433022       2409873       5300683 
     18   7595       tick       5291962       2430989       2414608       5291962 
     19   7595       exit       4719153       2169277       2154249       4719153 
