{
  abstractionDefinition: {
    vendor: 'sifive.com',
    library: 'core',
    name: 'SCIEPipelined_rtl',
    version: '0.1.0',
    busType: {
      vendor: 'sifive.com',
      library: 'core',
      name: 'SCIEPipelined',
      version: '0.1.0',
    },
    ports: {
      clock: {
        description: 'Must be used to clock a positive-edge-triggered pipeline register. The functional unit must contain exactly one stage of pipeline register. for two-cycle SCIE only.',
        isClock: true,
        wire: {
          onMaster: {width: 1, direction: 'in', presence: 'optional'},
          onSlave:  {width: 1, direction: 'in', presence: 'optional'}
        }
      },
      valid: {
        description: 'An active-high signal is also provided so that the unit may gate the clock of its pipeline register to save power. The signal may be safely ignored.',
        wire: {
          onMaster: {width: 1, direction: 'out', presence: 'optional'},
          onSlave:  {width: 1, direction: 'in', presence: 'optional'}
        }
      },
      insn: {
        description: 'instruction word',
        wire: {
          onMaster: {width: 32, direction: 'out', presence: 'required'},
          onSlave:  {width: 32, direction: 'in', presence: 'required'}
        }
      },
      rs1: {
        description: 'rs1 value',
        wire: {
          onMaster: {width: 'XLEN', direction: 'out', presence: 'required'},
          onSlave:  {width: 'XLEN', direction: 'in', presence: 'required'}
        }
      },
      rs2: {
        description: 'rs2 value',
        wire: {
          onMaster: {width: 'XLEN', direction: 'out', presence: 'required'},
          onSlave:  {width: 'XLEN', direction: 'in', presence: 'required'}
        }
      },
      rd: {
        description: 'rd value',
        wire: {
          onMaster: {width: 'XLEN', direction: 'in', presence: 'required'},
          onSlave:  {width: 'XLEN', direction: 'out', presence: 'required'}
        }
      }
    }
  }
}
