{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# qickquack setup and GvG demo\n",
    "This notebook should be run to install the qickquack package on your Xilinx ZCU216. It will also demonstrate how to run a basic experiment. Credit to Abbie and Andrew at HRL for the GvG function that we modified."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "First, we import all the libraries we will need. You should already have these installed with the qick package (if not, go back to qick's excellent tutorial and do that first! The qickquack process closely mirrors it, and also qick is a dependency of qickquack)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from qick import *\n",
    "import matplotlib.pyplot as plt\n",
    "import numpy as np\n",
    "\n",
    "import os\n",
    "import time\n",
    "from pynq import Overlay, DefaultIP, PL"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "This cell installs qickquack locally, fron the setup.py file in the qickquack_dir directory"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Obtaining file:///home/xilinx/jupyter_notebooks/qickquack_dir\n",
      "    Preparing wheel metadata ... \u001b[?25ldone\n",
      "\u001b[?25hRequirement already satisfied: qick in /home/xilinx/jupyter_notebooks/qick/qick_lib (from qickquack==0.0.2) (0.2.325)\n",
      "Requirement already satisfied: numpy in /usr/local/share/pynq-venv/lib/python3.8/site-packages (from qick->qickquack==0.0.2) (1.20.3)\n",
      "Requirement already satisfied: tqdm in /usr/local/share/pynq-venv/lib/python3.8/site-packages (from qick->qickquack==0.0.2) (4.62.3)\n",
      "Requirement already satisfied: pynq>=2.6 in /usr/local/share/pynq-venv/lib/python3.8/site-packages (from qick->qickquack==0.0.2) (2.7.0)\n",
      "Requirement already satisfied: cffi in /usr/local/share/pynq-venv/lib/python3.8/site-packages (from pynq>=2.6->qick->qickquack==0.0.2) (1.14.5)\n",
      "Requirement already satisfied: setuptools>=24.2.0 in /usr/local/share/pynq-venv/lib/python3.8/site-packages (from pynq>=2.6->qick->qickquack==0.0.2) (44.0.0)\n",
      "Requirement already satisfied: pandas in /usr/lib/python3/dist-packages (from pynq>=2.6->qick->qickquack==0.0.2) (0.25.3)\n",
      "Requirement already satisfied: pycparser in /usr/lib/python3/dist-packages (from cffi->pynq>=2.6->qick->qickquack==0.0.2) (2.19)\n",
      "Installing collected packages: qickquack\n",
      "  Attempting uninstall: qickquack\n",
      "    Found existing installation: qickquack 0.0.2\n",
      "    Uninstalling qickquack-0.0.2:\n",
      "      Successfully uninstalled qickquack-0.0.2\n",
      "  Running setup.py develop for qickquack\n",
      "Successfully installed qickquack\n"
     ]
    }
   ],
   "source": [
    "!pip3 install --no-index --no-build-isolation -e ../"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We'll check to see that qickquack installed the version we're expecting (for the site visit, 0.0.2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Name: qickquack\r\n",
      "Version: 0.0.2\r\n",
      "Summary: An extension for qick to use custom DACs\r\n",
      "Home-page: https://github.com/hrl-labs-clinic-24-25/qickquack\r\n",
      "Author: HMC HRL Clinic Team 24-25\r\n",
      "Author-email: UNKNOWN\r\n",
      "License: UNKNOWN\r\n",
      "Location: /home/xilinx/jupyter_notebooks/qickquack_dir/qickquack_lib\r\n",
      "Requires: qick\r\n",
      "Required-by: \r\n"
     ]
    }
   ],
   "source": [
    "!pip3 show qickquack"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can see the modules contained with the help command."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Help on package qickquack:\n",
      "\n",
      "NAME\n",
      "    qickquack\n",
      "\n",
      "PACKAGE CONTENTS\n",
      "    AxiPvpGen\n",
      "    DAC\n",
      "\n",
      "FILE\n",
      "    /home/xilinx/jupyter_notebooks/qickquack_dir/qickquack_lib/qickquack/__init__.py\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "import qickquack\n",
    "help(qickquack)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To save typing, we want to import everything that we're going to use into our local namespace. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "from qickquack.AxiPvpGen import AxiPvpGen\n",
    "from qickquack.DAC import DAC, volt2reg"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We create a QickSoc object, but with our new firmware instead of the standard 216 bit file."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "QICK running on ZCU216, software version 0.2.325\n",
      "\n",
      "Firmware configuration (built Mon Apr 28 21:27:56 2025):\n",
      "\n",
      "\tGlobal clocks (MHz): tProcessor 430.080, RF reference 245.760\n",
      "\n",
      "\t16 signal generator channels:\n",
      "\t0:\taxis_signal_gen_v6 - envelope memory 65536 samples (6.838 us)\n",
      "\t\tfs=9584.640 MHz, fabric=599.040 MHz, 32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 0 is 0_228, on JHC1\n",
      "\t1:\taxis_signal_gen_v6 - envelope memory 16384 samples (1.709 us)\n",
      "\t\tfs=9584.640 MHz, fabric=599.040 MHz, 32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 1 is 1_228, on JHC2\n",
      "\t2:\taxis_signal_gen_v6 - envelope memory 32768 samples (3.419 us)\n",
      "\t\tfs=9584.640 MHz, fabric=599.040 MHz, 32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 2 is 2_228, on JHC1\n",
      "\t3:\taxis_signal_gen_v6 - envelope memory 16384 samples (1.709 us)\n",
      "\t\tfs=9584.640 MHz, fabric=599.040 MHz, 32-bit DDS, range=9584.640 MHz\n",
      "\t\tDAC tile 0, blk 3 is 3_228, on JHC2\n",
      "\t4:\taxis_sg_mixmux8_v1 - envelope memory 0 samples (0.000 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 0 is 0_229, on JHC1\n",
      "\t5:\taxis_sg_int4_v2 - envelope memory 16384 samples (38.095 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 1 is 1_229, on JHC2\n",
      "\t6:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 2 is 2_229, on JHC1\n",
      "\t7:\taxis_sg_int4_v2 - envelope memory 16384 samples (38.095 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 1, blk 3 is 3_229, on JHC2\n",
      "\t8:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 0 is 0_230, on JHC3\n",
      "\t9:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 1 is 1_230, on JHC4\n",
      "\t10:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 2 is 2_230, on JHC3\n",
      "\t11:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 2, blk 3 is 3_230, on JHC4\n",
      "\t12:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 0 is 0_231, on JHC3\n",
      "\t13:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 1 is 1_231, on JHC4\n",
      "\t14:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 2 is 2_231, on JHC3\n",
      "\t15:\taxis_sg_int4_v2 - envelope memory 8192 samples (19.048 us)\n",
      "\t\tfs=6881.280 MHz, fabric=430.080 MHz, 32-bit DDS, range=1720.320 MHz\n",
      "\t\tDAC tile 3, blk 3 is 3_231, on JHC4\n",
      "\n",
      "\t10 readout channels:\n",
      "\t0:\taxis_dyn_readout_v1 - configured by tProc output 4\n",
      "\t\tfs=2457.600 MHz, decimated=307.200 MHz, 32-bit DDS, range=2457.600 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 4096 decimated (13.333 us)\n",
      "\t\ttriggered by tport 10, pin 0, feedback to tProc input 0\n",
      "\t\tADC tile 2, blk 0 is 0_226, on JHC7\n",
      "\t1:\taxis_dyn_readout_v1 - configured by tProc output 4\n",
      "\t\tfs=2457.600 MHz, decimated=307.200 MHz, 32-bit DDS, range=2457.600 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 4096 decimated (13.333 us)\n",
      "\t\ttriggered by tport 11, pin 0, feedback to tProc input 1\n",
      "\t\tADC tile 2, blk 2 is 2_226, on JHC7\n",
      "\t2:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 12, pin 0, feedback to tProc input 2\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t3:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 13, pin 0, feedback to tProc input 3\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t4:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 14, pin 0, feedback to tProc input 4\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t5:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 15, pin 0, feedback to tProc input 5\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t6:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 16, pin 0, feedback to tProc input 6\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t7:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 17, pin 0, feedback to tProc input 7\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t8:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 18, pin 0, feedback to tProc input 8\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\t9:\taxis_pfb_readout_v4 - configured by PYNQ\n",
      "\t\tfs=2457.600 MHz, decimated=38.400 MHz, 32-bit DDS, range=38.400 MHz\n",
      "\t\taxis_avg_buffer v1.1 (has edge counter)\n",
      "\t\tmaxlen 8192 accumulated, 1024 decimated (26.667 us)\n",
      "\t\ttriggered by tport 19, pin 0, feedback to tProc input 9\n",
      "\t\tADC tile 2, blk 1 is 1_226, on JHC8\n",
      "\n",
      "\t7 digital output pins:\n",
      "\t0:\tPMOD0_0_LS\n",
      "\t1:\tPMOD0_1_LS\n",
      "\t2:\tPMOD0_2_LS\n",
      "\t3:\tPMOD0_3_LS\n",
      "\t4:\tPMOD0_4_LS\n",
      "\t5:\tPMOD0_5_LS\n",
      "\t6:\tPMOD0_6_LS\n",
      "\n",
      "\ttProc qick_processor (\"v2\") rev 23: program memory 4096 words, data memory 16384 words\n",
      "\t\texternal start pin: None\n",
      "\n",
      "\tDDR4 memory buffer: 1073741824 samples (3.495 sec), 128 samples/transfer\n",
      "\t\twired to readouts [0, 1, 2, 3, 4, 5, 6, 7, 8, 9]\n",
      "\n",
      "\tMR buffer: 8192 samples (3.333 us), wired to readouts [0, 1]\n"
     ]
    }
   ],
   "source": [
    "#PL.reset()\n",
    "\n",
    "#soc = QickSoc()\n",
    "soc = QickSoc(bitfile=\"../qickquack_lib/qickquack/quack.bit\")\n",
    "print(soc)\n",
    "soccfg = QickConfig(soc.get_cfg())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Check that axi_pvp_gen_v7_0 is in the firmware we loaded (look towards the end of the list)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "dict_keys(['axi_dma_avg', 'axi_dma_buf', 'axi_dma_gen', 'axi_dma_mr', 'axi_dma_tproc', 'axi_intc_0', 'axis_avg_buffer_0', 'axis_avg_buffer_1', 'axis_avg_buffer_2', 'axis_avg_buffer_3', 'axis_avg_buffer_4', 'axis_avg_buffer_5', 'axis_avg_buffer_6', 'axis_avg_buffer_7', 'axis_avg_buffer_8', 'axis_avg_buffer_9', 'ddr4/axis_buffer_ddr_v1_0', 'axis_pfb_readout_v4_0', 'axis_sg_mixmux8_v1_0', 'axis_sg_int4_v2_0', 'axis_sg_int4_v2_1', 'axis_sg_int4_v2_10', 'axis_sg_int4_v2_2', 'axis_sg_int4_v2_3', 'axis_sg_int4_v2_4', 'axis_sg_int4_v2_5', 'axis_sg_int4_v2_6', 'axis_sg_int4_v2_7', 'axis_sg_int4_v2_8', 'axis_sg_int4_v2_9', 'axis_signal_gen_v6_0', 'axis_signal_gen_v6_1', 'axis_signal_gen_v6_2', 'axis_signal_gen_v6_3', 'axis_switch_avg', 'axis_switch_buf', 'axis_switch_ddr', 'axis_switch_gen', 'axis_switch_mr', 'mr_buffer_et_0', 'qick_processor_0', 'clk104_gpio', 'usp_rf_data_converter_0', 'axi_pvp_gen_v7_0', 'zynq_ultra_ps_e_0'])"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "soc.ip_dict.keys()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "## Setting the initial values as defined in my own test bench (zoe)\n",
    "\n",
    "dac_call = soc.axi_pvp_gen_v7_0\n",
    "\n",
    "dac_call.set_start('0', volt2reg(5))\n",
    "dac_call.set_start('1', volt2reg(4))\n",
    "\n",
    "dac_call.set_step_size('0', volt2reg(0.3))\n",
    "dac_call.set_step_size('1', volt2reg(0.2))\n",
    "\n",
    "dac_call.set_demux('0', 2)\n",
    "dac_call.set_demux('1', 4)\n",
    "\n",
    "dac_call.set_group('0', 1)\n",
    "dac_call.set_group('1', 0)\n",
    "\n",
    "dac_call.set_dwell_cycles(2500)\n",
    "dac_call.set_readout_cycles(10)\n",
    "\n",
    "dac_call.set_num_dims(2) ## this is really important, because otherwise all the logic can and will break\n",
    "dac_call.set_pvp_width(5)\n",
    "\n",
    "dac_call.set_trigger_source('user') # this makes it so that we have control. The system will now look to the \n",
    "                                  #    TRIGGER_USER_REG instead of the pmod_control\n",
    "    \n",
    "bias = DAC(soc)\n",
    "bias.init_DAC(2)\n",
    "bias.init_DAC(4)\n",
    "\n",
    "bias.set_DAC(2, 1)\n",
    "bias.set_DAC(4, 1)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Demo the DAC powers\n",
    "These next few cells are to demonstrate how to initialize and set any given DAC. We only need one instance of the DAC class (we'll call it `bias`) to run the commands for all of the DACs."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Make sure you have a DAC plugged into slot 2! Or change the demux argument in the code. It's also a good idea to have a multimeter at hand here to check your output.\n",
    "Note that any time a DAC is power cycled, you will need to rerun the init_DAC for it."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "bias = DAC(soc)\n",
    "bias.init_DAC(2)\n",
    "bias.set_DAC(demux = 2, volts = 3.14)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## GvG with qickquack DACs\n",
    "This is a qick program that in the past would have triggered an external PXI unit via the PMOD0_0 pin. Now that is internally connected to output 7, so we control all the settings for this experiment from this notebook."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "initializing dac 2\n",
      "setting dac 2 to 0\n",
      "initializing dac 4\n",
      "setting dac 4 to 0\n",
      "initializing dac 12\n",
      "setting dac 12 to 0\n",
      "initializing dac 13\n",
      "setting dac 13 to 0\n"
     ]
    }
   ],
   "source": [
    "class Gvg(asm_v2.AveragerProgramV2):\n",
    "    def _initialize(self, cfg):\n",
    "        ro_ch = cfg['ro_ch']\n",
    "        gen_ch = cfg['gen_ch']\n",
    "        self.declare_gen(ch=gen_ch, nqz=cfg['nqz'], mixer_freq=0)\n",
    "        self.declare_readout(ch=ro_ch, length=cfg['ro_len'])\n",
    "       \n",
    "        self.add_readoutconfig(ch=ro_ch, name=\"myro\", freq=cfg['freq'], gen_ch=gen_ch,\n",
    "                              outsel='product'\n",
    "                              )\n",
    "        self.add_pulse(ch=gen_ch, name=\"sourcedrain\", ro_ch=ro_ch,\n",
    "                       style=\"const\",\n",
    "                       freq=cfg['freq'],\n",
    "                       length=cfg['pulse_len'],\n",
    "                       phase=0,\n",
    "                       phrst = 1,\n",
    "                       gain=cfg['gain'],\n",
    "                      ) #<-pulse length is most of the dwell time\n",
    "        self.send_readoutconfig(ch=cfg['ro_ch'], name=\"myro\", t=0)\n",
    "        self.add_loop(\"myloop\", cfg['loops']) ### just for executing the loop 100 times, this should correspond to the number of steps in one row of the GvG\n",
    "        \n",
    "        ### setup QuACK dacs here! ###\n",
    "        bias = DAC(soc)\n",
    "        daccfg = {\n",
    "            'startvals': [4.5, 2.25, 3, 0.404],\n",
    "            'stepsizes': [0.5, 0.5, 0.5, 0.1],\n",
    "            'demuxvals': [2, 4, 12, 13],\n",
    "            'groups': [0, 0, 1, 2],\n",
    "            'mode': 0,\n",
    "            'width': 4,\n",
    "            'num_dims': 2 #num_dims is the number of groups, NOT the number of dacs (you can have multiple dacs per group)\n",
    "            }\n",
    "        \n",
    "       # these DAC instructions come from the config state of the FSM, so user mode vs qick mode doesn't change\n",
    "        soc.axi_pvp_gen_v7_0.set_dwell_cycles(3000) #dwell cycles (#cycles, not measured in seconds) should always be less than one period of the qick trigger, so that ldac flips before the next awg and doesn't bottleneck\n",
    "        soc.axi_pvp_gen_v7_0.set_trigger_source('user')\n",
    "        \n",
    "        for dac in range (len(daccfg['startvals'])):\n",
    "            bias.init_DAC(daccfg['demuxvals'][dac], debug = 1)\n",
    "            \n",
    "            bias.set_DAC(daccfg['demuxvals'][dac], 0, debug = 1) # we don't need to set these because pvp_gen block sets them as its first order of business\n",
    "            \n",
    "            \n",
    "       \n",
    "        # sets all the registers for this experiment\n",
    "        soc.axi_pvp_gen_v7_0.setup_pvp(cfg = daccfg)\n",
    "        \n",
    "        # send just the first step of pvp manually in order to initialize all DACs to the starting value\n",
    "        #soc.axi_pvp_gen_v7_0.one_pvp_step()\n",
    "        \n",
    "        # go back to waiting for qick to trigger steps\n",
    "        #soc.axi_pvp_gen_v7_0.set_mode(0)\n",
    "        soc.axi_pvp_gen_v7_0.set_trigger_source('qick')\n",
    "        \n",
    "        self.trigger(ros=[cfg['ro_ch']], pins=[7], t=cfg['trig_time'])#<-setup the trigger for the slow DACs, set to pin0 on PMOD0\n",
    "        self.delay(t=cfg['meas_delay']) # insert a delay to ensure all the registers are set\n",
    "       \n",
    "    def _body(self, cfg):\n",
    "       \n",
    "      \n",
    "        self.delay(t=cfg['meas_delay']) # wait a few us before measuring\n",
    "        self.pulse(ch=cfg['gen_ch'], name=\"sourcedrain\", t=0) # readout pulse\n",
    "        self.trigger(ros=[cfg['ro_ch']], t=0, pins=[7]) # trigger ADC for readout, pins=[7] also indicates PMOD0 pin trigger, change the index for other pins\n",
    "        self.delay_auto(t=cfg['meas_delay']) # this can probably be zero, I add in extra timing slack here\n",
    " \n",
    " \n",
    "config = {\n",
    "          'gen_ch': 14,\n",
    "          'ro_ch': 0,\n",
    "          'freq': 1,\n",
    "          'nqz': 1,\n",
    "          'trig_time': 0,\n",
    "          'ro_len': 5,\n",
    "          'pulse_len': 5,\n",
    "          'gain': 1,\n",
    "          'meas_delay': 50,\n",
    "          'loops': 4 #<-number of steps in a single row, in your case upto 256\n",
    "          }\n",
    "\n",
    "\n",
    "\n",
    "# the 7th trigger disappears when it gets connected to the pvp gen block, so add it back in if it's missing\n",
    "pin_list = soccfg['tprocs'][0]['output_pins'] \n",
    "if (len(pin_list) < 8):\n",
    "    pin_list.append(('trig', 7, 0, 'trigger_pmod'))\n",
    "                          \n",
    "gvgprog = Gvg(soccfg, reps=4, final_delay=0, cfg=config) #make plot square by setting all dims to same width\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/vnd.jupyter.widget-view+json": {
       "model_id": "80a8dcfddcb94db6a23a511d86ab181e",
       "version_major": 2,
       "version_minor": 0
      },
      "text/plain": [
       "  0%|          | 0/16 [00:00<?, ?it/s]"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "d = gvgprog.acquire(soc)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "If all has gone well and your oscope was set up correctly, you should see some beautifully stepped DAC outputs, with readouts that line up!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
