Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Mar 27 16:39:21 2019
| Host             : SDHW-GL running 64-bit major release  (build 9200)
| Command          : report_power -file CPU_wrapper_power_routed.rpt -pb CPU_wrapper_power_summary_routed.pb -rpx CPU_wrapper_power_routed.rpx
| Design           : CPU_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.743        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.597        |
| Device Static (W)        | 0.146        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.9         |
| Junction Temperature (C) | 45.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.026 |        3 |       --- |             --- |
| Slice Logic             |     0.019 |    32477 |       --- |             --- |
|   LUT as Logic          |     0.017 |    16459 |     53200 |           30.94 |
|   CARRY4                |    <0.001 |      763 |     13300 |            5.74 |
|   Register              |    <0.001 |    11928 |    106400 |           11.21 |
|   F7/F8 Muxes           |    <0.001 |     1797 |     53200 |            3.38 |
|   LUT as Shift Register |    <0.001 |       74 |     17400 |            0.43 |
|   Others                |     0.000 |      307 |       --- |             --- |
| Signals                 |     0.024 |    20897 |       --- |             --- |
| I/O                     |     0.001 |       82 |       200 |           41.00 |
| PS7                     |     1.528 |        1 |       --- |             --- |
| Static Power            |     0.146 |          |           |                 |
| Total                   |     1.743 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.084 |       0.069 |      0.015 |
| Vccaux    |       1.800 |     0.015 |       0.000 |      0.015 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------+-----------------+
| Clock      | Domain                                                 | Constraint (ns) |
+------------+--------------------------------------------------------+-----------------+
| clk_fpga_0 | CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
+------------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------+-----------+
| Name                                                  | Power (W) |
+-------------------------------------------------------+-----------+
| CPU_wrapper                                           |     1.597 |
|   CPU_i                                               |     1.596 |
|     AXI4_DEV_0                                        |     0.063 |
|       inst                                            |     0.063 |
|         AXI4_DEV_v1_0_S00_AXI_inst                    |     0.063 |
|           AXI4_REG_inst                               |     0.053 |
|             ac_pwr_current_measure_inst[0].u_cur_meas |    <0.001 |
|               u_i2cm                                  |    <0.001 |
|             ac_pwr_current_measure_inst[1].u_cur_meas |    <0.001 |
|               u_i2cm                                  |    <0.001 |
|             clk_i2c_master_inst                       |     0.008 |
|             i2c_master_inst[0].cf_i2c_master_inst     |     0.002 |
|             i2c_master_inst[0].pf_i2c_master_inst     |     0.002 |
|             i2c_master_inst[1].cf_i2c_master_inst     |     0.002 |
|             i2c_master_inst[1].pf_i2c_master_inst     |     0.002 |
|             indeb_inst                                |     0.006 |
|               u03[0].udeb03                           |    <0.001 |
|               u03[1].udeb03                           |    <0.001 |
|               u04[0].udeb04                           |    <0.001 |
|               u04[1].udeb04                           |    <0.001 |
|               u05[0].udeb05                           |    <0.001 |
|               u05[1].udeb05                           |    <0.001 |
|               u06[0].udeb06                           |    <0.001 |
|               u06[1].udeb06                           |    <0.001 |
|               u07[0].udeb07                           |    <0.001 |
|               u07[1].udeb07                           |    <0.001 |
|               u07[2].udeb07                           |    <0.001 |
|               u07[3].udeb07                           |    <0.001 |
|               u08[0].udeb08                           |    <0.001 |
|               u08[1].udeb08                           |    <0.001 |
|               u08[2].udeb08                           |    <0.001 |
|               u08[3].udeb08                           |    <0.001 |
|               u10[0].udeb10                           |    <0.001 |
|               u10[1].udeb10                           |    <0.001 |
|               u10[2].udeb10                           |    <0.001 |
|               u10[3].udeb10                           |    <0.001 |
|               u11[0].udeb11                           |    <0.001 |
|               u11[1].udeb11                           |    <0.001 |
|               u11[2].udeb11                           |    <0.001 |
|               u11[3].udeb11                           |    <0.001 |
|               u14[0].udeb14                           |    <0.001 |
|               u14[1].udeb14                           |    <0.001 |
|               u14[2].udeb14                           |    <0.001 |
|               u14[3].udeb14                           |    <0.001 |
|               u15[0].udeb15                           |    <0.001 |
|               u15[1].udeb15                           |    <0.001 |
|               u16[0].udeb16                           |    <0.001 |
|               u16[1].udeb16                           |    <0.001 |
|               u17[0].udeb17                           |    <0.001 |
|               u17[1].udeb17                           |    <0.001 |
|               u18[0].udeb18                           |    <0.001 |
|               u18[1].udeb18                           |    <0.001 |
|               u20[0].uholdup1                         |    <0.001 |
|               u20[1].uholdup1                         |    <0.001 |
|               u20[2].uholdup1                         |    <0.001 |
|               u20[3].uholdup1                         |    <0.001 |
|             rtc_i2c_master_inst                       |    <0.001 |
|             u_dna_master                              |    <0.001 |
|             usm_install[0].u_usm                      |    <0.001 |
|               u_wave_gen                              |    <0.001 |
|             usm_install[1].u_usm                      |    <0.001 |
|               u_wave_gen                              |    <0.001 |
|             usm_install[2].u_usm                      |    <0.001 |
|               u_wave_gen                              |    <0.001 |
|             usm_install[3].u_usm                      |    <0.001 |
|               u_wave_gen                              |    <0.001 |
|         chs_inst[0].inst0                             |     0.000 |
|         chs_inst[0].inst1                             |     0.000 |
|         chs_inst[0].inst2                             |     0.000 |
|         chs_inst[0].inst3                             |     0.000 |
|         chs_inst[1].inst0                             |     0.000 |
|         chs_inst[1].inst1                             |     0.000 |
|         chs_inst[1].inst2                             |     0.000 |
|         chs_inst[1].inst3                             |     0.000 |
|         inst0                                         |     0.000 |
|         inst1                                         |     0.000 |
|         inst2                                         |     0.000 |
|         inst3                                         |     0.000 |
|         pwr_inst[0].inst0                             |     0.000 |
|         pwr_inst[0].inst1                             |     0.000 |
|         pwr_inst[1].inst0                             |     0.000 |
|         pwr_inst[1].inst1                             |     0.000 |
|     processing_system7_0                              |     1.530 |
|       inst                                            |     1.530 |
|     ps7_0_axi_periph                                  |     0.003 |
|       s00_couplers                                    |     0.003 |
|         auto_pc                                       |     0.003 |
|           inst                                        |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s      |     0.003 |
|               RD.ar_channel_0                         |    <0.001 |
|                 ar_cmd_fsm_0                          |    <0.001 |
|                 cmd_translator_0                      |    <0.001 |
|                   incr_cmd_0                          |    <0.001 |
|                   wrap_cmd_0                          |    <0.001 |
|               RD.r_channel_0                          |    <0.001 |
|                 rd_data_fifo_0                        |    <0.001 |
|                 transaction_fifo_0                    |    <0.001 |
|               SI_REG                                  |    <0.001 |
|                 ar.ar_pipe                            |    <0.001 |
|                 aw.aw_pipe                            |    <0.001 |
|                 b.b_pipe                              |    <0.001 |
|                 r.r_pipe                              |    <0.001 |
|               WR.aw_channel_0                         |    <0.001 |
|                 aw_cmd_fsm_0                          |    <0.001 |
|                 cmd_translator_0                      |    <0.001 |
|                   incr_cmd_0                          |    <0.001 |
|                   wrap_cmd_0                          |    <0.001 |
|               WR.b_channel_0                          |    <0.001 |
|                 bid_fifo_0                            |    <0.001 |
|                 bresp_fifo_0                          |    <0.001 |
|     rst_ps7_0_100M                                    |    <0.001 |
|       U0                                              |    <0.001 |
|         EXT_LPF                                       |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                   |    <0.001 |
|         SEQ                                           |    <0.001 |
|           SEQ_COUNTER                                 |    <0.001 |
+-------------------------------------------------------+-----------+


