0.7
2020.2
Nov 18 2020
09:47:47
C:/FPGA_Harman/20250227_adder/20250227_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/FPGA_Harman/20250227_adder/20250227_adder.srcs/sim_1/new/tb_adder.v,1740642169,verilog,,,,tb_adder,,,,,,,,
C:/FPGA_Harman/20250227_adder/20250227_adder.srcs/sources_1/new/adder.v,1740642540,verilog,,C:/FPGA_Harman/20250227_adder/20250227_adder.srcs/sim_1/new/tb_adder.v,,full_adder;half_adder,,,,,,,,
