// Seed: 3200339407
module module_0 (
    id_1
);
  output wire id_1;
  always id_1 = 1;
endmodule
macromodule module_1;
  wire id_2;
  module_0(
      id_2
  );
  wire id_3;
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  wire id_2;
  wire id_3;
  module_0(
      id_3
  );
endmodule
module module_3 (
    output tri1 id_0,
    input tri1 id_1,
    input uwire id_2,
    output wire id_3,
    output tri0 id_4,
    output uwire id_5,
    output supply0 id_6
);
  wire id_8;
  assign id_0 = "" && 1;
  wor id_9;
  assign id_6 = id_8;
  module_0(
      id_9
  );
  assign id_9 = 1;
  assign id_8 = 1;
  tri0 id_10;
  logic [7:0] id_11 = !{1{1}};
  assign id_11[1] = id_8;
  assign id_6 = 1;
  assign id_0 = id_10;
endmodule
