
CONTROLEUR_MIDI_CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fec  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  080061c4  080061c4  000161c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062b0  080062b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  080062b0  080062b0  000162b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062b8  080062b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062b8  080062b8  000162b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062bc  080062bc  000162bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080062c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  20000070  08006330  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002f4  08006330  000202f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a524  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003384  00000000  00000000  0003a5c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e0  00000000  00000000  0003d948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001478  00000000  00000000  0003ef28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000220b9  00000000  00000000  000403a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019a2e  00000000  00000000  00062459  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dcee6  00000000  00000000  0007be87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00158d6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062fc  00000000  00000000  00158dc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080061ac 	.word	0x080061ac

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	080061ac 	.word	0x080061ac

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <Analogue_init>:
uint16_t adc_tab[4];
uint16_t values[32] = {0};
int sel = 0; // Sélection des 4 potentiomètres pour les MUX_Analogiques

void Analogue_init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
	edit_sel_pots();
 8000520:	f000 f81c 	bl	800055c <edit_sel_pots>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_tab, 4); // Active l'ADC
 8000524:	2204      	movs	r2, #4
 8000526:	4904      	ldr	r1, [pc, #16]	; (8000538 <Analogue_init+0x1c>)
 8000528:	4804      	ldr	r0, [pc, #16]	; (800053c <Analogue_init+0x20>)
 800052a:	f001 f9ef 	bl	800190c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim6); // Appel la fonction Analogue_irq_callback() quand la conversion Analog->Digital est finie
 800052e:	4804      	ldr	r0, [pc, #16]	; (8000540 <Analogue_init+0x24>)
 8000530:	f004 f814 	bl	800455c <HAL_TIM_Base_Start>
}
 8000534:	bf00      	nop
 8000536:	bd80      	pop	{r7, pc}
 8000538:	20000090 	.word	0x20000090
 800053c:	2000009c 	.word	0x2000009c
 8000540:	2000016c 	.word	0x2000016c

08000544 <Analogue_irq_callback>:

void Analogue_irq_callback(void)
{
 8000544:	b480      	push	{r7}
 8000546:	af00      	add	r7, sp, #0
	adc_available = 1; // Indique que la conversion Analog->Digital est finie
 8000548:	4b03      	ldr	r3, [pc, #12]	; (8000558 <Analogue_irq_callback+0x14>)
 800054a:	2201      	movs	r2, #1
 800054c:	601a      	str	r2, [r3, #0]
}
 800054e:	bf00      	nop
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	2000008c 	.word	0x2000008c

0800055c <edit_sel_pots>:

		adc_available = 0;
	}
}

void edit_sel_pots() { // Modifie les 4 potentiomètres sélectionnés par les MUX_Analogiques
 800055c:	b580      	push	{r7, lr}
 800055e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, sel & 0b1); // sel0
 8000560:	4b12      	ldr	r3, [pc, #72]	; (80005ac <edit_sel_pots+0x50>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	b2db      	uxtb	r3, r3
 8000566:	f003 0301 	and.w	r3, r3, #1
 800056a:	b2db      	uxtb	r3, r3
 800056c:	461a      	mov	r2, r3
 800056e:	2110      	movs	r1, #16
 8000570:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000574:	f002 ffc0 	bl	80034f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, sel & 0b10); // sel1
 8000578:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <edit_sel_pots+0x50>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	b2db      	uxtb	r3, r3
 800057e:	f003 0302 	and.w	r3, r3, #2
 8000582:	b2db      	uxtb	r3, r3
 8000584:	461a      	mov	r2, r3
 8000586:	2120      	movs	r1, #32
 8000588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800058c:	f002 ffb4 	bl	80034f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, sel & 0b100); // sel2
 8000590:	4b06      	ldr	r3, [pc, #24]	; (80005ac <edit_sel_pots+0x50>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	b2db      	uxtb	r3, r3
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	b2db      	uxtb	r3, r3
 800059c:	461a      	mov	r2, r3
 800059e:	2140      	movs	r1, #64	; 0x40
 80005a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005a4:	f002 ffa8 	bl	80034f8 <HAL_GPIO_WritePin>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000098 	.word	0x20000098

080005b0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b08c      	sub	sp, #48	; 0x30
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80005ba:	2200      	movs	r2, #0
 80005bc:	601a      	str	r2, [r3, #0]
 80005be:	605a      	str	r2, [r3, #4]
 80005c0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2220      	movs	r2, #32
 80005c6:	2100      	movs	r1, #0
 80005c8:	4618      	mov	r0, r3
 80005ca:	f005 f8e9 	bl	80057a0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005ce:	4b48      	ldr	r3, [pc, #288]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005d0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80005d4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005d6:	4b46      	ldr	r3, [pc, #280]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005d8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80005dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005de:	4b44      	ldr	r3, [pc, #272]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005e4:	4b42      	ldr	r3, [pc, #264]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80005ea:	4b41      	ldr	r3, [pc, #260]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80005f0:	4b3f      	ldr	r3, [pc, #252]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005f2:	2201      	movs	r2, #1
 80005f4:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005f6:	4b3e      	ldr	r3, [pc, #248]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005f8:	2204      	movs	r2, #4
 80005fa:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005fc:	4b3c      	ldr	r3, [pc, #240]	; (80006f0 <MX_ADC1_Init+0x140>)
 80005fe:	2200      	movs	r2, #0
 8000600:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000602:	4b3b      	ldr	r3, [pc, #236]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000604:	2200      	movs	r2, #0
 8000606:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 8000608:	4b39      	ldr	r3, [pc, #228]	; (80006f0 <MX_ADC1_Init+0x140>)
 800060a:	2204      	movs	r2, #4
 800060c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800060e:	4b38      	ldr	r3, [pc, #224]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000610:	2200      	movs	r2, #0
 8000612:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T6_TRGO;
 8000616:	4b36      	ldr	r3, [pc, #216]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000618:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 800061c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800061e:	4b34      	ldr	r3, [pc, #208]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000620:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000624:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000626:	4b32      	ldr	r3, [pc, #200]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000628:	2201      	movs	r2, #1
 800062a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800062e:	4b30      	ldr	r3, [pc, #192]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000630:	2200      	movs	r2, #0
 8000632:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000634:	4b2e      	ldr	r3, [pc, #184]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000636:	2200      	movs	r2, #0
 8000638:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800063c:	482c      	ldr	r0, [pc, #176]	; (80006f0 <MX_ADC1_Init+0x140>)
 800063e:	f000 ffe1 	bl	8001604 <HAL_ADC_Init>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000648:	f000 fa3b 	bl	8000ac2 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800064c:	2300      	movs	r3, #0
 800064e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000650:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000654:	4619      	mov	r1, r3
 8000656:	4826      	ldr	r0, [pc, #152]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000658:	f002 f9a6 	bl	80029a8 <HAL_ADCEx_MultiModeConfigChannel>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 8000662:	f000 fa2e 	bl	8000ac2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000666:	4b23      	ldr	r3, [pc, #140]	; (80006f4 <MX_ADC1_Init+0x144>)
 8000668:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800066a:	2306      	movs	r3, #6
 800066c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800066e:	2305      	movs	r3, #5
 8000670:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000672:	237f      	movs	r3, #127	; 0x7f
 8000674:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000676:	2304      	movs	r3, #4
 8000678:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800067a:	2300      	movs	r3, #0
 800067c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800067e:	1d3b      	adds	r3, r7, #4
 8000680:	4619      	mov	r1, r3
 8000682:	481b      	ldr	r0, [pc, #108]	; (80006f0 <MX_ADC1_Init+0x140>)
 8000684:	f001 fc2e 	bl	8001ee4 <HAL_ADC_ConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800068e:	f000 fa18 	bl	8000ac2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000692:	4b19      	ldr	r3, [pc, #100]	; (80006f8 <MX_ADC1_Init+0x148>)
 8000694:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000696:	230c      	movs	r3, #12
 8000698:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800069a:	1d3b      	adds	r3, r7, #4
 800069c:	4619      	mov	r1, r3
 800069e:	4814      	ldr	r0, [pc, #80]	; (80006f0 <MX_ADC1_Init+0x140>)
 80006a0:	f001 fc20 	bl	8001ee4 <HAL_ADC_ConfigChannel>
 80006a4:	4603      	mov	r3, r0
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	d001      	beq.n	80006ae <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80006aa:	f000 fa0a 	bl	8000ac2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80006ae:	4b13      	ldr	r3, [pc, #76]	; (80006fc <MX_ADC1_Init+0x14c>)
 80006b0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80006b2:	2312      	movs	r3, #18
 80006b4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006b6:	1d3b      	adds	r3, r7, #4
 80006b8:	4619      	mov	r1, r3
 80006ba:	480d      	ldr	r0, [pc, #52]	; (80006f0 <MX_ADC1_Init+0x140>)
 80006bc:	f001 fc12 	bl	8001ee4 <HAL_ADC_ConfigChannel>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 80006c6:	f000 f9fc 	bl	8000ac2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80006ca:	4b0d      	ldr	r3, [pc, #52]	; (8000700 <MX_ADC1_Init+0x150>)
 80006cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80006ce:	2318      	movs	r3, #24
 80006d0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	4619      	mov	r1, r3
 80006d6:	4806      	ldr	r0, [pc, #24]	; (80006f0 <MX_ADC1_Init+0x140>)
 80006d8:	f001 fc04 	bl	8001ee4 <HAL_ADC_ConfigChannel>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 80006e2:	f000 f9ee 	bl	8000ac2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006e6:	bf00      	nop
 80006e8:	3730      	adds	r7, #48	; 0x30
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	2000009c 	.word	0x2000009c
 80006f4:	04300002 	.word	0x04300002
 80006f8:	08600004 	.word	0x08600004
 80006fc:	2a000400 	.word	0x2a000400
 8000700:	3ef08000 	.word	0x3ef08000

08000704 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b09c      	sub	sp, #112	; 0x70
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800071c:	f107 0318 	add.w	r3, r7, #24
 8000720:	2244      	movs	r2, #68	; 0x44
 8000722:	2100      	movs	r1, #0
 8000724:	4618      	mov	r0, r3
 8000726:	f005 f83b 	bl	80057a0 <memset>
  if(adcHandle->Instance==ADC1)
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000732:	f040 8098 	bne.w	8000866 <HAL_ADC_MspInit+0x162>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000736:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800073a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800073c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000740:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000742:	f107 0318 	add.w	r3, r7, #24
 8000746:	4618      	mov	r0, r3
 8000748:	f003 fcc0 	bl	80040cc <HAL_RCCEx_PeriphCLKConfig>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8000752:	f000 f9b6 	bl	8000ac2 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000756:	4b46      	ldr	r3, [pc, #280]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 8000758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800075a:	4a45      	ldr	r2, [pc, #276]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 800075c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000760:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000762:	4b43      	ldr	r3, [pc, #268]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 8000764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000766:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800076a:	617b      	str	r3, [r7, #20]
 800076c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800076e:	4b40      	ldr	r3, [pc, #256]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 8000770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000772:	4a3f      	ldr	r2, [pc, #252]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 8000774:	f043 0320 	orr.w	r3, r3, #32
 8000778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800077a:	4b3d      	ldr	r3, [pc, #244]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 800077c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800077e:	f003 0320 	and.w	r3, r3, #32
 8000782:	613b      	str	r3, [r7, #16]
 8000784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	4b3a      	ldr	r3, [pc, #232]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 8000788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078a:	4a39      	ldr	r2, [pc, #228]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000792:	4b37      	ldr	r3, [pc, #220]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 8000794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	4b34      	ldr	r3, [pc, #208]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 80007a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a2:	4a33      	ldr	r2, [pc, #204]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 80007a4:	f043 0302 	orr.w	r3, r3, #2
 80007a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007aa:	4b31      	ldr	r3, [pc, #196]	; (8000870 <HAL_ADC_MspInit+0x16c>)
 80007ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007ae:	f003 0302 	and.w	r3, r3, #2
 80007b2:	60bb      	str	r3, [r7, #8]
 80007b4:	68bb      	ldr	r3, [r7, #8]
    PF0-OSC_IN     ------> ADC1_IN10
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007b6:	2301      	movs	r3, #1
 80007b8:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ba:	2303      	movs	r3, #3
 80007bc:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007be:	2300      	movs	r3, #0
 80007c0:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007c2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80007c6:	4619      	mov	r1, r3
 80007c8:	482a      	ldr	r0, [pc, #168]	; (8000874 <HAL_ADC_MspInit+0x170>)
 80007ca:	f002 fd13 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80007ce:	2303      	movs	r3, #3
 80007d0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007d2:	2303      	movs	r3, #3
 80007d4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007da:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80007de:	4619      	mov	r1, r3
 80007e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007e4:	f002 fd06 	bl	80031f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80007e8:	2301      	movs	r3, #1
 80007ea:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ec:	2303      	movs	r3, #3
 80007ee:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f0:	2300      	movs	r3, #0
 80007f2:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007f4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80007f8:	4619      	mov	r1, r3
 80007fa:	481f      	ldr	r0, [pc, #124]	; (8000878 <HAL_ADC_MspInit+0x174>)
 80007fc:	f002 fcfa 	bl	80031f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000800:	4b1e      	ldr	r3, [pc, #120]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000802:	4a1f      	ldr	r2, [pc, #124]	; (8000880 <HAL_ADC_MspInit+0x17c>)
 8000804:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000806:	4b1d      	ldr	r3, [pc, #116]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000808:	2205      	movs	r2, #5
 800080a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800080c:	4b1b      	ldr	r3, [pc, #108]	; (800087c <HAL_ADC_MspInit+0x178>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000812:	4b1a      	ldr	r3, [pc, #104]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000814:	2200      	movs	r2, #0
 8000816:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000818:	4b18      	ldr	r3, [pc, #96]	; (800087c <HAL_ADC_MspInit+0x178>)
 800081a:	2280      	movs	r2, #128	; 0x80
 800081c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800081e:	4b17      	ldr	r3, [pc, #92]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000820:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000824:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000826:	4b15      	ldr	r3, [pc, #84]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000828:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800082c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800082e:	4b13      	ldr	r3, [pc, #76]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000830:	2220      	movs	r2, #32
 8000832:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000834:	4b11      	ldr	r3, [pc, #68]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000836:	2200      	movs	r2, #0
 8000838:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800083a:	4810      	ldr	r0, [pc, #64]	; (800087c <HAL_ADC_MspInit+0x178>)
 800083c:	f002 fa68 	bl	8002d10 <HAL_DMA_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 8000846:	f000 f93c 	bl	8000ac2 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4a0b      	ldr	r2, [pc, #44]	; (800087c <HAL_ADC_MspInit+0x178>)
 800084e:	655a      	str	r2, [r3, #84]	; 0x54
 8000850:	4a0a      	ldr	r2, [pc, #40]	; (800087c <HAL_ADC_MspInit+0x178>)
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	2100      	movs	r1, #0
 800085a:	2012      	movs	r0, #18
 800085c:	f002 fa23 	bl	8002ca6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000860:	2012      	movs	r0, #18
 8000862:	f002 fa3a 	bl	8002cda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000866:	bf00      	nop
 8000868:	3770      	adds	r7, #112	; 0x70
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	40021000 	.word	0x40021000
 8000874:	48001400 	.word	0x48001400
 8000878:	48000400 	.word	0x48000400
 800087c:	20000108 	.word	0x20000108
 8000880:	40020008 	.word	0x40020008

08000884 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800088a:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <MX_DMA_Init+0x50>)
 800088c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800088e:	4a11      	ldr	r2, [pc, #68]	; (80008d4 <MX_DMA_Init+0x50>)
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	6493      	str	r3, [r2, #72]	; 0x48
 8000896:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_DMA_Init+0x50>)
 8000898:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800089a:	f003 0304 	and.w	r3, r3, #4
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008a2:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_DMA_Init+0x50>)
 80008a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008a6:	4a0b      	ldr	r2, [pc, #44]	; (80008d4 <MX_DMA_Init+0x50>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6493      	str	r3, [r2, #72]	; 0x48
 80008ae:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_DMA_Init+0x50>)
 80008b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2100      	movs	r1, #0
 80008be:	200b      	movs	r0, #11
 80008c0:	f002 f9f1 	bl	8002ca6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80008c4:	200b      	movs	r0, #11
 80008c6:	f002 fa08 	bl	8002cda <HAL_NVIC_EnableIRQ>

}
 80008ca:	bf00      	nop
 80008cc:	3708      	adds	r7, #8
 80008ce:	46bd      	mov	sp, r7
 80008d0:	bd80      	pop	{r7, pc}
 80008d2:	bf00      	nop
 80008d4:	40021000 	.word	0x40021000

080008d8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b088      	sub	sp, #32
 80008dc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 030c 	add.w	r3, r7, #12
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
 80008ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ee:	4b29      	ldr	r3, [pc, #164]	; (8000994 <MX_GPIO_Init+0xbc>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	4a28      	ldr	r2, [pc, #160]	; (8000994 <MX_GPIO_Init+0xbc>)
 80008f4:	f043 0320 	orr.w	r3, r3, #32
 80008f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008fa:	4b26      	ldr	r3, [pc, #152]	; (8000994 <MX_GPIO_Init+0xbc>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	f003 0320 	and.w	r3, r3, #32
 8000902:	60bb      	str	r3, [r7, #8]
 8000904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000906:	4b23      	ldr	r3, [pc, #140]	; (8000994 <MX_GPIO_Init+0xbc>)
 8000908:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090a:	4a22      	ldr	r2, [pc, #136]	; (8000994 <MX_GPIO_Init+0xbc>)
 800090c:	f043 0301 	orr.w	r3, r3, #1
 8000910:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000912:	4b20      	ldr	r3, [pc, #128]	; (8000994 <MX_GPIO_Init+0xbc>)
 8000914:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000916:	f003 0301 	and.w	r3, r3, #1
 800091a:	607b      	str	r3, [r7, #4]
 800091c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800091e:	4b1d      	ldr	r3, [pc, #116]	; (8000994 <MX_GPIO_Init+0xbc>)
 8000920:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000922:	4a1c      	ldr	r2, [pc, #112]	; (8000994 <MX_GPIO_Init+0xbc>)
 8000924:	f043 0302 	orr.w	r3, r3, #2
 8000928:	64d3      	str	r3, [r2, #76]	; 0x4c
 800092a:	4b1a      	ldr	r3, [pc, #104]	; (8000994 <MX_GPIO_Init+0xbc>)
 800092c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800092e:	f003 0302 	and.w	r3, r3, #2
 8000932:	603b      	str	r3, [r7, #0]
 8000934:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	2170      	movs	r1, #112	; 0x70
 800093a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800093e:	f002 fddb 	bl	80034f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000942:	2200      	movs	r2, #0
 8000944:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000948:	4813      	ldr	r0, [pc, #76]	; (8000998 <MX_GPIO_Init+0xc0>)
 800094a:	f002 fdd5 	bl	80034f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800094e:	2370      	movs	r3, #112	; 0x70
 8000950:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000952:	2301      	movs	r3, #1
 8000954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000956:	2300      	movs	r3, #0
 8000958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095a:	2300      	movs	r3, #0
 800095c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095e:	f107 030c 	add.w	r3, r7, #12
 8000962:	4619      	mov	r1, r3
 8000964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000968:	f002 fc44 	bl	80031f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800096c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	2301      	movs	r3, #1
 8000974:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800097a:	2300      	movs	r3, #0
 800097c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800097e:	f107 030c 	add.w	r3, r7, #12
 8000982:	4619      	mov	r1, r3
 8000984:	4804      	ldr	r0, [pc, #16]	; (8000998 <MX_GPIO_Init+0xc0>)
 8000986:	f002 fc35 	bl	80031f4 <HAL_GPIO_Init>

}
 800098a:	bf00      	nop
 800098c:	3720      	adds	r7, #32
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40021000 	.word	0x40021000
 8000998:	48000400 	.word	0x48000400

0800099c <__io_putchar>:
// * Ouvrir un terminal
// * Taper la ligne suivante : minicom -D /dev/ttyACM0
// * Pour quitter : Ctrl+A puis Q

int __io_putchar(int chr)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b082      	sub	sp, #8
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) &chr, 1, HAL_MAX_DELAY);
 80009a4:	1d39      	adds	r1, r7, #4
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80009aa:	2201      	movs	r2, #1
 80009ac:	4803      	ldr	r0, [pc, #12]	; (80009bc <__io_putchar+0x20>)
 80009ae:	f003 fffd 	bl	80049ac <HAL_UART_Transmit>

	return chr;
 80009b2:	687b      	ldr	r3, [r7, #4]
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	2000024c 	.word	0x2000024c

080009c0 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
	Analogue_irq_callback();
 80009c8:	f7ff fdbc 	bl	8000544 <Analogue_irq_callback>
}
 80009cc:	bf00      	nop
 80009ce:	3708      	adds	r7, #8
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}

080009d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009da:	f000 fb40 	bl	800105e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009de:	f000 f825 	bl	8000a2c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009e2:	f7ff ff79 	bl	80008d8 <MX_GPIO_Init>
  MX_DMA_Init();
 80009e6:	f7ff ff4d 	bl	8000884 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80009ea:	f000 fa2b 	bl	8000e44 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80009ee:	f7ff fddf 	bl	80005b0 <MX_ADC1_Init>
  MX_TIM6_Init();
 80009f2:	f000 f983 	bl	8000cfc <MX_TIM6_Init>
  MX_USART1_UART_Init();
 80009f6:	f000 f9d9 	bl	8000dac <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	printf("=====================================================================\r\n");
 80009fa:	480a      	ldr	r0, [pc, #40]	; (8000a24 <main+0x50>)
 80009fc:	f004 ff46 	bl	800588c <puts>
	Analogue_init();
 8000a00:	f7ff fd8c 	bl	800051c <Analogue_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		uint8_t data = 0x55;
 8000a04:	2355      	movs	r3, #85	; 0x55
 8000a06:	71fb      	strb	r3, [r7, #7]
		HAL_HalfDuplex_EnableTransmitter(&huart1);
 8000a08:	4807      	ldr	r0, [pc, #28]	; (8000a28 <main+0x54>)
 8000a0a:	f004 f85d 	bl	8004ac8 <HAL_HalfDuplex_EnableTransmitter>
		HAL_UART_Transmit(&huart1,&data, 1, HAL_MAX_DELAY);
 8000a0e:	1df9      	adds	r1, r7, #7
 8000a10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000a14:	2201      	movs	r2, #1
 8000a16:	4804      	ldr	r0, [pc, #16]	; (8000a28 <main+0x54>)
 8000a18:	f003 ffc8 	bl	80049ac <HAL_UART_Transmit>
		HAL_Delay(1);
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f000 fb8f 	bl	8001140 <HAL_Delay>
	{
 8000a22:	e7ef      	b.n	8000a04 <main+0x30>
 8000a24:	080061c4 	.word	0x080061c4
 8000a28:	200001b8 	.word	0x200001b8

08000a2c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b094      	sub	sp, #80	; 0x50
 8000a30:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a32:	f107 0318 	add.w	r3, r7, #24
 8000a36:	2238      	movs	r2, #56	; 0x38
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f004 feb0 	bl	80057a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a40:	1d3b      	adds	r3, r7, #4
 8000a42:	2200      	movs	r2, #0
 8000a44:	601a      	str	r2, [r3, #0]
 8000a46:	605a      	str	r2, [r3, #4]
 8000a48:	609a      	str	r2, [r3, #8]
 8000a4a:	60da      	str	r2, [r3, #12]
 8000a4c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f002 fd6a 	bl	8003528 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a54:	2302      	movs	r3, #2
 8000a56:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a5e:	2340      	movs	r3, #64	; 0x40
 8000a60:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a62:	2302      	movs	r3, #2
 8000a64:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a66:	2302      	movs	r3, #2
 8000a68:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000a6a:	2304      	movs	r3, #4
 8000a6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000a6e:	2355      	movs	r3, #85	; 0x55
 8000a70:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a72:	2302      	movs	r3, #2
 8000a74:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a76:	2302      	movs	r3, #2
 8000a78:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a7a:	2302      	movs	r3, #2
 8000a7c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a7e:	f107 0318 	add.w	r3, r7, #24
 8000a82:	4618      	mov	r0, r3
 8000a84:	f002 fdf4 	bl	8003670 <HAL_RCC_OscConfig>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000a8e:	f000 f818 	bl	8000ac2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a92:	230f      	movs	r3, #15
 8000a94:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a96:	2303      	movs	r3, #3
 8000a98:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000aa6:	1d3b      	adds	r3, r7, #4
 8000aa8:	2104      	movs	r1, #4
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f003 f8f2 	bl	8003c94 <HAL_RCC_ClockConfig>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000ab6:	f000 f804 	bl	8000ac2 <Error_Handler>
  }
}
 8000aba:	bf00      	nop
 8000abc:	3750      	adds	r7, #80	; 0x50
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac6:	b672      	cpsid	i
}
 8000ac8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000aca:	e7fe      	b.n	8000aca <Error_Handler+0x8>

08000acc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ad2:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <HAL_MspInit+0x44>)
 8000ad4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ad6:	4a0e      	ldr	r2, [pc, #56]	; (8000b10 <HAL_MspInit+0x44>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	6613      	str	r3, [r2, #96]	; 0x60
 8000ade:	4b0c      	ldr	r3, [pc, #48]	; (8000b10 <HAL_MspInit+0x44>)
 8000ae0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	607b      	str	r3, [r7, #4]
 8000ae8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aea:	4b09      	ldr	r3, [pc, #36]	; (8000b10 <HAL_MspInit+0x44>)
 8000aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aee:	4a08      	ldr	r2, [pc, #32]	; (8000b10 <HAL_MspInit+0x44>)
 8000af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000af4:	6593      	str	r3, [r2, #88]	; 0x58
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_MspInit+0x44>)
 8000af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000afe:	603b      	str	r3, [r7, #0]
 8000b00:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	370c      	adds	r7, #12
 8000b06:	46bd      	mov	sp, r7
 8000b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop
 8000b10:	40021000 	.word	0x40021000

08000b14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b18:	e7fe      	b.n	8000b18 <NMI_Handler+0x4>

08000b1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1a:	b480      	push	{r7}
 8000b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b1e:	e7fe      	b.n	8000b1e <HardFault_Handler+0x4>

08000b20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b24:	e7fe      	b.n	8000b24 <MemManage_Handler+0x4>

08000b26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b26:	b480      	push	{r7}
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2a:	e7fe      	b.n	8000b2a <BusFault_Handler+0x4>

08000b2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <UsageFault_Handler+0x4>

08000b32 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b36:	bf00      	nop
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr

08000b40 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr

08000b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	46bd      	mov	sp, r7
 8000b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5a:	4770      	bx	lr

08000b5c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b60:	f000 fad0 	bl	8001104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000b6c:	4802      	ldr	r0, [pc, #8]	; (8000b78 <DMA1_Channel1_IRQHandler+0x10>)
 8000b6e:	f002 f9f2 	bl	8002f56 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000108 	.word	0x20000108

08000b7c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000b80:	4802      	ldr	r0, [pc, #8]	; (8000b8c <ADC1_2_IRQHandler+0x10>)
 8000b82:	f000 ff77 	bl	8001a74 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	2000009c 	.word	0x2000009c

08000b90 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b086      	sub	sp, #24
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	60f8      	str	r0, [r7, #12]
 8000b98:	60b9      	str	r1, [r7, #8]
 8000b9a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	617b      	str	r3, [r7, #20]
 8000ba0:	e00a      	b.n	8000bb8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ba2:	f3af 8000 	nop.w
 8000ba6:	4601      	mov	r1, r0
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	1c5a      	adds	r2, r3, #1
 8000bac:	60ba      	str	r2, [r7, #8]
 8000bae:	b2ca      	uxtb	r2, r1
 8000bb0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	617b      	str	r3, [r7, #20]
 8000bb8:	697a      	ldr	r2, [r7, #20]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	dbf0      	blt.n	8000ba2 <_read+0x12>
  }

  return len;
 8000bc0:	687b      	ldr	r3, [r7, #4]
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b086      	sub	sp, #24
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	60f8      	str	r0, [r7, #12]
 8000bd2:	60b9      	str	r1, [r7, #8]
 8000bd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	617b      	str	r3, [r7, #20]
 8000bda:	e009      	b.n	8000bf0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	1c5a      	adds	r2, r3, #1
 8000be0:	60ba      	str	r2, [r7, #8]
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	4618      	mov	r0, r3
 8000be6:	f7ff fed9 	bl	800099c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	3301      	adds	r3, #1
 8000bee:	617b      	str	r3, [r7, #20]
 8000bf0:	697a      	ldr	r2, [r7, #20]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	dbf1      	blt.n	8000bdc <_write+0x12>
  }
  return len;
 8000bf8:	687b      	ldr	r3, [r7, #4]
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3718      	adds	r7, #24
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <_close>:

int _close(int file)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b083      	sub	sp, #12
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c18:	4770      	bx	lr

08000c1a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c1a:	b480      	push	{r7}
 8000c1c:	b083      	sub	sp, #12
 8000c1e:	af00      	add	r7, sp, #0
 8000c20:	6078      	str	r0, [r7, #4]
 8000c22:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c2a:	605a      	str	r2, [r3, #4]
  return 0;
 8000c2c:	2300      	movs	r3, #0
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <_isatty>:

int _isatty(int file)
{
 8000c3a:	b480      	push	{r7}
 8000c3c:	b083      	sub	sp, #12
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c42:	2301      	movs	r3, #1
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
	...

08000c6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c74:	4a14      	ldr	r2, [pc, #80]	; (8000cc8 <_sbrk+0x5c>)
 8000c76:	4b15      	ldr	r3, [pc, #84]	; (8000ccc <_sbrk+0x60>)
 8000c78:	1ad3      	subs	r3, r2, r3
 8000c7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c80:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <_sbrk+0x64>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d102      	bne.n	8000c8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <_sbrk+0x64>)
 8000c8a:	4a12      	ldr	r2, [pc, #72]	; (8000cd4 <_sbrk+0x68>)
 8000c8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c8e:	4b10      	ldr	r3, [pc, #64]	; (8000cd0 <_sbrk+0x64>)
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4413      	add	r3, r2
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	d207      	bcs.n	8000cac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c9c:	f004 fd56 	bl	800574c <__errno>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	220c      	movs	r2, #12
 8000ca4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ca6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000caa:	e009      	b.n	8000cc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cac:	4b08      	ldr	r3, [pc, #32]	; (8000cd0 <_sbrk+0x64>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cb2:	4b07      	ldr	r3, [pc, #28]	; (8000cd0 <_sbrk+0x64>)
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	4413      	add	r3, r2
 8000cba:	4a05      	ldr	r2, [pc, #20]	; (8000cd0 <_sbrk+0x64>)
 8000cbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cbe:	68fb      	ldr	r3, [r7, #12]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	20008000 	.word	0x20008000
 8000ccc:	00000400 	.word	0x00000400
 8000cd0:	20000168 	.word	0x20000168
 8000cd4:	200002f8 	.word	0x200002f8

08000cd8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000cdc:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <SystemInit+0x20>)
 8000cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ce2:	4a05      	ldr	r2, [pc, #20]	; (8000cf8 <SystemInit+0x20>)
 8000ce4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ce8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cec:	bf00      	nop
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d02:	1d3b      	adds	r3, r7, #4
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8000d0c:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d0e:	4a16      	ldr	r2, [pc, #88]	; (8000d68 <MX_TIM6_Init+0x6c>)
 8000d10:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1000;
 8000d12:	4b14      	ldr	r3, [pc, #80]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000d18:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d1a:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 17000;
 8000d20:	4b10      	ldr	r3, [pc, #64]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d22:	f244 2268 	movw	r2, #17000	; 0x4268
 8000d26:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d28:	4b0e      	ldr	r3, [pc, #56]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8000d2e:	480d      	ldr	r0, [pc, #52]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d30:	f003 fbbc 	bl	80044ac <HAL_TIM_Base_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8000d3a:	f7ff fec2 	bl	8000ac2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d3e:	2320      	movs	r3, #32
 8000d40:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	4619      	mov	r1, r3
 8000d4a:	4806      	ldr	r0, [pc, #24]	; (8000d64 <MX_TIM6_Init+0x68>)
 8000d4c:	f003 fd04 	bl	8004758 <HAL_TIMEx_MasterConfigSynchronization>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8000d56:	f7ff feb4 	bl	8000ac2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8000d5a:	bf00      	nop
 8000d5c:	3710      	adds	r7, #16
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	2000016c 	.word	0x2000016c
 8000d68:	40001000 	.word	0x40001000

08000d6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b085      	sub	sp, #20
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <HAL_TIM_Base_MspInit+0x38>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d10b      	bne.n	8000d96 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	; (8000da8 <HAL_TIM_Base_MspInit+0x3c>)
 8000d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d82:	4a09      	ldr	r2, [pc, #36]	; (8000da8 <HAL_TIM_Base_MspInit+0x3c>)
 8000d84:	f043 0310 	orr.w	r3, r3, #16
 8000d88:	6593      	str	r3, [r2, #88]	; 0x58
 8000d8a:	4b07      	ldr	r3, [pc, #28]	; (8000da8 <HAL_TIM_Base_MspInit+0x3c>)
 8000d8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d8e:	f003 0310 	and.w	r3, r3, #16
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000d96:	bf00      	nop
 8000d98:	3714      	adds	r7, #20
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	40001000 	.word	0x40001000
 8000da8:	40021000 	.word	0x40021000

08000dac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000db0:	4b22      	ldr	r3, [pc, #136]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000db2:	4a23      	ldr	r2, [pc, #140]	; (8000e40 <MX_USART1_UART_Init+0x94>)
 8000db4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000db6:	4b21      	ldr	r3, [pc, #132]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000db8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000dbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dbe:	4b1f      	ldr	r3, [pc, #124]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dc4:	4b1d      	ldr	r3, [pc, #116]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dca:	4b1c      	ldr	r3, [pc, #112]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000dd0:	4b1a      	ldr	r3, [pc, #104]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000dd2:	220c      	movs	r2, #12
 8000dd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dd6:	4b19      	ldr	r3, [pc, #100]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ddc:	4b17      	ldr	r3, [pc, #92]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000de2:	4b16      	ldr	r3, [pc, #88]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000de8:	4b14      	ldr	r3, [pc, #80]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000dee:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8000df4:	4811      	ldr	r0, [pc, #68]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000df6:	f003 fd81 	bl	80048fc <HAL_HalfDuplex_Init>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e00:	f7ff fe5f 	bl	8000ac2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e04:	2100      	movs	r1, #0
 8000e06:	480d      	ldr	r0, [pc, #52]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000e08:	f004 fbd6 	bl	80055b8 <HAL_UARTEx_SetTxFifoThreshold>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e12:	f7ff fe56 	bl	8000ac2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e16:	2100      	movs	r1, #0
 8000e18:	4808      	ldr	r0, [pc, #32]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000e1a:	f004 fc0b 	bl	8005634 <HAL_UARTEx_SetRxFifoThreshold>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d001      	beq.n	8000e28 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e24:	f7ff fe4d 	bl	8000ac2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e28:	4804      	ldr	r0, [pc, #16]	; (8000e3c <MX_USART1_UART_Init+0x90>)
 8000e2a:	f004 fb8c 	bl	8005546 <HAL_UARTEx_DisableFifoMode>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e34:	f7ff fe45 	bl	8000ac2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e38:	bf00      	nop
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	200001b8 	.word	0x200001b8
 8000e40:	40013800 	.word	0x40013800

08000e44 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e48:	4b22      	ldr	r3, [pc, #136]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e4a:	4a23      	ldr	r2, [pc, #140]	; (8000ed8 <MX_USART2_UART_Init+0x94>)
 8000e4c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e4e:	4b21      	ldr	r3, [pc, #132]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e54:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e56:	4b1f      	ldr	r3, [pc, #124]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e62:	4b1c      	ldr	r3, [pc, #112]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e68:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e6a:	220c      	movs	r2, #12
 8000e6c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e6e:	4b19      	ldr	r3, [pc, #100]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e74:	4b17      	ldr	r3, [pc, #92]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e7a:	4b16      	ldr	r3, [pc, #88]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e80:	4b14      	ldr	r3, [pc, #80]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e86:	4b13      	ldr	r3, [pc, #76]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e8c:	4811      	ldr	r0, [pc, #68]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000e8e:	f003 fce5 	bl	800485c <HAL_UART_Init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000e98:	f7ff fe13 	bl	8000ac2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	480d      	ldr	r0, [pc, #52]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000ea0:	f004 fb8a 	bl	80055b8 <HAL_UARTEx_SetTxFifoThreshold>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000eaa:	f7ff fe0a 	bl	8000ac2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4808      	ldr	r0, [pc, #32]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000eb2:	f004 fbbf 	bl	8005634 <HAL_UARTEx_SetRxFifoThreshold>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d001      	beq.n	8000ec0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ebc:	f7ff fe01 	bl	8000ac2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ec0:	4804      	ldr	r0, [pc, #16]	; (8000ed4 <MX_USART2_UART_Init+0x90>)
 8000ec2:	f004 fb40 	bl	8005546 <HAL_UARTEx_DisableFifoMode>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ecc:	f7ff fdf9 	bl	8000ac2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ed0:	bf00      	nop
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	2000024c 	.word	0x2000024c
 8000ed8:	40004400 	.word	0x40004400

08000edc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b09c      	sub	sp, #112	; 0x70
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef4:	f107 0318 	add.w	r3, r7, #24
 8000ef8:	2244      	movs	r2, #68	; 0x44
 8000efa:	2100      	movs	r1, #0
 8000efc:	4618      	mov	r0, r3
 8000efe:	f004 fc4f 	bl	80057a0 <memset>
  if(uartHandle->Instance==USART1)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a3e      	ldr	r2, [pc, #248]	; (8001000 <HAL_UART_MspInit+0x124>)
 8000f08:	4293      	cmp	r3, r2
 8000f0a:	d138      	bne.n	8000f7e <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000f10:	2300      	movs	r3, #0
 8000f12:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f14:	f107 0318 	add.w	r3, r7, #24
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f003 f8d7 	bl	80040cc <HAL_RCCEx_PeriphCLKConfig>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000f24:	f7ff fdcd 	bl	8000ac2 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f28:	4b36      	ldr	r3, [pc, #216]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f2c:	4a35      	ldr	r2, [pc, #212]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000f2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f32:	6613      	str	r3, [r2, #96]	; 0x60
 8000f34:	4b33      	ldr	r3, [pc, #204]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f40:	4b30      	ldr	r3, [pc, #192]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f44:	4a2f      	ldr	r2, [pc, #188]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000f46:	f043 0301 	orr.w	r3, r3, #1
 8000f4a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f4c:	4b2d      	ldr	r3, [pc, #180]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000f4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	613b      	str	r3, [r7, #16]
 8000f56:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000f58:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000f5c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f5e:	2312      	movs	r3, #18
 8000f60:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f62:	2300      	movs	r3, #0
 8000f64:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f6a:	2307      	movs	r3, #7
 8000f6c:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000f72:	4619      	mov	r1, r3
 8000f74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f78:	f002 f93c 	bl	80031f4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f7c:	e03b      	b.n	8000ff6 <HAL_UART_MspInit+0x11a>
  else if(uartHandle->Instance==USART2)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a21      	ldr	r2, [pc, #132]	; (8001008 <HAL_UART_MspInit+0x12c>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d136      	bne.n	8000ff6 <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f90:	f107 0318 	add.w	r3, r7, #24
 8000f94:	4618      	mov	r0, r3
 8000f96:	f003 f899 	bl	80040cc <HAL_RCCEx_PeriphCLKConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8000fa0:	f7ff fd8f 	bl	8000ac2 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fa4:	4b17      	ldr	r3, [pc, #92]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fa8:	4a16      	ldr	r2, [pc, #88]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000faa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fae:	6593      	str	r3, [r2, #88]	; 0x58
 8000fb0:	4b14      	ldr	r3, [pc, #80]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fbc:	4b11      	ldr	r3, [pc, #68]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc0:	4a10      	ldr	r2, [pc, #64]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000fc2:	f043 0301 	orr.w	r3, r3, #1
 8000fc6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc8:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <HAL_UART_MspInit+0x128>)
 8000fca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fcc:	f003 0301 	and.w	r3, r3, #1
 8000fd0:	60bb      	str	r3, [r7, #8]
 8000fd2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000fd4:	230c      	movs	r3, #12
 8000fd6:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fe4:	2307      	movs	r3, #7
 8000fe6:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000fec:	4619      	mov	r1, r3
 8000fee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000ff2:	f002 f8ff 	bl	80031f4 <HAL_GPIO_Init>
}
 8000ff6:	bf00      	nop
 8000ff8:	3770      	adds	r7, #112	; 0x70
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40013800 	.word	0x40013800
 8001004:	40021000 	.word	0x40021000
 8001008:	40004400 	.word	0x40004400

0800100c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800100c:	480d      	ldr	r0, [pc, #52]	; (8001044 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800100e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001010:	f7ff fe62 	bl	8000cd8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <LoopForever+0x6>)
  ldr r1, =_edata
 8001016:	490d      	ldr	r1, [pc, #52]	; (800104c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001018:	4a0d      	ldr	r2, [pc, #52]	; (8001050 <LoopForever+0xe>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800101c:	e002      	b.n	8001024 <LoopCopyDataInit>

0800101e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001022:	3304      	adds	r3, #4

08001024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001028:	d3f9      	bcc.n	800101e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102a:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <LoopForever+0x12>)
  ldr r4, =_ebss
 800102c:	4c0a      	ldr	r4, [pc, #40]	; (8001058 <LoopForever+0x16>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001030:	e001      	b.n	8001036 <LoopFillZerobss>

08001032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001034:	3204      	adds	r2, #4

08001036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001038:	d3fb      	bcc.n	8001032 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800103a:	f004 fb8d 	bl	8005758 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800103e:	f7ff fcc9 	bl	80009d4 <main>

08001042 <LoopForever>:

LoopForever:
    b LoopForever
 8001042:	e7fe      	b.n	8001042 <LoopForever>
  ldr   r0, =_estack
 8001044:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800104c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001050:	080062c0 	.word	0x080062c0
  ldr r2, =_sbss
 8001054:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001058:	200002f4 	.word	0x200002f4

0800105c <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800105c:	e7fe      	b.n	800105c <COMP1_2_3_IRQHandler>

0800105e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b082      	sub	sp, #8
 8001062:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001064:	2300      	movs	r3, #0
 8001066:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001068:	2003      	movs	r0, #3
 800106a:	f001 fe11 	bl	8002c90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106e:	2000      	movs	r0, #0
 8001070:	f000 f80e 	bl	8001090 <HAL_InitTick>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d002      	beq.n	8001080 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800107a:	2301      	movs	r3, #1
 800107c:	71fb      	strb	r3, [r7, #7]
 800107e:	e001      	b.n	8001084 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001080:	f7ff fd24 	bl	8000acc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001084:	79fb      	ldrb	r3, [r7, #7]

}
 8001086:	4618      	mov	r0, r3
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001098:	2300      	movs	r3, #0
 800109a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800109c:	4b16      	ldr	r3, [pc, #88]	; (80010f8 <HAL_InitTick+0x68>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d022      	beq.n	80010ea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80010a4:	4b15      	ldr	r3, [pc, #84]	; (80010fc <HAL_InitTick+0x6c>)
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	4b13      	ldr	r3, [pc, #76]	; (80010f8 <HAL_InitTick+0x68>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80010b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80010b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80010b8:	4618      	mov	r0, r3
 80010ba:	f001 fe1c 	bl	8002cf6 <HAL_SYSTICK_Config>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d10f      	bne.n	80010e4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2b0f      	cmp	r3, #15
 80010c8:	d809      	bhi.n	80010de <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ca:	2200      	movs	r2, #0
 80010cc:	6879      	ldr	r1, [r7, #4]
 80010ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80010d2:	f001 fde8 	bl	8002ca6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010d6:	4a0a      	ldr	r2, [pc, #40]	; (8001100 <HAL_InitTick+0x70>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6013      	str	r3, [r2, #0]
 80010dc:	e007      	b.n	80010ee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
 80010e2:	e004      	b.n	80010ee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	73fb      	strb	r3, [r7, #15]
 80010e8:	e001      	b.n	80010ee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80010ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3710      	adds	r7, #16
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	20000008 	.word	0x20000008
 80010fc:	20000000 	.word	0x20000000
 8001100:	20000004 	.word	0x20000004

08001104 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001108:	4b05      	ldr	r3, [pc, #20]	; (8001120 <HAL_IncTick+0x1c>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4b05      	ldr	r3, [pc, #20]	; (8001124 <HAL_IncTick+0x20>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4413      	add	r3, r2
 8001112:	4a03      	ldr	r2, [pc, #12]	; (8001120 <HAL_IncTick+0x1c>)
 8001114:	6013      	str	r3, [r2, #0]
}
 8001116:	bf00      	nop
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	200002e0 	.word	0x200002e0
 8001124:	20000008 	.word	0x20000008

08001128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001128:	b480      	push	{r7}
 800112a:	af00      	add	r7, sp, #0
  return uwTick;
 800112c:	4b03      	ldr	r3, [pc, #12]	; (800113c <HAL_GetTick+0x14>)
 800112e:	681b      	ldr	r3, [r3, #0]
}
 8001130:	4618      	mov	r0, r3
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	200002e0 	.word	0x200002e0

08001140 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001148:	f7ff ffee 	bl	8001128 <HAL_GetTick>
 800114c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001158:	d004      	beq.n	8001164 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800115a:	4b09      	ldr	r3, [pc, #36]	; (8001180 <HAL_Delay+0x40>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	68fa      	ldr	r2, [r7, #12]
 8001160:	4413      	add	r3, r2
 8001162:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001164:	bf00      	nop
 8001166:	f7ff ffdf 	bl	8001128 <HAL_GetTick>
 800116a:	4602      	mov	r2, r0
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	68fa      	ldr	r2, [r7, #12]
 8001172:	429a      	cmp	r2, r3
 8001174:	d8f7      	bhi.n	8001166 <HAL_Delay+0x26>
  {
  }
}
 8001176:	bf00      	nop
 8001178:	bf00      	nop
 800117a:	3710      	adds	r7, #16
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}
 8001180:	20000008 	.word	0x20000008

08001184 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	689b      	ldr	r3, [r3, #8]
 8001192:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	431a      	orrs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	609a      	str	r2, [r3, #8]
}
 800119e:	bf00      	nop
 80011a0:	370c      	adds	r7, #12
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr

080011aa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80011aa:	b480      	push	{r7}
 80011ac:	b083      	sub	sp, #12
 80011ae:	af00      	add	r7, sp, #0
 80011b0:	6078      	str	r0, [r7, #4]
 80011b2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	689b      	ldr	r3, [r3, #8]
 80011b8:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	431a      	orrs	r2, r3
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	609a      	str	r2, [r3, #8]
}
 80011c4:	bf00      	nop
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b087      	sub	sp, #28
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	60f8      	str	r0, [r7, #12]
 80011f4:	60b9      	str	r1, [r7, #8]
 80011f6:	607a      	str	r2, [r7, #4]
 80011f8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	3360      	adds	r3, #96	; 0x60
 80011fe:	461a      	mov	r2, r3
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	4413      	add	r3, r2
 8001206:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	4b08      	ldr	r3, [pc, #32]	; (8001230 <LL_ADC_SetOffset+0x44>)
 800120e:	4013      	ands	r3, r2
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001216:	683a      	ldr	r2, [r7, #0]
 8001218:	430a      	orrs	r2, r1
 800121a:	4313      	orrs	r3, r2
 800121c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001220:	697b      	ldr	r3, [r7, #20]
 8001222:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001224:	bf00      	nop
 8001226:	371c      	adds	r7, #28
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	03fff000 	.word	0x03fff000

08001234 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3360      	adds	r3, #96	; 0x60
 8001242:	461a      	mov	r2, r3
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	4413      	add	r3, r2
 800124a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001254:	4618      	mov	r0, r3
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001260:	b480      	push	{r7}
 8001262:	b087      	sub	sp, #28
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	3360      	adds	r3, #96	; 0x60
 8001270:	461a      	mov	r2, r3
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4413      	add	r3, r2
 8001278:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	431a      	orrs	r2, r3
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800128a:	bf00      	nop
 800128c:	371c      	adds	r7, #28
 800128e:	46bd      	mov	sp, r7
 8001290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001294:	4770      	bx	lr

08001296 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001296:	b480      	push	{r7}
 8001298:	b087      	sub	sp, #28
 800129a:	af00      	add	r7, sp, #0
 800129c:	60f8      	str	r0, [r7, #12]
 800129e:	60b9      	str	r1, [r7, #8]
 80012a0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	3360      	adds	r3, #96	; 0x60
 80012a6:	461a      	mov	r2, r3
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	009b      	lsls	r3, r3, #2
 80012ac:	4413      	add	r3, r2
 80012ae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	431a      	orrs	r2, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80012c0:	bf00      	nop
 80012c2:	371c      	adds	r7, #28
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	3360      	adds	r3, #96	; 0x60
 80012dc:	461a      	mov	r2, r3
 80012de:	68bb      	ldr	r3, [r7, #8]
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	4413      	add	r3, r2
 80012e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	431a      	orrs	r2, r3
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80012f6:	bf00      	nop
 80012f8:	371c      	adds	r7, #28
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	695b      	ldr	r3, [r3, #20]
 8001310:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	431a      	orrs	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	615a      	str	r2, [r3, #20]
}
 800131c:	bf00      	nop
 800131e:	370c      	adds	r7, #12
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	68db      	ldr	r3, [r3, #12]
 8001334:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001338:	2b00      	cmp	r3, #0
 800133a:	d101      	bne.n	8001340 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800133c:	2301      	movs	r3, #1
 800133e:	e000      	b.n	8001342 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001340:	2300      	movs	r3, #0
}
 8001342:	4618      	mov	r0, r3
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr

0800134e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800134e:	b480      	push	{r7}
 8001350:	b087      	sub	sp, #28
 8001352:	af00      	add	r7, sp, #0
 8001354:	60f8      	str	r0, [r7, #12]
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	3330      	adds	r3, #48	; 0x30
 800135e:	461a      	mov	r2, r3
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	0a1b      	lsrs	r3, r3, #8
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	f003 030c 	and.w	r3, r3, #12
 800136a:	4413      	add	r3, r2
 800136c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	f003 031f 	and.w	r3, r3, #31
 8001378:	211f      	movs	r1, #31
 800137a:	fa01 f303 	lsl.w	r3, r1, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	401a      	ands	r2, r3
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	0e9b      	lsrs	r3, r3, #26
 8001386:	f003 011f 	and.w	r1, r3, #31
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	f003 031f 	and.w	r3, r3, #31
 8001390:	fa01 f303 	lsl.w	r3, r1, r3
 8001394:	431a      	orrs	r2, r3
 8001396:	697b      	ldr	r3, [r7, #20]
 8001398:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800139a:	bf00      	nop
 800139c:	371c      	adds	r7, #28
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr

080013a6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80013a6:	b480      	push	{r7}
 80013a8:	b083      	sub	sp, #12
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80013ba:	2301      	movs	r3, #1
 80013bc:	e000      	b.n	80013c0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b087      	sub	sp, #28
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	3314      	adds	r3, #20
 80013dc:	461a      	mov	r2, r3
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	0e5b      	lsrs	r3, r3, #25
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	f003 0304 	and.w	r3, r3, #4
 80013e8:	4413      	add	r3, r2
 80013ea:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	0d1b      	lsrs	r3, r3, #20
 80013f4:	f003 031f 	and.w	r3, r3, #31
 80013f8:	2107      	movs	r1, #7
 80013fa:	fa01 f303 	lsl.w	r3, r1, r3
 80013fe:	43db      	mvns	r3, r3
 8001400:	401a      	ands	r2, r3
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	0d1b      	lsrs	r3, r3, #20
 8001406:	f003 031f 	and.w	r3, r3, #31
 800140a:	6879      	ldr	r1, [r7, #4]
 800140c:	fa01 f303 	lsl.w	r3, r1, r3
 8001410:	431a      	orrs	r2, r3
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001416:	bf00      	nop
 8001418:	371c      	adds	r7, #28
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
	...

08001424 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001424:	b480      	push	{r7}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	60f8      	str	r0, [r7, #12]
 800142c:	60b9      	str	r1, [r7, #8]
 800142e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800143c:	43db      	mvns	r3, r3
 800143e:	401a      	ands	r2, r3
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f003 0318 	and.w	r3, r3, #24
 8001446:	4908      	ldr	r1, [pc, #32]	; (8001468 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001448:	40d9      	lsrs	r1, r3
 800144a:	68bb      	ldr	r3, [r7, #8]
 800144c:	400b      	ands	r3, r1
 800144e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001452:	431a      	orrs	r2, r3
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800145a:	bf00      	nop
 800145c:	3714      	adds	r7, #20
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	0007ffff 	.word	0x0007ffff

0800146c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	f003 031f 	and.w	r3, r3, #31
}
 800147c:	4618      	mov	r0, r3
 800147e:	370c      	adds	r7, #12
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80014b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80014b8:	687a      	ldr	r2, [r7, #4]
 80014ba:	6093      	str	r3, [r2, #8]
}
 80014bc:	bf00      	nop
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80014d8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80014dc:	d101      	bne.n	80014e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80014de:	2301      	movs	r3, #1
 80014e0:	e000      	b.n	80014e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80014e2:	2300      	movs	r3, #0
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	370c      	adds	r7, #12
 80014e8:	46bd      	mov	sp, r7
 80014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ee:	4770      	bx	lr

080014f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b083      	sub	sp, #12
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001500:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001504:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	689b      	ldr	r3, [r3, #8]
 8001524:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001528:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800152c:	d101      	bne.n	8001532 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800152e:	2301      	movs	r3, #1
 8001530:	e000      	b.n	8001534 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001532:	2300      	movs	r3, #0
}
 8001534:	4618      	mov	r0, r3
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr

08001540 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001550:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001554:	f043 0201 	orr.w	r2, r3, #1
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f003 0301 	and.w	r3, r3, #1
 8001578:	2b01      	cmp	r3, #1
 800157a:	d101      	bne.n	8001580 <LL_ADC_IsEnabled+0x18>
 800157c:	2301      	movs	r3, #1
 800157e:	e000      	b.n	8001582 <LL_ADC_IsEnabled+0x1a>
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	689b      	ldr	r3, [r3, #8]
 800159a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800159e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80015a2:	f043 0204 	orr.w	r2, r3, #4
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr

080015b6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015b6:	b480      	push	{r7}
 80015b8:	b083      	sub	sp, #12
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	2b04      	cmp	r3, #4
 80015c8:	d101      	bne.n	80015ce <LL_ADC_REG_IsConversionOngoing+0x18>
 80015ca:	2301      	movs	r3, #1
 80015cc:	e000      	b.n	80015d0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80015ce:	2300      	movs	r3, #0
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	f003 0308 	and.w	r3, r3, #8
 80015ec:	2b08      	cmp	r3, #8
 80015ee:	d101      	bne.n	80015f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80015f0:	2301      	movs	r3, #1
 80015f2:	e000      	b.n	80015f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80015f4:	2300      	movs	r3, #0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
	...

08001604 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b089      	sub	sp, #36	; 0x24
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800160c:	2300      	movs	r3, #0
 800160e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001610:	2300      	movs	r3, #0
 8001612:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d101      	bne.n	800161e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e167      	b.n	80018ee <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	695b      	ldr	r3, [r3, #20]
 8001622:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001628:	2b00      	cmp	r3, #0
 800162a:	d109      	bne.n	8001640 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800162c:	6878      	ldr	r0, [r7, #4]
 800162e:	f7ff f869 	bl	8000704 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2200      	movs	r2, #0
 8001636:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ff3f 	bl	80014c8 <LL_ADC_IsDeepPowerDownEnabled>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4618      	mov	r0, r3
 8001656:	f7ff ff25 	bl	80014a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff5a 	bl	8001518 <LL_ADC_IsInternalRegulatorEnabled>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d115      	bne.n	8001696 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff ff3e 	bl	80014f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001674:	4ba0      	ldr	r3, [pc, #640]	; (80018f8 <HAL_ADC_Init+0x2f4>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	099b      	lsrs	r3, r3, #6
 800167a:	4aa0      	ldr	r2, [pc, #640]	; (80018fc <HAL_ADC_Init+0x2f8>)
 800167c:	fba2 2303 	umull	r2, r3, r2, r3
 8001680:	099b      	lsrs	r3, r3, #6
 8001682:	3301      	adds	r3, #1
 8001684:	005b      	lsls	r3, r3, #1
 8001686:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001688:	e002      	b.n	8001690 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	3b01      	subs	r3, #1
 800168e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f9      	bne.n	800168a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff ff3c 	bl	8001518 <LL_ADC_IsInternalRegulatorEnabled>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d10d      	bne.n	80016c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016aa:	f043 0210 	orr.w	r2, r3, #16
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016b6:	f043 0201 	orr.w	r2, r3, #1
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7ff ff75 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 80016cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016d2:	f003 0310 	and.w	r3, r3, #16
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f040 8100 	bne.w	80018dc <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f040 80fc 	bne.w	80018dc <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016e8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80016ec:	f043 0202 	orr.w	r2, r3, #2
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff35 	bl	8001568 <LL_ADC_IsEnabled>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d111      	bne.n	8001728 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001704:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001708:	f7ff ff2e 	bl	8001568 <LL_ADC_IsEnabled>
 800170c:	4604      	mov	r4, r0
 800170e:	487c      	ldr	r0, [pc, #496]	; (8001900 <HAL_ADC_Init+0x2fc>)
 8001710:	f7ff ff2a 	bl	8001568 <LL_ADC_IsEnabled>
 8001714:	4603      	mov	r3, r0
 8001716:	4323      	orrs	r3, r4
 8001718:	2b00      	cmp	r3, #0
 800171a:	d105      	bne.n	8001728 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	685b      	ldr	r3, [r3, #4]
 8001720:	4619      	mov	r1, r3
 8001722:	4878      	ldr	r0, [pc, #480]	; (8001904 <HAL_ADC_Init+0x300>)
 8001724:	f7ff fd2e 	bl	8001184 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7f5b      	ldrb	r3, [r3, #29]
 800172c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001732:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001738:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800173e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001746:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001748:	4313      	orrs	r3, r2
 800174a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001752:	2b01      	cmp	r3, #1
 8001754:	d106      	bne.n	8001764 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800175a:	3b01      	subs	r3, #1
 800175c:	045b      	lsls	r3, r3, #17
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001768:	2b00      	cmp	r3, #0
 800176a:	d009      	beq.n	8001780 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001770:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001778:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800177a:	69ba      	ldr	r2, [r7, #24]
 800177c:	4313      	orrs	r3, r2
 800177e:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	68da      	ldr	r2, [r3, #12]
 8001786:	4b60      	ldr	r3, [pc, #384]	; (8001908 <HAL_ADC_Init+0x304>)
 8001788:	4013      	ands	r3, r2
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6812      	ldr	r2, [r2, #0]
 800178e:	69b9      	ldr	r1, [r7, #24]
 8001790:	430b      	orrs	r3, r1
 8001792:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	691b      	ldr	r3, [r3, #16]
 800179a:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	430a      	orrs	r2, r1
 80017a8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff ff14 	bl	80015dc <LL_ADC_INJ_IsConversionOngoing>
 80017b4:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017b6:	697b      	ldr	r3, [r7, #20]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d16d      	bne.n	8001898 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d16a      	bne.n	8001898 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80017c6:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80017ce:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80017d0:	4313      	orrs	r3, r2
 80017d2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	68db      	ldr	r3, [r3, #12]
 80017da:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017de:	f023 0302 	bic.w	r3, r3, #2
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	6812      	ldr	r2, [r2, #0]
 80017e6:	69b9      	ldr	r1, [r7, #24]
 80017e8:	430b      	orrs	r3, r1
 80017ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	691b      	ldr	r3, [r3, #16]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d017      	beq.n	8001824 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	691a      	ldr	r2, [r3, #16]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001802:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800180c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001810:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001814:	687a      	ldr	r2, [r7, #4]
 8001816:	6911      	ldr	r1, [r2, #16]
 8001818:	687a      	ldr	r2, [r7, #4]
 800181a:	6812      	ldr	r2, [r2, #0]
 800181c:	430b      	orrs	r3, r1
 800181e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001822:	e013      	b.n	800184c <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	691a      	ldr	r2, [r3, #16]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001832:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800183c:	687a      	ldr	r2, [r7, #4]
 800183e:	6812      	ldr	r2, [r2, #0]
 8001840:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001844:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001848:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001852:	2b01      	cmp	r3, #1
 8001854:	d118      	bne.n	8001888 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	691b      	ldr	r3, [r3, #16]
 800185c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001860:	f023 0304 	bic.w	r3, r3, #4
 8001864:	687a      	ldr	r2, [r7, #4]
 8001866:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800186c:	4311      	orrs	r1, r2
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001872:	4311      	orrs	r1, r2
 8001874:	687a      	ldr	r2, [r7, #4]
 8001876:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001878:	430a      	orrs	r2, r1
 800187a:	431a      	orrs	r2, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f042 0201 	orr.w	r2, r2, #1
 8001884:	611a      	str	r2, [r3, #16]
 8001886:	e007      	b.n	8001898 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	691a      	ldr	r2, [r3, #16]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f022 0201 	bic.w	r2, r2, #1
 8001896:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	695b      	ldr	r3, [r3, #20]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d10c      	bne.n	80018ba <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f023 010f 	bic.w	r1, r3, #15
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6a1b      	ldr	r3, [r3, #32]
 80018ae:	1e5a      	subs	r2, r3, #1
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	430a      	orrs	r2, r1
 80018b6:	631a      	str	r2, [r3, #48]	; 0x30
 80018b8:	e007      	b.n	80018ca <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f022 020f 	bic.w	r2, r2, #15
 80018c8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018ce:	f023 0303 	bic.w	r3, r3, #3
 80018d2:	f043 0201 	orr.w	r2, r3, #1
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	65da      	str	r2, [r3, #92]	; 0x5c
 80018da:	e007      	b.n	80018ec <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018e0:	f043 0210 	orr.w	r2, r3, #16
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80018ec:	7ffb      	ldrb	r3, [r7, #31]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3724      	adds	r7, #36	; 0x24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd90      	pop	{r4, r7, pc}
 80018f6:	bf00      	nop
 80018f8:	20000000 	.word	0x20000000
 80018fc:	053e2d63 	.word	0x053e2d63
 8001900:	50000100 	.word	0x50000100
 8001904:	50000300 	.word	0x50000300
 8001908:	fff04007 	.word	0xfff04007

0800190c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b086      	sub	sp, #24
 8001910:	af00      	add	r7, sp, #0
 8001912:	60f8      	str	r0, [r7, #12]
 8001914:	60b9      	str	r1, [r7, #8]
 8001916:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001918:	4851      	ldr	r0, [pc, #324]	; (8001a60 <HAL_ADC_Start_DMA+0x154>)
 800191a:	f7ff fda7 	bl	800146c <LL_ADC_GetMultimode>
 800191e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fe46 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	f040 808f 	bne.w	8001a50 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001938:	2b01      	cmp	r3, #1
 800193a:	d101      	bne.n	8001940 <HAL_ADC_Start_DMA+0x34>
 800193c:	2302      	movs	r3, #2
 800193e:	e08a      	b.n	8001a56 <HAL_ADC_Start_DMA+0x14a>
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	2201      	movs	r2, #1
 8001944:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	2b00      	cmp	r3, #0
 800194c:	d005      	beq.n	800195a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	2b05      	cmp	r3, #5
 8001952:	d002      	beq.n	800195a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	2b09      	cmp	r3, #9
 8001958:	d173      	bne.n	8001a42 <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800195a:	68f8      	ldr	r0, [r7, #12]
 800195c:	f000 feb2 	bl	80026c4 <ADC_Enable>
 8001960:	4603      	mov	r3, r0
 8001962:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001964:	7dfb      	ldrb	r3, [r7, #23]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d166      	bne.n	8001a38 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800196e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001972:	f023 0301 	bic.w	r3, r3, #1
 8001976:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	4a38      	ldr	r2, [pc, #224]	; (8001a64 <HAL_ADC_Start_DMA+0x158>)
 8001984:	4293      	cmp	r3, r2
 8001986:	d002      	beq.n	800198e <HAL_ADC_Start_DMA+0x82>
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	e001      	b.n	8001992 <HAL_ADC_Start_DMA+0x86>
 800198e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001992:	68fa      	ldr	r2, [r7, #12]
 8001994:	6812      	ldr	r2, [r2, #0]
 8001996:	4293      	cmp	r3, r2
 8001998:	d002      	beq.n	80019a0 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d105      	bne.n	80019ac <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019a4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d006      	beq.n	80019c6 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019bc:	f023 0206 	bic.w	r2, r3, #6
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	661a      	str	r2, [r3, #96]	; 0x60
 80019c4:	e002      	b.n	80019cc <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2200      	movs	r2, #0
 80019ca:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019d0:	4a25      	ldr	r2, [pc, #148]	; (8001a68 <HAL_ADC_Start_DMA+0x15c>)
 80019d2:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019d8:	4a24      	ldr	r2, [pc, #144]	; (8001a6c <HAL_ADC_Start_DMA+0x160>)
 80019da:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80019e0:	4a23      	ldr	r2, [pc, #140]	; (8001a70 <HAL_ADC_Start_DMA+0x164>)
 80019e2:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	221c      	movs	r2, #28
 80019ea:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	685a      	ldr	r2, [r3, #4]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f042 0210 	orr.w	r2, r2, #16
 8001a02:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	68da      	ldr	r2, [r3, #12]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f042 0201 	orr.w	r2, r2, #1
 8001a12:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	3340      	adds	r3, #64	; 0x40
 8001a1e:	4619      	mov	r1, r3
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f001 fa1c 	bl	8002e60 <HAL_DMA_Start_IT>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff fdac 	bl	800158e <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001a36:	e00d      	b.n	8001a54 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8001a40:	e008      	b.n	8001a54 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8001a4e:	e001      	b.n	8001a54 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001a50:	2302      	movs	r3, #2
 8001a52:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a54:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3718      	adds	r7, #24
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	50000300 	.word	0x50000300
 8001a64:	50000100 	.word	0x50000100
 8001a68:	080027d1 	.word	0x080027d1
 8001a6c:	080028a9 	.word	0x080028a9
 8001a70:	080028c5 	.word	0x080028c5

08001a74 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	; 0x28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a90:	4883      	ldr	r0, [pc, #524]	; (8001ca0 <HAL_ADC_IRQHandler+0x22c>)
 8001a92:	f7ff fceb 	bl	800146c <LL_ADC_GetMultimode>
 8001a96:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001a98:	69fb      	ldr	r3, [r7, #28]
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d017      	beq.n	8001ad2 <HAL_ADC_IRQHandler+0x5e>
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	f003 0302 	and.w	r3, r3, #2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d012      	beq.n	8001ad2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ab0:	f003 0310 	and.w	r3, r3, #16
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d105      	bne.n	8001ac4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001abc:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f000 ff65 	bl	8002994 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2202      	movs	r2, #2
 8001ad0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	f003 0304 	and.w	r3, r3, #4
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d004      	beq.n	8001ae6 <HAL_ADC_IRQHandler+0x72>
 8001adc:	69bb      	ldr	r3, [r7, #24]
 8001ade:	f003 0304 	and.w	r3, r3, #4
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d10a      	bne.n	8001afc <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	f000 8085 	beq.w	8001bfc <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	f003 0308 	and.w	r3, r3, #8
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d07f      	beq.n	8001bfc <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b00:	f003 0310 	and.w	r3, r3, #16
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d105      	bne.n	8001b14 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b0c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fc05 	bl	8001328 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d064      	beq.n	8001bee <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4a5e      	ldr	r2, [pc, #376]	; (8001ca4 <HAL_ADC_IRQHandler+0x230>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d002      	beq.n	8001b34 <HAL_ADC_IRQHandler+0xc0>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	e001      	b.n	8001b38 <HAL_ADC_IRQHandler+0xc4>
 8001b34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	6812      	ldr	r2, [r2, #0]
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d008      	beq.n	8001b52 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d005      	beq.n	8001b52 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	2b05      	cmp	r3, #5
 8001b4a:	d002      	beq.n	8001b52 <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	2b09      	cmp	r3, #9
 8001b50:	d104      	bne.n	8001b5c <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68db      	ldr	r3, [r3, #12]
 8001b58:	623b      	str	r3, [r7, #32]
 8001b5a:	e00d      	b.n	8001b78 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a50      	ldr	r2, [pc, #320]	; (8001ca4 <HAL_ADC_IRQHandler+0x230>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d002      	beq.n	8001b6c <HAL_ADC_IRQHandler+0xf8>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	e001      	b.n	8001b70 <HAL_ADC_IRQHandler+0xfc>
 8001b6c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001b70:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001b78:	6a3b      	ldr	r3, [r7, #32]
 8001b7a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d135      	bne.n	8001bee <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b08      	cmp	r3, #8
 8001b8e:	d12e      	bne.n	8001bee <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff fd0e 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d11a      	bne.n	8001bd6 <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f022 020c 	bic.w	r2, r2, #12
 8001bae:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bb4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d112      	bne.n	8001bee <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bcc:	f043 0201 	orr.w	r2, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bd4:	e00b      	b.n	8001bee <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bda:	f043 0210 	orr.w	r2, r3, #16
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001be6:	f043 0201 	orr.w	r2, r3, #1
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7fe fee6 	bl	80009c0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	220c      	movs	r2, #12
 8001bfa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001bfc:	69fb      	ldr	r3, [r7, #28]
 8001bfe:	f003 0320 	and.w	r3, r3, #32
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d004      	beq.n	8001c10 <HAL_ADC_IRQHandler+0x19c>
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	f003 0320 	and.w	r3, r3, #32
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d10b      	bne.n	8001c28 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	f000 809e 	beq.w	8001d58 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	f000 8098 	beq.w	8001d58 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c2c:	f003 0310 	and.w	r3, r3, #16
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d105      	bne.n	8001c40 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c38:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4618      	mov	r0, r3
 8001c46:	f7ff fbae 	bl	80013a6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001c4a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff fb69 	bl	8001328 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c56:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a11      	ldr	r2, [pc, #68]	; (8001ca4 <HAL_ADC_IRQHandler+0x230>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d002      	beq.n	8001c68 <HAL_ADC_IRQHandler+0x1f4>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	e001      	b.n	8001c6c <HAL_ADC_IRQHandler+0x1f8>
 8001c68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001c6c:	687a      	ldr	r2, [r7, #4]
 8001c6e:	6812      	ldr	r2, [r2, #0]
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d008      	beq.n	8001c86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d005      	beq.n	8001c86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	2b06      	cmp	r3, #6
 8001c7e:	d002      	beq.n	8001c86 <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	2b07      	cmp	r3, #7
 8001c84:	d104      	bne.n	8001c90 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	623b      	str	r3, [r7, #32]
 8001c8e:	e011      	b.n	8001cb4 <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a03      	ldr	r2, [pc, #12]	; (8001ca4 <HAL_ADC_IRQHandler+0x230>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d006      	beq.n	8001ca8 <HAL_ADC_IRQHandler+0x234>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	e005      	b.n	8001cac <HAL_ADC_IRQHandler+0x238>
 8001ca0:	50000300 	.word	0x50000300
 8001ca4:	50000100 	.word	0x50000100
 8001ca8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001cac:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001cae:	693b      	ldr	r3, [r7, #16]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d047      	beq.n	8001d4a <HAL_ADC_IRQHandler+0x2d6>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001cba:	6a3b      	ldr	r3, [r7, #32]
 8001cbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d007      	beq.n	8001cd4 <HAL_ADC_IRQHandler+0x260>
 8001cc4:	68bb      	ldr	r3, [r7, #8]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d03f      	beq.n	8001d4a <HAL_ADC_IRQHandler+0x2d6>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001cca:	6a3b      	ldr	r3, [r7, #32]
 8001ccc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d13a      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x2d6>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cde:	2b40      	cmp	r3, #64	; 0x40
 8001ce0:	d133      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x2d6>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001ce2:	6a3b      	ldr	r3, [r7, #32]
 8001ce4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d12e      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x2d6>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fc73 	bl	80015dc <LL_ADC_INJ_IsConversionOngoing>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d11a      	bne.n	8001d32 <HAL_ADC_IRQHandler+0x2be>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001d0a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d10:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d112      	bne.n	8001d4a <HAL_ADC_IRQHandler+0x2d6>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d28:	f043 0201 	orr.w	r2, r3, #1
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d30:	e00b      	b.n	8001d4a <HAL_ADC_IRQHandler+0x2d6>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d36:	f043 0210 	orr.w	r2, r3, #16
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d42:	f043 0201 	orr.w	r2, r3, #1
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 fdfa 	bl	8002944 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2260      	movs	r2, #96	; 0x60
 8001d56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d011      	beq.n	8001d86 <HAL_ADC_IRQHandler+0x312>
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d00c      	beq.n	8001d86 <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d70:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 f89f 	bl	8001ebc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2280      	movs	r2, #128	; 0x80
 8001d84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d012      	beq.n	8001db6 <HAL_ADC_IRQHandler+0x342>
 8001d90:	69bb      	ldr	r3, [r7, #24]
 8001d92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00d      	beq.n	8001db6 <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d9e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 fde0 	bl	800296c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001db4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d012      	beq.n	8001de6 <HAL_ADC_IRQHandler+0x372>
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d00d      	beq.n	8001de6 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001dce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001dd6:	6878      	ldr	r0, [r7, #4]
 8001dd8:	f000 fdd2 	bl	8002980 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001de4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	f003 0310 	and.w	r3, r3, #16
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d036      	beq.n	8001e5e <HAL_ADC_IRQHandler+0x3ea>
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	f003 0310 	and.w	r3, r3, #16
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d031      	beq.n	8001e5e <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d102      	bne.n	8001e08 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 8001e02:	2301      	movs	r3, #1
 8001e04:	627b      	str	r3, [r7, #36]	; 0x24
 8001e06:	e014      	b.n	8001e32 <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d008      	beq.n	8001e20 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001e0e:	4825      	ldr	r0, [pc, #148]	; (8001ea4 <HAL_ADC_IRQHandler+0x430>)
 8001e10:	f7ff fb3a 	bl	8001488 <LL_ADC_GetMultiDMATransfer>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00b      	beq.n	8001e32 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8001e1e:	e008      	b.n	8001e32 <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8001e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d10e      	bne.n	8001e56 <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e48:	f043 0202 	orr.w	r2, r3, #2
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 f83d 	bl	8001ed0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2210      	movs	r2, #16
 8001e5c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001e5e:	69fb      	ldr	r3, [r7, #28]
 8001e60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d018      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x426>
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d013      	beq.n	8001e9a <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e76:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e82:	f043 0208 	orr.w	r2, r3, #8
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e92:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 fd5f 	bl	8002958 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001e9a:	bf00      	nop
 8001e9c:	3728      	adds	r7, #40	; 0x28
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	50000300 	.word	0x50000300

08001ea8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b083      	sub	sp, #12
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b0b6      	sub	sp, #216	; 0xd8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d101      	bne.n	8001f06 <HAL_ADC_ConfigChannel+0x22>
 8001f02:	2302      	movs	r3, #2
 8001f04:	e3c8      	b.n	8002698 <HAL_ADC_ConfigChannel+0x7b4>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fb4f 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	f040 83ad 	bne.w	800267a <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6818      	ldr	r0, [r3, #0]
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	6859      	ldr	r1, [r3, #4]
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	f7ff fa0e 	bl	800134e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff fb3d 	bl	80015b6 <LL_ADC_REG_IsConversionOngoing>
 8001f3c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff fb49 	bl	80015dc <LL_ADC_INJ_IsConversionOngoing>
 8001f4a:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f4e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	f040 81d9 	bne.w	800230a <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f040 81d4 	bne.w	800230a <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001f6a:	d10f      	bne.n	8001f8c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6818      	ldr	r0, [r3, #0]
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2200      	movs	r2, #0
 8001f76:	4619      	mov	r1, r3
 8001f78:	f7ff fa28 	bl	80013cc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff f9bc 	bl	8001302 <LL_ADC_SetSamplingTimeCommonConfig>
 8001f8a:	e00e      	b.n	8001faa <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6818      	ldr	r0, [r3, #0]
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	6819      	ldr	r1, [r3, #0]
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	461a      	mov	r2, r3
 8001f9a:	f7ff fa17 	bl	80013cc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2100      	movs	r1, #0
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff f9ac 	bl	8001302 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	695a      	ldr	r2, [r3, #20]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	08db      	lsrs	r3, r3, #3
 8001fb6:	f003 0303 	and.w	r3, r3, #3
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	2b04      	cmp	r3, #4
 8001fca:	d022      	beq.n	8002012 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6818      	ldr	r0, [r3, #0]
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	6919      	ldr	r1, [r3, #16]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001fdc:	f7ff f906 	bl	80011ec <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6818      	ldr	r0, [r3, #0]
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	6919      	ldr	r1, [r3, #16]
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	699b      	ldr	r3, [r3, #24]
 8001fec:	461a      	mov	r2, r3
 8001fee:	f7ff f952 	bl	8001296 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6818      	ldr	r0, [r3, #0]
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001ffa:	683b      	ldr	r3, [r7, #0]
 8001ffc:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d102      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x124>
 8002002:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002006:	e000      	b.n	800200a <HAL_ADC_ConfigChannel+0x126>
 8002008:	2300      	movs	r3, #0
 800200a:	461a      	mov	r2, r3
 800200c:	f7ff f95e 	bl	80012cc <LL_ADC_SetOffsetSaturation>
 8002010:	e17b      	b.n	800230a <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2100      	movs	r1, #0
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff f90b 	bl	8001234 <LL_ADC_GetOffsetChannel>
 800201e:	4603      	mov	r3, r0
 8002020:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002024:	2b00      	cmp	r3, #0
 8002026:	d10a      	bne.n	800203e <HAL_ADC_ConfigChannel+0x15a>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2100      	movs	r1, #0
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff f900 	bl	8001234 <LL_ADC_GetOffsetChannel>
 8002034:	4603      	mov	r3, r0
 8002036:	0e9b      	lsrs	r3, r3, #26
 8002038:	f003 021f 	and.w	r2, r3, #31
 800203c:	e01e      	b.n	800207c <HAL_ADC_ConfigChannel+0x198>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2100      	movs	r1, #0
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff f8f5 	bl	8001234 <LL_ADC_GetOffsetChannel>
 800204a:	4603      	mov	r3, r0
 800204c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002050:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002054:	fa93 f3a3 	rbit	r3, r3
 8002058:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800205c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002060:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002064:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d101      	bne.n	8002070 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 800206c:	2320      	movs	r3, #32
 800206e:	e004      	b.n	800207a <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002070:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002074:	fab3 f383 	clz	r3, r3
 8002078:	b2db      	uxtb	r3, r3
 800207a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002084:	2b00      	cmp	r3, #0
 8002086:	d105      	bne.n	8002094 <HAL_ADC_ConfigChannel+0x1b0>
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	0e9b      	lsrs	r3, r3, #26
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	e018      	b.n	80020c6 <HAL_ADC_ConfigChannel+0x1e2>
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80020a0:	fa93 f3a3 	rbit	r3, r3
 80020a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80020a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80020ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80020b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d101      	bne.n	80020bc <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80020b8:	2320      	movs	r3, #32
 80020ba:	e004      	b.n	80020c6 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80020bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80020c0:	fab3 f383 	clz	r3, r3
 80020c4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020c6:	429a      	cmp	r2, r3
 80020c8:	d106      	bne.n	80020d8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2200      	movs	r2, #0
 80020d0:	2100      	movs	r1, #0
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff f8c4 	bl	8001260 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2101      	movs	r1, #1
 80020de:	4618      	mov	r0, r3
 80020e0:	f7ff f8a8 	bl	8001234 <LL_ADC_GetOffsetChannel>
 80020e4:	4603      	mov	r3, r0
 80020e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d10a      	bne.n	8002104 <HAL_ADC_ConfigChannel+0x220>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	2101      	movs	r1, #1
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff f89d 	bl	8001234 <LL_ADC_GetOffsetChannel>
 80020fa:	4603      	mov	r3, r0
 80020fc:	0e9b      	lsrs	r3, r3, #26
 80020fe:	f003 021f 	and.w	r2, r3, #31
 8002102:	e01e      	b.n	8002142 <HAL_ADC_ConfigChannel+0x25e>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	2101      	movs	r1, #1
 800210a:	4618      	mov	r0, r3
 800210c:	f7ff f892 	bl	8001234 <LL_ADC_GetOffsetChannel>
 8002110:	4603      	mov	r3, r0
 8002112:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002116:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800211a:	fa93 f3a3 	rbit	r3, r3
 800211e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002122:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002126:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800212a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002132:	2320      	movs	r3, #32
 8002134:	e004      	b.n	8002140 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002136:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800213a:	fab3 f383 	clz	r3, r3
 800213e:	b2db      	uxtb	r3, r3
 8002140:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800214a:	2b00      	cmp	r3, #0
 800214c:	d105      	bne.n	800215a <HAL_ADC_ConfigChannel+0x276>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	0e9b      	lsrs	r3, r3, #26
 8002154:	f003 031f 	and.w	r3, r3, #31
 8002158:	e018      	b.n	800218c <HAL_ADC_ConfigChannel+0x2a8>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002162:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002166:	fa93 f3a3 	rbit	r3, r3
 800216a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800216e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002172:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002176:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800217a:	2b00      	cmp	r3, #0
 800217c:	d101      	bne.n	8002182 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 800217e:	2320      	movs	r3, #32
 8002180:	e004      	b.n	800218c <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002182:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002186:	fab3 f383 	clz	r3, r3
 800218a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800218c:	429a      	cmp	r2, r3
 800218e:	d106      	bne.n	800219e <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	2200      	movs	r2, #0
 8002196:	2101      	movs	r1, #1
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff f861 	bl	8001260 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	2102      	movs	r1, #2
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff f845 	bl	8001234 <LL_ADC_GetOffsetChannel>
 80021aa:	4603      	mov	r3, r0
 80021ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d10a      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x2e6>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	2102      	movs	r1, #2
 80021ba:	4618      	mov	r0, r3
 80021bc:	f7ff f83a 	bl	8001234 <LL_ADC_GetOffsetChannel>
 80021c0:	4603      	mov	r3, r0
 80021c2:	0e9b      	lsrs	r3, r3, #26
 80021c4:	f003 021f 	and.w	r2, r3, #31
 80021c8:	e01e      	b.n	8002208 <HAL_ADC_ConfigChannel+0x324>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	2102      	movs	r1, #2
 80021d0:	4618      	mov	r0, r3
 80021d2:	f7ff f82f 	bl	8001234 <LL_ADC_GetOffsetChannel>
 80021d6:	4603      	mov	r3, r0
 80021d8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021dc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021e0:	fa93 f3a3 	rbit	r3, r3
 80021e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80021e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80021ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80021f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d101      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80021f8:	2320      	movs	r3, #32
 80021fa:	e004      	b.n	8002206 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80021fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002200:	fab3 f383 	clz	r3, r3
 8002204:	b2db      	uxtb	r3, r3
 8002206:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002210:	2b00      	cmp	r3, #0
 8002212:	d105      	bne.n	8002220 <HAL_ADC_ConfigChannel+0x33c>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	0e9b      	lsrs	r3, r3, #26
 800221a:	f003 031f 	and.w	r3, r3, #31
 800221e:	e016      	b.n	800224e <HAL_ADC_ConfigChannel+0x36a>
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002228:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800222c:	fa93 f3a3 	rbit	r3, r3
 8002230:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002232:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002238:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800223c:	2b00      	cmp	r3, #0
 800223e:	d101      	bne.n	8002244 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8002240:	2320      	movs	r3, #32
 8002242:	e004      	b.n	800224e <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8002244:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002248:	fab3 f383 	clz	r3, r3
 800224c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800224e:	429a      	cmp	r2, r3
 8002250:	d106      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	2200      	movs	r2, #0
 8002258:	2102      	movs	r1, #2
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff f800 	bl	8001260 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2103      	movs	r1, #3
 8002266:	4618      	mov	r0, r3
 8002268:	f7fe ffe4 	bl	8001234 <LL_ADC_GetOffsetChannel>
 800226c:	4603      	mov	r3, r0
 800226e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10a      	bne.n	800228c <HAL_ADC_ConfigChannel+0x3a8>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	2103      	movs	r1, #3
 800227c:	4618      	mov	r0, r3
 800227e:	f7fe ffd9 	bl	8001234 <LL_ADC_GetOffsetChannel>
 8002282:	4603      	mov	r3, r0
 8002284:	0e9b      	lsrs	r3, r3, #26
 8002286:	f003 021f 	and.w	r2, r3, #31
 800228a:	e017      	b.n	80022bc <HAL_ADC_ConfigChannel+0x3d8>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	2103      	movs	r1, #3
 8002292:	4618      	mov	r0, r3
 8002294:	f7fe ffce 	bl	8001234 <LL_ADC_GetOffsetChannel>
 8002298:	4603      	mov	r3, r0
 800229a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800229e:	fa93 f3a3 	rbit	r3, r3
 80022a2:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80022a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80022a6:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80022a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80022ae:	2320      	movs	r3, #32
 80022b0:	e003      	b.n	80022ba <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80022b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80022b4:	fab3 f383 	clz	r3, r3
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d105      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x3f0>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0e9b      	lsrs	r3, r3, #26
 80022ce:	f003 031f 	and.w	r3, r3, #31
 80022d2:	e011      	b.n	80022f8 <HAL_ADC_ConfigChannel+0x414>
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80022dc:	fa93 f3a3 	rbit	r3, r3
 80022e0:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80022e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80022e4:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80022e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80022ec:	2320      	movs	r3, #32
 80022ee:	e003      	b.n	80022f8 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80022f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022f2:	fab3 f383 	clz	r3, r3
 80022f6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d106      	bne.n	800230a <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2200      	movs	r2, #0
 8002302:	2103      	movs	r1, #3
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe ffab 	bl	8001260 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff f92a 	bl	8001568 <LL_ADC_IsEnabled>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	f040 8140 	bne.w	800259c <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	6819      	ldr	r1, [r3, #0]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	68db      	ldr	r3, [r3, #12]
 8002328:	461a      	mov	r2, r3
 800232a:	f7ff f87b 	bl	8001424 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	4a8f      	ldr	r2, [pc, #572]	; (8002570 <HAL_ADC_ConfigChannel+0x68c>)
 8002334:	4293      	cmp	r3, r2
 8002336:	f040 8131 	bne.w	800259c <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10b      	bne.n	8002362 <HAL_ADC_ConfigChannel+0x47e>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	0e9b      	lsrs	r3, r3, #26
 8002350:	3301      	adds	r3, #1
 8002352:	f003 031f 	and.w	r3, r3, #31
 8002356:	2b09      	cmp	r3, #9
 8002358:	bf94      	ite	ls
 800235a:	2301      	movls	r3, #1
 800235c:	2300      	movhi	r3, #0
 800235e:	b2db      	uxtb	r3, r3
 8002360:	e019      	b.n	8002396 <HAL_ADC_ConfigChannel+0x4b2>
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002368:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800236a:	fa93 f3a3 	rbit	r3, r3
 800236e:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002370:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002372:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002374:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800237a:	2320      	movs	r3, #32
 800237c:	e003      	b.n	8002386 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800237e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002380:	fab3 f383 	clz	r3, r3
 8002384:	b2db      	uxtb	r3, r3
 8002386:	3301      	adds	r3, #1
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	2b09      	cmp	r3, #9
 800238e:	bf94      	ite	ls
 8002390:	2301      	movls	r3, #1
 8002392:	2300      	movhi	r3, #0
 8002394:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002396:	2b00      	cmp	r3, #0
 8002398:	d079      	beq.n	800248e <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d107      	bne.n	80023b6 <HAL_ADC_ConfigChannel+0x4d2>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	0e9b      	lsrs	r3, r3, #26
 80023ac:	3301      	adds	r3, #1
 80023ae:	069b      	lsls	r3, r3, #26
 80023b0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023b4:	e015      	b.n	80023e2 <HAL_ADC_ConfigChannel+0x4fe>
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023be:	fa93 f3a3 	rbit	r3, r3
 80023c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80023c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023c6:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80023c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80023ce:	2320      	movs	r3, #32
 80023d0:	e003      	b.n	80023da <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80023d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80023d4:	fab3 f383 	clz	r3, r3
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	3301      	adds	r3, #1
 80023dc:	069b      	lsls	r3, r3, #26
 80023de:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d109      	bne.n	8002402 <HAL_ADC_ConfigChannel+0x51e>
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	0e9b      	lsrs	r3, r3, #26
 80023f4:	3301      	adds	r3, #1
 80023f6:	f003 031f 	and.w	r3, r3, #31
 80023fa:	2101      	movs	r1, #1
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	e017      	b.n	8002432 <HAL_ADC_ConfigChannel+0x54e>
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002408:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800240a:	fa93 f3a3 	rbit	r3, r3
 800240e:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002410:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002412:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 800241a:	2320      	movs	r3, #32
 800241c:	e003      	b.n	8002426 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800241e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002420:	fab3 f383 	clz	r3, r3
 8002424:	b2db      	uxtb	r3, r3
 8002426:	3301      	adds	r3, #1
 8002428:	f003 031f 	and.w	r3, r3, #31
 800242c:	2101      	movs	r1, #1
 800242e:	fa01 f303 	lsl.w	r3, r1, r3
 8002432:	ea42 0103 	orr.w	r1, r2, r3
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800243e:	2b00      	cmp	r3, #0
 8002440:	d10a      	bne.n	8002458 <HAL_ADC_ConfigChannel+0x574>
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	0e9b      	lsrs	r3, r3, #26
 8002448:	3301      	adds	r3, #1
 800244a:	f003 021f 	and.w	r2, r3, #31
 800244e:	4613      	mov	r3, r2
 8002450:	005b      	lsls	r3, r3, #1
 8002452:	4413      	add	r3, r2
 8002454:	051b      	lsls	r3, r3, #20
 8002456:	e018      	b.n	800248a <HAL_ADC_ConfigChannel+0x5a6>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002460:	fa93 f3a3 	rbit	r3, r3
 8002464:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002468:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800246a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800246c:	2b00      	cmp	r3, #0
 800246e:	d101      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8002470:	2320      	movs	r3, #32
 8002472:	e003      	b.n	800247c <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8002474:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002476:	fab3 f383 	clz	r3, r3
 800247a:	b2db      	uxtb	r3, r3
 800247c:	3301      	adds	r3, #1
 800247e:	f003 021f 	and.w	r2, r3, #31
 8002482:	4613      	mov	r3, r2
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	4413      	add	r3, r2
 8002488:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800248a:	430b      	orrs	r3, r1
 800248c:	e081      	b.n	8002592 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002496:	2b00      	cmp	r3, #0
 8002498:	d107      	bne.n	80024aa <HAL_ADC_ConfigChannel+0x5c6>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	0e9b      	lsrs	r3, r3, #26
 80024a0:	3301      	adds	r3, #1
 80024a2:	069b      	lsls	r3, r3, #26
 80024a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024a8:	e015      	b.n	80024d6 <HAL_ADC_ConfigChannel+0x5f2>
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b2:	fa93 f3a3 	rbit	r3, r3
 80024b6:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80024b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ba:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80024bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d101      	bne.n	80024c6 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80024c2:	2320      	movs	r3, #32
 80024c4:	e003      	b.n	80024ce <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80024c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024c8:	fab3 f383 	clz	r3, r3
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	3301      	adds	r3, #1
 80024d0:	069b      	lsls	r3, r3, #26
 80024d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d109      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x612>
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	0e9b      	lsrs	r3, r3, #26
 80024e8:	3301      	adds	r3, #1
 80024ea:	f003 031f 	and.w	r3, r3, #31
 80024ee:	2101      	movs	r1, #1
 80024f0:	fa01 f303 	lsl.w	r3, r1, r3
 80024f4:	e017      	b.n	8002526 <HAL_ADC_ConfigChannel+0x642>
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024fc:	6a3b      	ldr	r3, [r7, #32]
 80024fe:	fa93 f3a3 	rbit	r3, r3
 8002502:	61fb      	str	r3, [r7, #28]
  return result;
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250a:	2b00      	cmp	r3, #0
 800250c:	d101      	bne.n	8002512 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800250e:	2320      	movs	r3, #32
 8002510:	e003      	b.n	800251a <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8002512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002514:	fab3 f383 	clz	r3, r3
 8002518:	b2db      	uxtb	r3, r3
 800251a:	3301      	adds	r3, #1
 800251c:	f003 031f 	and.w	r3, r3, #31
 8002520:	2101      	movs	r1, #1
 8002522:	fa01 f303 	lsl.w	r3, r1, r3
 8002526:	ea42 0103 	orr.w	r1, r2, r3
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002532:	2b00      	cmp	r3, #0
 8002534:	d10d      	bne.n	8002552 <HAL_ADC_ConfigChannel+0x66e>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	0e9b      	lsrs	r3, r3, #26
 800253c:	3301      	adds	r3, #1
 800253e:	f003 021f 	and.w	r2, r3, #31
 8002542:	4613      	mov	r3, r2
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	4413      	add	r3, r2
 8002548:	3b1e      	subs	r3, #30
 800254a:	051b      	lsls	r3, r3, #20
 800254c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002550:	e01e      	b.n	8002590 <HAL_ADC_ConfigChannel+0x6ac>
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	fa93 f3a3 	rbit	r3, r3
 800255e:	613b      	str	r3, [r7, #16]
  return result;
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002564:	69bb      	ldr	r3, [r7, #24]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d104      	bne.n	8002574 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800256a:	2320      	movs	r3, #32
 800256c:	e006      	b.n	800257c <HAL_ADC_ConfigChannel+0x698>
 800256e:	bf00      	nop
 8002570:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	b2db      	uxtb	r3, r3
 800257c:	3301      	adds	r3, #1
 800257e:	f003 021f 	and.w	r2, r3, #31
 8002582:	4613      	mov	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	3b1e      	subs	r3, #30
 800258a:	051b      	lsls	r3, r3, #20
 800258c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002590:	430b      	orrs	r3, r1
 8002592:	683a      	ldr	r2, [r7, #0]
 8002594:	6892      	ldr	r2, [r2, #8]
 8002596:	4619      	mov	r1, r3
 8002598:	f7fe ff18 	bl	80013cc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	4b3f      	ldr	r3, [pc, #252]	; (80026a0 <HAL_ADC_ConfigChannel+0x7bc>)
 80025a2:	4013      	ands	r3, r2
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d071      	beq.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80025a8:	483e      	ldr	r0, [pc, #248]	; (80026a4 <HAL_ADC_ConfigChannel+0x7c0>)
 80025aa:	f7fe fe11 	bl	80011d0 <LL_ADC_GetCommonPathInternalCh>
 80025ae:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a3c      	ldr	r2, [pc, #240]	; (80026a8 <HAL_ADC_ConfigChannel+0x7c4>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d004      	beq.n	80025c6 <HAL_ADC_ConfigChannel+0x6e2>
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a3a      	ldr	r2, [pc, #232]	; (80026ac <HAL_ADC_ConfigChannel+0x7c8>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d127      	bne.n	8002616 <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80025c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d121      	bne.n	8002616 <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80025da:	d157      	bne.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80025dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80025e0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80025e4:	4619      	mov	r1, r3
 80025e6:	482f      	ldr	r0, [pc, #188]	; (80026a4 <HAL_ADC_ConfigChannel+0x7c0>)
 80025e8:	f7fe fddf 	bl	80011aa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025ec:	4b30      	ldr	r3, [pc, #192]	; (80026b0 <HAL_ADC_ConfigChannel+0x7cc>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	099b      	lsrs	r3, r3, #6
 80025f2:	4a30      	ldr	r2, [pc, #192]	; (80026b4 <HAL_ADC_ConfigChannel+0x7d0>)
 80025f4:	fba2 2303 	umull	r2, r3, r2, r3
 80025f8:	099b      	lsrs	r3, r3, #6
 80025fa:	1c5a      	adds	r2, r3, #1
 80025fc:	4613      	mov	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002606:	e002      	b.n	800260e <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	3b01      	subs	r3, #1
 800260c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f9      	bne.n	8002608 <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002614:	e03a      	b.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a27      	ldr	r2, [pc, #156]	; (80026b8 <HAL_ADC_ConfigChannel+0x7d4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d113      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002620:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002624:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002628:	2b00      	cmp	r3, #0
 800262a:	d10d      	bne.n	8002648 <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a22      	ldr	r2, [pc, #136]	; (80026bc <HAL_ADC_ConfigChannel+0x7d8>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d02a      	beq.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002636:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800263a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800263e:	4619      	mov	r1, r3
 8002640:	4818      	ldr	r0, [pc, #96]	; (80026a4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002642:	f7fe fdb2 	bl	80011aa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002646:	e021      	b.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a1c      	ldr	r2, [pc, #112]	; (80026c0 <HAL_ADC_ConfigChannel+0x7dc>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d11c      	bne.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002652:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002656:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d116      	bne.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a16      	ldr	r2, [pc, #88]	; (80026bc <HAL_ADC_ConfigChannel+0x7d8>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d011      	beq.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002668:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800266c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002670:	4619      	mov	r1, r3
 8002672:	480c      	ldr	r0, [pc, #48]	; (80026a4 <HAL_ADC_ConfigChannel+0x7c0>)
 8002674:	f7fe fd99 	bl	80011aa <LL_ADC_SetCommonPathInternalCh>
 8002678:	e008      	b.n	800268c <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800267e:	f043 0220 	orr.w	r2, r3, #32
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002694:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002698:	4618      	mov	r0, r3
 800269a:	37d8      	adds	r7, #216	; 0xd8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	80080000 	.word	0x80080000
 80026a4:	50000300 	.word	0x50000300
 80026a8:	c3210000 	.word	0xc3210000
 80026ac:	90c00010 	.word	0x90c00010
 80026b0:	20000000 	.word	0x20000000
 80026b4:	053e2d63 	.word	0x053e2d63
 80026b8:	c7520000 	.word	0xc7520000
 80026bc:	50000100 	.word	0x50000100
 80026c0:	cb840000 	.word	0xcb840000

080026c4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80026cc:	2300      	movs	r3, #0
 80026ce:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7fe ff47 	bl	8001568 <LL_ADC_IsEnabled>
 80026da:	4603      	mov	r3, r0
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d169      	bne.n	80027b4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	689a      	ldr	r2, [r3, #8]
 80026e6:	4b36      	ldr	r3, [pc, #216]	; (80027c0 <ADC_Enable+0xfc>)
 80026e8:	4013      	ands	r3, r2
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d00d      	beq.n	800270a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f2:	f043 0210 	orr.w	r2, r3, #16
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026fe:	f043 0201 	orr.w	r2, r3, #1
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8002706:	2301      	movs	r3, #1
 8002708:	e055      	b.n	80027b6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7fe ff16 	bl	8001540 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002714:	482b      	ldr	r0, [pc, #172]	; (80027c4 <ADC_Enable+0x100>)
 8002716:	f7fe fd5b 	bl	80011d0 <LL_ADC_GetCommonPathInternalCh>
 800271a:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800271c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002720:	2b00      	cmp	r3, #0
 8002722:	d013      	beq.n	800274c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002724:	4b28      	ldr	r3, [pc, #160]	; (80027c8 <ADC_Enable+0x104>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	099b      	lsrs	r3, r3, #6
 800272a:	4a28      	ldr	r2, [pc, #160]	; (80027cc <ADC_Enable+0x108>)
 800272c:	fba2 2303 	umull	r2, r3, r2, r3
 8002730:	099b      	lsrs	r3, r3, #6
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	4613      	mov	r3, r2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	4413      	add	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800273e:	e002      	b.n	8002746 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	3b01      	subs	r3, #1
 8002744:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d1f9      	bne.n	8002740 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800274c:	f7fe fcec 	bl	8001128 <HAL_GetTick>
 8002750:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002752:	e028      	b.n	80027a6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7fe ff05 	bl	8001568 <LL_ADC_IsEnabled>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d104      	bne.n	800276e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f7fe fee9 	bl	8001540 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800276e:	f7fe fcdb 	bl	8001128 <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	1ad3      	subs	r3, r2, r3
 8002778:	2b02      	cmp	r3, #2
 800277a:	d914      	bls.n	80027a6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b01      	cmp	r3, #1
 8002788:	d00d      	beq.n	80027a6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800278e:	f043 0210 	orr.w	r2, r3, #16
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800279a:	f043 0201 	orr.w	r2, r3, #1
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e007      	b.n	80027b6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f003 0301 	and.w	r3, r3, #1
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d1cf      	bne.n	8002754 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80027b4:	2300      	movs	r3, #0
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
 80027be:	bf00      	nop
 80027c0:	8000003f 	.word	0x8000003f
 80027c4:	50000300 	.word	0x50000300
 80027c8:	20000000 	.word	0x20000000
 80027cc:	053e2d63 	.word	0x053e2d63

080027d0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027dc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027e2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d14b      	bne.n	8002882 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f003 0308 	and.w	r3, r3, #8
 8002800:	2b00      	cmp	r3, #0
 8002802:	d021      	beq.n	8002848 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7fe fd8d 	bl	8001328 <LL_ADC_REG_IsTriggerSourceSWStart>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d032      	beq.n	800287a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d12b      	bne.n	800287a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002826:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002832:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d11f      	bne.n	800287a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800283e:	f043 0201 	orr.w	r2, r3, #1
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	65da      	str	r2, [r3, #92]	; 0x5c
 8002846:	e018      	b.n	800287a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	68db      	ldr	r3, [r3, #12]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d111      	bne.n	800287a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800285a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002866:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002872:	f043 0201 	orr.w	r2, r3, #1
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800287a:	68f8      	ldr	r0, [r7, #12]
 800287c:	f7fe f8a0 	bl	80009c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002880:	e00e      	b.n	80028a0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002886:	f003 0310 	and.w	r3, r3, #16
 800288a:	2b00      	cmp	r3, #0
 800288c:	d003      	beq.n	8002896 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800288e:	68f8      	ldr	r0, [r7, #12]
 8002890:	f7ff fb1e 	bl	8001ed0 <HAL_ADC_ErrorCallback>
}
 8002894:	e004      	b.n	80028a0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	4798      	blx	r3
}
 80028a0:	bf00      	nop
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80028b6:	68f8      	ldr	r0, [r7, #12]
 80028b8:	f7ff faf6 	bl	8001ea8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028bc:	bf00      	nop
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028d6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028e2:	f043 0204 	orr.w	r2, r3, #4
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80028ea:	68f8      	ldr	r0, [r7, #12]
 80028ec:	f7ff faf0 	bl	8001ed0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80028f0:	bf00      	nop
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <LL_ADC_IsEnabled>:
{
 80028f8:	b480      	push	{r7}
 80028fa:	b083      	sub	sp, #12
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d101      	bne.n	8002910 <LL_ADC_IsEnabled+0x18>
 800290c:	2301      	movs	r3, #1
 800290e:	e000      	b.n	8002912 <LL_ADC_IsEnabled+0x1a>
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <LL_ADC_REG_IsConversionOngoing>:
{
 800291e:	b480      	push	{r7}
 8002920:	b083      	sub	sp, #12
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b04      	cmp	r3, #4
 8002930:	d101      	bne.n	8002936 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002932:	2301      	movs	r3, #1
 8002934:	e000      	b.n	8002938 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002936:	2300      	movs	r3, #0
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800294c:	bf00      	nop
 800294e:	370c      	adds	r7, #12
 8002950:	46bd      	mov	sp, r7
 8002952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002956:	4770      	bx	lr

08002958 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a6:	4770      	bx	lr

080029a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80029a8:	b590      	push	{r4, r7, lr}
 80029aa:	b0a1      	sub	sp, #132	; 0x84
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b2:	2300      	movs	r3, #0
 80029b4:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80029be:	2b01      	cmp	r3, #1
 80029c0:	d101      	bne.n	80029c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e08b      	b.n	8002ade <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80029ce:	2300      	movs	r3, #0
 80029d0:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80029d2:	2300      	movs	r3, #0
 80029d4:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029de:	d102      	bne.n	80029e6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80029e0:	4b41      	ldr	r3, [pc, #260]	; (8002ae8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80029e2:	60bb      	str	r3, [r7, #8]
 80029e4:	e001      	b.n	80029ea <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80029e6:	2300      	movs	r3, #0
 80029e8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10b      	bne.n	8002a08 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f4:	f043 0220 	orr.w	r2, r3, #32
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e06a      	b.n	8002ade <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7ff ff87 	bl	800291e <LL_ADC_REG_IsConversionOngoing>
 8002a10:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4618      	mov	r0, r3
 8002a18:	f7ff ff81 	bl	800291e <LL_ADC_REG_IsConversionOngoing>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d14c      	bne.n	8002abc <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002a22:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d149      	bne.n	8002abc <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002a28:	4b30      	ldr	r3, [pc, #192]	; (8002aec <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002a2a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d028      	beq.n	8002a86 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002a34:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a36:	689b      	ldr	r3, [r3, #8]
 8002a38:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	6859      	ldr	r1, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002a46:	035b      	lsls	r3, r3, #13
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	431a      	orrs	r2, r3
 8002a4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a4e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a50:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a54:	f7ff ff50 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a58:	4604      	mov	r4, r0
 8002a5a:	4823      	ldr	r0, [pc, #140]	; (8002ae8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002a5c:	f7ff ff4c 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a60:	4603      	mov	r3, r0
 8002a62:	4323      	orrs	r3, r4
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d133      	bne.n	8002ad0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002a68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a70:	f023 030f 	bic.w	r3, r3, #15
 8002a74:	683a      	ldr	r2, [r7, #0]
 8002a76:	6811      	ldr	r1, [r2, #0]
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	6892      	ldr	r2, [r2, #8]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a82:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002a84:	e024      	b.n	8002ad0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002a86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a90:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002a92:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002a96:	f7ff ff2f 	bl	80028f8 <LL_ADC_IsEnabled>
 8002a9a:	4604      	mov	r4, r0
 8002a9c:	4812      	ldr	r0, [pc, #72]	; (8002ae8 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002a9e:	f7ff ff2b 	bl	80028f8 <LL_ADC_IsEnabled>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4323      	orrs	r3, r4
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d112      	bne.n	8002ad0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002aaa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002ab2:	f023 030f 	bic.w	r3, r3, #15
 8002ab6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002ab8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002aba:	e009      	b.n	8002ad0 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ac0:	f043 0220 	orr.w	r2, r3, #32
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002ace:	e000      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ad0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002ada:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002ade:	4618      	mov	r0, r3
 8002ae0:	3784      	adds	r7, #132	; 0x84
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd90      	pop	{r4, r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	50000100 	.word	0x50000100
 8002aec:	50000300 	.word	0x50000300

08002af0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b00:	4b0c      	ldr	r3, [pc, #48]	; (8002b34 <__NVIC_SetPriorityGrouping+0x44>)
 8002b02:	68db      	ldr	r3, [r3, #12]
 8002b04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b22:	4a04      	ldr	r2, [pc, #16]	; (8002b34 <__NVIC_SetPriorityGrouping+0x44>)
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	60d3      	str	r3, [r2, #12]
}
 8002b28:	bf00      	nop
 8002b2a:	3714      	adds	r7, #20
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b32:	4770      	bx	lr
 8002b34:	e000ed00 	.word	0xe000ed00

08002b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b3c:	4b04      	ldr	r3, [pc, #16]	; (8002b50 <__NVIC_GetPriorityGrouping+0x18>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	0a1b      	lsrs	r3, r3, #8
 8002b42:	f003 0307 	and.w	r3, r3, #7
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	e000ed00 	.word	0xe000ed00

08002b54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	db0b      	blt.n	8002b7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b66:	79fb      	ldrb	r3, [r7, #7]
 8002b68:	f003 021f 	and.w	r2, r3, #31
 8002b6c:	4907      	ldr	r1, [pc, #28]	; (8002b8c <__NVIC_EnableIRQ+0x38>)
 8002b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b72:	095b      	lsrs	r3, r3, #5
 8002b74:	2001      	movs	r0, #1
 8002b76:	fa00 f202 	lsl.w	r2, r0, r2
 8002b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	e000e100 	.word	0xe000e100

08002b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	4603      	mov	r3, r0
 8002b98:	6039      	str	r1, [r7, #0]
 8002b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	db0a      	blt.n	8002bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	b2da      	uxtb	r2, r3
 8002ba8:	490c      	ldr	r1, [pc, #48]	; (8002bdc <__NVIC_SetPriority+0x4c>)
 8002baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bae:	0112      	lsls	r2, r2, #4
 8002bb0:	b2d2      	uxtb	r2, r2
 8002bb2:	440b      	add	r3, r1
 8002bb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bb8:	e00a      	b.n	8002bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	b2da      	uxtb	r2, r3
 8002bbe:	4908      	ldr	r1, [pc, #32]	; (8002be0 <__NVIC_SetPriority+0x50>)
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	f003 030f 	and.w	r3, r3, #15
 8002bc6:	3b04      	subs	r3, #4
 8002bc8:	0112      	lsls	r2, r2, #4
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	440b      	add	r3, r1
 8002bce:	761a      	strb	r2, [r3, #24]
}
 8002bd0:	bf00      	nop
 8002bd2:	370c      	adds	r7, #12
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr
 8002bdc:	e000e100 	.word	0xe000e100
 8002be0:	e000ed00 	.word	0xe000ed00

08002be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b089      	sub	sp, #36	; 0x24
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	60f8      	str	r0, [r7, #12]
 8002bec:	60b9      	str	r1, [r7, #8]
 8002bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f003 0307 	and.w	r3, r3, #7
 8002bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f1c3 0307 	rsb	r3, r3, #7
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	bf28      	it	cs
 8002c02:	2304      	movcs	r3, #4
 8002c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	3304      	adds	r3, #4
 8002c0a:	2b06      	cmp	r3, #6
 8002c0c:	d902      	bls.n	8002c14 <NVIC_EncodePriority+0x30>
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	3b03      	subs	r3, #3
 8002c12:	e000      	b.n	8002c16 <NVIC_EncodePriority+0x32>
 8002c14:	2300      	movs	r3, #0
 8002c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	43da      	mvns	r2, r3
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	401a      	ands	r2, r3
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	fa01 f303 	lsl.w	r3, r1, r3
 8002c36:	43d9      	mvns	r1, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c3c:	4313      	orrs	r3, r2
         );
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3724      	adds	r7, #36	; 0x24
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
	...

08002c4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c5c:	d301      	bcc.n	8002c62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e00f      	b.n	8002c82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c62:	4a0a      	ldr	r2, [pc, #40]	; (8002c8c <SysTick_Config+0x40>)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	3b01      	subs	r3, #1
 8002c68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c6a:	210f      	movs	r1, #15
 8002c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c70:	f7ff ff8e 	bl	8002b90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c74:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <SysTick_Config+0x40>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c7a:	4b04      	ldr	r3, [pc, #16]	; (8002c8c <SysTick_Config+0x40>)
 8002c7c:	2207      	movs	r2, #7
 8002c7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3708      	adds	r7, #8
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}
 8002c8a:	bf00      	nop
 8002c8c:	e000e010 	.word	0xe000e010

08002c90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7ff ff29 	bl	8002af0 <__NVIC_SetPriorityGrouping>
}
 8002c9e:	bf00      	nop
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b086      	sub	sp, #24
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	4603      	mov	r3, r0
 8002cae:	60b9      	str	r1, [r7, #8]
 8002cb0:	607a      	str	r2, [r7, #4]
 8002cb2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002cb4:	f7ff ff40 	bl	8002b38 <__NVIC_GetPriorityGrouping>
 8002cb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cba:	687a      	ldr	r2, [r7, #4]
 8002cbc:	68b9      	ldr	r1, [r7, #8]
 8002cbe:	6978      	ldr	r0, [r7, #20]
 8002cc0:	f7ff ff90 	bl	8002be4 <NVIC_EncodePriority>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cca:	4611      	mov	r1, r2
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff ff5f 	bl	8002b90 <__NVIC_SetPriority>
}
 8002cd2:	bf00      	nop
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}

08002cda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cda:	b580      	push	{r7, lr}
 8002cdc:	b082      	sub	sp, #8
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ce4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff33 	bl	8002b54 <__NVIC_EnableIRQ>
}
 8002cee:	bf00      	nop
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff ffa4 	bl	8002c4c <SysTick_Config>
 8002d04:	4603      	mov	r3, r0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
	...

08002d10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b084      	sub	sp, #16
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e08d      	b.n	8002e3e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	461a      	mov	r2, r3
 8002d28:	4b47      	ldr	r3, [pc, #284]	; (8002e48 <HAL_DMA_Init+0x138>)
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d80f      	bhi.n	8002d4e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	461a      	mov	r2, r3
 8002d34:	4b45      	ldr	r3, [pc, #276]	; (8002e4c <HAL_DMA_Init+0x13c>)
 8002d36:	4413      	add	r3, r2
 8002d38:	4a45      	ldr	r2, [pc, #276]	; (8002e50 <HAL_DMA_Init+0x140>)
 8002d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3e:	091b      	lsrs	r3, r3, #4
 8002d40:	009a      	lsls	r2, r3, #2
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a42      	ldr	r2, [pc, #264]	; (8002e54 <HAL_DMA_Init+0x144>)
 8002d4a:	641a      	str	r2, [r3, #64]	; 0x40
 8002d4c:	e00e      	b.n	8002d6c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	461a      	mov	r2, r3
 8002d54:	4b40      	ldr	r3, [pc, #256]	; (8002e58 <HAL_DMA_Init+0x148>)
 8002d56:	4413      	add	r3, r2
 8002d58:	4a3d      	ldr	r2, [pc, #244]	; (8002e50 <HAL_DMA_Init+0x140>)
 8002d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5e:	091b      	lsrs	r3, r3, #4
 8002d60:	009a      	lsls	r2, r3, #2
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a3c      	ldr	r2, [pc, #240]	; (8002e5c <HAL_DMA_Init+0x14c>)
 8002d6a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2202      	movs	r2, #2
 8002d70:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002d82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d86:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002d90:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	699b      	ldr	r3, [r3, #24]
 8002da2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002da8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68fa      	ldr	r2, [r7, #12]
 8002dbc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 f9b6 	bl	8003130 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dcc:	d102      	bne.n	8002dd4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685a      	ldr	r2, [r3, #4]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ddc:	b2d2      	uxtb	r2, r2
 8002dde:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002de8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d010      	beq.n	8002e14 <HAL_DMA_Init+0x104>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	d80c      	bhi.n	8002e14 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 f9d6 	bl	80031ac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e04:	2200      	movs	r2, #0
 8002e06:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002e10:	605a      	str	r2, [r3, #4]
 8002e12:	e008      	b.n	8002e26 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2200      	movs	r2, #0
 8002e18:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2200      	movs	r2, #0
 8002e24:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2200      	movs	r2, #0
 8002e2a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2201      	movs	r2, #1
 8002e30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002e3c:	2300      	movs	r3, #0
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}
 8002e46:	bf00      	nop
 8002e48:	40020407 	.word	0x40020407
 8002e4c:	bffdfff8 	.word	0xbffdfff8
 8002e50:	cccccccd 	.word	0xcccccccd
 8002e54:	40020000 	.word	0x40020000
 8002e58:	bffdfbf8 	.word	0xbffdfbf8
 8002e5c:	40020400 	.word	0x40020400

08002e60 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d101      	bne.n	8002e80 <HAL_DMA_Start_IT+0x20>
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	e066      	b.n	8002f4e <HAL_DMA_Start_IT+0xee>
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d155      	bne.n	8002f40 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2202      	movs	r2, #2
 8002e98:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 0201 	bic.w	r2, r2, #1
 8002eb0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	68b9      	ldr	r1, [r7, #8]
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 f8fb 	bl	80030b4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d008      	beq.n	8002ed8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 020e 	orr.w	r2, r2, #14
 8002ed4:	601a      	str	r2, [r3, #0]
 8002ed6:	e00f      	b.n	8002ef8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f022 0204 	bic.w	r2, r2, #4
 8002ee6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 020a 	orr.w	r2, r2, #10
 8002ef6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d007      	beq.n	8002f16 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f14:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d007      	beq.n	8002f2e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f28:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002f2c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f042 0201 	orr.w	r2, r2, #1
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e005      	b.n	8002f4c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002f4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3718      	adds	r7, #24
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}

08002f56 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f56:	b580      	push	{r7, lr}
 8002f58:	b084      	sub	sp, #16
 8002f5a:	af00      	add	r7, sp, #0
 8002f5c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f72:	f003 031f 	and.w	r3, r3, #31
 8002f76:	2204      	movs	r2, #4
 8002f78:	409a      	lsls	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d026      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x7a>
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d021      	beq.n	8002fd0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0320 	and.w	r3, r3, #32
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d107      	bne.n	8002faa <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0204 	bic.w	r2, r2, #4
 8002fa8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fae:	f003 021f 	and.w	r2, r3, #31
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	2104      	movs	r1, #4
 8002fb8:	fa01 f202 	lsl.w	r2, r1, r2
 8002fbc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d071      	beq.n	80030aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fca:	6878      	ldr	r0, [r7, #4]
 8002fcc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002fce:	e06c      	b.n	80030aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd4:	f003 031f 	and.w	r3, r3, #31
 8002fd8:	2202      	movs	r2, #2
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d02e      	beq.n	8003042 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d029      	beq.n	8003042 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0320 	and.w	r3, r3, #32
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d10b      	bne.n	8003014 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f022 020a 	bic.w	r2, r2, #10
 800300a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003018:	f003 021f 	and.w	r2, r3, #31
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003020:	2102      	movs	r1, #2
 8003022:	fa01 f202 	lsl.w	r2, r1, r2
 8003026:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003034:	2b00      	cmp	r3, #0
 8003036:	d038      	beq.n	80030aa <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003040:	e033      	b.n	80030aa <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003046:	f003 031f 	and.w	r3, r3, #31
 800304a:	2208      	movs	r2, #8
 800304c:	409a      	lsls	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4013      	ands	r3, r2
 8003052:	2b00      	cmp	r3, #0
 8003054:	d02a      	beq.n	80030ac <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	f003 0308 	and.w	r3, r3, #8
 800305c:	2b00      	cmp	r3, #0
 800305e:	d025      	beq.n	80030ac <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 020e 	bic.w	r2, r2, #14
 800306e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003074:	f003 021f 	and.w	r2, r3, #31
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307c:	2101      	movs	r1, #1
 800307e:	fa01 f202 	lsl.w	r2, r1, r2
 8003082:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2201      	movs	r2, #1
 800308e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d004      	beq.n	80030ac <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030a6:	6878      	ldr	r0, [r7, #4]
 80030a8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80030aa:	bf00      	nop
 80030ac:	bf00      	nop
}
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
 80030c0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030c6:	68fa      	ldr	r2, [r7, #12]
 80030c8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030ca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d004      	beq.n	80030de <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030d8:	68fa      	ldr	r2, [r7, #12]
 80030da:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80030dc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030e2:	f003 021f 	and.w	r2, r3, #31
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	2101      	movs	r1, #1
 80030ec:	fa01 f202 	lsl.w	r2, r1, r2
 80030f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	2b10      	cmp	r3, #16
 8003100:	d108      	bne.n	8003114 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003112:	e007      	b.n	8003124 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68ba      	ldr	r2, [r7, #8]
 800311a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	60da      	str	r2, [r3, #12]
}
 8003124:	bf00      	nop
 8003126:	3714      	adds	r7, #20
 8003128:	46bd      	mov	sp, r7
 800312a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312e:	4770      	bx	lr

08003130 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003130:	b480      	push	{r7}
 8003132:	b087      	sub	sp, #28
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	461a      	mov	r2, r3
 800313e:	4b16      	ldr	r3, [pc, #88]	; (8003198 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003140:	429a      	cmp	r2, r3
 8003142:	d802      	bhi.n	800314a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003144:	4b15      	ldr	r3, [pc, #84]	; (800319c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	e001      	b.n	800314e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800314a:	4b15      	ldr	r3, [pc, #84]	; (80031a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800314c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	b2db      	uxtb	r3, r3
 8003158:	3b08      	subs	r3, #8
 800315a:	4a12      	ldr	r2, [pc, #72]	; (80031a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800315c:	fba2 2303 	umull	r2, r3, r2, r3
 8003160:	091b      	lsrs	r3, r3, #4
 8003162:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003168:	089b      	lsrs	r3, r3, #2
 800316a:	009a      	lsls	r2, r3, #2
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4413      	add	r3, r2
 8003170:	461a      	mov	r2, r3
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a0b      	ldr	r2, [pc, #44]	; (80031a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800317a:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	f003 031f 	and.w	r3, r3, #31
 8003182:	2201      	movs	r2, #1
 8003184:	409a      	lsls	r2, r3
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	651a      	str	r2, [r3, #80]	; 0x50
}
 800318a:	bf00      	nop
 800318c:	371c      	adds	r7, #28
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40020407 	.word	0x40020407
 800319c:	40020800 	.word	0x40020800
 80031a0:	40020820 	.word	0x40020820
 80031a4:	cccccccd 	.word	0xcccccccd
 80031a8:	40020880 	.word	0x40020880

080031ac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b085      	sub	sp, #20
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	b2db      	uxtb	r3, r3
 80031ba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	4b0b      	ldr	r3, [pc, #44]	; (80031ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80031c0:	4413      	add	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	461a      	mov	r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a08      	ldr	r2, [pc, #32]	; (80031f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80031ce:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	3b01      	subs	r3, #1
 80031d4:	f003 031f 	and.w	r3, r3, #31
 80031d8:	2201      	movs	r2, #1
 80031da:	409a      	lsls	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80031e0:	bf00      	nop
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	1000823f 	.word	0x1000823f
 80031f0:	40020940 	.word	0x40020940

080031f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b087      	sub	sp, #28
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
 80031fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80031fe:	2300      	movs	r3, #0
 8003200:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003202:	e15a      	b.n	80034ba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	2101      	movs	r1, #1
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	fa01 f303 	lsl.w	r3, r1, r3
 8003210:	4013      	ands	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	f000 814c 	beq.w	80034b4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f003 0303 	and.w	r3, r3, #3
 8003224:	2b01      	cmp	r3, #1
 8003226:	d005      	beq.n	8003234 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003230:	2b02      	cmp	r3, #2
 8003232:	d130      	bne.n	8003296 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	005b      	lsls	r3, r3, #1
 800323e:	2203      	movs	r2, #3
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	43db      	mvns	r3, r3
 8003246:	693a      	ldr	r2, [r7, #16]
 8003248:	4013      	ands	r3, r2
 800324a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	fa02 f303 	lsl.w	r3, r2, r3
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	4313      	orrs	r3, r2
 800325c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	693a      	ldr	r2, [r7, #16]
 8003262:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800326a:	2201      	movs	r2, #1
 800326c:	697b      	ldr	r3, [r7, #20]
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	693a      	ldr	r2, [r7, #16]
 8003276:	4013      	ands	r3, r2
 8003278:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	091b      	lsrs	r3, r3, #4
 8003280:	f003 0201 	and.w	r2, r3, #1
 8003284:	697b      	ldr	r3, [r7, #20]
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	693a      	ldr	r2, [r7, #16]
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b03      	cmp	r3, #3
 80032a0:	d017      	beq.n	80032d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	2203      	movs	r2, #3
 80032ae:	fa02 f303 	lsl.w	r3, r2, r3
 80032b2:	43db      	mvns	r3, r3
 80032b4:	693a      	ldr	r2, [r7, #16]
 80032b6:	4013      	ands	r3, r2
 80032b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	689a      	ldr	r2, [r3, #8]
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	005b      	lsls	r3, r3, #1
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	f003 0303 	and.w	r3, r3, #3
 80032da:	2b02      	cmp	r3, #2
 80032dc:	d123      	bne.n	8003326 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	08da      	lsrs	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	3208      	adds	r2, #8
 80032e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f003 0307 	and.w	r3, r3, #7
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	220f      	movs	r2, #15
 80032f6:	fa02 f303 	lsl.w	r3, r2, r3
 80032fa:	43db      	mvns	r3, r3
 80032fc:	693a      	ldr	r2, [r7, #16]
 80032fe:	4013      	ands	r3, r2
 8003300:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	691a      	ldr	r2, [r3, #16]
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f003 0307 	and.w	r3, r3, #7
 800330c:	009b      	lsls	r3, r3, #2
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4313      	orrs	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	08da      	lsrs	r2, r3, #3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3208      	adds	r2, #8
 8003320:	6939      	ldr	r1, [r7, #16]
 8003322:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	2203      	movs	r2, #3
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43db      	mvns	r3, r3
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4013      	ands	r3, r2
 800333c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f003 0203 	and.w	r2, r3, #3
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	4313      	orrs	r3, r2
 8003352:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	693a      	ldr	r2, [r7, #16]
 8003358:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 80a6 	beq.w	80034b4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003368:	4b5b      	ldr	r3, [pc, #364]	; (80034d8 <HAL_GPIO_Init+0x2e4>)
 800336a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800336c:	4a5a      	ldr	r2, [pc, #360]	; (80034d8 <HAL_GPIO_Init+0x2e4>)
 800336e:	f043 0301 	orr.w	r3, r3, #1
 8003372:	6613      	str	r3, [r2, #96]	; 0x60
 8003374:	4b58      	ldr	r3, [pc, #352]	; (80034d8 <HAL_GPIO_Init+0x2e4>)
 8003376:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003378:	f003 0301 	and.w	r3, r3, #1
 800337c:	60bb      	str	r3, [r7, #8]
 800337e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003380:	4a56      	ldr	r2, [pc, #344]	; (80034dc <HAL_GPIO_Init+0x2e8>)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	089b      	lsrs	r3, r3, #2
 8003386:	3302      	adds	r3, #2
 8003388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800338c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 0303 	and.w	r3, r3, #3
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	220f      	movs	r2, #15
 8003398:	fa02 f303 	lsl.w	r3, r2, r3
 800339c:	43db      	mvns	r3, r3
 800339e:	693a      	ldr	r2, [r7, #16]
 80033a0:	4013      	ands	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80033aa:	d01f      	beq.n	80033ec <HAL_GPIO_Init+0x1f8>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4a4c      	ldr	r2, [pc, #304]	; (80034e0 <HAL_GPIO_Init+0x2ec>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d019      	beq.n	80033e8 <HAL_GPIO_Init+0x1f4>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a4b      	ldr	r2, [pc, #300]	; (80034e4 <HAL_GPIO_Init+0x2f0>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d013      	beq.n	80033e4 <HAL_GPIO_Init+0x1f0>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	4a4a      	ldr	r2, [pc, #296]	; (80034e8 <HAL_GPIO_Init+0x2f4>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00d      	beq.n	80033e0 <HAL_GPIO_Init+0x1ec>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a49      	ldr	r2, [pc, #292]	; (80034ec <HAL_GPIO_Init+0x2f8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d007      	beq.n	80033dc <HAL_GPIO_Init+0x1e8>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a48      	ldr	r2, [pc, #288]	; (80034f0 <HAL_GPIO_Init+0x2fc>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d101      	bne.n	80033d8 <HAL_GPIO_Init+0x1e4>
 80033d4:	2305      	movs	r3, #5
 80033d6:	e00a      	b.n	80033ee <HAL_GPIO_Init+0x1fa>
 80033d8:	2306      	movs	r3, #6
 80033da:	e008      	b.n	80033ee <HAL_GPIO_Init+0x1fa>
 80033dc:	2304      	movs	r3, #4
 80033de:	e006      	b.n	80033ee <HAL_GPIO_Init+0x1fa>
 80033e0:	2303      	movs	r3, #3
 80033e2:	e004      	b.n	80033ee <HAL_GPIO_Init+0x1fa>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e002      	b.n	80033ee <HAL_GPIO_Init+0x1fa>
 80033e8:	2301      	movs	r3, #1
 80033ea:	e000      	b.n	80033ee <HAL_GPIO_Init+0x1fa>
 80033ec:	2300      	movs	r3, #0
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	f002 0203 	and.w	r2, r2, #3
 80033f4:	0092      	lsls	r2, r2, #2
 80033f6:	4093      	lsls	r3, r2
 80033f8:	693a      	ldr	r2, [r7, #16]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80033fe:	4937      	ldr	r1, [pc, #220]	; (80034dc <HAL_GPIO_Init+0x2e8>)
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	089b      	lsrs	r3, r3, #2
 8003404:	3302      	adds	r3, #2
 8003406:	693a      	ldr	r2, [r7, #16]
 8003408:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800340c:	4b39      	ldr	r3, [pc, #228]	; (80034f4 <HAL_GPIO_Init+0x300>)
 800340e:	689b      	ldr	r3, [r3, #8]
 8003410:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	43db      	mvns	r3, r3
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4013      	ands	r3, r2
 800341a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d003      	beq.n	8003430 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	4313      	orrs	r3, r2
 800342e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003430:	4a30      	ldr	r2, [pc, #192]	; (80034f4 <HAL_GPIO_Init+0x300>)
 8003432:	693b      	ldr	r3, [r7, #16]
 8003434:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003436:	4b2f      	ldr	r3, [pc, #188]	; (80034f4 <HAL_GPIO_Init+0x300>)
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	43db      	mvns	r3, r3
 8003440:	693a      	ldr	r2, [r7, #16]
 8003442:	4013      	ands	r3, r2
 8003444:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003452:	693a      	ldr	r2, [r7, #16]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	4313      	orrs	r3, r2
 8003458:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800345a:	4a26      	ldr	r2, [pc, #152]	; (80034f4 <HAL_GPIO_Init+0x300>)
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003460:	4b24      	ldr	r3, [pc, #144]	; (80034f4 <HAL_GPIO_Init+0x300>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	43db      	mvns	r3, r3
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4013      	ands	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d003      	beq.n	8003484 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4313      	orrs	r3, r2
 8003482:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003484:	4a1b      	ldr	r2, [pc, #108]	; (80034f4 <HAL_GPIO_Init+0x300>)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800348a:	4b1a      	ldr	r3, [pc, #104]	; (80034f4 <HAL_GPIO_Init+0x300>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	43db      	mvns	r3, r3
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	4013      	ands	r3, r2
 8003498:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80034a6:	693a      	ldr	r2, [r7, #16]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4313      	orrs	r3, r2
 80034ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80034ae:	4a11      	ldr	r2, [pc, #68]	; (80034f4 <HAL_GPIO_Init+0x300>)
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	3301      	adds	r3, #1
 80034b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	fa22 f303 	lsr.w	r3, r2, r3
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f47f ae9d 	bne.w	8003204 <HAL_GPIO_Init+0x10>
  }
}
 80034ca:	bf00      	nop
 80034cc:	bf00      	nop
 80034ce:	371c      	adds	r7, #28
 80034d0:	46bd      	mov	sp, r7
 80034d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d6:	4770      	bx	lr
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40010000 	.word	0x40010000
 80034e0:	48000400 	.word	0x48000400
 80034e4:	48000800 	.word	0x48000800
 80034e8:	48000c00 	.word	0x48000c00
 80034ec:	48001000 	.word	0x48001000
 80034f0:	48001400 	.word	0x48001400
 80034f4:	40010400 	.word	0x40010400

080034f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
 8003500:	460b      	mov	r3, r1
 8003502:	807b      	strh	r3, [r7, #2]
 8003504:	4613      	mov	r3, r2
 8003506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003508:	787b      	ldrb	r3, [r7, #1]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800350e:	887a      	ldrh	r2, [r7, #2]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003514:	e002      	b.n	800351c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003516:	887a      	ldrh	r2, [r7, #2]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d141      	bne.n	80035ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003536:	4b4b      	ldr	r3, [pc, #300]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800353e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003542:	d131      	bne.n	80035a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003544:	4b47      	ldr	r3, [pc, #284]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003546:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800354a:	4a46      	ldr	r2, [pc, #280]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800354c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003550:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003554:	4b43      	ldr	r3, [pc, #268]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800355c:	4a41      	ldr	r2, [pc, #260]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800355e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003562:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003564:	4b40      	ldr	r3, [pc, #256]	; (8003668 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2232      	movs	r2, #50	; 0x32
 800356a:	fb02 f303 	mul.w	r3, r2, r3
 800356e:	4a3f      	ldr	r2, [pc, #252]	; (800366c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003570:	fba2 2303 	umull	r2, r3, r2, r3
 8003574:	0c9b      	lsrs	r3, r3, #18
 8003576:	3301      	adds	r3, #1
 8003578:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800357a:	e002      	b.n	8003582 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	3b01      	subs	r3, #1
 8003580:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003582:	4b38      	ldr	r3, [pc, #224]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003584:	695b      	ldr	r3, [r3, #20]
 8003586:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800358a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800358e:	d102      	bne.n	8003596 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1f2      	bne.n	800357c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003596:	4b33      	ldr	r3, [pc, #204]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003598:	695b      	ldr	r3, [r3, #20]
 800359a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800359e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035a2:	d158      	bne.n	8003656 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e057      	b.n	8003658 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035a8:	4b2e      	ldr	r3, [pc, #184]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035ae:	4a2d      	ldr	r2, [pc, #180]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80035b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80035b8:	e04d      	b.n	8003656 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80035c0:	d141      	bne.n	8003646 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80035c2:	4b28      	ldr	r3, [pc, #160]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80035ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035ce:	d131      	bne.n	8003634 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80035d0:	4b24      	ldr	r3, [pc, #144]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80035d6:	4a23      	ldr	r2, [pc, #140]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035e0:	4b20      	ldr	r3, [pc, #128]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80035e8:	4a1e      	ldr	r2, [pc, #120]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035f0:	4b1d      	ldr	r3, [pc, #116]	; (8003668 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	2232      	movs	r2, #50	; 0x32
 80035f6:	fb02 f303 	mul.w	r3, r2, r3
 80035fa:	4a1c      	ldr	r2, [pc, #112]	; (800366c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80035fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003600:	0c9b      	lsrs	r3, r3, #18
 8003602:	3301      	adds	r3, #1
 8003604:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003606:	e002      	b.n	800360e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	3b01      	subs	r3, #1
 800360c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800360e:	4b15      	ldr	r3, [pc, #84]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800361a:	d102      	bne.n	8003622 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f2      	bne.n	8003608 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003622:	4b10      	ldr	r3, [pc, #64]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800362a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800362e:	d112      	bne.n	8003656 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e011      	b.n	8003658 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003634:	4b0b      	ldr	r3, [pc, #44]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003636:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800363a:	4a0a      	ldr	r2, [pc, #40]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800363c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003640:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003644:	e007      	b.n	8003656 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003646:	4b07      	ldr	r3, [pc, #28]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800364e:	4a05      	ldr	r2, [pc, #20]	; (8003664 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003650:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003654:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003656:	2300      	movs	r3, #0
}
 8003658:	4618      	mov	r0, r3
 800365a:	3714      	adds	r7, #20
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr
 8003664:	40007000 	.word	0x40007000
 8003668:	20000000 	.word	0x20000000
 800366c:	431bde83 	.word	0x431bde83

08003670 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b088      	sub	sp, #32
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e2fe      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	2b00      	cmp	r3, #0
 800368c:	d075      	beq.n	800377a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800368e:	4b97      	ldr	r3, [pc, #604]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 030c 	and.w	r3, r3, #12
 8003696:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003698:	4b94      	ldr	r3, [pc, #592]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	2b0c      	cmp	r3, #12
 80036a6:	d102      	bne.n	80036ae <HAL_RCC_OscConfig+0x3e>
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	2b03      	cmp	r3, #3
 80036ac:	d002      	beq.n	80036b4 <HAL_RCC_OscConfig+0x44>
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	2b08      	cmp	r3, #8
 80036b2:	d10b      	bne.n	80036cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036b4:	4b8d      	ldr	r3, [pc, #564]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d05b      	beq.n	8003778 <HAL_RCC_OscConfig+0x108>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d157      	bne.n	8003778 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e2d9      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036d4:	d106      	bne.n	80036e4 <HAL_RCC_OscConfig+0x74>
 80036d6:	4b85      	ldr	r3, [pc, #532]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a84      	ldr	r2, [pc, #528]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80036dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036e0:	6013      	str	r3, [r2, #0]
 80036e2:	e01d      	b.n	8003720 <HAL_RCC_OscConfig+0xb0>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036ec:	d10c      	bne.n	8003708 <HAL_RCC_OscConfig+0x98>
 80036ee:	4b7f      	ldr	r3, [pc, #508]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a7e      	ldr	r2, [pc, #504]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80036f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036f8:	6013      	str	r3, [r2, #0]
 80036fa:	4b7c      	ldr	r3, [pc, #496]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4a7b      	ldr	r2, [pc, #492]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003704:	6013      	str	r3, [r2, #0]
 8003706:	e00b      	b.n	8003720 <HAL_RCC_OscConfig+0xb0>
 8003708:	4b78      	ldr	r3, [pc, #480]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a77      	ldr	r2, [pc, #476]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800370e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	4b75      	ldr	r3, [pc, #468]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a74      	ldr	r2, [pc, #464]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800371a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800371e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	2b00      	cmp	r3, #0
 8003726:	d013      	beq.n	8003750 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003728:	f7fd fcfe 	bl	8001128 <HAL_GetTick>
 800372c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800372e:	e008      	b.n	8003742 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003730:	f7fd fcfa 	bl	8001128 <HAL_GetTick>
 8003734:	4602      	mov	r2, r0
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	2b64      	cmp	r3, #100	; 0x64
 800373c:	d901      	bls.n	8003742 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e29e      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003742:	4b6a      	ldr	r3, [pc, #424]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0f0      	beq.n	8003730 <HAL_RCC_OscConfig+0xc0>
 800374e:	e014      	b.n	800377a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003750:	f7fd fcea 	bl	8001128 <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003758:	f7fd fce6 	bl	8001128 <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b64      	cmp	r3, #100	; 0x64
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e28a      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800376a:	4b60      	ldr	r3, [pc, #384]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1f0      	bne.n	8003758 <HAL_RCC_OscConfig+0xe8>
 8003776:	e000      	b.n	800377a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003778:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0302 	and.w	r3, r3, #2
 8003782:	2b00      	cmp	r3, #0
 8003784:	d075      	beq.n	8003872 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003786:	4b59      	ldr	r3, [pc, #356]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003788:	689b      	ldr	r3, [r3, #8]
 800378a:	f003 030c 	and.w	r3, r3, #12
 800378e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003790:	4b56      	ldr	r3, [pc, #344]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	2b0c      	cmp	r3, #12
 800379e:	d102      	bne.n	80037a6 <HAL_RCC_OscConfig+0x136>
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d002      	beq.n	80037ac <HAL_RCC_OscConfig+0x13c>
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	2b04      	cmp	r3, #4
 80037aa:	d11f      	bne.n	80037ec <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037ac:	4b4f      	ldr	r3, [pc, #316]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d005      	beq.n	80037c4 <HAL_RCC_OscConfig+0x154>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d101      	bne.n	80037c4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e25d      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c4:	4b49      	ldr	r3, [pc, #292]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	061b      	lsls	r3, r3, #24
 80037d2:	4946      	ldr	r1, [pc, #280]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80037d8:	4b45      	ldr	r3, [pc, #276]	; (80038f0 <HAL_RCC_OscConfig+0x280>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f7fd fc57 	bl	8001090 <HAL_InitTick>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d043      	beq.n	8003870 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	e249      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d023      	beq.n	800383c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80037f4:	4b3d      	ldr	r3, [pc, #244]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a3c      	ldr	r2, [pc, #240]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80037fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003800:	f7fd fc92 	bl	8001128 <HAL_GetTick>
 8003804:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003806:	e008      	b.n	800381a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003808:	f7fd fc8e 	bl	8001128 <HAL_GetTick>
 800380c:	4602      	mov	r2, r0
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e232      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800381a:	4b34      	ldr	r3, [pc, #208]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0f0      	beq.n	8003808 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003826:	4b31      	ldr	r3, [pc, #196]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	691b      	ldr	r3, [r3, #16]
 8003832:	061b      	lsls	r3, r3, #24
 8003834:	492d      	ldr	r1, [pc, #180]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003836:	4313      	orrs	r3, r2
 8003838:	604b      	str	r3, [r1, #4]
 800383a:	e01a      	b.n	8003872 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800383c:	4b2b      	ldr	r3, [pc, #172]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a2a      	ldr	r2, [pc, #168]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003842:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003846:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003848:	f7fd fc6e 	bl	8001128 <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003850:	f7fd fc6a 	bl	8001128 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e20e      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003862:	4b22      	ldr	r3, [pc, #136]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f0      	bne.n	8003850 <HAL_RCC_OscConfig+0x1e0>
 800386e:	e000      	b.n	8003872 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003870:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0308 	and.w	r3, r3, #8
 800387a:	2b00      	cmp	r3, #0
 800387c:	d041      	beq.n	8003902 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695b      	ldr	r3, [r3, #20]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d01c      	beq.n	80038c0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003886:	4b19      	ldr	r3, [pc, #100]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 8003888:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800388c:	4a17      	ldr	r2, [pc, #92]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 800388e:	f043 0301 	orr.w	r3, r3, #1
 8003892:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003896:	f7fd fc47 	bl	8001128 <HAL_GetTick>
 800389a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800389c:	e008      	b.n	80038b0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800389e:	f7fd fc43 	bl	8001128 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d901      	bls.n	80038b0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80038ac:	2303      	movs	r3, #3
 80038ae:	e1e7      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038b0:	4b0e      	ldr	r3, [pc, #56]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80038b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038b6:	f003 0302 	and.w	r3, r3, #2
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0ef      	beq.n	800389e <HAL_RCC_OscConfig+0x22e>
 80038be:	e020      	b.n	8003902 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038c0:	4b0a      	ldr	r3, [pc, #40]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80038c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038c6:	4a09      	ldr	r2, [pc, #36]	; (80038ec <HAL_RCC_OscConfig+0x27c>)
 80038c8:	f023 0301 	bic.w	r3, r3, #1
 80038cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038d0:	f7fd fc2a 	bl	8001128 <HAL_GetTick>
 80038d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038d6:	e00d      	b.n	80038f4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d8:	f7fd fc26 	bl	8001128 <HAL_GetTick>
 80038dc:	4602      	mov	r2, r0
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	1ad3      	subs	r3, r2, r3
 80038e2:	2b02      	cmp	r3, #2
 80038e4:	d906      	bls.n	80038f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80038e6:	2303      	movs	r3, #3
 80038e8:	e1ca      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
 80038ea:	bf00      	nop
 80038ec:	40021000 	.word	0x40021000
 80038f0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80038f4:	4b8c      	ldr	r3, [pc, #560]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80038f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1ea      	bne.n	80038d8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0304 	and.w	r3, r3, #4
 800390a:	2b00      	cmp	r3, #0
 800390c:	f000 80a6 	beq.w	8003a5c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003910:	2300      	movs	r3, #0
 8003912:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003914:	4b84      	ldr	r3, [pc, #528]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d101      	bne.n	8003924 <HAL_RCC_OscConfig+0x2b4>
 8003920:	2301      	movs	r3, #1
 8003922:	e000      	b.n	8003926 <HAL_RCC_OscConfig+0x2b6>
 8003924:	2300      	movs	r3, #0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00d      	beq.n	8003946 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392a:	4b7f      	ldr	r3, [pc, #508]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 800392c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800392e:	4a7e      	ldr	r2, [pc, #504]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003930:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003934:	6593      	str	r3, [r2, #88]	; 0x58
 8003936:	4b7c      	ldr	r3, [pc, #496]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003938:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800393a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800393e:	60fb      	str	r3, [r7, #12]
 8003940:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003942:	2301      	movs	r3, #1
 8003944:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003946:	4b79      	ldr	r3, [pc, #484]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394e:	2b00      	cmp	r3, #0
 8003950:	d118      	bne.n	8003984 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003952:	4b76      	ldr	r3, [pc, #472]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a75      	ldr	r2, [pc, #468]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 8003958:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800395c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800395e:	f7fd fbe3 	bl	8001128 <HAL_GetTick>
 8003962:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003964:	e008      	b.n	8003978 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003966:	f7fd fbdf 	bl	8001128 <HAL_GetTick>
 800396a:	4602      	mov	r2, r0
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	1ad3      	subs	r3, r2, r3
 8003970:	2b02      	cmp	r3, #2
 8003972:	d901      	bls.n	8003978 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003974:	2303      	movs	r3, #3
 8003976:	e183      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003978:	4b6c      	ldr	r3, [pc, #432]	; (8003b2c <HAL_RCC_OscConfig+0x4bc>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003980:	2b00      	cmp	r3, #0
 8003982:	d0f0      	beq.n	8003966 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d108      	bne.n	800399e <HAL_RCC_OscConfig+0x32e>
 800398c:	4b66      	ldr	r3, [pc, #408]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 800398e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003992:	4a65      	ldr	r2, [pc, #404]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003994:	f043 0301 	orr.w	r3, r3, #1
 8003998:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800399c:	e024      	b.n	80039e8 <HAL_RCC_OscConfig+0x378>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	689b      	ldr	r3, [r3, #8]
 80039a2:	2b05      	cmp	r3, #5
 80039a4:	d110      	bne.n	80039c8 <HAL_RCC_OscConfig+0x358>
 80039a6:	4b60      	ldr	r3, [pc, #384]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ac:	4a5e      	ldr	r2, [pc, #376]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039ae:	f043 0304 	orr.w	r3, r3, #4
 80039b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039b6:	4b5c      	ldr	r3, [pc, #368]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039bc:	4a5a      	ldr	r2, [pc, #360]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039be:	f043 0301 	orr.w	r3, r3, #1
 80039c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039c6:	e00f      	b.n	80039e8 <HAL_RCC_OscConfig+0x378>
 80039c8:	4b57      	ldr	r3, [pc, #348]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ce:	4a56      	ldr	r2, [pc, #344]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80039d8:	4b53      	ldr	r3, [pc, #332]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039de:	4a52      	ldr	r2, [pc, #328]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 80039e0:	f023 0304 	bic.w	r3, r3, #4
 80039e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d016      	beq.n	8003a1e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f0:	f7fd fb9a 	bl	8001128 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039f8:	f7fd fb96 	bl	8001128 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e138      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a0e:	4b46      	ldr	r3, [pc, #280]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a14:	f003 0302 	and.w	r3, r3, #2
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d0ed      	beq.n	80039f8 <HAL_RCC_OscConfig+0x388>
 8003a1c:	e015      	b.n	8003a4a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a1e:	f7fd fb83 	bl	8001128 <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a24:	e00a      	b.n	8003a3c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a26:	f7fd fb7f 	bl	8001128 <HAL_GetTick>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	1ad3      	subs	r3, r2, r3
 8003a30:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d901      	bls.n	8003a3c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e121      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a3c:	4b3a      	ldr	r3, [pc, #232]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a42:	f003 0302 	and.w	r3, r3, #2
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d1ed      	bne.n	8003a26 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003a4a:	7ffb      	ldrb	r3, [r7, #31]
 8003a4c:	2b01      	cmp	r3, #1
 8003a4e:	d105      	bne.n	8003a5c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a50:	4b35      	ldr	r3, [pc, #212]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003a52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a54:	4a34      	ldr	r2, [pc, #208]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003a56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a5a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0320 	and.w	r3, r3, #32
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d03c      	beq.n	8003ae2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d01c      	beq.n	8003aaa <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003a70:	4b2d      	ldr	r3, [pc, #180]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003a72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003a76:	4a2c      	ldr	r2, [pc, #176]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003a78:	f043 0301 	orr.w	r3, r3, #1
 8003a7c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a80:	f7fd fb52 	bl	8001128 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a88:	f7fd fb4e 	bl	8001128 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e0f2      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a9a:	4b23      	ldr	r3, [pc, #140]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003a9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003aa0:	f003 0302 	and.w	r3, r3, #2
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0ef      	beq.n	8003a88 <HAL_RCC_OscConfig+0x418>
 8003aa8:	e01b      	b.n	8003ae2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003aaa:	4b1f      	ldr	r3, [pc, #124]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003aac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ab0:	4a1d      	ldr	r2, [pc, #116]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003ab2:	f023 0301 	bic.w	r3, r3, #1
 8003ab6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aba:	f7fd fb35 	bl	8001128 <HAL_GetTick>
 8003abe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ac0:	e008      	b.n	8003ad4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ac2:	f7fd fb31 	bl	8001128 <HAL_GetTick>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	1ad3      	subs	r3, r2, r3
 8003acc:	2b02      	cmp	r3, #2
 8003ace:	d901      	bls.n	8003ad4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003ad0:	2303      	movs	r3, #3
 8003ad2:	e0d5      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ad4:	4b14      	ldr	r3, [pc, #80]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003ad6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1ef      	bne.n	8003ac2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	69db      	ldr	r3, [r3, #28]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	f000 80c9 	beq.w	8003c7e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003aec:	4b0e      	ldr	r3, [pc, #56]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f003 030c 	and.w	r3, r3, #12
 8003af4:	2b0c      	cmp	r3, #12
 8003af6:	f000 8083 	beq.w	8003c00 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	69db      	ldr	r3, [r3, #28]
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d15e      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b02:	4b09      	ldr	r3, [pc, #36]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a08      	ldr	r2, [pc, #32]	; (8003b28 <HAL_RCC_OscConfig+0x4b8>)
 8003b08:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0e:	f7fd fb0b 	bl	8001128 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b14:	e00c      	b.n	8003b30 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b16:	f7fd fb07 	bl	8001128 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d905      	bls.n	8003b30 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e0ab      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
 8003b28:	40021000 	.word	0x40021000
 8003b2c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b30:	4b55      	ldr	r3, [pc, #340]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d1ec      	bne.n	8003b16 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003b3c:	4b52      	ldr	r3, [pc, #328]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003b3e:	68da      	ldr	r2, [r3, #12]
 8003b40:	4b52      	ldr	r3, [pc, #328]	; (8003c8c <HAL_RCC_OscConfig+0x61c>)
 8003b42:	4013      	ands	r3, r2
 8003b44:	687a      	ldr	r2, [r7, #4]
 8003b46:	6a11      	ldr	r1, [r2, #32]
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b4c:	3a01      	subs	r2, #1
 8003b4e:	0112      	lsls	r2, r2, #4
 8003b50:	4311      	orrs	r1, r2
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003b56:	0212      	lsls	r2, r2, #8
 8003b58:	4311      	orrs	r1, r2
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003b5e:	0852      	lsrs	r2, r2, #1
 8003b60:	3a01      	subs	r2, #1
 8003b62:	0552      	lsls	r2, r2, #21
 8003b64:	4311      	orrs	r1, r2
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003b6a:	0852      	lsrs	r2, r2, #1
 8003b6c:	3a01      	subs	r2, #1
 8003b6e:	0652      	lsls	r2, r2, #25
 8003b70:	4311      	orrs	r1, r2
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003b76:	06d2      	lsls	r2, r2, #27
 8003b78:	430a      	orrs	r2, r1
 8003b7a:	4943      	ldr	r1, [pc, #268]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b80:	4b41      	ldr	r3, [pc, #260]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a40      	ldr	r2, [pc, #256]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003b86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b8a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b8c:	4b3e      	ldr	r3, [pc, #248]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	4a3d      	ldr	r2, [pc, #244]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003b92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003b96:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b98:	f7fd fac6 	bl	8001128 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ba0:	f7fd fac2 	bl	8001128 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e066      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bb2:	4b35      	ldr	r3, [pc, #212]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x530>
 8003bbe:	e05e      	b.n	8003c7e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bc0:	4b31      	ldr	r3, [pc, #196]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a30      	ldr	r2, [pc, #192]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003bc6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003bca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bcc:	f7fd faac 	bl	8001128 <HAL_GetTick>
 8003bd0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bd2:	e008      	b.n	8003be6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bd4:	f7fd faa8 	bl	8001128 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	2b02      	cmp	r3, #2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e04c      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003be6:	4b28      	ldr	r3, [pc, #160]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d1f0      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003bf2:	4b25      	ldr	r3, [pc, #148]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003bf4:	68da      	ldr	r2, [r3, #12]
 8003bf6:	4924      	ldr	r1, [pc, #144]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003bf8:	4b25      	ldr	r3, [pc, #148]	; (8003c90 <HAL_RCC_OscConfig+0x620>)
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	60cb      	str	r3, [r1, #12]
 8003bfe:	e03e      	b.n	8003c7e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d101      	bne.n	8003c0c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e039      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003c0c:	4b1e      	ldr	r3, [pc, #120]	; (8003c88 <HAL_RCC_OscConfig+0x618>)
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	f003 0203 	and.w	r2, r3, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6a1b      	ldr	r3, [r3, #32]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d12c      	bne.n	8003c7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2a:	3b01      	subs	r3, #1
 8003c2c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d123      	bne.n	8003c7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d11b      	bne.n	8003c7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d113      	bne.n	8003c7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5c:	085b      	lsrs	r3, r3, #1
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003c62:	429a      	cmp	r2, r3
 8003c64:	d109      	bne.n	8003c7a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c66:	697b      	ldr	r3, [r7, #20]
 8003c68:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c70:	085b      	lsrs	r3, r3, #1
 8003c72:	3b01      	subs	r3, #1
 8003c74:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c76:	429a      	cmp	r2, r3
 8003c78:	d001      	beq.n	8003c7e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e000      	b.n	8003c80 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3720      	adds	r7, #32
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	019f800c 	.word	0x019f800c
 8003c90:	feeefffc 	.word	0xfeeefffc

08003c94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d101      	bne.n	8003cac <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	e11e      	b.n	8003eea <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003cac:	4b91      	ldr	r3, [pc, #580]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f003 030f 	and.w	r3, r3, #15
 8003cb4:	683a      	ldr	r2, [r7, #0]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d910      	bls.n	8003cdc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cba:	4b8e      	ldr	r3, [pc, #568]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f023 020f 	bic.w	r2, r3, #15
 8003cc2:	498c      	ldr	r1, [pc, #560]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cca:	4b8a      	ldr	r3, [pc, #552]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 030f 	and.w	r3, r3, #15
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d001      	beq.n	8003cdc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e106      	b.n	8003eea <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d073      	beq.n	8003dd0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	2b03      	cmp	r3, #3
 8003cee:	d129      	bne.n	8003d44 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cf0:	4b81      	ldr	r3, [pc, #516]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e0f4      	b.n	8003eea <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003d00:	f000 f99e 	bl	8004040 <RCC_GetSysClockFreqFromPLLSource>
 8003d04:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003d06:	693b      	ldr	r3, [r7, #16]
 8003d08:	4a7c      	ldr	r2, [pc, #496]	; (8003efc <HAL_RCC_ClockConfig+0x268>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d93f      	bls.n	8003d8e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003d0e:	4b7a      	ldr	r3, [pc, #488]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d10:	689b      	ldr	r3, [r3, #8]
 8003d12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d009      	beq.n	8003d2e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d033      	beq.n	8003d8e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d12f      	bne.n	8003d8e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d2e:	4b72      	ldr	r3, [pc, #456]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d36:	4a70      	ldr	r2, [pc, #448]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d3c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003d3e:	2380      	movs	r3, #128	; 0x80
 8003d40:	617b      	str	r3, [r7, #20]
 8003d42:	e024      	b.n	8003d8e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d107      	bne.n	8003d5c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d4c:	4b6a      	ldr	r3, [pc, #424]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d109      	bne.n	8003d6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e0c6      	b.n	8003eea <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003d5c:	4b66      	ldr	r3, [pc, #408]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d101      	bne.n	8003d6c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e0be      	b.n	8003eea <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003d6c:	f000 f8ce 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 8003d70:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	4a61      	ldr	r2, [pc, #388]	; (8003efc <HAL_RCC_ClockConfig+0x268>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d909      	bls.n	8003d8e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003d7a:	4b5f      	ldr	r3, [pc, #380]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d82:	4a5d      	ldr	r2, [pc, #372]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d88:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003d8a:	2380      	movs	r3, #128	; 0x80
 8003d8c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d8e:	4b5a      	ldr	r3, [pc, #360]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	f023 0203 	bic.w	r2, r3, #3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	4957      	ldr	r1, [pc, #348]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003da0:	f7fd f9c2 	bl	8001128 <HAL_GetTick>
 8003da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003da6:	e00a      	b.n	8003dbe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003da8:	f7fd f9be 	bl	8001128 <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e095      	b.n	8003eea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dbe:	4b4e      	ldr	r3, [pc, #312]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 020c 	and.w	r2, r3, #12
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d1eb      	bne.n	8003da8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d023      	beq.n	8003e24 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d005      	beq.n	8003df4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003de8:	4b43      	ldr	r3, [pc, #268]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	4a42      	ldr	r2, [pc, #264]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003dee:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003df2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0308 	and.w	r3, r3, #8
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d007      	beq.n	8003e10 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003e00:	4b3d      	ldr	r3, [pc, #244]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003e08:	4a3b      	ldr	r2, [pc, #236]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e0a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e0e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e10:	4b39      	ldr	r3, [pc, #228]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	4936      	ldr	r1, [pc, #216]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	608b      	str	r3, [r1, #8]
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	2b80      	cmp	r3, #128	; 0x80
 8003e28:	d105      	bne.n	8003e36 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003e2a:	4b33      	ldr	r3, [pc, #204]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e2c:	689b      	ldr	r3, [r3, #8]
 8003e2e:	4a32      	ldr	r2, [pc, #200]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e30:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e34:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e36:	4b2f      	ldr	r3, [pc, #188]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 030f 	and.w	r3, r3, #15
 8003e3e:	683a      	ldr	r2, [r7, #0]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d21d      	bcs.n	8003e80 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e44:	4b2b      	ldr	r3, [pc, #172]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f023 020f 	bic.w	r2, r3, #15
 8003e4c:	4929      	ldr	r1, [pc, #164]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	4313      	orrs	r3, r2
 8003e52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003e54:	f7fd f968 	bl	8001128 <HAL_GetTick>
 8003e58:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e5a:	e00a      	b.n	8003e72 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e5c:	f7fd f964 	bl	8001128 <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d901      	bls.n	8003e72 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003e6e:	2303      	movs	r3, #3
 8003e70:	e03b      	b.n	8003eea <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e72:	4b20      	ldr	r3, [pc, #128]	; (8003ef4 <HAL_RCC_ClockConfig+0x260>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	683a      	ldr	r2, [r7, #0]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d1ed      	bne.n	8003e5c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d008      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e8c:	4b1a      	ldr	r3, [pc, #104]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	68db      	ldr	r3, [r3, #12]
 8003e98:	4917      	ldr	r1, [pc, #92]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0308 	and.w	r3, r3, #8
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d009      	beq.n	8003ebe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003eaa:	4b13      	ldr	r3, [pc, #76]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	490f      	ldr	r1, [pc, #60]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ebe:	f000 f825 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	4b0c      	ldr	r3, [pc, #48]	; (8003ef8 <HAL_RCC_ClockConfig+0x264>)
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	490c      	ldr	r1, [pc, #48]	; (8003f00 <HAL_RCC_ClockConfig+0x26c>)
 8003ed0:	5ccb      	ldrb	r3, [r1, r3]
 8003ed2:	f003 031f 	and.w	r3, r3, #31
 8003ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8003eda:	4a0a      	ldr	r2, [pc, #40]	; (8003f04 <HAL_RCC_ClockConfig+0x270>)
 8003edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003ede:	4b0a      	ldr	r3, [pc, #40]	; (8003f08 <HAL_RCC_ClockConfig+0x274>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7fd f8d4 	bl	8001090 <HAL_InitTick>
 8003ee8:	4603      	mov	r3, r0
}
 8003eea:	4618      	mov	r0, r3
 8003eec:	3718      	adds	r7, #24
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	40022000 	.word	0x40022000
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	04c4b400 	.word	0x04c4b400
 8003f00:	0800620c 	.word	0x0800620c
 8003f04:	20000000 	.word	0x20000000
 8003f08:	20000004 	.word	0x20000004

08003f0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b087      	sub	sp, #28
 8003f10:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003f12:	4b2c      	ldr	r3, [pc, #176]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f003 030c 	and.w	r3, r3, #12
 8003f1a:	2b04      	cmp	r3, #4
 8003f1c:	d102      	bne.n	8003f24 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003f1e:	4b2a      	ldr	r3, [pc, #168]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	e047      	b.n	8003fb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003f24:	4b27      	ldr	r3, [pc, #156]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	f003 030c 	and.w	r3, r3, #12
 8003f2c:	2b08      	cmp	r3, #8
 8003f2e:	d102      	bne.n	8003f36 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003f30:	4b26      	ldr	r3, [pc, #152]	; (8003fcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f32:	613b      	str	r3, [r7, #16]
 8003f34:	e03e      	b.n	8003fb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003f36:	4b23      	ldr	r3, [pc, #140]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 030c 	and.w	r3, r3, #12
 8003f3e:	2b0c      	cmp	r3, #12
 8003f40:	d136      	bne.n	8003fb0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003f42:	4b20      	ldr	r3, [pc, #128]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	f003 0303 	and.w	r3, r3, #3
 8003f4a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003f4c:	4b1d      	ldr	r3, [pc, #116]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	091b      	lsrs	r3, r3, #4
 8003f52:	f003 030f 	and.w	r3, r3, #15
 8003f56:	3301      	adds	r3, #1
 8003f58:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2b03      	cmp	r3, #3
 8003f5e:	d10c      	bne.n	8003f7a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f60:	4a1a      	ldr	r2, [pc, #104]	; (8003fcc <HAL_RCC_GetSysClockFreq+0xc0>)
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f68:	4a16      	ldr	r2, [pc, #88]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f6a:	68d2      	ldr	r2, [r2, #12]
 8003f6c:	0a12      	lsrs	r2, r2, #8
 8003f6e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f72:	fb02 f303 	mul.w	r3, r2, r3
 8003f76:	617b      	str	r3, [r7, #20]
      break;
 8003f78:	e00c      	b.n	8003f94 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003f7a:	4a13      	ldr	r2, [pc, #76]	; (8003fc8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f82:	4a10      	ldr	r2, [pc, #64]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f84:	68d2      	ldr	r2, [r2, #12]
 8003f86:	0a12      	lsrs	r2, r2, #8
 8003f88:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f8c:	fb02 f303 	mul.w	r3, r2, r3
 8003f90:	617b      	str	r3, [r7, #20]
      break;
 8003f92:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f94:	4b0b      	ldr	r3, [pc, #44]	; (8003fc4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	0e5b      	lsrs	r3, r3, #25
 8003f9a:	f003 0303 	and.w	r3, r3, #3
 8003f9e:	3301      	adds	r3, #1
 8003fa0:	005b      	lsls	r3, r3, #1
 8003fa2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003fa4:	697a      	ldr	r2, [r7, #20]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fac:	613b      	str	r3, [r7, #16]
 8003fae:	e001      	b.n	8003fb4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003fb4:	693b      	ldr	r3, [r7, #16]
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	371c      	adds	r7, #28
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc0:	4770      	bx	lr
 8003fc2:	bf00      	nop
 8003fc4:	40021000 	.word	0x40021000
 8003fc8:	00f42400 	.word	0x00f42400
 8003fcc:	007a1200 	.word	0x007a1200

08003fd0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003fd4:	4b03      	ldr	r3, [pc, #12]	; (8003fe4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	20000000 	.word	0x20000000

08003fe8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003fec:	f7ff fff0 	bl	8003fd0 <HAL_RCC_GetHCLKFreq>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	4b06      	ldr	r3, [pc, #24]	; (800400c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	0a1b      	lsrs	r3, r3, #8
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	4904      	ldr	r1, [pc, #16]	; (8004010 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ffe:	5ccb      	ldrb	r3, [r1, r3]
 8004000:	f003 031f 	and.w	r3, r3, #31
 8004004:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004008:	4618      	mov	r0, r3
 800400a:	bd80      	pop	{r7, pc}
 800400c:	40021000 	.word	0x40021000
 8004010:	0800621c 	.word	0x0800621c

08004014 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004018:	f7ff ffda 	bl	8003fd0 <HAL_RCC_GetHCLKFreq>
 800401c:	4602      	mov	r2, r0
 800401e:	4b06      	ldr	r3, [pc, #24]	; (8004038 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	0adb      	lsrs	r3, r3, #11
 8004024:	f003 0307 	and.w	r3, r3, #7
 8004028:	4904      	ldr	r1, [pc, #16]	; (800403c <HAL_RCC_GetPCLK2Freq+0x28>)
 800402a:	5ccb      	ldrb	r3, [r1, r3]
 800402c:	f003 031f 	and.w	r3, r3, #31
 8004030:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004034:	4618      	mov	r0, r3
 8004036:	bd80      	pop	{r7, pc}
 8004038:	40021000 	.word	0x40021000
 800403c:	0800621c 	.word	0x0800621c

08004040 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004040:	b480      	push	{r7}
 8004042:	b087      	sub	sp, #28
 8004044:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004046:	4b1e      	ldr	r3, [pc, #120]	; (80040c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	f003 0303 	and.w	r3, r3, #3
 800404e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004050:	4b1b      	ldr	r3, [pc, #108]	; (80040c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	091b      	lsrs	r3, r3, #4
 8004056:	f003 030f 	and.w	r3, r3, #15
 800405a:	3301      	adds	r3, #1
 800405c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	2b03      	cmp	r3, #3
 8004062:	d10c      	bne.n	800407e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004064:	4a17      	ldr	r2, [pc, #92]	; (80040c4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	fbb2 f3f3 	udiv	r3, r2, r3
 800406c:	4a14      	ldr	r2, [pc, #80]	; (80040c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800406e:	68d2      	ldr	r2, [r2, #12]
 8004070:	0a12      	lsrs	r2, r2, #8
 8004072:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004076:	fb02 f303 	mul.w	r3, r2, r3
 800407a:	617b      	str	r3, [r7, #20]
    break;
 800407c:	e00c      	b.n	8004098 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800407e:	4a12      	ldr	r2, [pc, #72]	; (80040c8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	fbb2 f3f3 	udiv	r3, r2, r3
 8004086:	4a0e      	ldr	r2, [pc, #56]	; (80040c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004088:	68d2      	ldr	r2, [r2, #12]
 800408a:	0a12      	lsrs	r2, r2, #8
 800408c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004090:	fb02 f303 	mul.w	r3, r2, r3
 8004094:	617b      	str	r3, [r7, #20]
    break;
 8004096:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004098:	4b09      	ldr	r3, [pc, #36]	; (80040c0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800409a:	68db      	ldr	r3, [r3, #12]
 800409c:	0e5b      	lsrs	r3, r3, #25
 800409e:	f003 0303 	and.w	r3, r3, #3
 80040a2:	3301      	adds	r3, #1
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80040b2:	687b      	ldr	r3, [r7, #4]
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	371c      	adds	r7, #28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr
 80040c0:	40021000 	.word	0x40021000
 80040c4:	007a1200 	.word	0x007a1200
 80040c8:	00f42400 	.word	0x00f42400

080040cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80040d4:	2300      	movs	r3, #0
 80040d6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040d8:	2300      	movs	r3, #0
 80040da:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	f000 8098 	beq.w	800421a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80040ea:	2300      	movs	r3, #0
 80040ec:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80040ee:	4b43      	ldr	r3, [pc, #268]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d10d      	bne.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80040fa:	4b40      	ldr	r3, [pc, #256]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fe:	4a3f      	ldr	r2, [pc, #252]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004100:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004104:	6593      	str	r3, [r2, #88]	; 0x58
 8004106:	4b3d      	ldr	r3, [pc, #244]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800410a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800410e:	60bb      	str	r3, [r7, #8]
 8004110:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004112:	2301      	movs	r3, #1
 8004114:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004116:	4b3a      	ldr	r3, [pc, #232]	; (8004200 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a39      	ldr	r2, [pc, #228]	; (8004200 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800411c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004120:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004122:	f7fd f801 	bl	8001128 <HAL_GetTick>
 8004126:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004128:	e009      	b.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800412a:	f7fc fffd 	bl	8001128 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	2b02      	cmp	r3, #2
 8004136:	d902      	bls.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004138:	2303      	movs	r3, #3
 800413a:	74fb      	strb	r3, [r7, #19]
        break;
 800413c:	e005      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800413e:	4b30      	ldr	r3, [pc, #192]	; (8004200 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004146:	2b00      	cmp	r3, #0
 8004148:	d0ef      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800414a:	7cfb      	ldrb	r3, [r7, #19]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d159      	bne.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004150:	4b2a      	ldr	r3, [pc, #168]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800415a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d01e      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004166:	697a      	ldr	r2, [r7, #20]
 8004168:	429a      	cmp	r2, r3
 800416a:	d019      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800416c:	4b23      	ldr	r3, [pc, #140]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800416e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004172:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004176:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004178:	4b20      	ldr	r3, [pc, #128]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800417a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800417e:	4a1f      	ldr	r2, [pc, #124]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004180:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004184:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004188:	4b1c      	ldr	r3, [pc, #112]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800418a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800418e:	4a1b      	ldr	r2, [pc, #108]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004190:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004194:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004198:	4a18      	ldr	r2, [pc, #96]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d016      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041aa:	f7fc ffbd 	bl	8001128 <HAL_GetTick>
 80041ae:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041b0:	e00b      	b.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041b2:	f7fc ffb9 	bl	8001128 <HAL_GetTick>
 80041b6:	4602      	mov	r2, r0
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	1ad3      	subs	r3, r2, r3
 80041bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d902      	bls.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	74fb      	strb	r3, [r7, #19]
            break;
 80041c8:	e006      	b.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ca:	4b0c      	ldr	r3, [pc, #48]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d0:	f003 0302 	and.w	r3, r3, #2
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0ec      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80041d8:	7cfb      	ldrb	r3, [r7, #19]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d10b      	bne.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041de:	4b07      	ldr	r3, [pc, #28]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ec:	4903      	ldr	r1, [pc, #12]	; (80041fc <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80041f4:	e008      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80041f6:	7cfb      	ldrb	r3, [r7, #19]
 80041f8:	74bb      	strb	r3, [r7, #18]
 80041fa:	e005      	b.n	8004208 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80041fc:	40021000 	.word	0x40021000
 8004200:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004204:	7cfb      	ldrb	r3, [r7, #19]
 8004206:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004208:	7c7b      	ldrb	r3, [r7, #17]
 800420a:	2b01      	cmp	r3, #1
 800420c:	d105      	bne.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800420e:	4ba6      	ldr	r3, [pc, #664]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004212:	4aa5      	ldr	r2, [pc, #660]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004214:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004218:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0301 	and.w	r3, r3, #1
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004226:	4ba0      	ldr	r3, [pc, #640]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004228:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800422c:	f023 0203 	bic.w	r2, r3, #3
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	499c      	ldr	r1, [pc, #624]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004236:	4313      	orrs	r3, r2
 8004238:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004248:	4b97      	ldr	r3, [pc, #604]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800424a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800424e:	f023 020c 	bic.w	r2, r3, #12
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	4994      	ldr	r1, [pc, #592]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004258:	4313      	orrs	r3, r2
 800425a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0304 	and.w	r3, r3, #4
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800426a:	4b8f      	ldr	r3, [pc, #572]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800426c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004270:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	498b      	ldr	r1, [pc, #556]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800427a:	4313      	orrs	r3, r2
 800427c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0308 	and.w	r3, r3, #8
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800428c:	4b86      	ldr	r3, [pc, #536]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800428e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004292:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	4983      	ldr	r1, [pc, #524]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0320 	and.w	r3, r3, #32
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042ae:	4b7e      	ldr	r3, [pc, #504]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042b4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	497a      	ldr	r1, [pc, #488]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042d0:	4b75      	ldr	r3, [pc, #468]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042d6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	4972      	ldr	r1, [pc, #456]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00a      	beq.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042f2:	4b6d      	ldr	r3, [pc, #436]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80042f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	69db      	ldr	r3, [r3, #28]
 8004300:	4969      	ldr	r1, [pc, #420]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004302:	4313      	orrs	r3, r2
 8004304:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004314:	4b64      	ldr	r3, [pc, #400]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004316:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800431a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	4961      	ldr	r1, [pc, #388]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004324:	4313      	orrs	r3, r2
 8004326:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00a      	beq.n	800434c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004336:	4b5c      	ldr	r3, [pc, #368]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004338:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800433c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	4958      	ldr	r1, [pc, #352]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004346:	4313      	orrs	r3, r2
 8004348:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004354:	2b00      	cmp	r3, #0
 8004356:	d015      	beq.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004358:	4b53      	ldr	r3, [pc, #332]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800435a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800435e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004366:	4950      	ldr	r1, [pc, #320]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004368:	4313      	orrs	r3, r2
 800436a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004372:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004376:	d105      	bne.n	8004384 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004378:	4b4b      	ldr	r3, [pc, #300]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	4a4a      	ldr	r2, [pc, #296]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800437e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004382:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800438c:	2b00      	cmp	r3, #0
 800438e:	d015      	beq.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004390:	4b45      	ldr	r3, [pc, #276]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004392:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004396:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800439e:	4942      	ldr	r1, [pc, #264]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043a0:	4313      	orrs	r3, r2
 80043a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80043ae:	d105      	bne.n	80043bc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043b0:	4b3d      	ldr	r3, [pc, #244]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	4a3c      	ldr	r2, [pc, #240]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043ba:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d015      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80043c8:	4b37      	ldr	r3, [pc, #220]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043ce:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d6:	4934      	ldr	r1, [pc, #208]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043d8:	4313      	orrs	r3, r2
 80043da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043e2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80043e6:	d105      	bne.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043e8:	4b2f      	ldr	r3, [pc, #188]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	4a2e      	ldr	r2, [pc, #184]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80043ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80043f2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d015      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004400:	4b29      	ldr	r3, [pc, #164]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004402:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004406:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800440e:	4926      	ldr	r1, [pc, #152]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004410:	4313      	orrs	r3, r2
 8004412:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800441a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800441e:	d105      	bne.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004420:	4b21      	ldr	r3, [pc, #132]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	4a20      	ldr	r2, [pc, #128]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004426:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800442a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d015      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004438:	4b1b      	ldr	r3, [pc, #108]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800443a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800443e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004446:	4918      	ldr	r1, [pc, #96]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004448:	4313      	orrs	r3, r2
 800444a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004452:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004456:	d105      	bne.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004458:	4b13      	ldr	r3, [pc, #76]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	4a12      	ldr	r2, [pc, #72]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800445e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004462:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800446c:	2b00      	cmp	r3, #0
 800446e:	d015      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004470:	4b0d      	ldr	r3, [pc, #52]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004476:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800447e:	490a      	ldr	r1, [pc, #40]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004480:	4313      	orrs	r3, r2
 8004482:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800448e:	d105      	bne.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004490:	4b05      	ldr	r3, [pc, #20]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004492:	68db      	ldr	r3, [r3, #12]
 8004494:	4a04      	ldr	r2, [pc, #16]	; (80044a8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004496:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800449a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800449c:	7cbb      	ldrb	r3, [r7, #18]
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3718      	adds	r7, #24
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	40021000 	.word	0x40021000

080044ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e049      	b.n	8004552 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d106      	bne.n	80044d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044d2:	6878      	ldr	r0, [r7, #4]
 80044d4:	f7fc fc4a 	bl	8000d6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2202      	movs	r2, #2
 80044dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	3304      	adds	r3, #4
 80044e8:	4619      	mov	r1, r3
 80044ea:	4610      	mov	r0, r2
 80044ec:	f000 f898 	bl	8004620 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}
	...

0800455c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800455c:	b480      	push	{r7}
 800455e:	b085      	sub	sp, #20
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800456a:	b2db      	uxtb	r3, r3
 800456c:	2b01      	cmp	r3, #1
 800456e:	d001      	beq.n	8004574 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e042      	b.n	80045fa <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2202      	movs	r2, #2
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a21      	ldr	r2, [pc, #132]	; (8004608 <HAL_TIM_Base_Start+0xac>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d018      	beq.n	80045b8 <HAL_TIM_Base_Start+0x5c>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800458e:	d013      	beq.n	80045b8 <HAL_TIM_Base_Start+0x5c>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a1d      	ldr	r2, [pc, #116]	; (800460c <HAL_TIM_Base_Start+0xb0>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d00e      	beq.n	80045b8 <HAL_TIM_Base_Start+0x5c>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a1c      	ldr	r2, [pc, #112]	; (8004610 <HAL_TIM_Base_Start+0xb4>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d009      	beq.n	80045b8 <HAL_TIM_Base_Start+0x5c>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a1a      	ldr	r2, [pc, #104]	; (8004614 <HAL_TIM_Base_Start+0xb8>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d004      	beq.n	80045b8 <HAL_TIM_Base_Start+0x5c>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a19      	ldr	r2, [pc, #100]	; (8004618 <HAL_TIM_Base_Start+0xbc>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d115      	bne.n	80045e4 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	4b17      	ldr	r3, [pc, #92]	; (800461c <HAL_TIM_Base_Start+0xc0>)
 80045c0:	4013      	ands	r3, r2
 80045c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b06      	cmp	r3, #6
 80045c8:	d015      	beq.n	80045f6 <HAL_TIM_Base_Start+0x9a>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045d0:	d011      	beq.n	80045f6 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681a      	ldr	r2, [r3, #0]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f042 0201 	orr.w	r2, r2, #1
 80045e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045e2:	e008      	b.n	80045f6 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f042 0201 	orr.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	e000      	b.n	80045f8 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045f6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80045f8:	2300      	movs	r3, #0
}
 80045fa:	4618      	mov	r0, r3
 80045fc:	3714      	adds	r7, #20
 80045fe:	46bd      	mov	sp, r7
 8004600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004604:	4770      	bx	lr
 8004606:	bf00      	nop
 8004608:	40012c00 	.word	0x40012c00
 800460c:	40000400 	.word	0x40000400
 8004610:	40000800 	.word	0x40000800
 8004614:	40013400 	.word	0x40013400
 8004618:	40014000 	.word	0x40014000
 800461c:	00010007 	.word	0x00010007

08004620 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	4a42      	ldr	r2, [pc, #264]	; (800473c <TIM_Base_SetConfig+0x11c>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d00f      	beq.n	8004658 <TIM_Base_SetConfig+0x38>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800463e:	d00b      	beq.n	8004658 <TIM_Base_SetConfig+0x38>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	4a3f      	ldr	r2, [pc, #252]	; (8004740 <TIM_Base_SetConfig+0x120>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d007      	beq.n	8004658 <TIM_Base_SetConfig+0x38>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a3e      	ldr	r2, [pc, #248]	; (8004744 <TIM_Base_SetConfig+0x124>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d003      	beq.n	8004658 <TIM_Base_SetConfig+0x38>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a3d      	ldr	r2, [pc, #244]	; (8004748 <TIM_Base_SetConfig+0x128>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d108      	bne.n	800466a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800465e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	4313      	orrs	r3, r2
 8004668:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	4a33      	ldr	r2, [pc, #204]	; (800473c <TIM_Base_SetConfig+0x11c>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d01b      	beq.n	80046aa <TIM_Base_SetConfig+0x8a>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004678:	d017      	beq.n	80046aa <TIM_Base_SetConfig+0x8a>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	4a30      	ldr	r2, [pc, #192]	; (8004740 <TIM_Base_SetConfig+0x120>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d013      	beq.n	80046aa <TIM_Base_SetConfig+0x8a>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	4a2f      	ldr	r2, [pc, #188]	; (8004744 <TIM_Base_SetConfig+0x124>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d00f      	beq.n	80046aa <TIM_Base_SetConfig+0x8a>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	4a2e      	ldr	r2, [pc, #184]	; (8004748 <TIM_Base_SetConfig+0x128>)
 800468e:	4293      	cmp	r3, r2
 8004690:	d00b      	beq.n	80046aa <TIM_Base_SetConfig+0x8a>
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4a2d      	ldr	r2, [pc, #180]	; (800474c <TIM_Base_SetConfig+0x12c>)
 8004696:	4293      	cmp	r3, r2
 8004698:	d007      	beq.n	80046aa <TIM_Base_SetConfig+0x8a>
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	4a2c      	ldr	r2, [pc, #176]	; (8004750 <TIM_Base_SetConfig+0x130>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d003      	beq.n	80046aa <TIM_Base_SetConfig+0x8a>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	4a2b      	ldr	r2, [pc, #172]	; (8004754 <TIM_Base_SetConfig+0x134>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d108      	bne.n	80046bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	68fa      	ldr	r2, [r7, #12]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	4a16      	ldr	r2, [pc, #88]	; (800473c <TIM_Base_SetConfig+0x11c>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d00f      	beq.n	8004708 <TIM_Base_SetConfig+0xe8>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a17      	ldr	r2, [pc, #92]	; (8004748 <TIM_Base_SetConfig+0x128>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d00b      	beq.n	8004708 <TIM_Base_SetConfig+0xe8>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	4a16      	ldr	r2, [pc, #88]	; (800474c <TIM_Base_SetConfig+0x12c>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d007      	beq.n	8004708 <TIM_Base_SetConfig+0xe8>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a15      	ldr	r2, [pc, #84]	; (8004750 <TIM_Base_SetConfig+0x130>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_Base_SetConfig+0xe8>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a14      	ldr	r2, [pc, #80]	; (8004754 <TIM_Base_SetConfig+0x134>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d103      	bne.n	8004710 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	691a      	ldr	r2, [r3, #16]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	691b      	ldr	r3, [r3, #16]
 800471a:	f003 0301 	and.w	r3, r3, #1
 800471e:	2b01      	cmp	r3, #1
 8004720:	d105      	bne.n	800472e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	f023 0201 	bic.w	r2, r3, #1
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	611a      	str	r2, [r3, #16]
  }
}
 800472e:	bf00      	nop
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr
 800473a:	bf00      	nop
 800473c:	40012c00 	.word	0x40012c00
 8004740:	40000400 	.word	0x40000400
 8004744:	40000800 	.word	0x40000800
 8004748:	40013400 	.word	0x40013400
 800474c:	40014000 	.word	0x40014000
 8004750:	40014400 	.word	0x40014400
 8004754:	40014800 	.word	0x40014800

08004758 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004758:	b480      	push	{r7}
 800475a:	b085      	sub	sp, #20
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
 8004760:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800476c:	2302      	movs	r3, #2
 800476e:	e065      	b.n	800483c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a2c      	ldr	r2, [pc, #176]	; (8004848 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d004      	beq.n	80047a4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a2b      	ldr	r2, [pc, #172]	; (800484c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d108      	bne.n	80047b6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80047aa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	68fa      	ldr	r2, [r7, #12]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80047bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68fa      	ldr	r2, [r7, #12]
 80047d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a1b      	ldr	r2, [pc, #108]	; (8004848 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d018      	beq.n	8004810 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047e6:	d013      	beq.n	8004810 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a18      	ldr	r2, [pc, #96]	; (8004850 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d00e      	beq.n	8004810 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a17      	ldr	r2, [pc, #92]	; (8004854 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d009      	beq.n	8004810 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a12      	ldr	r2, [pc, #72]	; (800484c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d004      	beq.n	8004810 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a13      	ldr	r2, [pc, #76]	; (8004858 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d10c      	bne.n	800482a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004816:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	4313      	orrs	r3, r2
 8004820:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800483a:	2300      	movs	r3, #0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr
 8004848:	40012c00 	.word	0x40012c00
 800484c:	40013400 	.word	0x40013400
 8004850:	40000400 	.word	0x40000400
 8004854:	40000800 	.word	0x40000800
 8004858:	40014000 	.word	0x40014000

0800485c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e042      	b.n	80048f4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004874:	2b00      	cmp	r3, #0
 8004876:	d106      	bne.n	8004886 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2200      	movs	r2, #0
 800487c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f7fc fb2b 	bl	8000edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2224      	movs	r2, #36	; 0x24
 800488a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0201 	bic.w	r2, r2, #1
 800489c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d002      	beq.n	80048ac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	f000 fc2e 	bl	8005108 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048ac:	6878      	ldr	r0, [r7, #4]
 80048ae:	f000 f95f 	bl	8004b70 <UART_SetConfig>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d101      	bne.n	80048bc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	e01b      	b.n	80048f4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	685a      	ldr	r2, [r3, #4]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80048ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689a      	ldr	r2, [r3, #8]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80048da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f042 0201 	orr.w	r2, r2, #1
 80048ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 fcad 	bl	800524c <UART_CheckIdleState>
 80048f2:	4603      	mov	r3, r0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3708      	adds	r7, #8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b082      	sub	sp, #8
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d101      	bne.n	800490e <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e04a      	b.n	80049a4 <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004914:	2b00      	cmp	r3, #0
 8004916:	d106      	bne.n	8004926 <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	2200      	movs	r2, #0
 800491c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7fc fadb 	bl	8000edc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2224      	movs	r2, #36	; 0x24
 800492a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f022 0201 	bic.w	r2, r2, #1
 800493c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004942:	2b00      	cmp	r3, #0
 8004944:	d002      	beq.n	800494c <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 fbde 	bl	8005108 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f90f 	bl	8004b70 <UART_SetConfig>
 8004952:	4603      	mov	r3, r0
 8004954:	2b01      	cmp	r3, #1
 8004956:	d101      	bne.n	800495c <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8004958:	2301      	movs	r3, #1
 800495a:	e023      	b.n	80049a4 <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685a      	ldr	r2, [r3, #4]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800496a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	689a      	ldr	r2, [r3, #8]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800497a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689a      	ldr	r2, [r3, #8]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f042 0208 	orr.w	r2, r2, #8
 800498a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f042 0201 	orr.w	r2, r2, #1
 800499a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fc55 	bl	800524c <UART_CheckIdleState>
 80049a2:	4603      	mov	r3, r0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3708      	adds	r7, #8
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b08a      	sub	sp, #40	; 0x28
 80049b0:	af02      	add	r7, sp, #8
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	603b      	str	r3, [r7, #0]
 80049b8:	4613      	mov	r3, r2
 80049ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c2:	2b20      	cmp	r3, #32
 80049c4:	d17b      	bne.n	8004abe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d002      	beq.n	80049d2 <HAL_UART_Transmit+0x26>
 80049cc:	88fb      	ldrh	r3, [r7, #6]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d101      	bne.n	80049d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e074      	b.n	8004ac0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2221      	movs	r2, #33	; 0x21
 80049e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049e6:	f7fc fb9f 	bl	8001128 <HAL_GetTick>
 80049ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	88fa      	ldrh	r2, [r7, #6]
 80049f0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	88fa      	ldrh	r2, [r7, #6]
 80049f8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a04:	d108      	bne.n	8004a18 <HAL_UART_Transmit+0x6c>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	691b      	ldr	r3, [r3, #16]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d104      	bne.n	8004a18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	61bb      	str	r3, [r7, #24]
 8004a16:	e003      	b.n	8004a20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a20:	e030      	b.n	8004a84 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	9300      	str	r3, [sp, #0]
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	2180      	movs	r1, #128	; 0x80
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f000 fcb7 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 8004a32:	4603      	mov	r3, r0
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d005      	beq.n	8004a44 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2220      	movs	r2, #32
 8004a3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e03d      	b.n	8004ac0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d10b      	bne.n	8004a62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a4a:	69bb      	ldr	r3, [r7, #24]
 8004a4c:	881b      	ldrh	r3, [r3, #0]
 8004a4e:	461a      	mov	r2, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a58:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	3302      	adds	r3, #2
 8004a5e:	61bb      	str	r3, [r7, #24]
 8004a60:	e007      	b.n	8004a72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	781a      	ldrb	r2, [r3, #0]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	3301      	adds	r3, #1
 8004a70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	3b01      	subs	r3, #1
 8004a7c:	b29a      	uxth	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1c8      	bne.n	8004a22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	9300      	str	r3, [sp, #0]
 8004a94:	697b      	ldr	r3, [r7, #20]
 8004a96:	2200      	movs	r2, #0
 8004a98:	2140      	movs	r1, #64	; 0x40
 8004a9a:	68f8      	ldr	r0, [r7, #12]
 8004a9c:	f000 fc80 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d005      	beq.n	8004ab2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e006      	b.n	8004ac0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2220      	movs	r2, #32
 8004ab6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8004aba:	2300      	movs	r3, #0
 8004abc:	e000      	b.n	8004ac0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004abe:	2302      	movs	r3, #2
  }
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3720      	adds	r7, #32
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_HalfDuplex_EnableTransmitter>:
  * @brief  Enable the UART transmitter and disable the UART receiver.
  * @param  huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b08f      	sub	sp, #60	; 0x3c
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(huart);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d101      	bne.n	8004ade <HAL_HalfDuplex_EnableTransmitter+0x16>
 8004ada:	2302      	movs	r3, #2
 8004adc:	e042      	b.n	8004b64 <HAL_HalfDuplex_EnableTransmitter+0x9c>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2224      	movs	r2, #36	; 0x24
 8004aea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Clear TE and RE bits */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af4:	6a3b      	ldr	r3, [r7, #32]
 8004af6:	e853 3f00 	ldrex	r3, [r3]
 8004afa:	61fb      	str	r3, [r7, #28]
   return(result);
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f023 030c 	bic.w	r3, r3, #12
 8004b02:	637b      	str	r3, [r7, #52]	; 0x34
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	461a      	mov	r2, r3
 8004b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004b0e:	62ba      	str	r2, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004b12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004b14:	e841 2300 	strex	r3, r2, [r1]
 8004b18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e6      	bne.n	8004aee <HAL_HalfDuplex_EnableTransmitter+0x26>

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TE);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	e853 3f00 	ldrex	r3, [r3]
 8004b2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	f043 0308 	orr.w	r3, r3, #8
 8004b34:	633b      	str	r3, [r7, #48]	; 0x30
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b3e:	61bb      	str	r3, [r7, #24]
 8004b40:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b42:	6979      	ldr	r1, [r7, #20]
 8004b44:	69ba      	ldr	r2, [r7, #24]
 8004b46:	e841 2300 	strex	r3, r2, [r1]
 8004b4a:	613b      	str	r3, [r7, #16]
   return(result);
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1e6      	bne.n	8004b20 <HAL_HalfDuplex_EnableTransmitter+0x58>

  huart->gState = HAL_UART_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2220      	movs	r2, #32
 8004b56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UNLOCK(huart);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004b62:	2300      	movs	r3, #0
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	373c      	adds	r7, #60	; 0x3c
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b74:	b08c      	sub	sp, #48	; 0x30
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	689a      	ldr	r2, [r3, #8]
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	431a      	orrs	r2, r3
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	695b      	ldr	r3, [r3, #20]
 8004b8e:	431a      	orrs	r2, r3
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	69db      	ldr	r3, [r3, #28]
 8004b94:	4313      	orrs	r3, r2
 8004b96:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	4bab      	ldr	r3, [pc, #684]	; (8004e4c <UART_SetConfig+0x2dc>)
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	697a      	ldr	r2, [r7, #20]
 8004ba4:	6812      	ldr	r2, [r2, #0]
 8004ba6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004ba8:	430b      	orrs	r3, r1
 8004baa:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	68da      	ldr	r2, [r3, #12]
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4aa0      	ldr	r2, [pc, #640]	; (8004e50 <UART_SetConfig+0x2e0>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d004      	beq.n	8004bdc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004be6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004bea:	697a      	ldr	r2, [r7, #20]
 8004bec:	6812      	ldr	r2, [r2, #0]
 8004bee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004bf0:	430b      	orrs	r3, r1
 8004bf2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfa:	f023 010f 	bic.w	r1, r3, #15
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c02:	697b      	ldr	r3, [r7, #20]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a91      	ldr	r2, [pc, #580]	; (8004e54 <UART_SetConfig+0x2e4>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d125      	bne.n	8004c60 <UART_SetConfig+0xf0>
 8004c14:	4b90      	ldr	r3, [pc, #576]	; (8004e58 <UART_SetConfig+0x2e8>)
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c1a:	f003 0303 	and.w	r3, r3, #3
 8004c1e:	2b03      	cmp	r3, #3
 8004c20:	d81a      	bhi.n	8004c58 <UART_SetConfig+0xe8>
 8004c22:	a201      	add	r2, pc, #4	; (adr r2, 8004c28 <UART_SetConfig+0xb8>)
 8004c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c28:	08004c39 	.word	0x08004c39
 8004c2c:	08004c49 	.word	0x08004c49
 8004c30:	08004c41 	.word	0x08004c41
 8004c34:	08004c51 	.word	0x08004c51
 8004c38:	2301      	movs	r3, #1
 8004c3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c3e:	e0d6      	b.n	8004dee <UART_SetConfig+0x27e>
 8004c40:	2302      	movs	r3, #2
 8004c42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c46:	e0d2      	b.n	8004dee <UART_SetConfig+0x27e>
 8004c48:	2304      	movs	r3, #4
 8004c4a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c4e:	e0ce      	b.n	8004dee <UART_SetConfig+0x27e>
 8004c50:	2308      	movs	r3, #8
 8004c52:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c56:	e0ca      	b.n	8004dee <UART_SetConfig+0x27e>
 8004c58:	2310      	movs	r3, #16
 8004c5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004c5e:	e0c6      	b.n	8004dee <UART_SetConfig+0x27e>
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a7d      	ldr	r2, [pc, #500]	; (8004e5c <UART_SetConfig+0x2ec>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d138      	bne.n	8004cdc <UART_SetConfig+0x16c>
 8004c6a:	4b7b      	ldr	r3, [pc, #492]	; (8004e58 <UART_SetConfig+0x2e8>)
 8004c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c70:	f003 030c 	and.w	r3, r3, #12
 8004c74:	2b0c      	cmp	r3, #12
 8004c76:	d82d      	bhi.n	8004cd4 <UART_SetConfig+0x164>
 8004c78:	a201      	add	r2, pc, #4	; (adr r2, 8004c80 <UART_SetConfig+0x110>)
 8004c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7e:	bf00      	nop
 8004c80:	08004cb5 	.word	0x08004cb5
 8004c84:	08004cd5 	.word	0x08004cd5
 8004c88:	08004cd5 	.word	0x08004cd5
 8004c8c:	08004cd5 	.word	0x08004cd5
 8004c90:	08004cc5 	.word	0x08004cc5
 8004c94:	08004cd5 	.word	0x08004cd5
 8004c98:	08004cd5 	.word	0x08004cd5
 8004c9c:	08004cd5 	.word	0x08004cd5
 8004ca0:	08004cbd 	.word	0x08004cbd
 8004ca4:	08004cd5 	.word	0x08004cd5
 8004ca8:	08004cd5 	.word	0x08004cd5
 8004cac:	08004cd5 	.word	0x08004cd5
 8004cb0:	08004ccd 	.word	0x08004ccd
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cba:	e098      	b.n	8004dee <UART_SetConfig+0x27e>
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cc2:	e094      	b.n	8004dee <UART_SetConfig+0x27e>
 8004cc4:	2304      	movs	r3, #4
 8004cc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cca:	e090      	b.n	8004dee <UART_SetConfig+0x27e>
 8004ccc:	2308      	movs	r3, #8
 8004cce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cd2:	e08c      	b.n	8004dee <UART_SetConfig+0x27e>
 8004cd4:	2310      	movs	r3, #16
 8004cd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004cda:	e088      	b.n	8004dee <UART_SetConfig+0x27e>
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a5f      	ldr	r2, [pc, #380]	; (8004e60 <UART_SetConfig+0x2f0>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d125      	bne.n	8004d32 <UART_SetConfig+0x1c2>
 8004ce6:	4b5c      	ldr	r3, [pc, #368]	; (8004e58 <UART_SetConfig+0x2e8>)
 8004ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004cf0:	2b30      	cmp	r3, #48	; 0x30
 8004cf2:	d016      	beq.n	8004d22 <UART_SetConfig+0x1b2>
 8004cf4:	2b30      	cmp	r3, #48	; 0x30
 8004cf6:	d818      	bhi.n	8004d2a <UART_SetConfig+0x1ba>
 8004cf8:	2b20      	cmp	r3, #32
 8004cfa:	d00a      	beq.n	8004d12 <UART_SetConfig+0x1a2>
 8004cfc:	2b20      	cmp	r3, #32
 8004cfe:	d814      	bhi.n	8004d2a <UART_SetConfig+0x1ba>
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d002      	beq.n	8004d0a <UART_SetConfig+0x19a>
 8004d04:	2b10      	cmp	r3, #16
 8004d06:	d008      	beq.n	8004d1a <UART_SetConfig+0x1aa>
 8004d08:	e00f      	b.n	8004d2a <UART_SetConfig+0x1ba>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d10:	e06d      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d12:	2302      	movs	r3, #2
 8004d14:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d18:	e069      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d1a:	2304      	movs	r3, #4
 8004d1c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d20:	e065      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d22:	2308      	movs	r3, #8
 8004d24:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d28:	e061      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d2a:	2310      	movs	r3, #16
 8004d2c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d30:	e05d      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a4b      	ldr	r2, [pc, #300]	; (8004e64 <UART_SetConfig+0x2f4>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d125      	bne.n	8004d88 <UART_SetConfig+0x218>
 8004d3c:	4b46      	ldr	r3, [pc, #280]	; (8004e58 <UART_SetConfig+0x2e8>)
 8004d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d46:	2bc0      	cmp	r3, #192	; 0xc0
 8004d48:	d016      	beq.n	8004d78 <UART_SetConfig+0x208>
 8004d4a:	2bc0      	cmp	r3, #192	; 0xc0
 8004d4c:	d818      	bhi.n	8004d80 <UART_SetConfig+0x210>
 8004d4e:	2b80      	cmp	r3, #128	; 0x80
 8004d50:	d00a      	beq.n	8004d68 <UART_SetConfig+0x1f8>
 8004d52:	2b80      	cmp	r3, #128	; 0x80
 8004d54:	d814      	bhi.n	8004d80 <UART_SetConfig+0x210>
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d002      	beq.n	8004d60 <UART_SetConfig+0x1f0>
 8004d5a:	2b40      	cmp	r3, #64	; 0x40
 8004d5c:	d008      	beq.n	8004d70 <UART_SetConfig+0x200>
 8004d5e:	e00f      	b.n	8004d80 <UART_SetConfig+0x210>
 8004d60:	2300      	movs	r3, #0
 8004d62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d66:	e042      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d6e:	e03e      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d70:	2304      	movs	r3, #4
 8004d72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d76:	e03a      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d78:	2308      	movs	r3, #8
 8004d7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d7e:	e036      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d80:	2310      	movs	r3, #16
 8004d82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004d86:	e032      	b.n	8004dee <UART_SetConfig+0x27e>
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a30      	ldr	r2, [pc, #192]	; (8004e50 <UART_SetConfig+0x2e0>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d12a      	bne.n	8004de8 <UART_SetConfig+0x278>
 8004d92:	4b31      	ldr	r3, [pc, #196]	; (8004e58 <UART_SetConfig+0x2e8>)
 8004d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d98:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004d9c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004da0:	d01a      	beq.n	8004dd8 <UART_SetConfig+0x268>
 8004da2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004da6:	d81b      	bhi.n	8004de0 <UART_SetConfig+0x270>
 8004da8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dac:	d00c      	beq.n	8004dc8 <UART_SetConfig+0x258>
 8004dae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004db2:	d815      	bhi.n	8004de0 <UART_SetConfig+0x270>
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <UART_SetConfig+0x250>
 8004db8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dbc:	d008      	beq.n	8004dd0 <UART_SetConfig+0x260>
 8004dbe:	e00f      	b.n	8004de0 <UART_SetConfig+0x270>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dc6:	e012      	b.n	8004dee <UART_SetConfig+0x27e>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dce:	e00e      	b.n	8004dee <UART_SetConfig+0x27e>
 8004dd0:	2304      	movs	r3, #4
 8004dd2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dd6:	e00a      	b.n	8004dee <UART_SetConfig+0x27e>
 8004dd8:	2308      	movs	r3, #8
 8004dda:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004dde:	e006      	b.n	8004dee <UART_SetConfig+0x27e>
 8004de0:	2310      	movs	r3, #16
 8004de2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004de6:	e002      	b.n	8004dee <UART_SetConfig+0x27e>
 8004de8:	2310      	movs	r3, #16
 8004dea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a17      	ldr	r2, [pc, #92]	; (8004e50 <UART_SetConfig+0x2e0>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	f040 80a8 	bne.w	8004f4a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004dfa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004dfe:	2b08      	cmp	r3, #8
 8004e00:	d834      	bhi.n	8004e6c <UART_SetConfig+0x2fc>
 8004e02:	a201      	add	r2, pc, #4	; (adr r2, 8004e08 <UART_SetConfig+0x298>)
 8004e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e08:	08004e2d 	.word	0x08004e2d
 8004e0c:	08004e6d 	.word	0x08004e6d
 8004e10:	08004e35 	.word	0x08004e35
 8004e14:	08004e6d 	.word	0x08004e6d
 8004e18:	08004e3b 	.word	0x08004e3b
 8004e1c:	08004e6d 	.word	0x08004e6d
 8004e20:	08004e6d 	.word	0x08004e6d
 8004e24:	08004e6d 	.word	0x08004e6d
 8004e28:	08004e43 	.word	0x08004e43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e2c:	f7ff f8dc 	bl	8003fe8 <HAL_RCC_GetPCLK1Freq>
 8004e30:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004e32:	e021      	b.n	8004e78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e34:	4b0c      	ldr	r3, [pc, #48]	; (8004e68 <UART_SetConfig+0x2f8>)
 8004e36:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004e38:	e01e      	b.n	8004e78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e3a:	f7ff f867 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 8004e3e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004e40:	e01a      	b.n	8004e78 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e46:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004e48:	e016      	b.n	8004e78 <UART_SetConfig+0x308>
 8004e4a:	bf00      	nop
 8004e4c:	cfff69f3 	.word	0xcfff69f3
 8004e50:	40008000 	.word	0x40008000
 8004e54:	40013800 	.word	0x40013800
 8004e58:	40021000 	.word	0x40021000
 8004e5c:	40004400 	.word	0x40004400
 8004e60:	40004800 	.word	0x40004800
 8004e64:	40004c00 	.word	0x40004c00
 8004e68:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004e76:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	f000 812a 	beq.w	80050d4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e84:	4a9e      	ldr	r2, [pc, #632]	; (8005100 <UART_SetConfig+0x590>)
 8004e86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e92:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	685a      	ldr	r2, [r3, #4]
 8004e98:	4613      	mov	r3, r2
 8004e9a:	005b      	lsls	r3, r3, #1
 8004e9c:	4413      	add	r3, r2
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d305      	bcc.n	8004eb0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004eaa:	69ba      	ldr	r2, [r7, #24]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d903      	bls.n	8004eb8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004eb6:	e10d      	b.n	80050d4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004eb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004eba:	2200      	movs	r2, #0
 8004ebc:	60bb      	str	r3, [r7, #8]
 8004ebe:	60fa      	str	r2, [r7, #12]
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec4:	4a8e      	ldr	r2, [pc, #568]	; (8005100 <UART_SetConfig+0x590>)
 8004ec6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	2200      	movs	r2, #0
 8004ece:	603b      	str	r3, [r7, #0]
 8004ed0:	607a      	str	r2, [r7, #4]
 8004ed2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ed6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004eda:	f7fb f99d 	bl	8000218 <__aeabi_uldivmod>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	460b      	mov	r3, r1
 8004ee2:	4610      	mov	r0, r2
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	f04f 0200 	mov.w	r2, #0
 8004eea:	f04f 0300 	mov.w	r3, #0
 8004eee:	020b      	lsls	r3, r1, #8
 8004ef0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ef4:	0202      	lsls	r2, r0, #8
 8004ef6:	6979      	ldr	r1, [r7, #20]
 8004ef8:	6849      	ldr	r1, [r1, #4]
 8004efa:	0849      	lsrs	r1, r1, #1
 8004efc:	2000      	movs	r0, #0
 8004efe:	460c      	mov	r4, r1
 8004f00:	4605      	mov	r5, r0
 8004f02:	eb12 0804 	adds.w	r8, r2, r4
 8004f06:	eb43 0905 	adc.w	r9, r3, r5
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	469a      	mov	sl, r3
 8004f12:	4693      	mov	fp, r2
 8004f14:	4652      	mov	r2, sl
 8004f16:	465b      	mov	r3, fp
 8004f18:	4640      	mov	r0, r8
 8004f1a:	4649      	mov	r1, r9
 8004f1c:	f7fb f97c 	bl	8000218 <__aeabi_uldivmod>
 8004f20:	4602      	mov	r2, r0
 8004f22:	460b      	mov	r3, r1
 8004f24:	4613      	mov	r3, r2
 8004f26:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f28:	6a3b      	ldr	r3, [r7, #32]
 8004f2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f2e:	d308      	bcc.n	8004f42 <UART_SetConfig+0x3d2>
 8004f30:	6a3b      	ldr	r3, [r7, #32]
 8004f32:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f36:	d204      	bcs.n	8004f42 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	6a3a      	ldr	r2, [r7, #32]
 8004f3e:	60da      	str	r2, [r3, #12]
 8004f40:	e0c8      	b.n	80050d4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004f48:	e0c4      	b.n	80050d4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f52:	d167      	bne.n	8005024 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004f54:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004f58:	2b08      	cmp	r3, #8
 8004f5a:	d828      	bhi.n	8004fae <UART_SetConfig+0x43e>
 8004f5c:	a201      	add	r2, pc, #4	; (adr r2, 8004f64 <UART_SetConfig+0x3f4>)
 8004f5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f62:	bf00      	nop
 8004f64:	08004f89 	.word	0x08004f89
 8004f68:	08004f91 	.word	0x08004f91
 8004f6c:	08004f99 	.word	0x08004f99
 8004f70:	08004faf 	.word	0x08004faf
 8004f74:	08004f9f 	.word	0x08004f9f
 8004f78:	08004faf 	.word	0x08004faf
 8004f7c:	08004faf 	.word	0x08004faf
 8004f80:	08004faf 	.word	0x08004faf
 8004f84:	08004fa7 	.word	0x08004fa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f88:	f7ff f82e 	bl	8003fe8 <HAL_RCC_GetPCLK1Freq>
 8004f8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004f8e:	e014      	b.n	8004fba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f90:	f7ff f840 	bl	8004014 <HAL_RCC_GetPCLK2Freq>
 8004f94:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004f96:	e010      	b.n	8004fba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f98:	4b5a      	ldr	r3, [pc, #360]	; (8005104 <UART_SetConfig+0x594>)
 8004f9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004f9c:	e00d      	b.n	8004fba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f9e:	f7fe ffb5 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 8004fa2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004fa4:	e009      	b.n	8004fba <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fa6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004faa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004fac:	e005      	b.n	8004fba <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004fb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 8089 	beq.w	80050d4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc6:	4a4e      	ldr	r2, [pc, #312]	; (8005100 <UART_SetConfig+0x590>)
 8004fc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fd4:	005a      	lsls	r2, r3, #1
 8004fd6:	697b      	ldr	r3, [r7, #20]
 8004fd8:	685b      	ldr	r3, [r3, #4]
 8004fda:	085b      	lsrs	r3, r3, #1
 8004fdc:	441a      	add	r2, r3
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fe8:	6a3b      	ldr	r3, [r7, #32]
 8004fea:	2b0f      	cmp	r3, #15
 8004fec:	d916      	bls.n	800501c <UART_SetConfig+0x4ac>
 8004fee:	6a3b      	ldr	r3, [r7, #32]
 8004ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ff4:	d212      	bcs.n	800501c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ff6:	6a3b      	ldr	r3, [r7, #32]
 8004ff8:	b29b      	uxth	r3, r3
 8004ffa:	f023 030f 	bic.w	r3, r3, #15
 8004ffe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005000:	6a3b      	ldr	r3, [r7, #32]
 8005002:	085b      	lsrs	r3, r3, #1
 8005004:	b29b      	uxth	r3, r3
 8005006:	f003 0307 	and.w	r3, r3, #7
 800500a:	b29a      	uxth	r2, r3
 800500c:	8bfb      	ldrh	r3, [r7, #30]
 800500e:	4313      	orrs	r3, r2
 8005010:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	8bfa      	ldrh	r2, [r7, #30]
 8005018:	60da      	str	r2, [r3, #12]
 800501a:	e05b      	b.n	80050d4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005022:	e057      	b.n	80050d4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005024:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005028:	2b08      	cmp	r3, #8
 800502a:	d828      	bhi.n	800507e <UART_SetConfig+0x50e>
 800502c:	a201      	add	r2, pc, #4	; (adr r2, 8005034 <UART_SetConfig+0x4c4>)
 800502e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005032:	bf00      	nop
 8005034:	08005059 	.word	0x08005059
 8005038:	08005061 	.word	0x08005061
 800503c:	08005069 	.word	0x08005069
 8005040:	0800507f 	.word	0x0800507f
 8005044:	0800506f 	.word	0x0800506f
 8005048:	0800507f 	.word	0x0800507f
 800504c:	0800507f 	.word	0x0800507f
 8005050:	0800507f 	.word	0x0800507f
 8005054:	08005077 	.word	0x08005077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005058:	f7fe ffc6 	bl	8003fe8 <HAL_RCC_GetPCLK1Freq>
 800505c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800505e:	e014      	b.n	800508a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005060:	f7fe ffd8 	bl	8004014 <HAL_RCC_GetPCLK2Freq>
 8005064:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005066:	e010      	b.n	800508a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005068:	4b26      	ldr	r3, [pc, #152]	; (8005104 <UART_SetConfig+0x594>)
 800506a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800506c:	e00d      	b.n	800508a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800506e:	f7fe ff4d 	bl	8003f0c <HAL_RCC_GetSysClockFreq>
 8005072:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005074:	e009      	b.n	800508a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005076:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800507a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800507c:	e005      	b.n	800508a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800507e:	2300      	movs	r3, #0
 8005080:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005088:	bf00      	nop
    }

    if (pclk != 0U)
 800508a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800508c:	2b00      	cmp	r3, #0
 800508e:	d021      	beq.n	80050d4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005094:	4a1a      	ldr	r2, [pc, #104]	; (8005100 <UART_SetConfig+0x590>)
 8005096:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800509a:	461a      	mov	r2, r3
 800509c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800509e:	fbb3 f2f2 	udiv	r2, r3, r2
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	085b      	lsrs	r3, r3, #1
 80050a8:	441a      	add	r2, r3
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050b4:	6a3b      	ldr	r3, [r7, #32]
 80050b6:	2b0f      	cmp	r3, #15
 80050b8:	d909      	bls.n	80050ce <UART_SetConfig+0x55e>
 80050ba:	6a3b      	ldr	r3, [r7, #32]
 80050bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050c0:	d205      	bcs.n	80050ce <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050c2:	6a3b      	ldr	r3, [r7, #32]
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	60da      	str	r2, [r3, #12]
 80050cc:	e002      	b.n	80050d4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	2201      	movs	r2, #1
 80050e0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	2200      	movs	r2, #0
 80050e8:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80050ea:	697b      	ldr	r3, [r7, #20]
 80050ec:	2200      	movs	r2, #0
 80050ee:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80050f0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3730      	adds	r7, #48	; 0x30
 80050f8:	46bd      	mov	sp, r7
 80050fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80050fe:	bf00      	nop
 8005100:	08006224 	.word	0x08006224
 8005104:	00f42400 	.word	0x00f42400

08005108 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005114:	f003 0308 	and.w	r3, r3, #8
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00a      	beq.n	8005132 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	430a      	orrs	r2, r1
 8005130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	430a      	orrs	r2, r1
 8005152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005158:	f003 0302 	and.w	r3, r3, #2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	430a      	orrs	r2, r1
 8005174:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800517a:	f003 0304 	and.w	r3, r3, #4
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	430a      	orrs	r2, r1
 8005196:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519c:	f003 0310 	and.w	r3, r3, #16
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00a      	beq.n	80051ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	430a      	orrs	r2, r1
 80051b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d01a      	beq.n	800521e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	430a      	orrs	r2, r1
 80051fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005202:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005206:	d10a      	bne.n	800521e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	430a      	orrs	r2, r1
 800521c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00a      	beq.n	8005240 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	430a      	orrs	r2, r1
 800523e:	605a      	str	r2, [r3, #4]
  }
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b098      	sub	sp, #96	; 0x60
 8005250:	af02      	add	r7, sp, #8
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800525c:	f7fb ff64 	bl	8001128 <HAL_GetTick>
 8005260:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0308 	and.w	r3, r3, #8
 800526c:	2b08      	cmp	r3, #8
 800526e:	d12f      	bne.n	80052d0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005270:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005278:	2200      	movs	r2, #0
 800527a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f88e 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d022      	beq.n	80052d0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005290:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005292:	e853 3f00 	ldrex	r3, [r3]
 8005296:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800529a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800529e:	653b      	str	r3, [r7, #80]	; 0x50
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	461a      	mov	r2, r3
 80052a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052a8:	647b      	str	r3, [r7, #68]	; 0x44
 80052aa:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ac:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052ae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052b0:	e841 2300 	strex	r3, r2, [r1]
 80052b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1e6      	bne.n	800528a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2220      	movs	r2, #32
 80052c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2200      	movs	r2, #0
 80052c8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052cc:	2303      	movs	r3, #3
 80052ce:	e063      	b.n	8005398 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0304 	and.w	r3, r3, #4
 80052da:	2b04      	cmp	r3, #4
 80052dc:	d149      	bne.n	8005372 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052e2:	9300      	str	r3, [sp, #0]
 80052e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052e6:	2200      	movs	r2, #0
 80052e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 f857 	bl	80053a0 <UART_WaitOnFlagUntilTimeout>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d03c      	beq.n	8005372 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005300:	e853 3f00 	ldrex	r3, [r3]
 8005304:	623b      	str	r3, [r7, #32]
   return(result);
 8005306:	6a3b      	ldr	r3, [r7, #32]
 8005308:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800530c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005316:	633b      	str	r3, [r7, #48]	; 0x30
 8005318:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800531a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800531c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800531e:	e841 2300 	strex	r3, r2, [r1]
 8005322:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005326:	2b00      	cmp	r3, #0
 8005328:	d1e6      	bne.n	80052f8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	3308      	adds	r3, #8
 8005330:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	e853 3f00 	ldrex	r3, [r3]
 8005338:	60fb      	str	r3, [r7, #12]
   return(result);
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f023 0301 	bic.w	r3, r3, #1
 8005340:	64bb      	str	r3, [r7, #72]	; 0x48
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	3308      	adds	r3, #8
 8005348:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800534a:	61fa      	str	r2, [r7, #28]
 800534c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800534e:	69b9      	ldr	r1, [r7, #24]
 8005350:	69fa      	ldr	r2, [r7, #28]
 8005352:	e841 2300 	strex	r3, r2, [r1]
 8005356:	617b      	str	r3, [r7, #20]
   return(result);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d1e5      	bne.n	800532a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2220      	movs	r2, #32
 8005362:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e012      	b.n	8005398 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2220      	movs	r2, #32
 8005376:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2220      	movs	r2, #32
 800537e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3758      	adds	r7, #88	; 0x58
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	4613      	mov	r3, r2
 80053ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053b0:	e04f      	b.n	8005452 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053b2:	69bb      	ldr	r3, [r7, #24]
 80053b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053b8:	d04b      	beq.n	8005452 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ba:	f7fb feb5 	bl	8001128 <HAL_GetTick>
 80053be:	4602      	mov	r2, r0
 80053c0:	683b      	ldr	r3, [r7, #0]
 80053c2:	1ad3      	subs	r3, r2, r3
 80053c4:	69ba      	ldr	r2, [r7, #24]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	d302      	bcc.n	80053d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80053ca:	69bb      	ldr	r3, [r7, #24]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d101      	bne.n	80053d4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e04e      	b.n	8005472 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0304 	and.w	r3, r3, #4
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d037      	beq.n	8005452 <UART_WaitOnFlagUntilTimeout+0xb2>
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	2b80      	cmp	r3, #128	; 0x80
 80053e6:	d034      	beq.n	8005452 <UART_WaitOnFlagUntilTimeout+0xb2>
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	2b40      	cmp	r3, #64	; 0x40
 80053ec:	d031      	beq.n	8005452 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	69db      	ldr	r3, [r3, #28]
 80053f4:	f003 0308 	and.w	r3, r3, #8
 80053f8:	2b08      	cmp	r3, #8
 80053fa:	d110      	bne.n	800541e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2208      	movs	r2, #8
 8005402:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005404:	68f8      	ldr	r0, [r7, #12]
 8005406:	f000 f838 	bl	800547a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2208      	movs	r2, #8
 800540e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800541a:	2301      	movs	r3, #1
 800541c:	e029      	b.n	8005472 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69db      	ldr	r3, [r3, #28]
 8005424:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005428:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800542c:	d111      	bne.n	8005452 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005436:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	f000 f81e 	bl	800547a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2220      	movs	r2, #32
 8005442:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e00f      	b.n	8005472 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	69da      	ldr	r2, [r3, #28]
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	4013      	ands	r3, r2
 800545c:	68ba      	ldr	r2, [r7, #8]
 800545e:	429a      	cmp	r2, r3
 8005460:	bf0c      	ite	eq
 8005462:	2301      	moveq	r3, #1
 8005464:	2300      	movne	r3, #0
 8005466:	b2db      	uxtb	r3, r3
 8005468:	461a      	mov	r2, r3
 800546a:	79fb      	ldrb	r3, [r7, #7]
 800546c:	429a      	cmp	r2, r3
 800546e:	d0a0      	beq.n	80053b2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005470:	2300      	movs	r3, #0
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}

0800547a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800547a:	b480      	push	{r7}
 800547c:	b095      	sub	sp, #84	; 0x54
 800547e:	af00      	add	r7, sp, #0
 8005480:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005488:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800548a:	e853 3f00 	ldrex	r3, [r3]
 800548e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005492:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005496:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	461a      	mov	r2, r3
 800549e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054a0:	643b      	str	r3, [r7, #64]	; 0x40
 80054a2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054a4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054a6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054a8:	e841 2300 	strex	r3, r2, [r1]
 80054ac:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1e6      	bne.n	8005482 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	3308      	adds	r3, #8
 80054ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054bc:	6a3b      	ldr	r3, [r7, #32]
 80054be:	e853 3f00 	ldrex	r3, [r3]
 80054c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ca:	f023 0301 	bic.w	r3, r3, #1
 80054ce:	64bb      	str	r3, [r7, #72]	; 0x48
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	3308      	adds	r3, #8
 80054d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054da:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054dc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054e0:	e841 2300 	strex	r3, r2, [r1]
 80054e4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1e3      	bne.n	80054b4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d118      	bne.n	8005526 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	e853 3f00 	ldrex	r3, [r3]
 8005500:	60bb      	str	r3, [r7, #8]
   return(result);
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	f023 0310 	bic.w	r3, r3, #16
 8005508:	647b      	str	r3, [r7, #68]	; 0x44
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	461a      	mov	r2, r3
 8005510:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005512:	61bb      	str	r3, [r7, #24]
 8005514:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005516:	6979      	ldr	r1, [r7, #20]
 8005518:	69ba      	ldr	r2, [r7, #24]
 800551a:	e841 2300 	strex	r3, r2, [r1]
 800551e:	613b      	str	r3, [r7, #16]
   return(result);
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d1e6      	bne.n	80054f4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2220      	movs	r2, #32
 800552a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	675a      	str	r2, [r3, #116]	; 0x74
}
 800553a:	bf00      	nop
 800553c:	3754      	adds	r7, #84	; 0x54
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr

08005546 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005546:	b480      	push	{r7}
 8005548:	b085      	sub	sp, #20
 800554a:	af00      	add	r7, sp, #0
 800554c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005554:	2b01      	cmp	r3, #1
 8005556:	d101      	bne.n	800555c <HAL_UARTEx_DisableFifoMode+0x16>
 8005558:	2302      	movs	r3, #2
 800555a:	e027      	b.n	80055ac <HAL_UARTEx_DisableFifoMode+0x66>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2224      	movs	r2, #36	; 0x24
 8005568:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0201 	bic.w	r2, r2, #1
 8005582:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800558a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2220      	movs	r2, #32
 800559e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80055aa:	2300      	movs	r3, #0
}
 80055ac:	4618      	mov	r0, r3
 80055ae:	3714      	adds	r7, #20
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b084      	sub	sp, #16
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e02d      	b.n	800562c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2224      	movs	r2, #36	; 0x24
 80055dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f022 0201 	bic.w	r2, r2, #1
 80055f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	683a      	ldr	r2, [r7, #0]
 8005608:	430a      	orrs	r2, r1
 800560a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	f000 f84f 	bl	80056b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2220      	movs	r2, #32
 800561e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800562a:	2300      	movs	r3, #0
}
 800562c:	4618      	mov	r0, r3
 800562e:	3710      	adds	r7, #16
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}

08005634 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b084      	sub	sp, #16
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
 800563c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8005644:	2b01      	cmp	r3, #1
 8005646:	d101      	bne.n	800564c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005648:	2302      	movs	r3, #2
 800564a:	e02d      	b.n	80056a8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2224      	movs	r2, #36	; 0x24
 8005658:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f022 0201 	bic.w	r2, r2, #1
 8005672:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	689b      	ldr	r3, [r3, #8]
 800567a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	430a      	orrs	r2, r1
 8005686:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005688:	6878      	ldr	r0, [r7, #4]
 800568a:	f000 f811 	bl	80056b0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2220      	movs	r2, #32
 800569a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80056a6:	2300      	movs	r3, #0
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3710      	adds	r7, #16
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}

080056b0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b085      	sub	sp, #20
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d108      	bne.n	80056d2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2201      	movs	r2, #1
 80056c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80056d0:	e031      	b.n	8005736 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80056d2:	2308      	movs	r3, #8
 80056d4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80056d6:	2308      	movs	r3, #8
 80056d8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	0e5b      	lsrs	r3, r3, #25
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	f003 0307 	and.w	r3, r3, #7
 80056e8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	0f5b      	lsrs	r3, r3, #29
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	f003 0307 	and.w	r3, r3, #7
 80056f8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80056fa:	7bbb      	ldrb	r3, [r7, #14]
 80056fc:	7b3a      	ldrb	r2, [r7, #12]
 80056fe:	4911      	ldr	r1, [pc, #68]	; (8005744 <UARTEx_SetNbDataToProcess+0x94>)
 8005700:	5c8a      	ldrb	r2, [r1, r2]
 8005702:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005706:	7b3a      	ldrb	r2, [r7, #12]
 8005708:	490f      	ldr	r1, [pc, #60]	; (8005748 <UARTEx_SetNbDataToProcess+0x98>)
 800570a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800570c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005710:	b29a      	uxth	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005718:	7bfb      	ldrb	r3, [r7, #15]
 800571a:	7b7a      	ldrb	r2, [r7, #13]
 800571c:	4909      	ldr	r1, [pc, #36]	; (8005744 <UARTEx_SetNbDataToProcess+0x94>)
 800571e:	5c8a      	ldrb	r2, [r1, r2]
 8005720:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005724:	7b7a      	ldrb	r2, [r7, #13]
 8005726:	4908      	ldr	r1, [pc, #32]	; (8005748 <UARTEx_SetNbDataToProcess+0x98>)
 8005728:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800572a:	fb93 f3f2 	sdiv	r3, r3, r2
 800572e:	b29a      	uxth	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005736:	bf00      	nop
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr
 8005742:	bf00      	nop
 8005744:	0800623c 	.word	0x0800623c
 8005748:	08006244 	.word	0x08006244

0800574c <__errno>:
 800574c:	4b01      	ldr	r3, [pc, #4]	; (8005754 <__errno+0x8>)
 800574e:	6818      	ldr	r0, [r3, #0]
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	2000000c 	.word	0x2000000c

08005758 <__libc_init_array>:
 8005758:	b570      	push	{r4, r5, r6, lr}
 800575a:	4d0d      	ldr	r5, [pc, #52]	; (8005790 <__libc_init_array+0x38>)
 800575c:	4c0d      	ldr	r4, [pc, #52]	; (8005794 <__libc_init_array+0x3c>)
 800575e:	1b64      	subs	r4, r4, r5
 8005760:	10a4      	asrs	r4, r4, #2
 8005762:	2600      	movs	r6, #0
 8005764:	42a6      	cmp	r6, r4
 8005766:	d109      	bne.n	800577c <__libc_init_array+0x24>
 8005768:	4d0b      	ldr	r5, [pc, #44]	; (8005798 <__libc_init_array+0x40>)
 800576a:	4c0c      	ldr	r4, [pc, #48]	; (800579c <__libc_init_array+0x44>)
 800576c:	f000 fd1e 	bl	80061ac <_init>
 8005770:	1b64      	subs	r4, r4, r5
 8005772:	10a4      	asrs	r4, r4, #2
 8005774:	2600      	movs	r6, #0
 8005776:	42a6      	cmp	r6, r4
 8005778:	d105      	bne.n	8005786 <__libc_init_array+0x2e>
 800577a:	bd70      	pop	{r4, r5, r6, pc}
 800577c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005780:	4798      	blx	r3
 8005782:	3601      	adds	r6, #1
 8005784:	e7ee      	b.n	8005764 <__libc_init_array+0xc>
 8005786:	f855 3b04 	ldr.w	r3, [r5], #4
 800578a:	4798      	blx	r3
 800578c:	3601      	adds	r6, #1
 800578e:	e7f2      	b.n	8005776 <__libc_init_array+0x1e>
 8005790:	080062b8 	.word	0x080062b8
 8005794:	080062b8 	.word	0x080062b8
 8005798:	080062b8 	.word	0x080062b8
 800579c:	080062bc 	.word	0x080062bc

080057a0 <memset>:
 80057a0:	4402      	add	r2, r0
 80057a2:	4603      	mov	r3, r0
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d100      	bne.n	80057aa <memset+0xa>
 80057a8:	4770      	bx	lr
 80057aa:	f803 1b01 	strb.w	r1, [r3], #1
 80057ae:	e7f9      	b.n	80057a4 <memset+0x4>

080057b0 <_puts_r>:
 80057b0:	b570      	push	{r4, r5, r6, lr}
 80057b2:	460e      	mov	r6, r1
 80057b4:	4605      	mov	r5, r0
 80057b6:	b118      	cbz	r0, 80057c0 <_puts_r+0x10>
 80057b8:	6983      	ldr	r3, [r0, #24]
 80057ba:	b90b      	cbnz	r3, 80057c0 <_puts_r+0x10>
 80057bc:	f000 fa48 	bl	8005c50 <__sinit>
 80057c0:	69ab      	ldr	r3, [r5, #24]
 80057c2:	68ac      	ldr	r4, [r5, #8]
 80057c4:	b913      	cbnz	r3, 80057cc <_puts_r+0x1c>
 80057c6:	4628      	mov	r0, r5
 80057c8:	f000 fa42 	bl	8005c50 <__sinit>
 80057cc:	4b2c      	ldr	r3, [pc, #176]	; (8005880 <_puts_r+0xd0>)
 80057ce:	429c      	cmp	r4, r3
 80057d0:	d120      	bne.n	8005814 <_puts_r+0x64>
 80057d2:	686c      	ldr	r4, [r5, #4]
 80057d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057d6:	07db      	lsls	r3, r3, #31
 80057d8:	d405      	bmi.n	80057e6 <_puts_r+0x36>
 80057da:	89a3      	ldrh	r3, [r4, #12]
 80057dc:	0598      	lsls	r0, r3, #22
 80057de:	d402      	bmi.n	80057e6 <_puts_r+0x36>
 80057e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80057e2:	f000 fad3 	bl	8005d8c <__retarget_lock_acquire_recursive>
 80057e6:	89a3      	ldrh	r3, [r4, #12]
 80057e8:	0719      	lsls	r1, r3, #28
 80057ea:	d51d      	bpl.n	8005828 <_puts_r+0x78>
 80057ec:	6923      	ldr	r3, [r4, #16]
 80057ee:	b1db      	cbz	r3, 8005828 <_puts_r+0x78>
 80057f0:	3e01      	subs	r6, #1
 80057f2:	68a3      	ldr	r3, [r4, #8]
 80057f4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80057f8:	3b01      	subs	r3, #1
 80057fa:	60a3      	str	r3, [r4, #8]
 80057fc:	bb39      	cbnz	r1, 800584e <_puts_r+0x9e>
 80057fe:	2b00      	cmp	r3, #0
 8005800:	da38      	bge.n	8005874 <_puts_r+0xc4>
 8005802:	4622      	mov	r2, r4
 8005804:	210a      	movs	r1, #10
 8005806:	4628      	mov	r0, r5
 8005808:	f000 f848 	bl	800589c <__swbuf_r>
 800580c:	3001      	adds	r0, #1
 800580e:	d011      	beq.n	8005834 <_puts_r+0x84>
 8005810:	250a      	movs	r5, #10
 8005812:	e011      	b.n	8005838 <_puts_r+0x88>
 8005814:	4b1b      	ldr	r3, [pc, #108]	; (8005884 <_puts_r+0xd4>)
 8005816:	429c      	cmp	r4, r3
 8005818:	d101      	bne.n	800581e <_puts_r+0x6e>
 800581a:	68ac      	ldr	r4, [r5, #8]
 800581c:	e7da      	b.n	80057d4 <_puts_r+0x24>
 800581e:	4b1a      	ldr	r3, [pc, #104]	; (8005888 <_puts_r+0xd8>)
 8005820:	429c      	cmp	r4, r3
 8005822:	bf08      	it	eq
 8005824:	68ec      	ldreq	r4, [r5, #12]
 8005826:	e7d5      	b.n	80057d4 <_puts_r+0x24>
 8005828:	4621      	mov	r1, r4
 800582a:	4628      	mov	r0, r5
 800582c:	f000 f888 	bl	8005940 <__swsetup_r>
 8005830:	2800      	cmp	r0, #0
 8005832:	d0dd      	beq.n	80057f0 <_puts_r+0x40>
 8005834:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005838:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800583a:	07da      	lsls	r2, r3, #31
 800583c:	d405      	bmi.n	800584a <_puts_r+0x9a>
 800583e:	89a3      	ldrh	r3, [r4, #12]
 8005840:	059b      	lsls	r3, r3, #22
 8005842:	d402      	bmi.n	800584a <_puts_r+0x9a>
 8005844:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005846:	f000 faa2 	bl	8005d8e <__retarget_lock_release_recursive>
 800584a:	4628      	mov	r0, r5
 800584c:	bd70      	pop	{r4, r5, r6, pc}
 800584e:	2b00      	cmp	r3, #0
 8005850:	da04      	bge.n	800585c <_puts_r+0xac>
 8005852:	69a2      	ldr	r2, [r4, #24]
 8005854:	429a      	cmp	r2, r3
 8005856:	dc06      	bgt.n	8005866 <_puts_r+0xb6>
 8005858:	290a      	cmp	r1, #10
 800585a:	d004      	beq.n	8005866 <_puts_r+0xb6>
 800585c:	6823      	ldr	r3, [r4, #0]
 800585e:	1c5a      	adds	r2, r3, #1
 8005860:	6022      	str	r2, [r4, #0]
 8005862:	7019      	strb	r1, [r3, #0]
 8005864:	e7c5      	b.n	80057f2 <_puts_r+0x42>
 8005866:	4622      	mov	r2, r4
 8005868:	4628      	mov	r0, r5
 800586a:	f000 f817 	bl	800589c <__swbuf_r>
 800586e:	3001      	adds	r0, #1
 8005870:	d1bf      	bne.n	80057f2 <_puts_r+0x42>
 8005872:	e7df      	b.n	8005834 <_puts_r+0x84>
 8005874:	6823      	ldr	r3, [r4, #0]
 8005876:	250a      	movs	r5, #10
 8005878:	1c5a      	adds	r2, r3, #1
 800587a:	6022      	str	r2, [r4, #0]
 800587c:	701d      	strb	r5, [r3, #0]
 800587e:	e7db      	b.n	8005838 <_puts_r+0x88>
 8005880:	08006270 	.word	0x08006270
 8005884:	08006290 	.word	0x08006290
 8005888:	08006250 	.word	0x08006250

0800588c <puts>:
 800588c:	4b02      	ldr	r3, [pc, #8]	; (8005898 <puts+0xc>)
 800588e:	4601      	mov	r1, r0
 8005890:	6818      	ldr	r0, [r3, #0]
 8005892:	f7ff bf8d 	b.w	80057b0 <_puts_r>
 8005896:	bf00      	nop
 8005898:	2000000c 	.word	0x2000000c

0800589c <__swbuf_r>:
 800589c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589e:	460e      	mov	r6, r1
 80058a0:	4614      	mov	r4, r2
 80058a2:	4605      	mov	r5, r0
 80058a4:	b118      	cbz	r0, 80058ae <__swbuf_r+0x12>
 80058a6:	6983      	ldr	r3, [r0, #24]
 80058a8:	b90b      	cbnz	r3, 80058ae <__swbuf_r+0x12>
 80058aa:	f000 f9d1 	bl	8005c50 <__sinit>
 80058ae:	4b21      	ldr	r3, [pc, #132]	; (8005934 <__swbuf_r+0x98>)
 80058b0:	429c      	cmp	r4, r3
 80058b2:	d12b      	bne.n	800590c <__swbuf_r+0x70>
 80058b4:	686c      	ldr	r4, [r5, #4]
 80058b6:	69a3      	ldr	r3, [r4, #24]
 80058b8:	60a3      	str	r3, [r4, #8]
 80058ba:	89a3      	ldrh	r3, [r4, #12]
 80058bc:	071a      	lsls	r2, r3, #28
 80058be:	d52f      	bpl.n	8005920 <__swbuf_r+0x84>
 80058c0:	6923      	ldr	r3, [r4, #16]
 80058c2:	b36b      	cbz	r3, 8005920 <__swbuf_r+0x84>
 80058c4:	6923      	ldr	r3, [r4, #16]
 80058c6:	6820      	ldr	r0, [r4, #0]
 80058c8:	1ac0      	subs	r0, r0, r3
 80058ca:	6963      	ldr	r3, [r4, #20]
 80058cc:	b2f6      	uxtb	r6, r6
 80058ce:	4283      	cmp	r3, r0
 80058d0:	4637      	mov	r7, r6
 80058d2:	dc04      	bgt.n	80058de <__swbuf_r+0x42>
 80058d4:	4621      	mov	r1, r4
 80058d6:	4628      	mov	r0, r5
 80058d8:	f000 f926 	bl	8005b28 <_fflush_r>
 80058dc:	bb30      	cbnz	r0, 800592c <__swbuf_r+0x90>
 80058de:	68a3      	ldr	r3, [r4, #8]
 80058e0:	3b01      	subs	r3, #1
 80058e2:	60a3      	str	r3, [r4, #8]
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	1c5a      	adds	r2, r3, #1
 80058e8:	6022      	str	r2, [r4, #0]
 80058ea:	701e      	strb	r6, [r3, #0]
 80058ec:	6963      	ldr	r3, [r4, #20]
 80058ee:	3001      	adds	r0, #1
 80058f0:	4283      	cmp	r3, r0
 80058f2:	d004      	beq.n	80058fe <__swbuf_r+0x62>
 80058f4:	89a3      	ldrh	r3, [r4, #12]
 80058f6:	07db      	lsls	r3, r3, #31
 80058f8:	d506      	bpl.n	8005908 <__swbuf_r+0x6c>
 80058fa:	2e0a      	cmp	r6, #10
 80058fc:	d104      	bne.n	8005908 <__swbuf_r+0x6c>
 80058fe:	4621      	mov	r1, r4
 8005900:	4628      	mov	r0, r5
 8005902:	f000 f911 	bl	8005b28 <_fflush_r>
 8005906:	b988      	cbnz	r0, 800592c <__swbuf_r+0x90>
 8005908:	4638      	mov	r0, r7
 800590a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800590c:	4b0a      	ldr	r3, [pc, #40]	; (8005938 <__swbuf_r+0x9c>)
 800590e:	429c      	cmp	r4, r3
 8005910:	d101      	bne.n	8005916 <__swbuf_r+0x7a>
 8005912:	68ac      	ldr	r4, [r5, #8]
 8005914:	e7cf      	b.n	80058b6 <__swbuf_r+0x1a>
 8005916:	4b09      	ldr	r3, [pc, #36]	; (800593c <__swbuf_r+0xa0>)
 8005918:	429c      	cmp	r4, r3
 800591a:	bf08      	it	eq
 800591c:	68ec      	ldreq	r4, [r5, #12]
 800591e:	e7ca      	b.n	80058b6 <__swbuf_r+0x1a>
 8005920:	4621      	mov	r1, r4
 8005922:	4628      	mov	r0, r5
 8005924:	f000 f80c 	bl	8005940 <__swsetup_r>
 8005928:	2800      	cmp	r0, #0
 800592a:	d0cb      	beq.n	80058c4 <__swbuf_r+0x28>
 800592c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005930:	e7ea      	b.n	8005908 <__swbuf_r+0x6c>
 8005932:	bf00      	nop
 8005934:	08006270 	.word	0x08006270
 8005938:	08006290 	.word	0x08006290
 800593c:	08006250 	.word	0x08006250

08005940 <__swsetup_r>:
 8005940:	4b32      	ldr	r3, [pc, #200]	; (8005a0c <__swsetup_r+0xcc>)
 8005942:	b570      	push	{r4, r5, r6, lr}
 8005944:	681d      	ldr	r5, [r3, #0]
 8005946:	4606      	mov	r6, r0
 8005948:	460c      	mov	r4, r1
 800594a:	b125      	cbz	r5, 8005956 <__swsetup_r+0x16>
 800594c:	69ab      	ldr	r3, [r5, #24]
 800594e:	b913      	cbnz	r3, 8005956 <__swsetup_r+0x16>
 8005950:	4628      	mov	r0, r5
 8005952:	f000 f97d 	bl	8005c50 <__sinit>
 8005956:	4b2e      	ldr	r3, [pc, #184]	; (8005a10 <__swsetup_r+0xd0>)
 8005958:	429c      	cmp	r4, r3
 800595a:	d10f      	bne.n	800597c <__swsetup_r+0x3c>
 800595c:	686c      	ldr	r4, [r5, #4]
 800595e:	89a3      	ldrh	r3, [r4, #12]
 8005960:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005964:	0719      	lsls	r1, r3, #28
 8005966:	d42c      	bmi.n	80059c2 <__swsetup_r+0x82>
 8005968:	06dd      	lsls	r5, r3, #27
 800596a:	d411      	bmi.n	8005990 <__swsetup_r+0x50>
 800596c:	2309      	movs	r3, #9
 800596e:	6033      	str	r3, [r6, #0]
 8005970:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005974:	81a3      	strh	r3, [r4, #12]
 8005976:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800597a:	e03e      	b.n	80059fa <__swsetup_r+0xba>
 800597c:	4b25      	ldr	r3, [pc, #148]	; (8005a14 <__swsetup_r+0xd4>)
 800597e:	429c      	cmp	r4, r3
 8005980:	d101      	bne.n	8005986 <__swsetup_r+0x46>
 8005982:	68ac      	ldr	r4, [r5, #8]
 8005984:	e7eb      	b.n	800595e <__swsetup_r+0x1e>
 8005986:	4b24      	ldr	r3, [pc, #144]	; (8005a18 <__swsetup_r+0xd8>)
 8005988:	429c      	cmp	r4, r3
 800598a:	bf08      	it	eq
 800598c:	68ec      	ldreq	r4, [r5, #12]
 800598e:	e7e6      	b.n	800595e <__swsetup_r+0x1e>
 8005990:	0758      	lsls	r0, r3, #29
 8005992:	d512      	bpl.n	80059ba <__swsetup_r+0x7a>
 8005994:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005996:	b141      	cbz	r1, 80059aa <__swsetup_r+0x6a>
 8005998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800599c:	4299      	cmp	r1, r3
 800599e:	d002      	beq.n	80059a6 <__swsetup_r+0x66>
 80059a0:	4630      	mov	r0, r6
 80059a2:	f000 fa5b 	bl	8005e5c <_free_r>
 80059a6:	2300      	movs	r3, #0
 80059a8:	6363      	str	r3, [r4, #52]	; 0x34
 80059aa:	89a3      	ldrh	r3, [r4, #12]
 80059ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80059b0:	81a3      	strh	r3, [r4, #12]
 80059b2:	2300      	movs	r3, #0
 80059b4:	6063      	str	r3, [r4, #4]
 80059b6:	6923      	ldr	r3, [r4, #16]
 80059b8:	6023      	str	r3, [r4, #0]
 80059ba:	89a3      	ldrh	r3, [r4, #12]
 80059bc:	f043 0308 	orr.w	r3, r3, #8
 80059c0:	81a3      	strh	r3, [r4, #12]
 80059c2:	6923      	ldr	r3, [r4, #16]
 80059c4:	b94b      	cbnz	r3, 80059da <__swsetup_r+0x9a>
 80059c6:	89a3      	ldrh	r3, [r4, #12]
 80059c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80059cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059d0:	d003      	beq.n	80059da <__swsetup_r+0x9a>
 80059d2:	4621      	mov	r1, r4
 80059d4:	4630      	mov	r0, r6
 80059d6:	f000 fa01 	bl	8005ddc <__smakebuf_r>
 80059da:	89a0      	ldrh	r0, [r4, #12]
 80059dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80059e0:	f010 0301 	ands.w	r3, r0, #1
 80059e4:	d00a      	beq.n	80059fc <__swsetup_r+0xbc>
 80059e6:	2300      	movs	r3, #0
 80059e8:	60a3      	str	r3, [r4, #8]
 80059ea:	6963      	ldr	r3, [r4, #20]
 80059ec:	425b      	negs	r3, r3
 80059ee:	61a3      	str	r3, [r4, #24]
 80059f0:	6923      	ldr	r3, [r4, #16]
 80059f2:	b943      	cbnz	r3, 8005a06 <__swsetup_r+0xc6>
 80059f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80059f8:	d1ba      	bne.n	8005970 <__swsetup_r+0x30>
 80059fa:	bd70      	pop	{r4, r5, r6, pc}
 80059fc:	0781      	lsls	r1, r0, #30
 80059fe:	bf58      	it	pl
 8005a00:	6963      	ldrpl	r3, [r4, #20]
 8005a02:	60a3      	str	r3, [r4, #8]
 8005a04:	e7f4      	b.n	80059f0 <__swsetup_r+0xb0>
 8005a06:	2000      	movs	r0, #0
 8005a08:	e7f7      	b.n	80059fa <__swsetup_r+0xba>
 8005a0a:	bf00      	nop
 8005a0c:	2000000c 	.word	0x2000000c
 8005a10:	08006270 	.word	0x08006270
 8005a14:	08006290 	.word	0x08006290
 8005a18:	08006250 	.word	0x08006250

08005a1c <__sflush_r>:
 8005a1c:	898a      	ldrh	r2, [r1, #12]
 8005a1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a22:	4605      	mov	r5, r0
 8005a24:	0710      	lsls	r0, r2, #28
 8005a26:	460c      	mov	r4, r1
 8005a28:	d458      	bmi.n	8005adc <__sflush_r+0xc0>
 8005a2a:	684b      	ldr	r3, [r1, #4]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	dc05      	bgt.n	8005a3c <__sflush_r+0x20>
 8005a30:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	dc02      	bgt.n	8005a3c <__sflush_r+0x20>
 8005a36:	2000      	movs	r0, #0
 8005a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a3e:	2e00      	cmp	r6, #0
 8005a40:	d0f9      	beq.n	8005a36 <__sflush_r+0x1a>
 8005a42:	2300      	movs	r3, #0
 8005a44:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005a48:	682f      	ldr	r7, [r5, #0]
 8005a4a:	602b      	str	r3, [r5, #0]
 8005a4c:	d032      	beq.n	8005ab4 <__sflush_r+0x98>
 8005a4e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005a50:	89a3      	ldrh	r3, [r4, #12]
 8005a52:	075a      	lsls	r2, r3, #29
 8005a54:	d505      	bpl.n	8005a62 <__sflush_r+0x46>
 8005a56:	6863      	ldr	r3, [r4, #4]
 8005a58:	1ac0      	subs	r0, r0, r3
 8005a5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005a5c:	b10b      	cbz	r3, 8005a62 <__sflush_r+0x46>
 8005a5e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005a60:	1ac0      	subs	r0, r0, r3
 8005a62:	2300      	movs	r3, #0
 8005a64:	4602      	mov	r2, r0
 8005a66:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005a68:	6a21      	ldr	r1, [r4, #32]
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	47b0      	blx	r6
 8005a6e:	1c43      	adds	r3, r0, #1
 8005a70:	89a3      	ldrh	r3, [r4, #12]
 8005a72:	d106      	bne.n	8005a82 <__sflush_r+0x66>
 8005a74:	6829      	ldr	r1, [r5, #0]
 8005a76:	291d      	cmp	r1, #29
 8005a78:	d82c      	bhi.n	8005ad4 <__sflush_r+0xb8>
 8005a7a:	4a2a      	ldr	r2, [pc, #168]	; (8005b24 <__sflush_r+0x108>)
 8005a7c:	40ca      	lsrs	r2, r1
 8005a7e:	07d6      	lsls	r6, r2, #31
 8005a80:	d528      	bpl.n	8005ad4 <__sflush_r+0xb8>
 8005a82:	2200      	movs	r2, #0
 8005a84:	6062      	str	r2, [r4, #4]
 8005a86:	04d9      	lsls	r1, r3, #19
 8005a88:	6922      	ldr	r2, [r4, #16]
 8005a8a:	6022      	str	r2, [r4, #0]
 8005a8c:	d504      	bpl.n	8005a98 <__sflush_r+0x7c>
 8005a8e:	1c42      	adds	r2, r0, #1
 8005a90:	d101      	bne.n	8005a96 <__sflush_r+0x7a>
 8005a92:	682b      	ldr	r3, [r5, #0]
 8005a94:	b903      	cbnz	r3, 8005a98 <__sflush_r+0x7c>
 8005a96:	6560      	str	r0, [r4, #84]	; 0x54
 8005a98:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005a9a:	602f      	str	r7, [r5, #0]
 8005a9c:	2900      	cmp	r1, #0
 8005a9e:	d0ca      	beq.n	8005a36 <__sflush_r+0x1a>
 8005aa0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005aa4:	4299      	cmp	r1, r3
 8005aa6:	d002      	beq.n	8005aae <__sflush_r+0x92>
 8005aa8:	4628      	mov	r0, r5
 8005aaa:	f000 f9d7 	bl	8005e5c <_free_r>
 8005aae:	2000      	movs	r0, #0
 8005ab0:	6360      	str	r0, [r4, #52]	; 0x34
 8005ab2:	e7c1      	b.n	8005a38 <__sflush_r+0x1c>
 8005ab4:	6a21      	ldr	r1, [r4, #32]
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	4628      	mov	r0, r5
 8005aba:	47b0      	blx	r6
 8005abc:	1c41      	adds	r1, r0, #1
 8005abe:	d1c7      	bne.n	8005a50 <__sflush_r+0x34>
 8005ac0:	682b      	ldr	r3, [r5, #0]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d0c4      	beq.n	8005a50 <__sflush_r+0x34>
 8005ac6:	2b1d      	cmp	r3, #29
 8005ac8:	d001      	beq.n	8005ace <__sflush_r+0xb2>
 8005aca:	2b16      	cmp	r3, #22
 8005acc:	d101      	bne.n	8005ad2 <__sflush_r+0xb6>
 8005ace:	602f      	str	r7, [r5, #0]
 8005ad0:	e7b1      	b.n	8005a36 <__sflush_r+0x1a>
 8005ad2:	89a3      	ldrh	r3, [r4, #12]
 8005ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ad8:	81a3      	strh	r3, [r4, #12]
 8005ada:	e7ad      	b.n	8005a38 <__sflush_r+0x1c>
 8005adc:	690f      	ldr	r7, [r1, #16]
 8005ade:	2f00      	cmp	r7, #0
 8005ae0:	d0a9      	beq.n	8005a36 <__sflush_r+0x1a>
 8005ae2:	0793      	lsls	r3, r2, #30
 8005ae4:	680e      	ldr	r6, [r1, #0]
 8005ae6:	bf08      	it	eq
 8005ae8:	694b      	ldreq	r3, [r1, #20]
 8005aea:	600f      	str	r7, [r1, #0]
 8005aec:	bf18      	it	ne
 8005aee:	2300      	movne	r3, #0
 8005af0:	eba6 0807 	sub.w	r8, r6, r7
 8005af4:	608b      	str	r3, [r1, #8]
 8005af6:	f1b8 0f00 	cmp.w	r8, #0
 8005afa:	dd9c      	ble.n	8005a36 <__sflush_r+0x1a>
 8005afc:	6a21      	ldr	r1, [r4, #32]
 8005afe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005b00:	4643      	mov	r3, r8
 8005b02:	463a      	mov	r2, r7
 8005b04:	4628      	mov	r0, r5
 8005b06:	47b0      	blx	r6
 8005b08:	2800      	cmp	r0, #0
 8005b0a:	dc06      	bgt.n	8005b1a <__sflush_r+0xfe>
 8005b0c:	89a3      	ldrh	r3, [r4, #12]
 8005b0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b12:	81a3      	strh	r3, [r4, #12]
 8005b14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b18:	e78e      	b.n	8005a38 <__sflush_r+0x1c>
 8005b1a:	4407      	add	r7, r0
 8005b1c:	eba8 0800 	sub.w	r8, r8, r0
 8005b20:	e7e9      	b.n	8005af6 <__sflush_r+0xda>
 8005b22:	bf00      	nop
 8005b24:	20400001 	.word	0x20400001

08005b28 <_fflush_r>:
 8005b28:	b538      	push	{r3, r4, r5, lr}
 8005b2a:	690b      	ldr	r3, [r1, #16]
 8005b2c:	4605      	mov	r5, r0
 8005b2e:	460c      	mov	r4, r1
 8005b30:	b913      	cbnz	r3, 8005b38 <_fflush_r+0x10>
 8005b32:	2500      	movs	r5, #0
 8005b34:	4628      	mov	r0, r5
 8005b36:	bd38      	pop	{r3, r4, r5, pc}
 8005b38:	b118      	cbz	r0, 8005b42 <_fflush_r+0x1a>
 8005b3a:	6983      	ldr	r3, [r0, #24]
 8005b3c:	b90b      	cbnz	r3, 8005b42 <_fflush_r+0x1a>
 8005b3e:	f000 f887 	bl	8005c50 <__sinit>
 8005b42:	4b14      	ldr	r3, [pc, #80]	; (8005b94 <_fflush_r+0x6c>)
 8005b44:	429c      	cmp	r4, r3
 8005b46:	d11b      	bne.n	8005b80 <_fflush_r+0x58>
 8005b48:	686c      	ldr	r4, [r5, #4]
 8005b4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d0ef      	beq.n	8005b32 <_fflush_r+0xa>
 8005b52:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005b54:	07d0      	lsls	r0, r2, #31
 8005b56:	d404      	bmi.n	8005b62 <_fflush_r+0x3a>
 8005b58:	0599      	lsls	r1, r3, #22
 8005b5a:	d402      	bmi.n	8005b62 <_fflush_r+0x3a>
 8005b5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b5e:	f000 f915 	bl	8005d8c <__retarget_lock_acquire_recursive>
 8005b62:	4628      	mov	r0, r5
 8005b64:	4621      	mov	r1, r4
 8005b66:	f7ff ff59 	bl	8005a1c <__sflush_r>
 8005b6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b6c:	07da      	lsls	r2, r3, #31
 8005b6e:	4605      	mov	r5, r0
 8005b70:	d4e0      	bmi.n	8005b34 <_fflush_r+0xc>
 8005b72:	89a3      	ldrh	r3, [r4, #12]
 8005b74:	059b      	lsls	r3, r3, #22
 8005b76:	d4dd      	bmi.n	8005b34 <_fflush_r+0xc>
 8005b78:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b7a:	f000 f908 	bl	8005d8e <__retarget_lock_release_recursive>
 8005b7e:	e7d9      	b.n	8005b34 <_fflush_r+0xc>
 8005b80:	4b05      	ldr	r3, [pc, #20]	; (8005b98 <_fflush_r+0x70>)
 8005b82:	429c      	cmp	r4, r3
 8005b84:	d101      	bne.n	8005b8a <_fflush_r+0x62>
 8005b86:	68ac      	ldr	r4, [r5, #8]
 8005b88:	e7df      	b.n	8005b4a <_fflush_r+0x22>
 8005b8a:	4b04      	ldr	r3, [pc, #16]	; (8005b9c <_fflush_r+0x74>)
 8005b8c:	429c      	cmp	r4, r3
 8005b8e:	bf08      	it	eq
 8005b90:	68ec      	ldreq	r4, [r5, #12]
 8005b92:	e7da      	b.n	8005b4a <_fflush_r+0x22>
 8005b94:	08006270 	.word	0x08006270
 8005b98:	08006290 	.word	0x08006290
 8005b9c:	08006250 	.word	0x08006250

08005ba0 <std>:
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	b510      	push	{r4, lr}
 8005ba4:	4604      	mov	r4, r0
 8005ba6:	e9c0 3300 	strd	r3, r3, [r0]
 8005baa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005bae:	6083      	str	r3, [r0, #8]
 8005bb0:	8181      	strh	r1, [r0, #12]
 8005bb2:	6643      	str	r3, [r0, #100]	; 0x64
 8005bb4:	81c2      	strh	r2, [r0, #14]
 8005bb6:	6183      	str	r3, [r0, #24]
 8005bb8:	4619      	mov	r1, r3
 8005bba:	2208      	movs	r2, #8
 8005bbc:	305c      	adds	r0, #92	; 0x5c
 8005bbe:	f7ff fdef 	bl	80057a0 <memset>
 8005bc2:	4b05      	ldr	r3, [pc, #20]	; (8005bd8 <std+0x38>)
 8005bc4:	6263      	str	r3, [r4, #36]	; 0x24
 8005bc6:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <std+0x3c>)
 8005bc8:	62a3      	str	r3, [r4, #40]	; 0x28
 8005bca:	4b05      	ldr	r3, [pc, #20]	; (8005be0 <std+0x40>)
 8005bcc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005bce:	4b05      	ldr	r3, [pc, #20]	; (8005be4 <std+0x44>)
 8005bd0:	6224      	str	r4, [r4, #32]
 8005bd2:	6323      	str	r3, [r4, #48]	; 0x30
 8005bd4:	bd10      	pop	{r4, pc}
 8005bd6:	bf00      	nop
 8005bd8:	0800603d 	.word	0x0800603d
 8005bdc:	0800605f 	.word	0x0800605f
 8005be0:	08006097 	.word	0x08006097
 8005be4:	080060bb 	.word	0x080060bb

08005be8 <_cleanup_r>:
 8005be8:	4901      	ldr	r1, [pc, #4]	; (8005bf0 <_cleanup_r+0x8>)
 8005bea:	f000 b8af 	b.w	8005d4c <_fwalk_reent>
 8005bee:	bf00      	nop
 8005bf0:	08005b29 	.word	0x08005b29

08005bf4 <__sfmoreglue>:
 8005bf4:	b570      	push	{r4, r5, r6, lr}
 8005bf6:	2268      	movs	r2, #104	; 0x68
 8005bf8:	1e4d      	subs	r5, r1, #1
 8005bfa:	4355      	muls	r5, r2
 8005bfc:	460e      	mov	r6, r1
 8005bfe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005c02:	f000 f997 	bl	8005f34 <_malloc_r>
 8005c06:	4604      	mov	r4, r0
 8005c08:	b140      	cbz	r0, 8005c1c <__sfmoreglue+0x28>
 8005c0a:	2100      	movs	r1, #0
 8005c0c:	e9c0 1600 	strd	r1, r6, [r0]
 8005c10:	300c      	adds	r0, #12
 8005c12:	60a0      	str	r0, [r4, #8]
 8005c14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005c18:	f7ff fdc2 	bl	80057a0 <memset>
 8005c1c:	4620      	mov	r0, r4
 8005c1e:	bd70      	pop	{r4, r5, r6, pc}

08005c20 <__sfp_lock_acquire>:
 8005c20:	4801      	ldr	r0, [pc, #4]	; (8005c28 <__sfp_lock_acquire+0x8>)
 8005c22:	f000 b8b3 	b.w	8005d8c <__retarget_lock_acquire_recursive>
 8005c26:	bf00      	nop
 8005c28:	200002e5 	.word	0x200002e5

08005c2c <__sfp_lock_release>:
 8005c2c:	4801      	ldr	r0, [pc, #4]	; (8005c34 <__sfp_lock_release+0x8>)
 8005c2e:	f000 b8ae 	b.w	8005d8e <__retarget_lock_release_recursive>
 8005c32:	bf00      	nop
 8005c34:	200002e5 	.word	0x200002e5

08005c38 <__sinit_lock_acquire>:
 8005c38:	4801      	ldr	r0, [pc, #4]	; (8005c40 <__sinit_lock_acquire+0x8>)
 8005c3a:	f000 b8a7 	b.w	8005d8c <__retarget_lock_acquire_recursive>
 8005c3e:	bf00      	nop
 8005c40:	200002e6 	.word	0x200002e6

08005c44 <__sinit_lock_release>:
 8005c44:	4801      	ldr	r0, [pc, #4]	; (8005c4c <__sinit_lock_release+0x8>)
 8005c46:	f000 b8a2 	b.w	8005d8e <__retarget_lock_release_recursive>
 8005c4a:	bf00      	nop
 8005c4c:	200002e6 	.word	0x200002e6

08005c50 <__sinit>:
 8005c50:	b510      	push	{r4, lr}
 8005c52:	4604      	mov	r4, r0
 8005c54:	f7ff fff0 	bl	8005c38 <__sinit_lock_acquire>
 8005c58:	69a3      	ldr	r3, [r4, #24]
 8005c5a:	b11b      	cbz	r3, 8005c64 <__sinit+0x14>
 8005c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c60:	f7ff bff0 	b.w	8005c44 <__sinit_lock_release>
 8005c64:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005c68:	6523      	str	r3, [r4, #80]	; 0x50
 8005c6a:	4b13      	ldr	r3, [pc, #76]	; (8005cb8 <__sinit+0x68>)
 8005c6c:	4a13      	ldr	r2, [pc, #76]	; (8005cbc <__sinit+0x6c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	62a2      	str	r2, [r4, #40]	; 0x28
 8005c72:	42a3      	cmp	r3, r4
 8005c74:	bf04      	itt	eq
 8005c76:	2301      	moveq	r3, #1
 8005c78:	61a3      	streq	r3, [r4, #24]
 8005c7a:	4620      	mov	r0, r4
 8005c7c:	f000 f820 	bl	8005cc0 <__sfp>
 8005c80:	6060      	str	r0, [r4, #4]
 8005c82:	4620      	mov	r0, r4
 8005c84:	f000 f81c 	bl	8005cc0 <__sfp>
 8005c88:	60a0      	str	r0, [r4, #8]
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	f000 f818 	bl	8005cc0 <__sfp>
 8005c90:	2200      	movs	r2, #0
 8005c92:	60e0      	str	r0, [r4, #12]
 8005c94:	2104      	movs	r1, #4
 8005c96:	6860      	ldr	r0, [r4, #4]
 8005c98:	f7ff ff82 	bl	8005ba0 <std>
 8005c9c:	68a0      	ldr	r0, [r4, #8]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	2109      	movs	r1, #9
 8005ca2:	f7ff ff7d 	bl	8005ba0 <std>
 8005ca6:	68e0      	ldr	r0, [r4, #12]
 8005ca8:	2202      	movs	r2, #2
 8005caa:	2112      	movs	r1, #18
 8005cac:	f7ff ff78 	bl	8005ba0 <std>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	61a3      	str	r3, [r4, #24]
 8005cb4:	e7d2      	b.n	8005c5c <__sinit+0xc>
 8005cb6:	bf00      	nop
 8005cb8:	0800624c 	.word	0x0800624c
 8005cbc:	08005be9 	.word	0x08005be9

08005cc0 <__sfp>:
 8005cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cc2:	4607      	mov	r7, r0
 8005cc4:	f7ff ffac 	bl	8005c20 <__sfp_lock_acquire>
 8005cc8:	4b1e      	ldr	r3, [pc, #120]	; (8005d44 <__sfp+0x84>)
 8005cca:	681e      	ldr	r6, [r3, #0]
 8005ccc:	69b3      	ldr	r3, [r6, #24]
 8005cce:	b913      	cbnz	r3, 8005cd6 <__sfp+0x16>
 8005cd0:	4630      	mov	r0, r6
 8005cd2:	f7ff ffbd 	bl	8005c50 <__sinit>
 8005cd6:	3648      	adds	r6, #72	; 0x48
 8005cd8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005cdc:	3b01      	subs	r3, #1
 8005cde:	d503      	bpl.n	8005ce8 <__sfp+0x28>
 8005ce0:	6833      	ldr	r3, [r6, #0]
 8005ce2:	b30b      	cbz	r3, 8005d28 <__sfp+0x68>
 8005ce4:	6836      	ldr	r6, [r6, #0]
 8005ce6:	e7f7      	b.n	8005cd8 <__sfp+0x18>
 8005ce8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005cec:	b9d5      	cbnz	r5, 8005d24 <__sfp+0x64>
 8005cee:	4b16      	ldr	r3, [pc, #88]	; (8005d48 <__sfp+0x88>)
 8005cf0:	60e3      	str	r3, [r4, #12]
 8005cf2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005cf6:	6665      	str	r5, [r4, #100]	; 0x64
 8005cf8:	f000 f847 	bl	8005d8a <__retarget_lock_init_recursive>
 8005cfc:	f7ff ff96 	bl	8005c2c <__sfp_lock_release>
 8005d00:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005d04:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005d08:	6025      	str	r5, [r4, #0]
 8005d0a:	61a5      	str	r5, [r4, #24]
 8005d0c:	2208      	movs	r2, #8
 8005d0e:	4629      	mov	r1, r5
 8005d10:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005d14:	f7ff fd44 	bl	80057a0 <memset>
 8005d18:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005d1c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005d20:	4620      	mov	r0, r4
 8005d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d24:	3468      	adds	r4, #104	; 0x68
 8005d26:	e7d9      	b.n	8005cdc <__sfp+0x1c>
 8005d28:	2104      	movs	r1, #4
 8005d2a:	4638      	mov	r0, r7
 8005d2c:	f7ff ff62 	bl	8005bf4 <__sfmoreglue>
 8005d30:	4604      	mov	r4, r0
 8005d32:	6030      	str	r0, [r6, #0]
 8005d34:	2800      	cmp	r0, #0
 8005d36:	d1d5      	bne.n	8005ce4 <__sfp+0x24>
 8005d38:	f7ff ff78 	bl	8005c2c <__sfp_lock_release>
 8005d3c:	230c      	movs	r3, #12
 8005d3e:	603b      	str	r3, [r7, #0]
 8005d40:	e7ee      	b.n	8005d20 <__sfp+0x60>
 8005d42:	bf00      	nop
 8005d44:	0800624c 	.word	0x0800624c
 8005d48:	ffff0001 	.word	0xffff0001

08005d4c <_fwalk_reent>:
 8005d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d50:	4606      	mov	r6, r0
 8005d52:	4688      	mov	r8, r1
 8005d54:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005d58:	2700      	movs	r7, #0
 8005d5a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005d5e:	f1b9 0901 	subs.w	r9, r9, #1
 8005d62:	d505      	bpl.n	8005d70 <_fwalk_reent+0x24>
 8005d64:	6824      	ldr	r4, [r4, #0]
 8005d66:	2c00      	cmp	r4, #0
 8005d68:	d1f7      	bne.n	8005d5a <_fwalk_reent+0xe>
 8005d6a:	4638      	mov	r0, r7
 8005d6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d70:	89ab      	ldrh	r3, [r5, #12]
 8005d72:	2b01      	cmp	r3, #1
 8005d74:	d907      	bls.n	8005d86 <_fwalk_reent+0x3a>
 8005d76:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	d003      	beq.n	8005d86 <_fwalk_reent+0x3a>
 8005d7e:	4629      	mov	r1, r5
 8005d80:	4630      	mov	r0, r6
 8005d82:	47c0      	blx	r8
 8005d84:	4307      	orrs	r7, r0
 8005d86:	3568      	adds	r5, #104	; 0x68
 8005d88:	e7e9      	b.n	8005d5e <_fwalk_reent+0x12>

08005d8a <__retarget_lock_init_recursive>:
 8005d8a:	4770      	bx	lr

08005d8c <__retarget_lock_acquire_recursive>:
 8005d8c:	4770      	bx	lr

08005d8e <__retarget_lock_release_recursive>:
 8005d8e:	4770      	bx	lr

08005d90 <__swhatbuf_r>:
 8005d90:	b570      	push	{r4, r5, r6, lr}
 8005d92:	460e      	mov	r6, r1
 8005d94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d98:	2900      	cmp	r1, #0
 8005d9a:	b096      	sub	sp, #88	; 0x58
 8005d9c:	4614      	mov	r4, r2
 8005d9e:	461d      	mov	r5, r3
 8005da0:	da08      	bge.n	8005db4 <__swhatbuf_r+0x24>
 8005da2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005da6:	2200      	movs	r2, #0
 8005da8:	602a      	str	r2, [r5, #0]
 8005daa:	061a      	lsls	r2, r3, #24
 8005dac:	d410      	bmi.n	8005dd0 <__swhatbuf_r+0x40>
 8005dae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005db2:	e00e      	b.n	8005dd2 <__swhatbuf_r+0x42>
 8005db4:	466a      	mov	r2, sp
 8005db6:	f000 f9a7 	bl	8006108 <_fstat_r>
 8005dba:	2800      	cmp	r0, #0
 8005dbc:	dbf1      	blt.n	8005da2 <__swhatbuf_r+0x12>
 8005dbe:	9a01      	ldr	r2, [sp, #4]
 8005dc0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005dc4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005dc8:	425a      	negs	r2, r3
 8005dca:	415a      	adcs	r2, r3
 8005dcc:	602a      	str	r2, [r5, #0]
 8005dce:	e7ee      	b.n	8005dae <__swhatbuf_r+0x1e>
 8005dd0:	2340      	movs	r3, #64	; 0x40
 8005dd2:	2000      	movs	r0, #0
 8005dd4:	6023      	str	r3, [r4, #0]
 8005dd6:	b016      	add	sp, #88	; 0x58
 8005dd8:	bd70      	pop	{r4, r5, r6, pc}
	...

08005ddc <__smakebuf_r>:
 8005ddc:	898b      	ldrh	r3, [r1, #12]
 8005dde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005de0:	079d      	lsls	r5, r3, #30
 8005de2:	4606      	mov	r6, r0
 8005de4:	460c      	mov	r4, r1
 8005de6:	d507      	bpl.n	8005df8 <__smakebuf_r+0x1c>
 8005de8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005dec:	6023      	str	r3, [r4, #0]
 8005dee:	6123      	str	r3, [r4, #16]
 8005df0:	2301      	movs	r3, #1
 8005df2:	6163      	str	r3, [r4, #20]
 8005df4:	b002      	add	sp, #8
 8005df6:	bd70      	pop	{r4, r5, r6, pc}
 8005df8:	ab01      	add	r3, sp, #4
 8005dfa:	466a      	mov	r2, sp
 8005dfc:	f7ff ffc8 	bl	8005d90 <__swhatbuf_r>
 8005e00:	9900      	ldr	r1, [sp, #0]
 8005e02:	4605      	mov	r5, r0
 8005e04:	4630      	mov	r0, r6
 8005e06:	f000 f895 	bl	8005f34 <_malloc_r>
 8005e0a:	b948      	cbnz	r0, 8005e20 <__smakebuf_r+0x44>
 8005e0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e10:	059a      	lsls	r2, r3, #22
 8005e12:	d4ef      	bmi.n	8005df4 <__smakebuf_r+0x18>
 8005e14:	f023 0303 	bic.w	r3, r3, #3
 8005e18:	f043 0302 	orr.w	r3, r3, #2
 8005e1c:	81a3      	strh	r3, [r4, #12]
 8005e1e:	e7e3      	b.n	8005de8 <__smakebuf_r+0xc>
 8005e20:	4b0d      	ldr	r3, [pc, #52]	; (8005e58 <__smakebuf_r+0x7c>)
 8005e22:	62b3      	str	r3, [r6, #40]	; 0x28
 8005e24:	89a3      	ldrh	r3, [r4, #12]
 8005e26:	6020      	str	r0, [r4, #0]
 8005e28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e2c:	81a3      	strh	r3, [r4, #12]
 8005e2e:	9b00      	ldr	r3, [sp, #0]
 8005e30:	6163      	str	r3, [r4, #20]
 8005e32:	9b01      	ldr	r3, [sp, #4]
 8005e34:	6120      	str	r0, [r4, #16]
 8005e36:	b15b      	cbz	r3, 8005e50 <__smakebuf_r+0x74>
 8005e38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005e3c:	4630      	mov	r0, r6
 8005e3e:	f000 f975 	bl	800612c <_isatty_r>
 8005e42:	b128      	cbz	r0, 8005e50 <__smakebuf_r+0x74>
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	f023 0303 	bic.w	r3, r3, #3
 8005e4a:	f043 0301 	orr.w	r3, r3, #1
 8005e4e:	81a3      	strh	r3, [r4, #12]
 8005e50:	89a0      	ldrh	r0, [r4, #12]
 8005e52:	4305      	orrs	r5, r0
 8005e54:	81a5      	strh	r5, [r4, #12]
 8005e56:	e7cd      	b.n	8005df4 <__smakebuf_r+0x18>
 8005e58:	08005be9 	.word	0x08005be9

08005e5c <_free_r>:
 8005e5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e5e:	2900      	cmp	r1, #0
 8005e60:	d044      	beq.n	8005eec <_free_r+0x90>
 8005e62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e66:	9001      	str	r0, [sp, #4]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f1a1 0404 	sub.w	r4, r1, #4
 8005e6e:	bfb8      	it	lt
 8005e70:	18e4      	addlt	r4, r4, r3
 8005e72:	f000 f97d 	bl	8006170 <__malloc_lock>
 8005e76:	4a1e      	ldr	r2, [pc, #120]	; (8005ef0 <_free_r+0x94>)
 8005e78:	9801      	ldr	r0, [sp, #4]
 8005e7a:	6813      	ldr	r3, [r2, #0]
 8005e7c:	b933      	cbnz	r3, 8005e8c <_free_r+0x30>
 8005e7e:	6063      	str	r3, [r4, #4]
 8005e80:	6014      	str	r4, [r2, #0]
 8005e82:	b003      	add	sp, #12
 8005e84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e88:	f000 b978 	b.w	800617c <__malloc_unlock>
 8005e8c:	42a3      	cmp	r3, r4
 8005e8e:	d908      	bls.n	8005ea2 <_free_r+0x46>
 8005e90:	6825      	ldr	r5, [r4, #0]
 8005e92:	1961      	adds	r1, r4, r5
 8005e94:	428b      	cmp	r3, r1
 8005e96:	bf01      	itttt	eq
 8005e98:	6819      	ldreq	r1, [r3, #0]
 8005e9a:	685b      	ldreq	r3, [r3, #4]
 8005e9c:	1949      	addeq	r1, r1, r5
 8005e9e:	6021      	streq	r1, [r4, #0]
 8005ea0:	e7ed      	b.n	8005e7e <_free_r+0x22>
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	b10b      	cbz	r3, 8005eac <_free_r+0x50>
 8005ea8:	42a3      	cmp	r3, r4
 8005eaa:	d9fa      	bls.n	8005ea2 <_free_r+0x46>
 8005eac:	6811      	ldr	r1, [r2, #0]
 8005eae:	1855      	adds	r5, r2, r1
 8005eb0:	42a5      	cmp	r5, r4
 8005eb2:	d10b      	bne.n	8005ecc <_free_r+0x70>
 8005eb4:	6824      	ldr	r4, [r4, #0]
 8005eb6:	4421      	add	r1, r4
 8005eb8:	1854      	adds	r4, r2, r1
 8005eba:	42a3      	cmp	r3, r4
 8005ebc:	6011      	str	r1, [r2, #0]
 8005ebe:	d1e0      	bne.n	8005e82 <_free_r+0x26>
 8005ec0:	681c      	ldr	r4, [r3, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	6053      	str	r3, [r2, #4]
 8005ec6:	4421      	add	r1, r4
 8005ec8:	6011      	str	r1, [r2, #0]
 8005eca:	e7da      	b.n	8005e82 <_free_r+0x26>
 8005ecc:	d902      	bls.n	8005ed4 <_free_r+0x78>
 8005ece:	230c      	movs	r3, #12
 8005ed0:	6003      	str	r3, [r0, #0]
 8005ed2:	e7d6      	b.n	8005e82 <_free_r+0x26>
 8005ed4:	6825      	ldr	r5, [r4, #0]
 8005ed6:	1961      	adds	r1, r4, r5
 8005ed8:	428b      	cmp	r3, r1
 8005eda:	bf04      	itt	eq
 8005edc:	6819      	ldreq	r1, [r3, #0]
 8005ede:	685b      	ldreq	r3, [r3, #4]
 8005ee0:	6063      	str	r3, [r4, #4]
 8005ee2:	bf04      	itt	eq
 8005ee4:	1949      	addeq	r1, r1, r5
 8005ee6:	6021      	streq	r1, [r4, #0]
 8005ee8:	6054      	str	r4, [r2, #4]
 8005eea:	e7ca      	b.n	8005e82 <_free_r+0x26>
 8005eec:	b003      	add	sp, #12
 8005eee:	bd30      	pop	{r4, r5, pc}
 8005ef0:	200002e8 	.word	0x200002e8

08005ef4 <sbrk_aligned>:
 8005ef4:	b570      	push	{r4, r5, r6, lr}
 8005ef6:	4e0e      	ldr	r6, [pc, #56]	; (8005f30 <sbrk_aligned+0x3c>)
 8005ef8:	460c      	mov	r4, r1
 8005efa:	6831      	ldr	r1, [r6, #0]
 8005efc:	4605      	mov	r5, r0
 8005efe:	b911      	cbnz	r1, 8005f06 <sbrk_aligned+0x12>
 8005f00:	f000 f88c 	bl	800601c <_sbrk_r>
 8005f04:	6030      	str	r0, [r6, #0]
 8005f06:	4621      	mov	r1, r4
 8005f08:	4628      	mov	r0, r5
 8005f0a:	f000 f887 	bl	800601c <_sbrk_r>
 8005f0e:	1c43      	adds	r3, r0, #1
 8005f10:	d00a      	beq.n	8005f28 <sbrk_aligned+0x34>
 8005f12:	1cc4      	adds	r4, r0, #3
 8005f14:	f024 0403 	bic.w	r4, r4, #3
 8005f18:	42a0      	cmp	r0, r4
 8005f1a:	d007      	beq.n	8005f2c <sbrk_aligned+0x38>
 8005f1c:	1a21      	subs	r1, r4, r0
 8005f1e:	4628      	mov	r0, r5
 8005f20:	f000 f87c 	bl	800601c <_sbrk_r>
 8005f24:	3001      	adds	r0, #1
 8005f26:	d101      	bne.n	8005f2c <sbrk_aligned+0x38>
 8005f28:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8005f2c:	4620      	mov	r0, r4
 8005f2e:	bd70      	pop	{r4, r5, r6, pc}
 8005f30:	200002ec 	.word	0x200002ec

08005f34 <_malloc_r>:
 8005f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f38:	1ccd      	adds	r5, r1, #3
 8005f3a:	f025 0503 	bic.w	r5, r5, #3
 8005f3e:	3508      	adds	r5, #8
 8005f40:	2d0c      	cmp	r5, #12
 8005f42:	bf38      	it	cc
 8005f44:	250c      	movcc	r5, #12
 8005f46:	2d00      	cmp	r5, #0
 8005f48:	4607      	mov	r7, r0
 8005f4a:	db01      	blt.n	8005f50 <_malloc_r+0x1c>
 8005f4c:	42a9      	cmp	r1, r5
 8005f4e:	d905      	bls.n	8005f5c <_malloc_r+0x28>
 8005f50:	230c      	movs	r3, #12
 8005f52:	603b      	str	r3, [r7, #0]
 8005f54:	2600      	movs	r6, #0
 8005f56:	4630      	mov	r0, r6
 8005f58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f5c:	4e2e      	ldr	r6, [pc, #184]	; (8006018 <_malloc_r+0xe4>)
 8005f5e:	f000 f907 	bl	8006170 <__malloc_lock>
 8005f62:	6833      	ldr	r3, [r6, #0]
 8005f64:	461c      	mov	r4, r3
 8005f66:	bb34      	cbnz	r4, 8005fb6 <_malloc_r+0x82>
 8005f68:	4629      	mov	r1, r5
 8005f6a:	4638      	mov	r0, r7
 8005f6c:	f7ff ffc2 	bl	8005ef4 <sbrk_aligned>
 8005f70:	1c43      	adds	r3, r0, #1
 8005f72:	4604      	mov	r4, r0
 8005f74:	d14d      	bne.n	8006012 <_malloc_r+0xde>
 8005f76:	6834      	ldr	r4, [r6, #0]
 8005f78:	4626      	mov	r6, r4
 8005f7a:	2e00      	cmp	r6, #0
 8005f7c:	d140      	bne.n	8006000 <_malloc_r+0xcc>
 8005f7e:	6823      	ldr	r3, [r4, #0]
 8005f80:	4631      	mov	r1, r6
 8005f82:	4638      	mov	r0, r7
 8005f84:	eb04 0803 	add.w	r8, r4, r3
 8005f88:	f000 f848 	bl	800601c <_sbrk_r>
 8005f8c:	4580      	cmp	r8, r0
 8005f8e:	d13a      	bne.n	8006006 <_malloc_r+0xd2>
 8005f90:	6821      	ldr	r1, [r4, #0]
 8005f92:	3503      	adds	r5, #3
 8005f94:	1a6d      	subs	r5, r5, r1
 8005f96:	f025 0503 	bic.w	r5, r5, #3
 8005f9a:	3508      	adds	r5, #8
 8005f9c:	2d0c      	cmp	r5, #12
 8005f9e:	bf38      	it	cc
 8005fa0:	250c      	movcc	r5, #12
 8005fa2:	4629      	mov	r1, r5
 8005fa4:	4638      	mov	r0, r7
 8005fa6:	f7ff ffa5 	bl	8005ef4 <sbrk_aligned>
 8005faa:	3001      	adds	r0, #1
 8005fac:	d02b      	beq.n	8006006 <_malloc_r+0xd2>
 8005fae:	6823      	ldr	r3, [r4, #0]
 8005fb0:	442b      	add	r3, r5
 8005fb2:	6023      	str	r3, [r4, #0]
 8005fb4:	e00e      	b.n	8005fd4 <_malloc_r+0xa0>
 8005fb6:	6822      	ldr	r2, [r4, #0]
 8005fb8:	1b52      	subs	r2, r2, r5
 8005fba:	d41e      	bmi.n	8005ffa <_malloc_r+0xc6>
 8005fbc:	2a0b      	cmp	r2, #11
 8005fbe:	d916      	bls.n	8005fee <_malloc_r+0xba>
 8005fc0:	1961      	adds	r1, r4, r5
 8005fc2:	42a3      	cmp	r3, r4
 8005fc4:	6025      	str	r5, [r4, #0]
 8005fc6:	bf18      	it	ne
 8005fc8:	6059      	strne	r1, [r3, #4]
 8005fca:	6863      	ldr	r3, [r4, #4]
 8005fcc:	bf08      	it	eq
 8005fce:	6031      	streq	r1, [r6, #0]
 8005fd0:	5162      	str	r2, [r4, r5]
 8005fd2:	604b      	str	r3, [r1, #4]
 8005fd4:	4638      	mov	r0, r7
 8005fd6:	f104 060b 	add.w	r6, r4, #11
 8005fda:	f000 f8cf 	bl	800617c <__malloc_unlock>
 8005fde:	f026 0607 	bic.w	r6, r6, #7
 8005fe2:	1d23      	adds	r3, r4, #4
 8005fe4:	1af2      	subs	r2, r6, r3
 8005fe6:	d0b6      	beq.n	8005f56 <_malloc_r+0x22>
 8005fe8:	1b9b      	subs	r3, r3, r6
 8005fea:	50a3      	str	r3, [r4, r2]
 8005fec:	e7b3      	b.n	8005f56 <_malloc_r+0x22>
 8005fee:	6862      	ldr	r2, [r4, #4]
 8005ff0:	42a3      	cmp	r3, r4
 8005ff2:	bf0c      	ite	eq
 8005ff4:	6032      	streq	r2, [r6, #0]
 8005ff6:	605a      	strne	r2, [r3, #4]
 8005ff8:	e7ec      	b.n	8005fd4 <_malloc_r+0xa0>
 8005ffa:	4623      	mov	r3, r4
 8005ffc:	6864      	ldr	r4, [r4, #4]
 8005ffe:	e7b2      	b.n	8005f66 <_malloc_r+0x32>
 8006000:	4634      	mov	r4, r6
 8006002:	6876      	ldr	r6, [r6, #4]
 8006004:	e7b9      	b.n	8005f7a <_malloc_r+0x46>
 8006006:	230c      	movs	r3, #12
 8006008:	603b      	str	r3, [r7, #0]
 800600a:	4638      	mov	r0, r7
 800600c:	f000 f8b6 	bl	800617c <__malloc_unlock>
 8006010:	e7a1      	b.n	8005f56 <_malloc_r+0x22>
 8006012:	6025      	str	r5, [r4, #0]
 8006014:	e7de      	b.n	8005fd4 <_malloc_r+0xa0>
 8006016:	bf00      	nop
 8006018:	200002e8 	.word	0x200002e8

0800601c <_sbrk_r>:
 800601c:	b538      	push	{r3, r4, r5, lr}
 800601e:	4d06      	ldr	r5, [pc, #24]	; (8006038 <_sbrk_r+0x1c>)
 8006020:	2300      	movs	r3, #0
 8006022:	4604      	mov	r4, r0
 8006024:	4608      	mov	r0, r1
 8006026:	602b      	str	r3, [r5, #0]
 8006028:	f7fa fe20 	bl	8000c6c <_sbrk>
 800602c:	1c43      	adds	r3, r0, #1
 800602e:	d102      	bne.n	8006036 <_sbrk_r+0x1a>
 8006030:	682b      	ldr	r3, [r5, #0]
 8006032:	b103      	cbz	r3, 8006036 <_sbrk_r+0x1a>
 8006034:	6023      	str	r3, [r4, #0]
 8006036:	bd38      	pop	{r3, r4, r5, pc}
 8006038:	200002f0 	.word	0x200002f0

0800603c <__sread>:
 800603c:	b510      	push	{r4, lr}
 800603e:	460c      	mov	r4, r1
 8006040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006044:	f000 f8a0 	bl	8006188 <_read_r>
 8006048:	2800      	cmp	r0, #0
 800604a:	bfab      	itete	ge
 800604c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800604e:	89a3      	ldrhlt	r3, [r4, #12]
 8006050:	181b      	addge	r3, r3, r0
 8006052:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006056:	bfac      	ite	ge
 8006058:	6563      	strge	r3, [r4, #84]	; 0x54
 800605a:	81a3      	strhlt	r3, [r4, #12]
 800605c:	bd10      	pop	{r4, pc}

0800605e <__swrite>:
 800605e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006062:	461f      	mov	r7, r3
 8006064:	898b      	ldrh	r3, [r1, #12]
 8006066:	05db      	lsls	r3, r3, #23
 8006068:	4605      	mov	r5, r0
 800606a:	460c      	mov	r4, r1
 800606c:	4616      	mov	r6, r2
 800606e:	d505      	bpl.n	800607c <__swrite+0x1e>
 8006070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006074:	2302      	movs	r3, #2
 8006076:	2200      	movs	r2, #0
 8006078:	f000 f868 	bl	800614c <_lseek_r>
 800607c:	89a3      	ldrh	r3, [r4, #12]
 800607e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006082:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006086:	81a3      	strh	r3, [r4, #12]
 8006088:	4632      	mov	r2, r6
 800608a:	463b      	mov	r3, r7
 800608c:	4628      	mov	r0, r5
 800608e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006092:	f000 b817 	b.w	80060c4 <_write_r>

08006096 <__sseek>:
 8006096:	b510      	push	{r4, lr}
 8006098:	460c      	mov	r4, r1
 800609a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800609e:	f000 f855 	bl	800614c <_lseek_r>
 80060a2:	1c43      	adds	r3, r0, #1
 80060a4:	89a3      	ldrh	r3, [r4, #12]
 80060a6:	bf15      	itete	ne
 80060a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80060aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80060ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80060b2:	81a3      	strheq	r3, [r4, #12]
 80060b4:	bf18      	it	ne
 80060b6:	81a3      	strhne	r3, [r4, #12]
 80060b8:	bd10      	pop	{r4, pc}

080060ba <__sclose>:
 80060ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060be:	f000 b813 	b.w	80060e8 <_close_r>
	...

080060c4 <_write_r>:
 80060c4:	b538      	push	{r3, r4, r5, lr}
 80060c6:	4d07      	ldr	r5, [pc, #28]	; (80060e4 <_write_r+0x20>)
 80060c8:	4604      	mov	r4, r0
 80060ca:	4608      	mov	r0, r1
 80060cc:	4611      	mov	r1, r2
 80060ce:	2200      	movs	r2, #0
 80060d0:	602a      	str	r2, [r5, #0]
 80060d2:	461a      	mov	r2, r3
 80060d4:	f7fa fd79 	bl	8000bca <_write>
 80060d8:	1c43      	adds	r3, r0, #1
 80060da:	d102      	bne.n	80060e2 <_write_r+0x1e>
 80060dc:	682b      	ldr	r3, [r5, #0]
 80060de:	b103      	cbz	r3, 80060e2 <_write_r+0x1e>
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	bd38      	pop	{r3, r4, r5, pc}
 80060e4:	200002f0 	.word	0x200002f0

080060e8 <_close_r>:
 80060e8:	b538      	push	{r3, r4, r5, lr}
 80060ea:	4d06      	ldr	r5, [pc, #24]	; (8006104 <_close_r+0x1c>)
 80060ec:	2300      	movs	r3, #0
 80060ee:	4604      	mov	r4, r0
 80060f0:	4608      	mov	r0, r1
 80060f2:	602b      	str	r3, [r5, #0]
 80060f4:	f7fa fd85 	bl	8000c02 <_close>
 80060f8:	1c43      	adds	r3, r0, #1
 80060fa:	d102      	bne.n	8006102 <_close_r+0x1a>
 80060fc:	682b      	ldr	r3, [r5, #0]
 80060fe:	b103      	cbz	r3, 8006102 <_close_r+0x1a>
 8006100:	6023      	str	r3, [r4, #0]
 8006102:	bd38      	pop	{r3, r4, r5, pc}
 8006104:	200002f0 	.word	0x200002f0

08006108 <_fstat_r>:
 8006108:	b538      	push	{r3, r4, r5, lr}
 800610a:	4d07      	ldr	r5, [pc, #28]	; (8006128 <_fstat_r+0x20>)
 800610c:	2300      	movs	r3, #0
 800610e:	4604      	mov	r4, r0
 8006110:	4608      	mov	r0, r1
 8006112:	4611      	mov	r1, r2
 8006114:	602b      	str	r3, [r5, #0]
 8006116:	f7fa fd80 	bl	8000c1a <_fstat>
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	d102      	bne.n	8006124 <_fstat_r+0x1c>
 800611e:	682b      	ldr	r3, [r5, #0]
 8006120:	b103      	cbz	r3, 8006124 <_fstat_r+0x1c>
 8006122:	6023      	str	r3, [r4, #0]
 8006124:	bd38      	pop	{r3, r4, r5, pc}
 8006126:	bf00      	nop
 8006128:	200002f0 	.word	0x200002f0

0800612c <_isatty_r>:
 800612c:	b538      	push	{r3, r4, r5, lr}
 800612e:	4d06      	ldr	r5, [pc, #24]	; (8006148 <_isatty_r+0x1c>)
 8006130:	2300      	movs	r3, #0
 8006132:	4604      	mov	r4, r0
 8006134:	4608      	mov	r0, r1
 8006136:	602b      	str	r3, [r5, #0]
 8006138:	f7fa fd7f 	bl	8000c3a <_isatty>
 800613c:	1c43      	adds	r3, r0, #1
 800613e:	d102      	bne.n	8006146 <_isatty_r+0x1a>
 8006140:	682b      	ldr	r3, [r5, #0]
 8006142:	b103      	cbz	r3, 8006146 <_isatty_r+0x1a>
 8006144:	6023      	str	r3, [r4, #0]
 8006146:	bd38      	pop	{r3, r4, r5, pc}
 8006148:	200002f0 	.word	0x200002f0

0800614c <_lseek_r>:
 800614c:	b538      	push	{r3, r4, r5, lr}
 800614e:	4d07      	ldr	r5, [pc, #28]	; (800616c <_lseek_r+0x20>)
 8006150:	4604      	mov	r4, r0
 8006152:	4608      	mov	r0, r1
 8006154:	4611      	mov	r1, r2
 8006156:	2200      	movs	r2, #0
 8006158:	602a      	str	r2, [r5, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	f7fa fd78 	bl	8000c50 <_lseek>
 8006160:	1c43      	adds	r3, r0, #1
 8006162:	d102      	bne.n	800616a <_lseek_r+0x1e>
 8006164:	682b      	ldr	r3, [r5, #0]
 8006166:	b103      	cbz	r3, 800616a <_lseek_r+0x1e>
 8006168:	6023      	str	r3, [r4, #0]
 800616a:	bd38      	pop	{r3, r4, r5, pc}
 800616c:	200002f0 	.word	0x200002f0

08006170 <__malloc_lock>:
 8006170:	4801      	ldr	r0, [pc, #4]	; (8006178 <__malloc_lock+0x8>)
 8006172:	f7ff be0b 	b.w	8005d8c <__retarget_lock_acquire_recursive>
 8006176:	bf00      	nop
 8006178:	200002e4 	.word	0x200002e4

0800617c <__malloc_unlock>:
 800617c:	4801      	ldr	r0, [pc, #4]	; (8006184 <__malloc_unlock+0x8>)
 800617e:	f7ff be06 	b.w	8005d8e <__retarget_lock_release_recursive>
 8006182:	bf00      	nop
 8006184:	200002e4 	.word	0x200002e4

08006188 <_read_r>:
 8006188:	b538      	push	{r3, r4, r5, lr}
 800618a:	4d07      	ldr	r5, [pc, #28]	; (80061a8 <_read_r+0x20>)
 800618c:	4604      	mov	r4, r0
 800618e:	4608      	mov	r0, r1
 8006190:	4611      	mov	r1, r2
 8006192:	2200      	movs	r2, #0
 8006194:	602a      	str	r2, [r5, #0]
 8006196:	461a      	mov	r2, r3
 8006198:	f7fa fcfa 	bl	8000b90 <_read>
 800619c:	1c43      	adds	r3, r0, #1
 800619e:	d102      	bne.n	80061a6 <_read_r+0x1e>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	b103      	cbz	r3, 80061a6 <_read_r+0x1e>
 80061a4:	6023      	str	r3, [r4, #0]
 80061a6:	bd38      	pop	{r3, r4, r5, pc}
 80061a8:	200002f0 	.word	0x200002f0

080061ac <_init>:
 80061ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ae:	bf00      	nop
 80061b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061b2:	bc08      	pop	{r3}
 80061b4:	469e      	mov	lr, r3
 80061b6:	4770      	bx	lr

080061b8 <_fini>:
 80061b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ba:	bf00      	nop
 80061bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061be:	bc08      	pop	{r3}
 80061c0:	469e      	mov	lr, r3
 80061c2:	4770      	bx	lr
