Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/D_FlipFlop/D_FlipFlop.srcs/sources_1/new/D_FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/D_FlipFlop/D_FlipFlop.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
