
Data_Logging_Module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bd8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08005dd8  08005dd8  00015dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e50  08005e50  000200b8  2**0
                  CONTENTS
  4 .ARM          00000008  08005e50  08005e50  00015e50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e58  08005e58  000200b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e58  08005e58  00015e58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005e5c  08005e5c  00015e5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08005e60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000047b8  200000b8  08005f18  000200b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20004870  08005f18  00024870  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016629  00000000  00000000  000200e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000032ed  00000000  00000000  0003670f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011f8  00000000  00000000  00039a00  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001070  00000000  00000000  0003abf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029861  00000000  00000000  0003bc68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000eaab  00000000  00000000  000654c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ffa6e  00000000  00000000  00073f74  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001739e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b34  00000000  00000000  00173a60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000b8 	.word	0x200000b8
 800021c:	00000000 	.word	0x00000000
 8000220:	08005dc0 	.word	0x08005dc0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000bc 	.word	0x200000bc
 800023c:	08005dc0 	.word	0x08005dc0

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800037e:	f1a4 0401 	sub.w	r4, r4, #1
 8000382:	d1e9      	bne.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_uldivmod>:
 80005b8:	b953      	cbnz	r3, 80005d0 <__aeabi_uldivmod+0x18>
 80005ba:	b94a      	cbnz	r2, 80005d0 <__aeabi_uldivmod+0x18>
 80005bc:	2900      	cmp	r1, #0
 80005be:	bf08      	it	eq
 80005c0:	2800      	cmpeq	r0, #0
 80005c2:	bf1c      	itt	ne
 80005c4:	f04f 31ff 	movne.w	r1, #4294967295
 80005c8:	f04f 30ff 	movne.w	r0, #4294967295
 80005cc:	f000 b972 	b.w	80008b4 <__aeabi_idiv0>
 80005d0:	f1ad 0c08 	sub.w	ip, sp, #8
 80005d4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80005d8:	f000 f806 	bl	80005e8 <__udivmoddi4>
 80005dc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80005e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80005e4:	b004      	add	sp, #16
 80005e6:	4770      	bx	lr

080005e8 <__udivmoddi4>:
 80005e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80005ec:	9e08      	ldr	r6, [sp, #32]
 80005ee:	4604      	mov	r4, r0
 80005f0:	4688      	mov	r8, r1
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d14b      	bne.n	800068e <__udivmoddi4+0xa6>
 80005f6:	428a      	cmp	r2, r1
 80005f8:	4615      	mov	r5, r2
 80005fa:	d967      	bls.n	80006cc <__udivmoddi4+0xe4>
 80005fc:	fab2 f282 	clz	r2, r2
 8000600:	b14a      	cbz	r2, 8000616 <__udivmoddi4+0x2e>
 8000602:	f1c2 0720 	rsb	r7, r2, #32
 8000606:	fa01 f302 	lsl.w	r3, r1, r2
 800060a:	fa20 f707 	lsr.w	r7, r0, r7
 800060e:	4095      	lsls	r5, r2
 8000610:	ea47 0803 	orr.w	r8, r7, r3
 8000614:	4094      	lsls	r4, r2
 8000616:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800061a:	0c23      	lsrs	r3, r4, #16
 800061c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000620:	fa1f fc85 	uxth.w	ip, r5
 8000624:	fb0e 8817 	mls	r8, lr, r7, r8
 8000628:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800062c:	fb07 f10c 	mul.w	r1, r7, ip
 8000630:	4299      	cmp	r1, r3
 8000632:	d909      	bls.n	8000648 <__udivmoddi4+0x60>
 8000634:	18eb      	adds	r3, r5, r3
 8000636:	f107 30ff 	add.w	r0, r7, #4294967295
 800063a:	f080 811b 	bcs.w	8000874 <__udivmoddi4+0x28c>
 800063e:	4299      	cmp	r1, r3
 8000640:	f240 8118 	bls.w	8000874 <__udivmoddi4+0x28c>
 8000644:	3f02      	subs	r7, #2
 8000646:	442b      	add	r3, r5
 8000648:	1a5b      	subs	r3, r3, r1
 800064a:	b2a4      	uxth	r4, r4
 800064c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000650:	fb0e 3310 	mls	r3, lr, r0, r3
 8000654:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000658:	fb00 fc0c 	mul.w	ip, r0, ip
 800065c:	45a4      	cmp	ip, r4
 800065e:	d909      	bls.n	8000674 <__udivmoddi4+0x8c>
 8000660:	192c      	adds	r4, r5, r4
 8000662:	f100 33ff 	add.w	r3, r0, #4294967295
 8000666:	f080 8107 	bcs.w	8000878 <__udivmoddi4+0x290>
 800066a:	45a4      	cmp	ip, r4
 800066c:	f240 8104 	bls.w	8000878 <__udivmoddi4+0x290>
 8000670:	3802      	subs	r0, #2
 8000672:	442c      	add	r4, r5
 8000674:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000678:	eba4 040c 	sub.w	r4, r4, ip
 800067c:	2700      	movs	r7, #0
 800067e:	b11e      	cbz	r6, 8000688 <__udivmoddi4+0xa0>
 8000680:	40d4      	lsrs	r4, r2
 8000682:	2300      	movs	r3, #0
 8000684:	e9c6 4300 	strd	r4, r3, [r6]
 8000688:	4639      	mov	r1, r7
 800068a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800068e:	428b      	cmp	r3, r1
 8000690:	d909      	bls.n	80006a6 <__udivmoddi4+0xbe>
 8000692:	2e00      	cmp	r6, #0
 8000694:	f000 80eb 	beq.w	800086e <__udivmoddi4+0x286>
 8000698:	2700      	movs	r7, #0
 800069a:	e9c6 0100 	strd	r0, r1, [r6]
 800069e:	4638      	mov	r0, r7
 80006a0:	4639      	mov	r1, r7
 80006a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006a6:	fab3 f783 	clz	r7, r3
 80006aa:	2f00      	cmp	r7, #0
 80006ac:	d147      	bne.n	800073e <__udivmoddi4+0x156>
 80006ae:	428b      	cmp	r3, r1
 80006b0:	d302      	bcc.n	80006b8 <__udivmoddi4+0xd0>
 80006b2:	4282      	cmp	r2, r0
 80006b4:	f200 80fa 	bhi.w	80008ac <__udivmoddi4+0x2c4>
 80006b8:	1a84      	subs	r4, r0, r2
 80006ba:	eb61 0303 	sbc.w	r3, r1, r3
 80006be:	2001      	movs	r0, #1
 80006c0:	4698      	mov	r8, r3
 80006c2:	2e00      	cmp	r6, #0
 80006c4:	d0e0      	beq.n	8000688 <__udivmoddi4+0xa0>
 80006c6:	e9c6 4800 	strd	r4, r8, [r6]
 80006ca:	e7dd      	b.n	8000688 <__udivmoddi4+0xa0>
 80006cc:	b902      	cbnz	r2, 80006d0 <__udivmoddi4+0xe8>
 80006ce:	deff      	udf	#255	; 0xff
 80006d0:	fab2 f282 	clz	r2, r2
 80006d4:	2a00      	cmp	r2, #0
 80006d6:	f040 808f 	bne.w	80007f8 <__udivmoddi4+0x210>
 80006da:	1b49      	subs	r1, r1, r5
 80006dc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80006e0:	fa1f f885 	uxth.w	r8, r5
 80006e4:	2701      	movs	r7, #1
 80006e6:	fbb1 fcfe 	udiv	ip, r1, lr
 80006ea:	0c23      	lsrs	r3, r4, #16
 80006ec:	fb0e 111c 	mls	r1, lr, ip, r1
 80006f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006f4:	fb08 f10c 	mul.w	r1, r8, ip
 80006f8:	4299      	cmp	r1, r3
 80006fa:	d907      	bls.n	800070c <__udivmoddi4+0x124>
 80006fc:	18eb      	adds	r3, r5, r3
 80006fe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000702:	d202      	bcs.n	800070a <__udivmoddi4+0x122>
 8000704:	4299      	cmp	r1, r3
 8000706:	f200 80cd 	bhi.w	80008a4 <__udivmoddi4+0x2bc>
 800070a:	4684      	mov	ip, r0
 800070c:	1a59      	subs	r1, r3, r1
 800070e:	b2a3      	uxth	r3, r4
 8000710:	fbb1 f0fe 	udiv	r0, r1, lr
 8000714:	fb0e 1410 	mls	r4, lr, r0, r1
 8000718:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800071c:	fb08 f800 	mul.w	r8, r8, r0
 8000720:	45a0      	cmp	r8, r4
 8000722:	d907      	bls.n	8000734 <__udivmoddi4+0x14c>
 8000724:	192c      	adds	r4, r5, r4
 8000726:	f100 33ff 	add.w	r3, r0, #4294967295
 800072a:	d202      	bcs.n	8000732 <__udivmoddi4+0x14a>
 800072c:	45a0      	cmp	r8, r4
 800072e:	f200 80b6 	bhi.w	800089e <__udivmoddi4+0x2b6>
 8000732:	4618      	mov	r0, r3
 8000734:	eba4 0408 	sub.w	r4, r4, r8
 8000738:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800073c:	e79f      	b.n	800067e <__udivmoddi4+0x96>
 800073e:	f1c7 0c20 	rsb	ip, r7, #32
 8000742:	40bb      	lsls	r3, r7
 8000744:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000748:	ea4e 0e03 	orr.w	lr, lr, r3
 800074c:	fa01 f407 	lsl.w	r4, r1, r7
 8000750:	fa20 f50c 	lsr.w	r5, r0, ip
 8000754:	fa21 f30c 	lsr.w	r3, r1, ip
 8000758:	ea4f 481e 	mov.w	r8, lr, lsr #16
 800075c:	4325      	orrs	r5, r4
 800075e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000762:	0c2c      	lsrs	r4, r5, #16
 8000764:	fb08 3319 	mls	r3, r8, r9, r3
 8000768:	fa1f fa8e 	uxth.w	sl, lr
 800076c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000770:	fb09 f40a 	mul.w	r4, r9, sl
 8000774:	429c      	cmp	r4, r3
 8000776:	fa02 f207 	lsl.w	r2, r2, r7
 800077a:	fa00 f107 	lsl.w	r1, r0, r7
 800077e:	d90b      	bls.n	8000798 <__udivmoddi4+0x1b0>
 8000780:	eb1e 0303 	adds.w	r3, lr, r3
 8000784:	f109 30ff 	add.w	r0, r9, #4294967295
 8000788:	f080 8087 	bcs.w	800089a <__udivmoddi4+0x2b2>
 800078c:	429c      	cmp	r4, r3
 800078e:	f240 8084 	bls.w	800089a <__udivmoddi4+0x2b2>
 8000792:	f1a9 0902 	sub.w	r9, r9, #2
 8000796:	4473      	add	r3, lr
 8000798:	1b1b      	subs	r3, r3, r4
 800079a:	b2ad      	uxth	r5, r5
 800079c:	fbb3 f0f8 	udiv	r0, r3, r8
 80007a0:	fb08 3310 	mls	r3, r8, r0, r3
 80007a4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80007a8:	fb00 fa0a 	mul.w	sl, r0, sl
 80007ac:	45a2      	cmp	sl, r4
 80007ae:	d908      	bls.n	80007c2 <__udivmoddi4+0x1da>
 80007b0:	eb1e 0404 	adds.w	r4, lr, r4
 80007b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80007b8:	d26b      	bcs.n	8000892 <__udivmoddi4+0x2aa>
 80007ba:	45a2      	cmp	sl, r4
 80007bc:	d969      	bls.n	8000892 <__udivmoddi4+0x2aa>
 80007be:	3802      	subs	r0, #2
 80007c0:	4474      	add	r4, lr
 80007c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80007c6:	fba0 8902 	umull	r8, r9, r0, r2
 80007ca:	eba4 040a 	sub.w	r4, r4, sl
 80007ce:	454c      	cmp	r4, r9
 80007d0:	46c2      	mov	sl, r8
 80007d2:	464b      	mov	r3, r9
 80007d4:	d354      	bcc.n	8000880 <__udivmoddi4+0x298>
 80007d6:	d051      	beq.n	800087c <__udivmoddi4+0x294>
 80007d8:	2e00      	cmp	r6, #0
 80007da:	d069      	beq.n	80008b0 <__udivmoddi4+0x2c8>
 80007dc:	ebb1 050a 	subs.w	r5, r1, sl
 80007e0:	eb64 0403 	sbc.w	r4, r4, r3
 80007e4:	fa04 fc0c 	lsl.w	ip, r4, ip
 80007e8:	40fd      	lsrs	r5, r7
 80007ea:	40fc      	lsrs	r4, r7
 80007ec:	ea4c 0505 	orr.w	r5, ip, r5
 80007f0:	e9c6 5400 	strd	r5, r4, [r6]
 80007f4:	2700      	movs	r7, #0
 80007f6:	e747      	b.n	8000688 <__udivmoddi4+0xa0>
 80007f8:	f1c2 0320 	rsb	r3, r2, #32
 80007fc:	fa20 f703 	lsr.w	r7, r0, r3
 8000800:	4095      	lsls	r5, r2
 8000802:	fa01 f002 	lsl.w	r0, r1, r2
 8000806:	fa21 f303 	lsr.w	r3, r1, r3
 800080a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800080e:	4338      	orrs	r0, r7
 8000810:	0c01      	lsrs	r1, r0, #16
 8000812:	fbb3 f7fe 	udiv	r7, r3, lr
 8000816:	fa1f f885 	uxth.w	r8, r5
 800081a:	fb0e 3317 	mls	r3, lr, r7, r3
 800081e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000822:	fb07 f308 	mul.w	r3, r7, r8
 8000826:	428b      	cmp	r3, r1
 8000828:	fa04 f402 	lsl.w	r4, r4, r2
 800082c:	d907      	bls.n	800083e <__udivmoddi4+0x256>
 800082e:	1869      	adds	r1, r5, r1
 8000830:	f107 3cff 	add.w	ip, r7, #4294967295
 8000834:	d22f      	bcs.n	8000896 <__udivmoddi4+0x2ae>
 8000836:	428b      	cmp	r3, r1
 8000838:	d92d      	bls.n	8000896 <__udivmoddi4+0x2ae>
 800083a:	3f02      	subs	r7, #2
 800083c:	4429      	add	r1, r5
 800083e:	1acb      	subs	r3, r1, r3
 8000840:	b281      	uxth	r1, r0
 8000842:	fbb3 f0fe 	udiv	r0, r3, lr
 8000846:	fb0e 3310 	mls	r3, lr, r0, r3
 800084a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800084e:	fb00 f308 	mul.w	r3, r0, r8
 8000852:	428b      	cmp	r3, r1
 8000854:	d907      	bls.n	8000866 <__udivmoddi4+0x27e>
 8000856:	1869      	adds	r1, r5, r1
 8000858:	f100 3cff 	add.w	ip, r0, #4294967295
 800085c:	d217      	bcs.n	800088e <__udivmoddi4+0x2a6>
 800085e:	428b      	cmp	r3, r1
 8000860:	d915      	bls.n	800088e <__udivmoddi4+0x2a6>
 8000862:	3802      	subs	r0, #2
 8000864:	4429      	add	r1, r5
 8000866:	1ac9      	subs	r1, r1, r3
 8000868:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800086c:	e73b      	b.n	80006e6 <__udivmoddi4+0xfe>
 800086e:	4637      	mov	r7, r6
 8000870:	4630      	mov	r0, r6
 8000872:	e709      	b.n	8000688 <__udivmoddi4+0xa0>
 8000874:	4607      	mov	r7, r0
 8000876:	e6e7      	b.n	8000648 <__udivmoddi4+0x60>
 8000878:	4618      	mov	r0, r3
 800087a:	e6fb      	b.n	8000674 <__udivmoddi4+0x8c>
 800087c:	4541      	cmp	r1, r8
 800087e:	d2ab      	bcs.n	80007d8 <__udivmoddi4+0x1f0>
 8000880:	ebb8 0a02 	subs.w	sl, r8, r2
 8000884:	eb69 020e 	sbc.w	r2, r9, lr
 8000888:	3801      	subs	r0, #1
 800088a:	4613      	mov	r3, r2
 800088c:	e7a4      	b.n	80007d8 <__udivmoddi4+0x1f0>
 800088e:	4660      	mov	r0, ip
 8000890:	e7e9      	b.n	8000866 <__udivmoddi4+0x27e>
 8000892:	4618      	mov	r0, r3
 8000894:	e795      	b.n	80007c2 <__udivmoddi4+0x1da>
 8000896:	4667      	mov	r7, ip
 8000898:	e7d1      	b.n	800083e <__udivmoddi4+0x256>
 800089a:	4681      	mov	r9, r0
 800089c:	e77c      	b.n	8000798 <__udivmoddi4+0x1b0>
 800089e:	3802      	subs	r0, #2
 80008a0:	442c      	add	r4, r5
 80008a2:	e747      	b.n	8000734 <__udivmoddi4+0x14c>
 80008a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80008a8:	442b      	add	r3, r5
 80008aa:	e72f      	b.n	800070c <__udivmoddi4+0x124>
 80008ac:	4638      	mov	r0, r7
 80008ae:	e708      	b.n	80006c2 <__udivmoddi4+0xda>
 80008b0:	4637      	mov	r7, r6
 80008b2:	e6e9      	b.n	8000688 <__udivmoddi4+0xa0>

080008b4 <__aeabi_idiv0>:
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop

080008b8 <init_can>:
// params:
//  MODULE_ID module_id: what module this is (ex. PDM_ID, ACM_ID)
// returns:
//  error codes specified in GopherCAN.h
S8 init_can(CAN_HandleTypeDef* hcan, MODULE_ID module_id)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b084      	sub	sp, #16
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
 80008c0:	460b      	mov	r3, r1
 80008c2:	70fb      	strb	r3, [r7, #3]
	U8 c;
	CAN_INFO_STRUCT* data_struct;

	// set the current module
	this_module_id = module_id;
 80008c4:	4a41      	ldr	r2, [pc, #260]	; (80009cc <init_can+0x114>)
 80008c6:	78fb      	ldrb	r3, [r7, #3]
 80008c8:	7013      	strb	r3, [r2, #0]

	// init HAL_GetTick()
	HAL_SetTickFreq(HAL_TICK_FREQ_DEFAULT);
 80008ca:	2001      	movs	r0, #1
 80008cc:	f001 ff06 	bl	80026dc <HAL_SetTickFreq>

	// setup the two buffers
	init_buffer(&rx_buffer, rx_buffer_mem, RX_BUFFER_SIZE);
 80008d0:	2220      	movs	r2, #32
 80008d2:	493f      	ldr	r1, [pc, #252]	; (80009d0 <init_can+0x118>)
 80008d4:	483f      	ldr	r0, [pc, #252]	; (80009d4 <init_can+0x11c>)
 80008d6:	f000 fea9 	bl	800162c <init_buffer>
	init_buffer(&tx_buffer, tx_buffer_mem, TX_BUFFER_SIZE);
 80008da:	2220      	movs	r2, #32
 80008dc:	493e      	ldr	r1, [pc, #248]	; (80009d8 <init_can+0x120>)
 80008de:	483f      	ldr	r0, [pc, #252]	; (80009dc <init_can+0x124>)
 80008e0:	f000 fea4 	bl	800162c <init_buffer>

	// if there are more CAN busses, set up the additional TX buffers
#ifdef MULTI_BUS
#if NUM_OF_BUSSES > 1
	init_buffer(&tx_buffer_1, tx_buffer_mem_1, TX_BUFFER_SIZE);
 80008e4:	2220      	movs	r2, #32
 80008e6:	493e      	ldr	r1, [pc, #248]	; (80009e0 <init_can+0x128>)
 80008e8:	483e      	ldr	r0, [pc, #248]	; (80009e4 <init_can+0x12c>)
 80008ea:	f000 fe9f 	bl	800162c <init_buffer>
	init_buffer(&tx_buffer_2, tx_buffer_mem_2, TX_BUFFER_SIZE);
#endif
#endif

	// disable each parameter until the user manually enables them
	for (c = CAN_COMMAND_ID + 1; c < NUM_OF_PARAMETERS; c++)
 80008ee:	2301      	movs	r3, #1
 80008f0:	73fb      	strb	r3, [r7, #15]
 80008f2:	e010      	b.n	8000916 <init_can+0x5e>
	{
		data_struct = (CAN_INFO_STRUCT*)(all_parameter_structs[c]);
 80008f4:	7bfb      	ldrb	r3, [r7, #15]
 80008f6:	4a3c      	ldr	r2, [pc, #240]	; (80009e8 <init_can+0x130>)
 80008f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008fc:	60bb      	str	r3, [r7, #8]

		data_struct->last_rx = 0;
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	2200      	movs	r2, #0
 8000902:	601a      	str	r2, [r3, #0]
		data_struct->update_enabled = FALSE;
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	2200      	movs	r2, #0
 8000908:	711a      	strb	r2, [r3, #4]
		data_struct->pending_response = FALSE;
 800090a:	68bb      	ldr	r3, [r7, #8]
 800090c:	2200      	movs	r2, #0
 800090e:	715a      	strb	r2, [r3, #5]
	for (c = CAN_COMMAND_ID + 1; c < NUM_OF_PARAMETERS; c++)
 8000910:	7bfb      	ldrb	r3, [r7, #15]
 8000912:	3301      	adds	r3, #1
 8000914:	73fb      	strb	r3, [r7, #15]
 8000916:	7bfb      	ldrb	r3, [r7, #15]
 8000918:	2b0b      	cmp	r3, #11
 800091a:	d9eb      	bls.n	80008f4 <init_can+0x3c>
	}

	// set each function pointer to the do_nothing() function
	for (c = 0; c < NUM_OF_COMMANDS; c++)
 800091c:	2300      	movs	r3, #0
 800091e:	73fb      	strb	r3, [r7, #15]
 8000920:	e01f      	b.n	8000962 <init_can+0xaa>
	{
		cust_funcs[c].func_ptr = &do_nothing;
 8000922:	7bfa      	ldrb	r2, [r7, #15]
 8000924:	4931      	ldr	r1, [pc, #196]	; (80009ec <init_can+0x134>)
 8000926:	4613      	mov	r3, r2
 8000928:	005b      	lsls	r3, r3, #1
 800092a:	4413      	add	r3, r2
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	440b      	add	r3, r1
 8000930:	4a2f      	ldr	r2, [pc, #188]	; (80009f0 <init_can+0x138>)
 8000932:	601a      	str	r2, [r3, #0]
		cust_funcs[c].func_enabled = FALSE;
 8000934:	7bfa      	ldrb	r2, [r7, #15]
 8000936:	492d      	ldr	r1, [pc, #180]	; (80009ec <init_can+0x134>)
 8000938:	4613      	mov	r3, r2
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	4413      	add	r3, r2
 800093e:	009b      	lsls	r3, r3, #2
 8000940:	440b      	add	r3, r1
 8000942:	3304      	adds	r3, #4
 8000944:	2200      	movs	r2, #0
 8000946:	701a      	strb	r2, [r3, #0]
		cust_funcs[c].param_ptr = NULL;
 8000948:	7bfa      	ldrb	r2, [r7, #15]
 800094a:	4928      	ldr	r1, [pc, #160]	; (80009ec <init_can+0x134>)
 800094c:	4613      	mov	r3, r2
 800094e:	005b      	lsls	r3, r3, #1
 8000950:	4413      	add	r3, r2
 8000952:	009b      	lsls	r3, r3, #2
 8000954:	440b      	add	r3, r1
 8000956:	3308      	adds	r3, #8
 8000958:	2200      	movs	r2, #0
 800095a:	601a      	str	r2, [r3, #0]
	for (c = 0; c < NUM_OF_COMMANDS; c++)
 800095c:	7bfb      	ldrb	r3, [r7, #15]
 800095e:	3301      	adds	r3, #1
 8000960:	73fb      	strb	r3, [r7, #15]
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	2b06      	cmp	r3, #6
 8000966:	d9dc      	bls.n	8000922 <init_can+0x6a>

	}

	if (init_filters(hcan))
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f000 f843 	bl	80009f4 <init_filters>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d002      	beq.n	800097a <init_can+0xc2>
	{
		return FILTER_SET_FAILED;
 8000974:	f06f 0304 	mvn.w	r3, #4
 8000978:	e024      	b.n	80009c4 <init_can+0x10c>
	}

	// Setup the rx interrupt function to interrupt on any pending message
	// will call methods following the format HAL_CAN_xxxCallback()
	if (HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK
 800097a:	2102      	movs	r1, #2
 800097c:	6878      	ldr	r0, [r7, #4]
 800097e:	f002 fb4b 	bl	8003018 <HAL_CAN_ActivateNotification>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d106      	bne.n	8000996 <init_can+0xde>
			|| HAL_CAN_ActivateNotification(hcan, CAN_IT_RX_FIFO1_MSG_PENDING) != HAL_OK)
 8000988:	2110      	movs	r1, #16
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f002 fb44 	bl	8003018 <HAL_CAN_ActivateNotification>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d002      	beq.n	800099c <init_can+0xe4>
	{
		return IRQ_SET_FAILED;
 8000996:	f06f 0305 	mvn.w	r3, #5
 800099a:	e013      	b.n	80009c4 <init_can+0x10c>
	}

	// The F7xx includes interrupts for when a message is complete. Activate them here
#if TARGET == F7XX
	if (HAL_CAN_ActivateNotification(hcan, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800099c:	2101      	movs	r1, #1
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f002 fb3a 	bl	8003018 <HAL_CAN_ActivateNotification>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d002      	beq.n	80009b0 <init_can+0xf8>
	{
		return IRQ_SET_FAILED;
 80009aa:	f06f 0305 	mvn.w	r3, #5
 80009ae:	e009      	b.n	80009c4 <init_can+0x10c>
	}
#endif

	// start can!
	if (HAL_CAN_Start(hcan) != HAL_OK)
 80009b0:	6878      	ldr	r0, [r7, #4]
 80009b2:	f002 f8a3 	bl	8002afc <HAL_CAN_Start>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d002      	beq.n	80009c2 <init_can+0x10a>
	{
		return CAN_START_FAILED;
 80009bc:	f06f 0306 	mvn.w	r3, #6
 80009c0:	e000      	b.n	80009c4 <init_can+0x10c>
	}

	return CAN_SUCCESS;
 80009c2:	2300      	movs	r3, #0
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3710      	adds	r7, #16
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200047a8 	.word	0x200047a8
 80009d0:	200042bc 	.word	0x200042bc
 80009d4:	200044e0 	.word	0x200044e0
 80009d8:	200044e8 	.word	0x200044e8
 80009dc:	200046e8 	.word	0x200046e8
 80009e0:	200040b0 	.word	0x200040b0
 80009e4:	20004738 	.word	0x20004738
 80009e8:	20000000 	.word	0x20000000
 80009ec:	20004740 	.word	0x20004740
 80009f0:	08001609 	.word	0x08001609

080009f4 <init_filters>:


// init_filters
//  function called within init() that sets up all of the filters
static S8 init_filters(CAN_HandleTypeDef* hcan)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08c      	sub	sp, #48	; 0x30
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef filterConfig;

#ifdef CAN_ROUTER
	// Accept all messages on the CAN router
	filterConfig.FilterBank = 0;                                      // Modify bank 0 (of 13)
 80009fc:	2300      	movs	r3, #0
 80009fe:	61fb      	str	r3, [r7, #28]
	filterConfig.FilterActivation = CAN_FILTER_ENABLE;                // enable the filter
 8000a00:	2301      	movs	r3, #1
 8000a02:	62bb      	str	r3, [r7, #40]	; 0x28
	filterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;             // use FIFO0
 8000a04:	2300      	movs	r3, #0
 8000a06:	61bb      	str	r3, [r7, #24]
	filterConfig.FilterMode = CAN_FILTERMODE_IDMASK;                  // Use mask mode to filter
 8000a08:	2300      	movs	r3, #0
 8000a0a:	623b      	str	r3, [r7, #32]
	filterConfig.FilterScale = CAN_FILTERSCALE_32BIT;                 // 32 bit mask
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	627b      	str	r3, [r7, #36]	; 0x24
	filterConfig.FilterIdLow = 0;                                     // Low bound of accepted values
 8000a10:	2300      	movs	r3, #0
 8000a12:	60fb      	str	r3, [r7, #12]
	filterConfig.FilterIdHigh = 0xFFFF;                               // High bound of accepted values
 8000a14:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000a18:	60bb      	str	r3, [r7, #8]
	filterConfig.FilterMaskIdLow = 0;                                 // Which bits matter when filtering (high)
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	617b      	str	r3, [r7, #20]
	filterConfig.FilterMaskIdHigh = 0;                                // Which bits matter when filtering (low)
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]

	if (HAL_CAN_ConfigFilter(hcan, &filterConfig) != HAL_OK)
 8000a22:	f107 0308 	add.w	r3, r7, #8
 8000a26:	4619      	mov	r1, r3
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f001 ff7b 	bl	8002924 <HAL_CAN_ConfigFilter>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d002      	beq.n	8000a3a <init_filters+0x46>
	{
		return FILTER_SET_FAILED;
 8000a34:	f06f 0304 	mvn.w	r3, #4
 8000a38:	e000      	b.n	8000a3c <init_filters+0x48>
	{
		return FILTER_SET_FAILED;
	}
#endif

	return CAN_SUCCESS;
 8000a3a:	2300      	movs	r3, #0
}
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	3730      	adds	r7, #48	; 0x30
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}

08000a44 <HAL_CAN_RxFifo0MsgPendingCallback>:


// HAL_CAN_RxFifo0MsgPendingCallback
//  ISR called when CAN_RX_FIFO0 has a pending message
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	service_can_rx_hardware(hcan, CAN_RX_FIFO0);
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f000 f9d8 	bl	8000e04 <service_can_rx_hardware>
}
 8000a54:	bf00      	nop
 8000a56:	3708      	adds	r7, #8
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}

08000a5c <HAL_CAN_RxFifo1MsgPendingCallback>:


// HAL_CAN_RxFifo1MsgPendingCallback
//  ISR called when CAN_RX_FIFO1 has a pending message
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef* hcan)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
	service_can_rx_hardware(hcan, CAN_RX_FIFO1);
 8000a64:	2101      	movs	r1, #1
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f000 f9cc 	bl	8000e04 <service_can_rx_hardware>
}
 8000a6c:	bf00      	nop
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}

08000a74 <send_can_command>:
//  U8 command_param_3:     parameter 3
// returns:
//  error codes specified in GopherCAN.h
S8 send_can_command(PRIORITY priority, MODULE_ID dest_module, GCAN_COMMAND command_id,
	U8 command_param_0, U8 command_param_1, U8 command_param_2, U8 command_param_3)
{
 8000a74:	b590      	push	{r4, r7, lr}
 8000a76:	b089      	sub	sp, #36	; 0x24
 8000a78:	af00      	add	r7, sp, #0
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	4608      	mov	r0, r1
 8000a7e:	4611      	mov	r1, r2
 8000a80:	461a      	mov	r2, r3
 8000a82:	4623      	mov	r3, r4
 8000a84:	71fb      	strb	r3, [r7, #7]
 8000a86:	4603      	mov	r3, r0
 8000a88:	71bb      	strb	r3, [r7, #6]
 8000a8a:	460b      	mov	r3, r1
 8000a8c:	717b      	strb	r3, [r7, #5]
 8000a8e:	4613      	mov	r3, r2
 8000a90:	713b      	strb	r3, [r7, #4]
	CAN_MSG message;
	CAN_ID id;

	if (dest_module < 0 || dest_module >= NUM_OF_MODULES)
 8000a92:	79bb      	ldrb	r3, [r7, #6]
 8000a94:	2b06      	cmp	r3, #6
 8000a96:	d902      	bls.n	8000a9e <send_can_command+0x2a>
	{
		return BAD_MODULE_ID;
 8000a98:	f06f 0301 	mvn.w	r3, #1
 8000a9c:	e02f      	b.n	8000afe <send_can_command+0x8a>
	}

	if (command_id < 0 || command_id >= NUM_OF_COMMANDS)
 8000a9e:	797b      	ldrb	r3, [r7, #5]
 8000aa0:	2b06      	cmp	r3, #6
 8000aa2:	d902      	bls.n	8000aaa <send_can_command+0x36>
	{
		return BAD_COMMAND_ID;
 8000aa4:	f06f 0303 	mvn.w	r3, #3
 8000aa8:	e029      	b.n	8000afe <send_can_command+0x8a>
	}

	id.priority = priority;
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	723b      	strb	r3, [r7, #8]
	id.dest_module = dest_module;
 8000aae:	79bb      	ldrb	r3, [r7, #6]
 8000ab0:	727b      	strb	r3, [r7, #9]
	id.source_module = this_module_id;
 8000ab2:	4b15      	ldr	r3, [pc, #84]	; (8000b08 <send_can_command+0x94>)
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	72bb      	strb	r3, [r7, #10]
	id.error = FALSE;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	72fb      	strb	r3, [r7, #11]
	id.parameter = CAN_COMMAND_ID;
 8000abc:	2300      	movs	r3, #0
 8000abe:	81bb      	strh	r3, [r7, #12]

	build_message_id(&message, &id);
 8000ac0:	f107 0208 	add.w	r2, r7, #8
 8000ac4:	f107 0310 	add.w	r3, r7, #16
 8000ac8:	4611      	mov	r1, r2
 8000aca:	4618      	mov	r0, r3
 8000acc:	f000 fba0 	bl	8001210 <build_message_id>

	// set the RTR bit to be a data message
	message.rtr_bit = DATA_MESSAGE;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	753b      	strb	r3, [r7, #20]

	message.dlc = COMMAND_SIZE;
 8000ad4:	2305      	movs	r3, #5
 8000ad6:	757b      	strb	r3, [r7, #21]

	message.data[0] = command_id;
 8000ad8:	797b      	ldrb	r3, [r7, #5]
 8000ada:	75bb      	strb	r3, [r7, #22]
	message.data[1] = command_param_0;
 8000adc:	793b      	ldrb	r3, [r7, #4]
 8000ade:	75fb      	strb	r3, [r7, #23]
	message.data[2] = command_param_1;
 8000ae0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000ae4:	763b      	strb	r3, [r7, #24]
	message.data[3] = command_param_2;
 8000ae6:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000aea:	767b      	strb	r3, [r7, #25]
	message.data[4] = command_param_3;
 8000aec:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000af0:	76bb      	strb	r3, [r7, #26]

	return tx_can_message(&message);
 8000af2:	f107 0310 	add.w	r3, r7, #16
 8000af6:	4618      	mov	r0, r3
 8000af8:	f000 f9e6 	bl	8000ec8 <tx_can_message>
 8000afc:	4603      	mov	r3, r0
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3724      	adds	r7, #36	; 0x24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd90      	pop	{r4, r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200047a8 	.word	0x200047a8

08000b0c <send_parameter>:
//  MODULE_ID dest_module: what module to send the parameter to
//  GCAN_PARAM parameter:  what parameter to send
// returns:
//  error codes specified in GopherCAN.h
S8 send_parameter(PRIORITY priority, MODULE_ID dest_module, GCAN_PARAM parameter)
{
 8000b0c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8000b10:	b08c      	sub	sp, #48	; 0x30
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	4603      	mov	r3, r0
 8000b16:	71fb      	strb	r3, [r7, #7]
 8000b18:	460b      	mov	r3, r1
 8000b1a:	71bb      	strb	r3, [r7, #6]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	717b      	strb	r3, [r7, #5]
	CAN_ID id;
	CAN_MSG message;
	U64 data = 0;
 8000b20:	f04f 0200 	mov.w	r2, #0
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	S8 c;
	FLOAT_CONVERTER float_con;

	// make sure the parameter is valid
	if (parameter <= CAN_COMMAND_ID || parameter >= NUM_OF_PARAMETERS)
 8000b2c:	797b      	ldrb	r3, [r7, #5]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d002      	beq.n	8000b38 <send_parameter+0x2c>
 8000b32:	797b      	ldrb	r3, [r7, #5]
 8000b34:	2b0b      	cmp	r3, #11
 8000b36:	d902      	bls.n	8000b3e <send_parameter+0x32>
	{
		return BAD_PARAMETER_ID;
 8000b38:	f06f 0302 	mvn.w	r3, #2
 8000b3c:	e0e2      	b.n	8000d04 <send_parameter+0x1f8>
	}

	// make sure the parameter is enabled
	if (!((CAN_INFO_STRUCT*)(all_parameter_structs[parameter]))->update_enabled)
 8000b3e:	797b      	ldrb	r3, [r7, #5]
 8000b40:	4a73      	ldr	r2, [pc, #460]	; (8000d10 <send_parameter+0x204>)
 8000b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b46:	791b      	ldrb	r3, [r3, #4]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d102      	bne.n	8000b52 <send_parameter+0x46>
	{
		return NOT_ENABLED_ERR;
 8000b4c:	f06f 030a 	mvn.w	r3, #10
 8000b50:	e0d8      	b.n	8000d04 <send_parameter+0x1f8>
	}

	// build the return message ID
	id.priority = priority;
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	f887 3020 	strb.w	r3, [r7, #32]
	id.dest_module = dest_module;
 8000b58:	79bb      	ldrb	r3, [r7, #6]
 8000b5a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	id.source_module = this_module_id;
 8000b5e:	4b6d      	ldr	r3, [pc, #436]	; (8000d14 <send_parameter+0x208>)
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	id.error = FALSE;
 8000b66:	2300      	movs	r3, #0
 8000b68:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	id.parameter = parameter;
 8000b6c:	797b      	ldrb	r3, [r7, #5]
 8000b6e:	b29b      	uxth	r3, r3
 8000b70:	84bb      	strh	r3, [r7, #36]	; 0x24

	build_message_id(&message, &id);
 8000b72:	f107 0220 	add.w	r2, r7, #32
 8000b76:	f107 0310 	add.w	r3, r7, #16
 8000b7a:	4611      	mov	r1, r2
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f000 fb47 	bl	8001210 <build_message_id>

	// set the RTR bit to data type
	message.rtr_bit = DATA_MESSAGE;
 8000b82:	2300      	movs	r3, #0
 8000b84:	753b      	strb	r3, [r7, #20]

	// get the value of the data on this module and build the CAN message
	if (parameter_data_types[parameter] == UNSIGNED8
 8000b86:	797b      	ldrb	r3, [r7, #5]
 8000b88:	4a63      	ldr	r2, [pc, #396]	; (8000d18 <send_parameter+0x20c>)
 8000b8a:	5cd3      	ldrb	r3, [r2, r3]
 8000b8c:	2b01      	cmp	r3, #1
 8000b8e:	d004      	beq.n	8000b9a <send_parameter+0x8e>
		|| parameter_data_types[parameter] == SIGNED8)
 8000b90:	797b      	ldrb	r3, [r7, #5]
 8000b92:	4a61      	ldr	r2, [pc, #388]	; (8000d18 <send_parameter+0x20c>)
 8000b94:	5cd3      	ldrb	r3, [r2, r3]
 8000b96:	2b05      	cmp	r3, #5
 8000b98:	d113      	bne.n	8000bc2 <send_parameter+0xb6>
	{
		data |= ((U8_CAN_STRUCT*)(all_parameter_structs[parameter]))->data;
 8000b9a:	797b      	ldrb	r3, [r7, #5]
 8000b9c:	4a5c      	ldr	r2, [pc, #368]	; (8000d10 <send_parameter+0x204>)
 8000b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba2:	799b      	ldrb	r3, [r3, #6]
 8000ba4:	fa5f fb83 	uxtb.w	fp, r3
 8000ba8:	f04f 0c00 	mov.w	ip, #0
 8000bac:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000bb0:	ea4b 0200 	orr.w	r2, fp, r0
 8000bb4:	ea4c 0301 	orr.w	r3, ip, r1
 8000bb8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		message.dlc = sizeof(U8);
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	757b      	strb	r3, [r7, #21]
 8000bc0:	e06e      	b.n	8000ca0 <send_parameter+0x194>
	}

	else if (parameter_data_types[parameter] == UNSIGNED16
 8000bc2:	797b      	ldrb	r3, [r7, #5]
 8000bc4:	4a54      	ldr	r2, [pc, #336]	; (8000d18 <send_parameter+0x20c>)
 8000bc6:	5cd3      	ldrb	r3, [r2, r3]
 8000bc8:	2b02      	cmp	r3, #2
 8000bca:	d004      	beq.n	8000bd6 <send_parameter+0xca>
		|| parameter_data_types[parameter] == SIGNED16)
 8000bcc:	797b      	ldrb	r3, [r7, #5]
 8000bce:	4a52      	ldr	r2, [pc, #328]	; (8000d18 <send_parameter+0x20c>)
 8000bd0:	5cd3      	ldrb	r3, [r2, r3]
 8000bd2:	2b06      	cmp	r3, #6
 8000bd4:	d113      	bne.n	8000bfe <send_parameter+0xf2>
	{
		data |= ((U16_CAN_STRUCT*)(all_parameter_structs[parameter]))->data;
 8000bd6:	797b      	ldrb	r3, [r7, #5]
 8000bd8:	4a4d      	ldr	r2, [pc, #308]	; (8000d10 <send_parameter+0x204>)
 8000bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bde:	88db      	ldrh	r3, [r3, #6]
 8000be0:	fa1f fb83 	uxth.w	fp, r3
 8000be4:	f04f 0c00 	mov.w	ip, #0
 8000be8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000bec:	ea4b 0200 	orr.w	r2, fp, r0
 8000bf0:	ea4c 0301 	orr.w	r3, ip, r1
 8000bf4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		message.dlc = sizeof(U16);
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	757b      	strb	r3, [r7, #21]
 8000bfc:	e050      	b.n	8000ca0 <send_parameter+0x194>
	}

	else if (parameter_data_types[parameter] == UNSIGNED32
 8000bfe:	797b      	ldrb	r3, [r7, #5]
 8000c00:	4a45      	ldr	r2, [pc, #276]	; (8000d18 <send_parameter+0x20c>)
 8000c02:	5cd3      	ldrb	r3, [r2, r3]
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	d004      	beq.n	8000c12 <send_parameter+0x106>
		|| parameter_data_types[parameter] == SIGNED32)
 8000c08:	797b      	ldrb	r3, [r7, #5]
 8000c0a:	4a43      	ldr	r2, [pc, #268]	; (8000d18 <send_parameter+0x20c>)
 8000c0c:	5cd3      	ldrb	r3, [r2, r3]
 8000c0e:	2b07      	cmp	r3, #7
 8000c10:	d112      	bne.n	8000c38 <send_parameter+0x12c>
	{
		data |= ((U32_CAN_STRUCT*)(all_parameter_structs[parameter]))->data;
 8000c12:	797b      	ldrb	r3, [r7, #5]
 8000c14:	4a3e      	ldr	r2, [pc, #248]	; (8000d10 <send_parameter+0x204>)
 8000c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	469b      	mov	fp, r3
 8000c1e:	f04f 0c00 	mov.w	ip, #0
 8000c22:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000c26:	ea4b 0200 	orr.w	r2, fp, r0
 8000c2a:	ea4c 0301 	orr.w	r3, ip, r1
 8000c2e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		message.dlc = sizeof(U32);
 8000c32:	2304      	movs	r3, #4
 8000c34:	757b      	strb	r3, [r7, #21]
 8000c36:	e033      	b.n	8000ca0 <send_parameter+0x194>
	}

	else if (parameter_data_types[parameter] == UNSIGNED64
 8000c38:	797b      	ldrb	r3, [r7, #5]
 8000c3a:	4a37      	ldr	r2, [pc, #220]	; (8000d18 <send_parameter+0x20c>)
 8000c3c:	5cd3      	ldrb	r3, [r2, r3]
 8000c3e:	2b04      	cmp	r3, #4
 8000c40:	d004      	beq.n	8000c4c <send_parameter+0x140>
		|| parameter_data_types[parameter] == SIGNED64)
 8000c42:	797b      	ldrb	r3, [r7, #5]
 8000c44:	4a34      	ldr	r2, [pc, #208]	; (8000d18 <send_parameter+0x20c>)
 8000c46:	5cd3      	ldrb	r3, [r2, r3]
 8000c48:	2b08      	cmp	r3, #8
 8000c4a:	d110      	bne.n	8000c6e <send_parameter+0x162>
	{
		data |= ((U64_CAN_STRUCT*)(all_parameter_structs[parameter]))->data;
 8000c4c:	797b      	ldrb	r3, [r7, #5]
 8000c4e:	4a30      	ldr	r2, [pc, #192]	; (8000d10 <send_parameter+0x204>)
 8000c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c54:	e9d3 bc02 	ldrd	fp, ip, [r3, #8]
 8000c58:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000c5c:	ea4b 0200 	orr.w	r2, fp, r0
 8000c60:	ea4c 0301 	orr.w	r3, ip, r1
 8000c64:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		message.dlc = sizeof(U64);
 8000c68:	2308      	movs	r3, #8
 8000c6a:	757b      	strb	r3, [r7, #21]
 8000c6c:	e018      	b.n	8000ca0 <send_parameter+0x194>
	}

	else if (parameter_data_types[parameter] == FLOATING)
 8000c6e:	797b      	ldrb	r3, [r7, #5]
 8000c70:	4a29      	ldr	r2, [pc, #164]	; (8000d18 <send_parameter+0x20c>)
 8000c72:	5cd3      	ldrb	r3, [r2, r3]
 8000c74:	2b09      	cmp	r3, #9
 8000c76:	d113      	bne.n	8000ca0 <send_parameter+0x194>
	{
		// Union to get the bitwise data of the float
		float_con.f = ((FLOAT_CAN_STRUCT*)(all_parameter_structs[parameter]))->data;
 8000c78:	797b      	ldrb	r3, [r7, #5]
 8000c7a:	4a25      	ldr	r2, [pc, #148]	; (8000d10 <send_parameter+0x204>)
 8000c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c80:	689b      	ldr	r3, [r3, #8]
 8000c82:	60fb      	str	r3, [r7, #12]

		data |= float_con.u32;
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	469b      	mov	fp, r3
 8000c88:	f04f 0c00 	mov.w	ip, #0
 8000c8c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8000c90:	ea4b 0200 	orr.w	r2, fp, r0
 8000c94:	ea4c 0301 	orr.w	r3, ip, r1
 8000c98:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		message.dlc = sizeof(float);
 8000c9c:	2304      	movs	r3, #4
 8000c9e:	757b      	strb	r3, [r7, #21]
	}

	// build the data in the message (big endian)
	for (c = message.dlc - 1; c >= 0; c--)
 8000ca0:	7d7b      	ldrb	r3, [r7, #21]
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000caa:	e021      	b.n	8000cf0 <send_parameter+0x1e4>
	{
		message.data[c] = (U8)(data >> (c * BITS_IN_BYTE));
 8000cac:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000cb0:	00d9      	lsls	r1, r3, #3
 8000cb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000cb6:	f1c1 0620 	rsb	r6, r1, #32
 8000cba:	f1a1 0020 	sub.w	r0, r1, #32
 8000cbe:	fa22 f401 	lsr.w	r4, r2, r1
 8000cc2:	fa03 f606 	lsl.w	r6, r3, r6
 8000cc6:	4334      	orrs	r4, r6
 8000cc8:	fa23 f000 	lsr.w	r0, r3, r0
 8000ccc:	4304      	orrs	r4, r0
 8000cce:	fa23 f501 	lsr.w	r5, r3, r1
 8000cd2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000cd6:	b2e2      	uxtb	r2, r4
 8000cd8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8000cdc:	440b      	add	r3, r1
 8000cde:	f803 2c1a 	strb.w	r2, [r3, #-26]
	for (c = message.dlc - 1; c >= 0; c--)
 8000ce2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	3b01      	subs	r3, #1
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000cf0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	dad9      	bge.n	8000cac <send_parameter+0x1a0>
	}

	// send the built CAN message
	return tx_can_message(&message);
 8000cf8:	f107 0310 	add.w	r3, r7, #16
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 f8e3 	bl	8000ec8 <tx_can_message>
 8000d02:	4603      	mov	r3, r0
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3730      	adds	r7, #48	; 0x30
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 8000d0e:	bf00      	nop
 8000d10:	20000000 	.word	0x20000000
 8000d14:	200047a8 	.word	0x200047a8
 8000d18:	20000030 	.word	0x20000030

08000d1c <add_custom_can_func>:
//                                                       data type (including NULL) as long as it is casted correctly
// returns:
//  error codes specified in GopherCAN.h
S8 add_custom_can_func(GCAN_COMMAND command_id, void (*func_ptr)(MODULE_ID, void*, U8, U8, U8, U8),
	U8 init_state, void* param_ptr)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b087      	sub	sp, #28
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60b9      	str	r1, [r7, #8]
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	4603      	mov	r3, r0
 8000d28:	73fb      	strb	r3, [r7, #15]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	73bb      	strb	r3, [r7, #14]
	CUST_FUNC* new_cust_func;

	// make sure the ID is valid
	if (command_id < 0 || command_id >= NUM_OF_COMMANDS)
 8000d2e:	7bfb      	ldrb	r3, [r7, #15]
 8000d30:	2b06      	cmp	r3, #6
 8000d32:	d902      	bls.n	8000d3a <add_custom_can_func+0x1e>
	{
		return BAD_COMMAND_ID;
 8000d34:	f06f 0303 	mvn.w	r3, #3
 8000d38:	e017      	b.n	8000d6a <add_custom_can_func+0x4e>
	}

	new_cust_func = &(cust_funcs[command_id]);
 8000d3a:	7bfa      	ldrb	r2, [r7, #15]
 8000d3c:	4613      	mov	r3, r2
 8000d3e:	005b      	lsls	r3, r3, #1
 8000d40:	4413      	add	r3, r2
 8000d42:	009b      	lsls	r3, r3, #2
 8000d44:	4a0c      	ldr	r2, [pc, #48]	; (8000d78 <add_custom_can_func+0x5c>)
 8000d46:	4413      	add	r3, r2
 8000d48:	617b      	str	r3, [r7, #20]

	// set all of the values of the struct accordingly
	new_cust_func->func_ptr       = func_ptr;
 8000d4a:	697b      	ldr	r3, [r7, #20]
 8000d4c:	68ba      	ldr	r2, [r7, #8]
 8000d4e:	601a      	str	r2, [r3, #0]
	new_cust_func->func_enabled   = !!init_state;
 8000d50:	7bbb      	ldrb	r3, [r7, #14]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	bf14      	ite	ne
 8000d56:	2301      	movne	r3, #1
 8000d58:	2300      	moveq	r3, #0
 8000d5a:	b2db      	uxtb	r3, r3
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	697b      	ldr	r3, [r7, #20]
 8000d60:	711a      	strb	r2, [r3, #4]
	new_cust_func->param_ptr      = param_ptr;
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	687a      	ldr	r2, [r7, #4]
 8000d66:	609a      	str	r2, [r3, #8]

	return CAN_SUCCESS;
 8000d68:	2300      	movs	r3, #0
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	371c      	adds	r7, #28
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	20004740 	.word	0x20004740

08000d7c <service_can_tx_hardware>:
//  Method to interact directly with the CAN registers through the HAL_CAN commands.
//  then will fill as many tx mailboxes as possible from the tx_message_buffer
//
//  designed to be called at high priority on 1ms loop
void service_can_tx_hardware(CAN_HandleTypeDef* hcan)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b08c      	sub	sp, #48	; 0x30
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	CAN_MSG* message;
	CAN_MSG_RING_BUFFER* buffer;

	// With multiple busses, choose the correct bus buffer to be working with
#ifdef MULTI_BUS
	buffer = choose_tx_buffer_from_hcan(hcan);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f000 fb79 	bl	800147c <choose_tx_buffer_from_hcan>
 8000d8a:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
	buffer = &tx_buffer;
#endif

	// add messages to the the TX mailboxes until they are full
	while (!is_empty(buffer) && HAL_CAN_GetTxMailboxesFreeLevel(hcan))
 8000d8c:	e026      	b.n	8000ddc <service_can_tx_hardware+0x60>
	{
		U32 tx_mailbox_num;

		// get the next CAN message from the TX buffer (FIFO)
		message = get_from_buffer(buffer, 0);
 8000d8e:	2100      	movs	r1, #0
 8000d90:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000d92:	f000 fc88 	bl	80016a6 <get_from_buffer>
 8000d96:	62b8      	str	r0, [r7, #40]	; 0x28

		// configure the settings/params of the CAN message
		tx_header.IDE = CAN_ID_EXT;                                          // 29 bit id
 8000d98:	2304      	movs	r3, #4
 8000d9a:	61bb      	str	r3, [r7, #24]
		tx_header.TransmitGlobalTime = DISABLE;                              // do not send a timestamp
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		tx_header.ExtId = message->id;
 8000da2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	617b      	str	r3, [r7, #20]
		tx_header.RTR = message->rtr_bit;
 8000da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000daa:	791b      	ldrb	r3, [r3, #4]
 8000dac:	61fb      	str	r3, [r7, #28]
		tx_header.DLC = message->dlc;
 8000dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000db0:	795b      	ldrb	r3, [r3, #5]
 8000db2:	623b      	str	r3, [r7, #32]

		// add the message to the sending list
		if (HAL_CAN_AddTxMessage(hcan, &tx_header, message->data, &tx_mailbox_num) != HAL_OK)
 8000db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000db6:	1d9a      	adds	r2, r3, #6
 8000db8:	f107 030c 	add.w	r3, r7, #12
 8000dbc:	f107 0110 	add.w	r1, r7, #16
 8000dc0:	6878      	ldr	r0, [r7, #4]
 8000dc2:	f001 fedf 	bl	8002b84 <HAL_CAN_AddTxMessage>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d004      	beq.n	8000dd6 <service_can_tx_hardware+0x5a>
		{
			// this will always be HAL_ERROR. Check hcan->ErrorCode
			// hardware error (do not move the head as the message did not send, try again later)

			hcan_error = hcan->ErrorCode;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dd0:	4a0b      	ldr	r2, [pc, #44]	; (8000e00 <service_can_tx_hardware+0x84>)
 8000dd2:	6013      	str	r3, [r2, #0]
 8000dd4:	e010      	b.n	8000df8 <service_can_tx_hardware+0x7c>
			return;
		}

		// move the head now that the first element has been removed
		remove_from_front(buffer);
 8000dd6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000dd8:	f000 fc81 	bl	80016de <remove_from_front>
	while (!is_empty(buffer) && HAL_CAN_GetTxMailboxesFreeLevel(hcan))
 8000ddc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8000dde:	f000 fc51 	bl	8001684 <is_empty>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d106      	bne.n	8000df6 <service_can_tx_hardware+0x7a>
 8000de8:	6878      	ldr	r0, [r7, #4]
 8000dea:	f001 ffa6 	bl	8002d3a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d1cc      	bne.n	8000d8e <service_can_tx_hardware+0x12>
	}

	return;
 8000df4:	bf00      	nop
 8000df6:	bf00      	nop
}
 8000df8:	3730      	adds	r7, #48	; 0x30
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	200000d4 	.word	0x200000d4

08000e04 <service_can_rx_hardware>:
//  U32 rx_mailbox: the mailbox to service (CAN_RX_FIFO0 or CAN_RX_FIFO1)
//    Make sure this is valid, no error checking is done
//
//  designed to be called as an ISR whenever there is an RX message pending
void service_can_rx_hardware(CAN_HandleTypeDef* hcan, U32 rx_mailbox)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08a      	sub	sp, #40	; 0x28
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
	CAN_RxHeaderTypeDef rx_header;
	CAN_MSG* message;

	// get all the pending RX messages from the RX mailbox and store into the RX buffer
	while (!is_full(&rx_buffer) && HAL_CAN_GetRxFifoFillLevel(hcan, rx_mailbox))
 8000e0e:	e02b      	b.n	8000e68 <service_can_rx_hardware+0x64>
	{
		// set message to the correct pointer from the RX buffer (the "last" message in the buffer)
		message = get_from_buffer(&rx_buffer, rx_buffer.fill_level);
 8000e10:	4b1d      	ldr	r3, [pc, #116]	; (8000e88 <service_can_rx_hardware+0x84>)
 8000e12:	799b      	ldrb	r3, [r3, #6]
 8000e14:	4619      	mov	r1, r3
 8000e16:	481c      	ldr	r0, [pc, #112]	; (8000e88 <service_can_rx_hardware+0x84>)
 8000e18:	f000 fc45 	bl	80016a6 <get_from_buffer>
 8000e1c:	6278      	str	r0, [r7, #36]	; 0x24

		// Build the message from the registers on the STM32
		if (HAL_CAN_GetRxMessage(hcan, rx_mailbox, &rx_header, message->data) != HAL_OK)
 8000e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e20:	3306      	adds	r3, #6
 8000e22:	f107 0208 	add.w	r2, r7, #8
 8000e26:	6839      	ldr	r1, [r7, #0]
 8000e28:	6878      	ldr	r0, [r7, #4]
 8000e2a:	f001 ffbb 	bl	8002da4 <HAL_CAN_GetRxMessage>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d004      	beq.n	8000e3e <service_can_rx_hardware+0x3a>
		{
			// this will always be HAL_ERROR. Check hcan->ErrorCode
			// hardware error (do not move the head as the message did not send, try again later)

			hcan_error = hcan->ErrorCode;
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e38:	4a14      	ldr	r2, [pc, #80]	; (8000e8c <service_can_rx_hardware+0x88>)
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	e021      	b.n	8000e82 <service_can_rx_hardware+0x7e>
			return;
		}

		// modify the rx_buffer data to reflect the new message
		rx_buffer.fill_level++;
 8000e3e:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <service_can_rx_hardware+0x84>)
 8000e40:	799b      	ldrb	r3, [r3, #6]
 8000e42:	3301      	adds	r3, #1
 8000e44:	b2da      	uxtb	r2, r3
 8000e46:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <service_can_rx_hardware+0x84>)
 8000e48:	719a      	strb	r2, [r3, #6]

		// move the header ID, RTR bit, and DLC into the GopherCAN message struct
		message->rtr_bit = rx_header.RTR;
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	b2da      	uxtb	r2, r3
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	711a      	strb	r2, [r3, #4]
		message->id = rx_header.ExtId;
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e56:	601a      	str	r2, [r3, #0]
		message->dlc = rx_header.DLC;
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e5e:	715a      	strb	r2, [r3, #5]

#ifdef CAN_ROUTER
		// router specific functionality that directly adds messages that need to be routed
		//  directly to the correct TX buffer (if needed, that decision is made within the function)
		rout_can_message(hcan, message);
 8000e60:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000e62:	6878      	ldr	r0, [r7, #4]
 8000e64:	f000 fb66 	bl	8001534 <rout_can_message>
	while (!is_full(&rx_buffer) && HAL_CAN_GetRxFifoFillLevel(hcan, rx_mailbox))
 8000e68:	4807      	ldr	r0, [pc, #28]	; (8000e88 <service_can_rx_hardware+0x84>)
 8000e6a:	f000 fbf8 	bl	800165e <is_full>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d106      	bne.n	8000e82 <service_can_rx_hardware+0x7e>
 8000e74:	6839      	ldr	r1, [r7, #0]
 8000e76:	6878      	ldr	r0, [r7, #4]
 8000e78:	f002 f8a6 	bl	8002fc8 <HAL_CAN_GetRxFifoFillLevel>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1c6      	bne.n	8000e10 <service_can_rx_hardware+0xc>
#endif
	}
}
 8000e82:	3728      	adds	r7, #40	; 0x28
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	200044e0 	.word	0x200044e0
 8000e8c:	200000d4 	.word	0x200000d4

08000e90 <service_can_rx_buffer>:
//   parameter requests. The request will not be completed and the other module will have to
//   send a new request
//
//  call in a 1 ms or faster loop
S8 service_can_rx_buffer(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
	CAN_MSG* current_message;

	// run through each message in the RX buffer and service it with service_can_rx_message() (FIFO)
	while (!is_empty(&rx_buffer))
 8000e96:	e00a      	b.n	8000eae <service_can_rx_buffer+0x1e>
	{
		// get the message at the head of the array
		current_message = get_from_buffer(&rx_buffer, 0);
 8000e98:	2100      	movs	r1, #0
 8000e9a:	480a      	ldr	r0, [pc, #40]	; (8000ec4 <service_can_rx_buffer+0x34>)
 8000e9c:	f000 fc03 	bl	80016a6 <get_from_buffer>
 8000ea0:	6078      	str	r0, [r7, #4]

		// WARNING: CAN errors from other modules are not handled in this version. The message is just discarded
		// Use a CAN bus analyzer to see what the message is for debugging
		service_can_rx_message(current_message);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f000 f836 	bl	8000f14 <service_can_rx_message>

		// move the head now that the first element has been removed
		remove_from_front(&rx_buffer);
 8000ea8:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <service_can_rx_buffer+0x34>)
 8000eaa:	f000 fc18 	bl	80016de <remove_from_front>
	while (!is_empty(&rx_buffer))
 8000eae:	4805      	ldr	r0, [pc, #20]	; (8000ec4 <service_can_rx_buffer+0x34>)
 8000eb0:	f000 fbe8 	bl	8001684 <is_empty>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d0ee      	beq.n	8000e98 <service_can_rx_buffer+0x8>
	}

	return CAN_SUCCESS;
 8000eba:	2300      	movs	r3, #0
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	200044e0 	.word	0x200044e0

08000ec8 <tx_can_message>:


// tx_can_message
//  Takes in a CAN_MSG struct, adds it to the TX buffer
static S8 tx_can_message(CAN_MSG* message_to_add)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	CAN_MSG_RING_BUFFER* buffer;

#ifdef MULTI_BUS
	// Handle the case of the message being sent to all of the busses (ID 0)
	if (GET_ID_DEST(message_to_add->id) == ALL_MODULES_ID)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	0d9b      	lsrs	r3, r3, #22
 8000ed6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d104      	bne.n	8000ee8 <tx_can_message+0x20>
	{
		send_message_to_all_busses(message_to_add);
 8000ede:	6878      	ldr	r0, [r7, #4]
 8000ee0:	f000 fb08 	bl	80014f4 <send_message_to_all_busses>
		return CAN_SUCCESS;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	e011      	b.n	8000f0c <tx_can_message+0x44>
	}

	// If there are multiple busses, choose the correct bus based on the routing table
	buffer = choose_tx_buffer_from_dest_module(message_to_add);
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f000 fadf 	bl	80014ac <choose_tx_buffer_from_dest_module>
 8000eee:	60f8      	str	r0, [r7, #12]
#else
	buffer = &tx_buffer;
#endif

	// check to make sure the buffer is not full, then add it to the back of the TX buffer
	if (is_full(buffer))
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f000 fbb4 	bl	800165e <is_full>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d002      	beq.n	8000f02 <tx_can_message+0x3a>
	{
		return TX_BUFFER_FULL;
 8000efc:	f06f 0307 	mvn.w	r3, #7
 8000f00:	e004      	b.n	8000f0c <tx_can_message+0x44>
	}

	add_message_to_back(buffer, message_to_add);
 8000f02:	6879      	ldr	r1, [r7, #4]
 8000f04:	68f8      	ldr	r0, [r7, #12]
 8000f06:	f000 fc0c 	bl	8001722 <add_message_to_back>

	return CAN_SUCCESS;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3710      	adds	r7, #16
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <service_can_rx_message>:
//  CAN message bus interrupt function this will update all
//  the global variables or trigger the CAN functions if needed.
//  Designed to be called by service_can_rx_software to loop perform
//  this task for each pending CAN message
static S8 service_can_rx_message(CAN_MSG* message)
{
 8000f14:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8000f18:	b08a      	sub	sp, #40	; 0x28
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
	CAN_ID id;
	CAN_INFO_STRUCT* data_struct = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61bb      	str	r3, [r7, #24]
	FLOAT_CONVERTER float_con;
	U64 recieved_data = 0;
 8000f22:	f04f 0300 	mov.w	r3, #0
 8000f26:	f04f 0400 	mov.w	r4, #0
 8000f2a:	e9c7 3408 	strd	r3, r4, [r7, #32]
	S8 c;

	get_message_id(&id, message);
 8000f2e:	f107 0310 	add.w	r3, r7, #16
 8000f32:	6879      	ldr	r1, [r7, #4]
 8000f34:	4618      	mov	r0, r3
 8000f36:	f000 f9cb 	bl	80012d0 <get_message_id>

	// A double check to make sure this message is actually for this module (most useful in the CAN router)
	if (id.dest_module != this_module_id && id.dest_module != ALL_MODULES_ID)
 8000f3a:	7c7a      	ldrb	r2, [r7, #17]
 8000f3c:	4b74      	ldr	r3, [pc, #464]	; (8001110 <service_can_rx_message+0x1fc>)
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d005      	beq.n	8000f50 <service_can_rx_message+0x3c>
 8000f44:	7c7b      	ldrb	r3, [r7, #17]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d002      	beq.n	8000f50 <service_can_rx_message+0x3c>
	{
		// This is not for this module. Do not process this message
		return WRONG_DEST_ERR;
 8000f4a:	f06f 030c 	mvn.w	r3, #12
 8000f4e:	e0d9      	b.n	8001104 <service_can_rx_message+0x1f0>
	}

	// if the message received has the error flag high, put the details into the last_error struct, then return
	if (id.error)
 8000f50:	7cfb      	ldrb	r3, [r7, #19]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d014      	beq.n	8000f80 <service_can_rx_message+0x6c>
	{
		// this could possibly be changed into a ring buffer
		last_error.last_rx = HAL_GetTick();
 8000f56:	f001 fbb5 	bl	80026c4 <HAL_GetTick>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	4b6d      	ldr	r3, [pc, #436]	; (8001114 <service_can_rx_message+0x200>)
 8000f5e:	601a      	str	r2, [r3, #0]
		last_error.source_module = id.source_module;
 8000f60:	7cba      	ldrb	r2, [r7, #18]
 8000f62:	4b6c      	ldr	r3, [pc, #432]	; (8001114 <service_can_rx_message+0x200>)
 8000f64:	711a      	strb	r2, [r3, #4]
		last_error.parameter = id.parameter;
 8000f66:	8aba      	ldrh	r2, [r7, #20]
 8000f68:	4b6a      	ldr	r3, [pc, #424]	; (8001114 <service_can_rx_message+0x200>)
 8000f6a:	80da      	strh	r2, [r3, #6]
		if (message->dlc > 0)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	795b      	ldrb	r3, [r3, #5]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d003      	beq.n	8000f7c <service_can_rx_message+0x68>
		{
			last_error.error_id = message->data[0];
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	799a      	ldrb	r2, [r3, #6]
 8000f78:	4b66      	ldr	r3, [pc, #408]	; (8001114 <service_can_rx_message+0x200>)
 8000f7a:	721a      	strb	r2, [r3, #8]
		}

		// return success because the problem is not with the RX
		return CAN_SUCCESS;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	e0c1      	b.n	8001104 <service_can_rx_message+0x1f0>
	}

	// error checking on the parameter requested
	if (id.parameter < 0 || id.parameter >= NUM_OF_PARAMETERS)
 8000f80:	8abb      	ldrh	r3, [r7, #20]
 8000f82:	2b0b      	cmp	r3, #11
 8000f84:	d908      	bls.n	8000f98 <service_can_rx_message+0x84>
	{
		send_error_message(&id, ID_NOT_FOUND);
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f000 f9d7 	bl	8001340 <send_error_message>

		return NOT_FOUND_ERR;
 8000f92:	f06f 0309 	mvn.w	r3, #9
 8000f96:	e0b5      	b.n	8001104 <service_can_rx_message+0x1f0>
	}
	
	// get the associated data struct and set last_rx
	data_struct = (CAN_INFO_STRUCT*)(all_parameter_structs[id.parameter]);
 8000f98:	8abb      	ldrh	r3, [r7, #20]
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	4b5e      	ldr	r3, [pc, #376]	; (8001118 <service_can_rx_message+0x204>)
 8000f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fa2:	61bb      	str	r3, [r7, #24]
	data_struct->last_rx = HAL_GetTick();
 8000fa4:	f001 fb8e 	bl	80026c4 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	601a      	str	r2, [r3, #0]

    // run command: run the command specified by the CAN message on this module
	if (parameter_data_types[id.parameter] == COMMAND)
 8000fae:	8abb      	ldrh	r3, [r7, #20]
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	4b5a      	ldr	r3, [pc, #360]	; (800111c <service_can_rx_message+0x208>)
 8000fb4:	5c9b      	ldrb	r3, [r3, r2]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d107      	bne.n	8000fca <service_can_rx_message+0xb6>
	{
		return run_can_command(message, &id);
 8000fba:	f107 0310 	add.w	r3, r7, #16
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f000 f8db 	bl	800117c <run_can_command>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	e09c      	b.n	8001104 <service_can_rx_message+0x1f0>
	}

	// Check the update_enabled flag (if it is not a CAN command)
	if (!(data_struct->update_enabled))
 8000fca:	69bb      	ldr	r3, [r7, #24]
 8000fcc:	791b      	ldrb	r3, [r3, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d108      	bne.n	8000fe4 <service_can_rx_message+0xd0>
	{
		send_error_message(&id, PARAM_NOT_ENABLED);
 8000fd2:	f107 0310 	add.w	r3, r7, #16
 8000fd6:	2102      	movs	r1, #2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f000 f9b1 	bl	8001340 <send_error_message>
		return NOT_ENABLED_ERR;
 8000fde:	f06f 030a 	mvn.w	r3, #10
 8000fe2:	e08f      	b.n	8001104 <service_can_rx_message+0x1f0>
	}

	// request parameter: return a CAN message with the data taken from this module
	if (message->rtr_bit)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	791b      	ldrb	r3, [r3, #4]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d007      	beq.n	8000ffc <service_can_rx_message+0xe8>
	{
		return parameter_requested(message, &id);
 8000fec:	f107 0310 	add.w	r3, r7, #16
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	6878      	ldr	r0, [r7, #4]
 8000ff4:	f000 f894 	bl	8001120 <parameter_requested>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	e083      	b.n	8001104 <service_can_rx_message+0x1f0>
	}

	// this code should only be reached if the message is a data message

	// build the data U64 (big endian)
	for (c = (message->dlc - 1); c >= 0; c--)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	795b      	ldrb	r3, [r3, #5]
 8001000:	3b01      	subs	r3, #1
 8001002:	b2db      	uxtb	r3, r3
 8001004:	77fb      	strb	r3, [r7, #31]
 8001006:	e01b      	b.n	8001040 <service_can_rx_message+0x12c>
	{
		recieved_data |= message->data[c] << (c * BITS_IN_BYTE);
 8001008:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800100c:	687a      	ldr	r2, [r7, #4]
 800100e:	4413      	add	r3, r2
 8001010:	799b      	ldrb	r3, [r3, #6]
 8001012:	461a      	mov	r2, r3
 8001014:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001018:	00db      	lsls	r3, r3, #3
 800101a:	fa02 f303 	lsl.w	r3, r2, r3
 800101e:	469b      	mov	fp, r3
 8001020:	ea4f 7ceb 	mov.w	ip, fp, asr #31
 8001024:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8001028:	ea4b 0301 	orr.w	r3, fp, r1
 800102c:	ea4c 0402 	orr.w	r4, ip, r2
 8001030:	e9c7 3408 	strd	r3, r4, [r7, #32]
	for (c = (message->dlc - 1); c >= 0; c--)
 8001034:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001038:	b2db      	uxtb	r3, r3
 800103a:	3b01      	subs	r3, #1
 800103c:	b2db      	uxtb	r3, r3
 800103e:	77fb      	strb	r3, [r7, #31]
 8001040:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001044:	2b00      	cmp	r3, #0
 8001046:	dadf      	bge.n	8001008 <service_can_rx_message+0xf4>
	}

	// Switch the pending_response flag
	data_struct->pending_response = FALSE;
 8001048:	69bb      	ldr	r3, [r7, #24]
 800104a:	2200      	movs	r2, #0
 800104c:	715a      	strb	r2, [r3, #5]

	// this switch will handle all of the different possible data types
	// that can be sent over CAN
	switch (parameter_data_types[id.parameter])
 800104e:	8abb      	ldrh	r3, [r7, #20]
 8001050:	461a      	mov	r2, r3
 8001052:	4b32      	ldr	r3, [pc, #200]	; (800111c <service_can_rx_message+0x208>)
 8001054:	5c9b      	ldrb	r3, [r3, r2]
 8001056:	3b01      	subs	r3, #1
 8001058:	2b08      	cmp	r3, #8
 800105a:	d84b      	bhi.n	80010f4 <service_can_rx_message+0x1e0>
 800105c:	a201      	add	r2, pc, #4	; (adr r2, 8001064 <service_can_rx_message+0x150>)
 800105e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001062:	bf00      	nop
 8001064:	08001089 	.word	0x08001089
 8001068:	08001095 	.word	0x08001095
 800106c:	0800109f 	.word	0x0800109f
 8001070:	080010a9 	.word	0x080010a9
 8001074:	080010b7 	.word	0x080010b7
 8001078:	080010c3 	.word	0x080010c3
 800107c:	080010cf 	.word	0x080010cf
 8001080:	080010d9 	.word	0x080010d9
 8001084:	080010e7 	.word	0x080010e7
	{
	case UNSIGNED8:
		((U8_CAN_STRUCT*)(data_struct))->data = (U8)recieved_data;
 8001088:	f897 2020 	ldrb.w	r2, [r7, #32]
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	719a      	strb	r2, [r3, #6]
		return CAN_SUCCESS;
 8001090:	2300      	movs	r3, #0
 8001092:	e037      	b.n	8001104 <service_can_rx_message+0x1f0>

	case UNSIGNED16:
		((U16_CAN_STRUCT*)(data_struct))->data = (U16)recieved_data;
 8001094:	8c3a      	ldrh	r2, [r7, #32]
 8001096:	69bb      	ldr	r3, [r7, #24]
 8001098:	80da      	strh	r2, [r3, #6]
		return CAN_SUCCESS;
 800109a:	2300      	movs	r3, #0
 800109c:	e032      	b.n	8001104 <service_can_rx_message+0x1f0>

	case UNSIGNED32:
		((U32_CAN_STRUCT*)(data_struct))->data = (U32)recieved_data;
 800109e:	6a3a      	ldr	r2, [r7, #32]
 80010a0:	69bb      	ldr	r3, [r7, #24]
 80010a2:	609a      	str	r2, [r3, #8]
		return CAN_SUCCESS;
 80010a4:	2300      	movs	r3, #0
 80010a6:	e02d      	b.n	8001104 <service_can_rx_message+0x1f0>

	case UNSIGNED64:
		((U64_CAN_STRUCT*)(data_struct))->data = (U64)recieved_data;
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80010ae:	e9c2 3402 	strd	r3, r4, [r2, #8]
		return CAN_SUCCESS;
 80010b2:	2300      	movs	r3, #0
 80010b4:	e026      	b.n	8001104 <service_can_rx_message+0x1f0>

	case SIGNED8:
		((S8_CAN_STRUCT*)(data_struct))->data = (S8)recieved_data;
 80010b6:	f997 2020 	ldrsb.w	r2, [r7, #32]
 80010ba:	69bb      	ldr	r3, [r7, #24]
 80010bc:	719a      	strb	r2, [r3, #6]
		return CAN_SUCCESS;
 80010be:	2300      	movs	r3, #0
 80010c0:	e020      	b.n	8001104 <service_can_rx_message+0x1f0>

	case SIGNED16:
		((S16_CAN_STRUCT*)(data_struct))->data = (S16)recieved_data;
 80010c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	80da      	strh	r2, [r3, #6]
		return CAN_SUCCESS;
 80010ca:	2300      	movs	r3, #0
 80010cc:	e01a      	b.n	8001104 <service_can_rx_message+0x1f0>

	case SIGNED32:
		((S32_CAN_STRUCT*)(data_struct))->data = (S32)recieved_data;
 80010ce:	6a3a      	ldr	r2, [r7, #32]
 80010d0:	69bb      	ldr	r3, [r7, #24]
 80010d2:	609a      	str	r2, [r3, #8]
		return CAN_SUCCESS;
 80010d4:	2300      	movs	r3, #0
 80010d6:	e015      	b.n	8001104 <service_can_rx_message+0x1f0>

	case SIGNED64:
		((S64_CAN_STRUCT*)(data_struct))->data = (S64)recieved_data;
 80010d8:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	e9c2 3402 	strd	r3, r4, [r2, #8]
		return CAN_SUCCESS;
 80010e2:	2300      	movs	r3, #0
 80010e4:	e00e      	b.n	8001104 <service_can_rx_message+0x1f0>

	case FLOATING:
		// Union to get the bitwise data of the float
		float_con.u32 = (U32)recieved_data;
 80010e6:	6a3b      	ldr	r3, [r7, #32]
 80010e8:	60fb      	str	r3, [r7, #12]

		((FLOAT_CAN_STRUCT*)(data_struct))->data = float_con.f;
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	609a      	str	r2, [r3, #8]
		return CAN_SUCCESS;
 80010f0:	2300      	movs	r3, #0
 80010f2:	e007      	b.n	8001104 <service_can_rx_message+0x1f0>

	default:
		send_error_message(&id, DATATYPE_NOT_FOUND);
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	2104      	movs	r1, #4
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f920 	bl	8001340 <send_error_message>
		return NOT_FOUND_ERR;
 8001100:	f06f 0309 	mvn.w	r3, #9
	}

	return CAN_SUCCESS;
}
 8001104:	4618      	mov	r0, r3
 8001106:	3728      	adds	r7, #40	; 0x28
 8001108:	46bd      	mov	sp, r7
 800110a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800110e:	bf00      	nop
 8001110:	200047a8 	.word	0x200047a8
 8001114:	200042b0 	.word	0x200042b0
 8001118:	20000000 	.word	0x20000000
 800111c:	20000030 	.word	0x20000030

08001120 <parameter_requested>:


// parameter_requested
//  return a CAN message with the data taken from this module
static S8 parameter_requested(CAN_MSG* message, CAN_ID* id)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
	if (message->dlc != REQ_PARAM_SIZE)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	795b      	ldrb	r3, [r3, #5]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d006      	beq.n	8001140 <parameter_requested+0x20>
	{
		send_error_message(id, SIZE_ERROR);
 8001132:	2103      	movs	r1, #3
 8001134:	6838      	ldr	r0, [r7, #0]
 8001136:	f000 f903 	bl	8001340 <send_error_message>

		return SIZE_ERR;
 800113a:	f06f 030b 	mvn.w	r3, #11
 800113e:	e019      	b.n	8001174 <parameter_requested+0x54>
	}

	// the requested parameter is stored in id->parameter of the received CAN message
	if (id->parameter <= CAN_COMMAND_ID || id->parameter >= NUM_OF_PARAMETERS)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	889b      	ldrh	r3, [r3, #4]
 8001144:	2b00      	cmp	r3, #0
 8001146:	d003      	beq.n	8001150 <parameter_requested+0x30>
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	889b      	ldrh	r3, [r3, #4]
 800114c:	2b0b      	cmp	r3, #11
 800114e:	d906      	bls.n	800115e <parameter_requested+0x3e>
	{
		send_error_message(id, ID_NOT_FOUND);
 8001150:	2100      	movs	r1, #0
 8001152:	6838      	ldr	r0, [r7, #0]
 8001154:	f000 f8f4 	bl	8001340 <send_error_message>

		return NOT_FOUND_ERR;
 8001158:	f06f 0309 	mvn.w	r3, #9
 800115c:	e00a      	b.n	8001174 <parameter_requested+0x54>
	}

	// send the parameter data to the module that requested
	return send_parameter(id->priority, id->source_module, id->parameter);
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	7818      	ldrb	r0, [r3, #0]
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	7899      	ldrb	r1, [r3, #2]
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	889b      	ldrh	r3, [r3, #4]
 800116a:	b2db      	uxtb	r3, r3
 800116c:	461a      	mov	r2, r3
 800116e:	f7ff fccd 	bl	8000b0c <send_parameter>
 8001172:	4603      	mov	r3, r0
}
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <run_can_command>:


// run_can_command
//  run the command specified by the CAN message on this module
static S8 run_can_command(CAN_MSG* message, CAN_ID* id)
{
 800117c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800117e:	b087      	sub	sp, #28
 8001180:	af02      	add	r7, sp, #8
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
	GCAN_COMMAND command_id;
	CUST_FUNC* this_function;

	// DLC error checking
	if (message->dlc != COMMAND_SIZE)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	795b      	ldrb	r3, [r3, #5]
 800118a:	2b05      	cmp	r3, #5
 800118c:	d006      	beq.n	800119c <run_can_command+0x20>
	{
		send_error_message(id, SIZE_ERROR);
 800118e:	2103      	movs	r1, #3
 8001190:	6838      	ldr	r0, [r7, #0]
 8001192:	f000 f8d5 	bl	8001340 <send_error_message>

		return SIZE_ERR;
 8001196:	f06f 030b 	mvn.w	r3, #11
 800119a:	e033      	b.n	8001204 <run_can_command+0x88>
	}

	// error checking on the command ID
	command_id = message->data[COMMAND_ID_POS];
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	799b      	ldrb	r3, [r3, #6]
 80011a0:	73fb      	strb	r3, [r7, #15]
	if (command_id < 0 || command_id >= NUM_OF_COMMANDS)
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	2b06      	cmp	r3, #6
 80011a6:	d906      	bls.n	80011b6 <run_can_command+0x3a>
	{
		send_error_message(id, COMMAND_ID_NOT_FOUND);
 80011a8:	2101      	movs	r1, #1
 80011aa:	6838      	ldr	r0, [r7, #0]
 80011ac:	f000 f8c8 	bl	8001340 <send_error_message>

		return NOT_FOUND_ERR;
 80011b0:	f06f 0309 	mvn.w	r3, #9
 80011b4:	e026      	b.n	8001204 <run_can_command+0x88>
	}

	this_function = &(cust_funcs[command_id]);
 80011b6:	7bfa      	ldrb	r2, [r7, #15]
 80011b8:	4613      	mov	r3, r2
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	4413      	add	r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	4a12      	ldr	r2, [pc, #72]	; (800120c <run_can_command+0x90>)
 80011c2:	4413      	add	r3, r2
 80011c4:	60bb      	str	r3, [r7, #8]

	// check if the function is enabled
	if (!this_function->func_enabled)
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	791b      	ldrb	r3, [r3, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d106      	bne.n	80011dc <run_can_command+0x60>
	{
		send_error_message(id, COMMAND_NOT_ENABLED);
 80011ce:	2105      	movs	r1, #5
 80011d0:	6838      	ldr	r0, [r7, #0]
 80011d2:	f000 f8b5 	bl	8001340 <send_error_message>

		return NOT_ENABLED_ERR;
 80011d6:	f06f 030a 	mvn.w	r3, #10
 80011da:	e013      	b.n	8001204 <run_can_command+0x88>
	}

	// run the function
	(*(this_function->func_ptr))(id->source_module, this_function->param_ptr,
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	681c      	ldr	r4, [r3, #0]
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	7898      	ldrb	r0, [r3, #2]
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	6899      	ldr	r1, [r3, #8]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	79dd      	ldrb	r5, [r3, #7]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	7a1e      	ldrb	r6, [r3, #8]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	7a5b      	ldrb	r3, [r3, #9]
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	7a92      	ldrb	r2, [r2, #10]
 80011f8:	9201      	str	r2, [sp, #4]
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	4633      	mov	r3, r6
 80011fe:	462a      	mov	r2, r5
 8001200:	47a0      	blx	r4
		message->data[COMMAND_PARAM_0], message->data[COMMAND_PARAM_1],
		message->data[COMMAND_PARAM_2], message->data[COMMAND_PARAM_3]);

	return CAN_SUCCESS;
 8001202:	2300      	movs	r3, #0
}
 8001204:	4618      	mov	r0, r3
 8001206:	3714      	adds	r7, #20
 8001208:	46bd      	mov	sp, r7
 800120a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800120c:	20004740 	.word	0x20004740

08001210 <build_message_id>:

// build_can_id
//  this function will fill in the id of msg when called.
//  No error checking is preformed in this function besides masking
static void build_message_id(CAN_MSG* msg, CAN_ID* id)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
 8001218:	6039      	str	r1, [r7, #0]
	U32 temp;

	msg->id = 0;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]

	// priority bit
	temp = !!id->priority;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	bf14      	ite	ne
 8001228:	2301      	movne	r3, #1
 800122a:	2300      	moveq	r3, #0
 800122c:	b2db      	uxtb	r3, r3
 800122e:	60fb      	str	r3, [r7, #12]
	temp <<= (CAN_ID_SIZE - PRIORITY_POS - PRIORITY_SIZE);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	071b      	lsls	r3, r3, #28
 8001234:	60fb      	str	r3, [r7, #12]
	temp &= PRIORITY_MASK;
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123c:	60fb      	str	r3, [r7, #12]
	msg->id |= temp;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681a      	ldr	r2, [r3, #0]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	431a      	orrs	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	601a      	str	r2, [r3, #0]

	// destination bits
	temp = id->dest_module;
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	785b      	ldrb	r3, [r3, #1]
 800124e:	60fb      	str	r3, [r7, #12]
	temp <<= (CAN_ID_SIZE - DEST_POS - DEST_SIZE);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	059b      	lsls	r3, r3, #22
 8001254:	60fb      	str	r3, [r7, #12]
	temp &= DEST_MASK;
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f003 637c 	and.w	r3, r3, #264241152	; 0xfc00000
 800125c:	60fb      	str	r3, [r7, #12]
	msg->id |= temp;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	431a      	orrs	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	601a      	str	r2, [r3, #0]

    // source bits
	temp = id->source_module;
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	789b      	ldrb	r3, [r3, #2]
 800126e:	60fb      	str	r3, [r7, #12]
	temp <<= (CAN_ID_SIZE - SOURCE_POS - SOURCE_SIZE);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	041b      	lsls	r3, r3, #16
 8001274:	60fb      	str	r3, [r7, #12]
	temp &= SOURCE_MASK;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800127c:	60fb      	str	r3, [r7, #12]
	msg->id |= temp;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	431a      	orrs	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	601a      	str	r2, [r3, #0]

	// error bit
	temp = id->error;
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	78db      	ldrb	r3, [r3, #3]
 800128e:	60fb      	str	r3, [r7, #12]
	temp <<= (CAN_ID_SIZE - ERROR_POS - ERROR_SIZE);
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	03db      	lsls	r3, r3, #15
 8001294:	60fb      	str	r3, [r7, #12]
	temp &= ERROR_MASK;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800129c:	60fb      	str	r3, [r7, #12]
	msg->id |= temp;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	431a      	orrs	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	601a      	str	r2, [r3, #0]

	// parameter bits
	temp = id->parameter;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	889b      	ldrh	r3, [r3, #4]
 80012ae:	60fb      	str	r3, [r7, #12]
	temp <<= (CAN_ID_SIZE - PARAM_POS - PARAM_SIZE);
	temp &= PARAM_MASK;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80012b6:	60fb      	str	r3, [r7, #12]
	msg->id |= temp;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	431a      	orrs	r2, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	601a      	str	r2, [r3, #0]
}
 80012c4:	bf00      	nop
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <get_message_id>:

// get_message_id
//  this function will take in a CAN message and convert it to
//  a CAN id struct. No error checking is performed
static void get_message_id(CAN_ID* id, CAN_MSG* message)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
 80012d8:	6039      	str	r1, [r7, #0]
	id->priority = GET_ID_PRIO(message->id);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	0f1b      	lsrs	r3, r3, #28
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	f003 0301 	and.w	r3, r3, #1
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	701a      	strb	r2, [r3, #0]
	id->dest_module = GET_ID_DEST(message->id);
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	0d9b      	lsrs	r3, r3, #22
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80012f8:	b2da      	uxtb	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	705a      	strb	r2, [r3, #1]
	id->source_module = GET_ID_SOURCE(message->id);
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	0c1b      	lsrs	r3, r3, #16
 8001304:	b2db      	uxtb	r3, r3
 8001306:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800130a:	b2da      	uxtb	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	709a      	strb	r2, [r3, #2]
	id->error = GET_ID_ERROR(message->id);
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	0bdb      	lsrs	r3, r3, #15
 8001316:	b2db      	uxtb	r3, r3
 8001318:	f003 0301 	and.w	r3, r3, #1
 800131c:	b2da      	uxtb	r2, r3
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	70da      	strb	r2, [r3, #3]
	id->parameter = GET_ID_PARAM(message->id);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	b29b      	uxth	r3, r3
 8001328:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800132c:	b29a      	uxth	r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	809a      	strh	r2, [r3, #4]
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <send_error_message>:


// send_error_message
//  Sends a return message to the original sender with the ID specified
static S8 send_error_message(CAN_ID* rx_id, U8 error_id)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	70fb      	strb	r3, [r7, #3]
	CAN_MSG message;
	CAN_ID tx_id;

	// create the CAN ID for the error message
	tx_id.priority = rx_id->priority;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	723b      	strb	r3, [r7, #8]
	tx_id.dest_module = rx_id->source_module;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	789b      	ldrb	r3, [r3, #2]
 8001356:	727b      	strb	r3, [r7, #9]
	tx_id.source_module = this_module_id;
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <send_error_message+0x58>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	72bb      	strb	r3, [r7, #10]
	tx_id.error = TRUE;
 800135e:	2301      	movs	r3, #1
 8001360:	72fb      	strb	r3, [r7, #11]
	tx_id.parameter = rx_id->parameter;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	889b      	ldrh	r3, [r3, #4]
 8001366:	81bb      	strh	r3, [r7, #12]

	build_message_id(&message, &tx_id);
 8001368:	f107 0208 	add.w	r2, r7, #8
 800136c:	f107 0310 	add.w	r3, r7, #16
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ff4c 	bl	8001210 <build_message_id>

	// set the RTR bit to a data message
	message.rtr_bit = DATA_MESSAGE;
 8001378:	2300      	movs	r3, #0
 800137a:	753b      	strb	r3, [r7, #20]

	// set the DLC and data
	message.dlc = sizeof(error_id);
 800137c:	2301      	movs	r3, #1
 800137e:	757b      	strb	r3, [r7, #21]
	message.data[0] = error_id;
 8001380:	78fb      	ldrb	r3, [r7, #3]
 8001382:	75bb      	strb	r3, [r7, #22]

	// send the CAN message
	return tx_can_message(&message);
 8001384:	f107 0310 	add.w	r3, r7, #16
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fd9d 	bl	8000ec8 <tx_can_message>
 800138e:	4603      	mov	r3, r0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3720      	adds	r7, #32
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	200047a8 	.word	0x200047a8

0800139c <define_can_bus>:
//
// WARNING: if MULTI_BUS is defined, this function must be called as part of the initialization step,
//           right after init() has been called for all active busses
#ifdef MULTI_BUS
void define_can_bus(CAN_HandleTypeDef* hcan, U8 gophercan_bus_id, U8 bus_number)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	460b      	mov	r3, r1
 80013a6:	70fb      	strb	r3, [r7, #3]
 80013a8:	4613      	mov	r3, r2
 80013aa:	70bb      	strb	r3, [r7, #2]
	switch (bus_number)
 80013ac:	78bb      	ldrb	r3, [r7, #2]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d109      	bne.n	80013c6 <define_can_bus+0x2a>
		break;
#endif

#if NUM_OF_BUSSES > 1
	case 1:
		gbus1.tx_buffer = &tx_buffer_1;
 80013b2:	4b0d      	ldr	r3, [pc, #52]	; (80013e8 <define_can_bus+0x4c>)
 80013b4:	4a0d      	ldr	r2, [pc, #52]	; (80013ec <define_can_bus+0x50>)
 80013b6:	601a      	str	r2, [r3, #0]
		gbus1.hcan = hcan;
 80013b8:	4a0b      	ldr	r2, [pc, #44]	; (80013e8 <define_can_bus+0x4c>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6053      	str	r3, [r2, #4]
		gbus1.gopher_can_id = gophercan_bus_id;
 80013be:	4a0a      	ldr	r2, [pc, #40]	; (80013e8 <define_can_bus+0x4c>)
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	7213      	strb	r3, [r2, #8]
		break;
 80013c4:	e009      	b.n	80013da <define_can_bus+0x3e>
#endif

	default:
		gbus0.tx_buffer = &tx_buffer;
 80013c6:	4b0a      	ldr	r3, [pc, #40]	; (80013f0 <define_can_bus+0x54>)
 80013c8:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <define_can_bus+0x58>)
 80013ca:	601a      	str	r2, [r3, #0]
		gbus0.hcan = hcan;
 80013cc:	4a08      	ldr	r2, [pc, #32]	; (80013f0 <define_can_bus+0x54>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6053      	str	r3, [r2, #4]
		gbus0.gopher_can_id = gophercan_bus_id;
 80013d2:	4a07      	ldr	r2, [pc, #28]	; (80013f0 <define_can_bus+0x54>)
 80013d4:	78fb      	ldrb	r3, [r7, #3]
 80013d6:	7213      	strb	r3, [r2, #8]
		break;
 80013d8:	bf00      	nop
	}
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	200047b4 	.word	0x200047b4
 80013ec:	20004738 	.word	0x20004738
 80013f0:	20004704 	.word	0x20004704
 80013f4:	200046e8 	.word	0x200046e8

080013f8 <HAL_CAN_TxMailbox0CompleteCallback>:


// the F7xx has ISRs for available TX mailboxes having an opening. All callbacks should service the TX hardware
#if TARGET == F7XX
void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef* hcan)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	service_can_tx_hardware(hcan);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff fcbb 	bl	8000d7c <service_can_tx_hardware>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}

0800140e <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef* hcan)
{
 800140e:	b580      	push	{r7, lr}
 8001410:	b082      	sub	sp, #8
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
	service_can_tx_hardware(hcan);
 8001416:	6878      	ldr	r0, [r7, #4]
 8001418:	f7ff fcb0 	bl	8000d7c <service_can_tx_hardware>
}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef* hcan)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	service_can_tx_hardware(hcan);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff fca5 	bl	8000d7c <service_can_tx_hardware>
}
 8001432:	bf00      	nop
 8001434:	3708      	adds	r7, #8
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <HAL_CAN_TxMailbox0AbortCallback>:

void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef* hcan)
{
 800143a:	b580      	push	{r7, lr}
 800143c:	b082      	sub	sp, #8
 800143e:	af00      	add	r7, sp, #0
 8001440:	6078      	str	r0, [r7, #4]
	service_can_tx_hardware(hcan);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fc9a 	bl	8000d7c <service_can_tx_hardware>
}
 8001448:	bf00      	nop
 800144a:	3708      	adds	r7, #8
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <HAL_CAN_TxMailbox1AbortCallback>:

void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef* hcan)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
	service_can_tx_hardware(hcan);
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f7ff fc8f 	bl	8000d7c <service_can_tx_hardware>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_CAN_TxMailbox2AbortCallback>:

void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef* hcan)
{
 8001466:	b580      	push	{r7, lr}
 8001468:	b082      	sub	sp, #8
 800146a:	af00      	add	r7, sp, #0
 800146c:	6078      	str	r0, [r7, #4]
	service_can_tx_hardware(hcan);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff fc84 	bl	8000d7c <service_can_tx_hardware>
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <choose_tx_buffer_from_hcan>:
// choose_tx_buffer_from_hcan
//  Chooses what buffer the hcan pointer inputed is referring to based on the function define_can_bus().
//  If the hcan pointer is not found, defaults to module bus 0
#ifdef MULTI_BUS
static CAN_MSG_RING_BUFFER* choose_tx_buffer_from_hcan(CAN_HandleTypeDef* hcan)
{
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
	{
		return gbus2.tx_buffer;
	}
#endif
#if NUM_OF_BUSSES > 1
	if (hcan == gbus1.hcan)
 8001484:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <choose_tx_buffer_from_hcan+0x28>)
 8001486:	685b      	ldr	r3, [r3, #4]
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	429a      	cmp	r2, r3
 800148c:	d102      	bne.n	8001494 <choose_tx_buffer_from_hcan+0x18>
	{
		return gbus1.tx_buffer;
 800148e:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <choose_tx_buffer_from_hcan+0x28>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	e001      	b.n	8001498 <choose_tx_buffer_from_hcan+0x1c>
	}
#endif
	return gbus0.tx_buffer;
 8001494:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <choose_tx_buffer_from_hcan+0x2c>)
 8001496:	681b      	ldr	r3, [r3, #0]
}
 8001498:	4618      	mov	r0, r3
 800149a:	370c      	adds	r7, #12
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	200047b4 	.word	0x200047b4
 80014a8:	20004704 	.word	0x20004704

080014ac <choose_tx_buffer_from_dest_module>:
// choose_tx_buffer_from_dest_module
//  Chooses which buffer the the dest_module in message_to_add is on
//  If the module is not found, defaults to module bus 0
#ifdef MULTI_BUS
static CAN_MSG_RING_BUFFER* choose_tx_buffer_from_dest_module(CAN_MSG* message_to_add)
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	MODULE_ID dest_module;
	dest_module = GET_ID_DEST(message_to_add->id);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	0d9b      	lsrs	r3, r3, #22
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014c0:	73fb      	strb	r3, [r7, #15]
		return gbus2.tx_buffer;
	}
	else
#endif
#if NUM_OF_BUSSES > 1
	if (module_bus_number[dest_module] == gbus1.gopher_can_id)
 80014c2:	7bfb      	ldrb	r3, [r7, #15]
 80014c4:	4a08      	ldr	r2, [pc, #32]	; (80014e8 <choose_tx_buffer_from_dest_module+0x3c>)
 80014c6:	5cd2      	ldrb	r2, [r2, r3]
 80014c8:	4b08      	ldr	r3, [pc, #32]	; (80014ec <choose_tx_buffer_from_dest_module+0x40>)
 80014ca:	7a1b      	ldrb	r3, [r3, #8]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d102      	bne.n	80014d6 <choose_tx_buffer_from_dest_module+0x2a>
	{
		return gbus1.tx_buffer;
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <choose_tx_buffer_from_dest_module+0x40>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	e001      	b.n	80014da <choose_tx_buffer_from_dest_module+0x2e>
	}
	else
#endif
	return gbus0.tx_buffer;
 80014d6:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <choose_tx_buffer_from_dest_module+0x44>)
 80014d8:	681b      	ldr	r3, [r3, #0]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3714      	adds	r7, #20
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	2000003c 	.word	0x2000003c
 80014ec:	200047b4 	.word	0x200047b4
 80014f0:	20004704 	.word	0x20004704

080014f4 <send_message_to_all_busses>:

// send_message_to_all_busses
//  This function will add the message to all of the TX buffers active
#ifdef MULTI_BUS
static void send_message_to_all_busses(CAN_MSG* message_to_add)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
		add_message_to_back(&tx_buffer_2, message_to_add);
	}
#endif
#if NUM_OF_BUSSES > 1
	// check to make sure the buffer is not full
	if (!is_full(&tx_buffer_1))
 80014fc:	480b      	ldr	r0, [pc, #44]	; (800152c <send_message_to_all_busses+0x38>)
 80014fe:	f000 f8ae 	bl	800165e <is_full>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d103      	bne.n	8001510 <send_message_to_all_busses+0x1c>
	{
		add_message_to_back(&tx_buffer_1, message_to_add);
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	4808      	ldr	r0, [pc, #32]	; (800152c <send_message_to_all_busses+0x38>)
 800150c:	f000 f909 	bl	8001722 <add_message_to_back>
	}
#endif
	// check to make sure the buffer is not full
	if (!is_full(&tx_buffer))
 8001510:	4807      	ldr	r0, [pc, #28]	; (8001530 <send_message_to_all_busses+0x3c>)
 8001512:	f000 f8a4 	bl	800165e <is_full>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d103      	bne.n	8001524 <send_message_to_all_busses+0x30>
	{
		add_message_to_back(&tx_buffer, message_to_add);
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	4804      	ldr	r0, [pc, #16]	; (8001530 <send_message_to_all_busses+0x3c>)
 8001520:	f000 f8ff 	bl	8001722 <add_message_to_back>
	}
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}
 800152c:	20004738 	.word	0x20004738
 8001530:	200046e8 	.word	0x200046e8

08001534 <rout_can_message>:
// rout_can_message
//  Function to be called in service_can_rx_hardware() that will take messages that are
//  destined for modules on another bus and put that message into the correct TX buffer
#ifdef CAN_ROUTER
static void rout_can_message(CAN_HandleTypeDef* hcan, CAN_MSG* message)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
	CAN_MSG_RING_BUFFER* buffer;
	MODULE_ID dest_module;
	dest_module = GET_ID_DEST(message->id);
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	0d9b      	lsrs	r3, r3, #22
 8001544:	b2db      	uxtb	r3, r3
 8001546:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800154a:	73fb      	strb	r3, [r7, #15]

	// Get the buffer this message should go on if it needs to be routed
	buffer = choose_tx_buffer_from_dest_module(message);
 800154c:	6838      	ldr	r0, [r7, #0]
 800154e:	f7ff ffad 	bl	80014ac <choose_tx_buffer_from_dest_module>
 8001552:	60b8      	str	r0, [r7, #8]

	// Handle the special case of a message that needs to be sent out to all busses (ID 0)
	if (dest_module == ALL_MODULES_ID)
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d122      	bne.n	80015a0 <rout_can_message+0x6c>
			add_message_to_back(&tx_buffer_2, message);
		}
#endif
#if NUM_OF_BUSSES > 1
		// check to make sure the buffer is not full and the message did not come from this buffer
		if (!is_full(&tx_buffer_1)
 800155a:	4827      	ldr	r0, [pc, #156]	; (80015f8 <rout_can_message+0xc4>)
 800155c:	f000 f87f 	bl	800165e <is_full>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d10a      	bne.n	800157c <rout_can_message+0x48>
				&& &tx_buffer_1 != choose_tx_buffer_from_hcan(hcan))
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f7ff ff88 	bl	800147c <choose_tx_buffer_from_hcan>
 800156c:	4602      	mov	r2, r0
 800156e:	4b22      	ldr	r3, [pc, #136]	; (80015f8 <rout_can_message+0xc4>)
 8001570:	429a      	cmp	r2, r3
 8001572:	d003      	beq.n	800157c <rout_can_message+0x48>
		{
			add_message_to_back(&tx_buffer_1, message);
 8001574:	6839      	ldr	r1, [r7, #0]
 8001576:	4820      	ldr	r0, [pc, #128]	; (80015f8 <rout_can_message+0xc4>)
 8001578:	f000 f8d3 	bl	8001722 <add_message_to_back>
		}
#endif
		// check to make sure the buffer is not full and the message did not come from this buffer
		if (!is_full(&tx_buffer)
 800157c:	481f      	ldr	r0, [pc, #124]	; (80015fc <rout_can_message+0xc8>)
 800157e:	f000 f86e 	bl	800165e <is_full>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d12f      	bne.n	80015e8 <rout_can_message+0xb4>
				&& &tx_buffer != choose_tx_buffer_from_hcan(hcan))
 8001588:	6878      	ldr	r0, [r7, #4]
 800158a:	f7ff ff77 	bl	800147c <choose_tx_buffer_from_hcan>
 800158e:	4602      	mov	r2, r0
 8001590:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <rout_can_message+0xc8>)
 8001592:	429a      	cmp	r2, r3
 8001594:	d028      	beq.n	80015e8 <rout_can_message+0xb4>
		{
			add_message_to_back(&tx_buffer, message);
 8001596:	6839      	ldr	r1, [r7, #0]
 8001598:	4818      	ldr	r0, [pc, #96]	; (80015fc <rout_can_message+0xc8>)
 800159a:	f000 f8c2 	bl	8001722 <add_message_to_back>
		}

		return;
 800159e:	e023      	b.n	80015e8 <rout_can_message+0xb4>
	}

	// Make sure this message isn't for the module that is acting as the router
	if (dest_module == this_module_id)
 80015a0:	4b17      	ldr	r3, [pc, #92]	; (8001600 <rout_can_message+0xcc>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	7bfa      	ldrb	r2, [r7, #15]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	d020      	beq.n	80015ec <rout_can_message+0xb8>
		// This message is for the router module. Return and process the message as normal
		return;
	}

	// Determine if this message needs to be routed (if the destination module is on another bus)
	if (buffer == choose_tx_buffer_from_hcan(hcan))
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f7ff ff66 	bl	800147c <choose_tx_buffer_from_hcan>
 80015b0:	4602      	mov	r2, r0
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d01b      	beq.n	80015f0 <rout_can_message+0xbc>
		// This message does not need to be routed. It came from the bus it should be on
		return;
	}

	// check to make sure the buffer is not full. If it is, the message will be discarded
	if (is_full(buffer))
 80015b8:	68b8      	ldr	r0, [r7, #8]
 80015ba:	f000 f850 	bl	800165e <is_full>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <rout_can_message+0x9e>
	{
		rx_buffer.fill_level--;
 80015c4:	4b0f      	ldr	r3, [pc, #60]	; (8001604 <rout_can_message+0xd0>)
 80015c6:	799b      	ldrb	r3, [r3, #6]
 80015c8:	3b01      	subs	r3, #1
 80015ca:	b2da      	uxtb	r2, r3
 80015cc:	4b0d      	ldr	r3, [pc, #52]	; (8001604 <rout_can_message+0xd0>)
 80015ce:	719a      	strb	r2, [r3, #6]
		return;
 80015d0:	e00f      	b.n	80015f2 <rout_can_message+0xbe>
	}

	// Add the message to the selected TX buffer
	add_message_to_back(buffer, message);
 80015d2:	6839      	ldr	r1, [r7, #0]
 80015d4:	68b8      	ldr	r0, [r7, #8]
 80015d6:	f000 f8a4 	bl	8001722 <add_message_to_back>

	// Remove the message from the RX buffer, it is now on a TX buffer
	rx_buffer.fill_level--;
 80015da:	4b0a      	ldr	r3, [pc, #40]	; (8001604 <rout_can_message+0xd0>)
 80015dc:	799b      	ldrb	r3, [r3, #6]
 80015de:	3b01      	subs	r3, #1
 80015e0:	b2da      	uxtb	r2, r3
 80015e2:	4b08      	ldr	r3, [pc, #32]	; (8001604 <rout_can_message+0xd0>)
 80015e4:	719a      	strb	r2, [r3, #6]
 80015e6:	e004      	b.n	80015f2 <rout_can_message+0xbe>
		return;
 80015e8:	bf00      	nop
 80015ea:	e002      	b.n	80015f2 <rout_can_message+0xbe>
		return;
 80015ec:	bf00      	nop
 80015ee:	e000      	b.n	80015f2 <rout_can_message+0xbe>
		return;
 80015f0:	bf00      	nop
}
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20004738 	.word	0x20004738
 80015fc:	200046e8 	.word	0x200046e8
 8001600:	200047a8 	.word	0x200047a8
 8001604:	200044e0 	.word	0x200044e0

08001608 <do_nothing>:
// do_nothing
//  this exists to give a default function pointer to all of the CAN commands
//  to avoid errors from bad function pointers
void do_nothing(U8 sending_module, void* param,
	U8 remote_param0, U8 remote_param1, U8 remote_param2, U8 remote_param3)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6039      	str	r1, [r7, #0]
 8001610:	4611      	mov	r1, r2
 8001612:	461a      	mov	r2, r3
 8001614:	4603      	mov	r3, r0
 8001616:	71fb      	strb	r3, [r7, #7]
 8001618:	460b      	mov	r3, r1
 800161a:	71bb      	strb	r3, [r7, #6]
 800161c:	4613      	mov	r3, r2
 800161e:	717b      	strb	r3, [r7, #5]
	// this function has successfully done nothing
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <init_buffer>:


// init_buffer
//  initialize the buffer with the values passed in as parameters
void init_buffer(CAN_MSG_RING_BUFFER* buffer, CAN_MSG buffer_memory_ptr[], U8 buffer_size)
{
 800162c:	b480      	push	{r7}
 800162e:	b085      	sub	sp, #20
 8001630:	af00      	add	r7, sp, #0
 8001632:	60f8      	str	r0, [r7, #12]
 8001634:	60b9      	str	r1, [r7, #8]
 8001636:	4613      	mov	r3, r2
 8001638:	71fb      	strb	r3, [r7, #7]
	buffer->head = 0;
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	2200      	movs	r2, #0
 800163e:	715a      	strb	r2, [r3, #5]
	buffer->fill_level = 0;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2200      	movs	r2, #0
 8001644:	719a      	strb	r2, [r3, #6]
	buffer->size = buffer_size;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	79fa      	ldrb	r2, [r7, #7]
 800164a:	711a      	strb	r2, [r3, #4]
	buffer->message_buffer = buffer_memory_ptr;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	68ba      	ldr	r2, [r7, #8]
 8001650:	601a      	str	r2, [r3, #0]
}
 8001652:	bf00      	nop
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165c:	4770      	bx	lr

0800165e <is_full>:


// is_full
//  return true if the buffer is full, false otherwise
boolean is_full(CAN_MSG_RING_BUFFER* buffer)
{
 800165e:	b480      	push	{r7}
 8001660:	b083      	sub	sp, #12
 8001662:	af00      	add	r7, sp, #0
 8001664:	6078      	str	r0, [r7, #4]
	if (buffer->fill_level >= buffer->size)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	799a      	ldrb	r2, [r3, #6]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	791b      	ldrb	r3, [r3, #4]
 800166e:	429a      	cmp	r2, r3
 8001670:	d301      	bcc.n	8001676 <is_full+0x18>
	{
		return TRUE;
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <is_full+0x1a>
	}

	return FALSE;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr

08001684 <is_empty>:


// is_empty
//  return true if the buffer has no elements, false otherwise
boolean is_empty(CAN_MSG_RING_BUFFER* buffer)
{
 8001684:	b480      	push	{r7}
 8001686:	b083      	sub	sp, #12
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
	if (buffer->fill_level > 0)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	799b      	ldrb	r3, [r3, #6]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <is_empty+0x14>
	{
		return FALSE;
 8001694:	2300      	movs	r3, #0
 8001696:	e000      	b.n	800169a <is_empty+0x16>
	}

	return TRUE;
 8001698:	2301      	movs	r3, #1
}
 800169a:	4618      	mov	r0, r3
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <get_from_buffer>:


// get_from_buffer
//  gets the message at index as if it was a normal array
CAN_MSG* get_from_buffer(CAN_MSG_RING_BUFFER* buffer, U8 index)
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	460b      	mov	r3, r1
 80016b0:	70fb      	strb	r3, [r7, #3]
	return buffer->message_buffer + ((buffer->head + index) % buffer->size);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6819      	ldr	r1, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	795b      	ldrb	r3, [r3, #5]
 80016ba:	461a      	mov	r2, r3
 80016bc:	78fb      	ldrb	r3, [r7, #3]
 80016be:	4413      	add	r3, r2
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	7912      	ldrb	r2, [r2, #4]
 80016c4:	fb93 f0f2 	sdiv	r0, r3, r2
 80016c8:	fb02 f200 	mul.w	r2, r2, r0
 80016cc:	1a9b      	subs	r3, r3, r2
 80016ce:	011b      	lsls	r3, r3, #4
 80016d0:	440b      	add	r3, r1
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	370c      	adds	r7, #12
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <remove_from_front>:


// remove_from_front
//  will remove the first element of the ring buffer. If the buffer is empty it will do nothing
void remove_from_front(CAN_MSG_RING_BUFFER* buffer)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
	// don't do anything if the buffer is empty
	if (is_empty(buffer))
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ffcc 	bl	8001684 <is_empty>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d113      	bne.n	800171a <remove_from_front+0x3c>
	{
		return;
	}

	// move the head to the next element
	buffer->head = (buffer->head + 1) % buffer->size;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	795b      	ldrb	r3, [r3, #5]
 80016f6:	3301      	adds	r3, #1
 80016f8:	687a      	ldr	r2, [r7, #4]
 80016fa:	7912      	ldrb	r2, [r2, #4]
 80016fc:	fb93 f1f2 	sdiv	r1, r3, r2
 8001700:	fb02 f201 	mul.w	r2, r2, r1
 8001704:	1a9b      	subs	r3, r3, r2
 8001706:	b2da      	uxtb	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	715a      	strb	r2, [r3, #5]

	// decrement the fill level
	buffer->fill_level--;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	799b      	ldrb	r3, [r3, #6]
 8001710:	3b01      	subs	r3, #1
 8001712:	b2da      	uxtb	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	719a      	strb	r2, [r3, #6]
 8001718:	e000      	b.n	800171c <remove_from_front+0x3e>
		return;
 800171a:	bf00      	nop
}
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <add_message_to_back>:
// add_message_to_back
//  This function will add message to the first open slot in the ring buffer. Note no
//  error checking is done in this function, so it will need to be done somewhere else
//  before calling this function
void add_message_to_back(CAN_MSG_RING_BUFFER* buffer, CAN_MSG* message)
{
 8001722:	b580      	push	{r7, lr}
 8001724:	b084      	sub	sp, #16
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
 800172a:	6039      	str	r1, [r7, #0]
	CAN_MSG* buffer_message;
	U8 c;

	// set the message in the next open element in the buffer to message_to_add (by value, not by reference)
	buffer_message = get_from_buffer(buffer, buffer->fill_level);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	799b      	ldrb	r3, [r3, #6]
 8001730:	4619      	mov	r1, r3
 8001732:	6878      	ldr	r0, [r7, #4]
 8001734:	f7ff ffb7 	bl	80016a6 <get_from_buffer>
 8001738:	60b8      	str	r0, [r7, #8]

	buffer_message->id = message->id;
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	601a      	str	r2, [r3, #0]
	buffer_message->dlc = message->dlc;
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	795a      	ldrb	r2, [r3, #5]
 8001746:	68bb      	ldr	r3, [r7, #8]
 8001748:	715a      	strb	r2, [r3, #5]
	buffer_message->rtr_bit = message->rtr_bit;
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	791a      	ldrb	r2, [r3, #4]
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	711a      	strb	r2, [r3, #4]

	for (c = 0; c < buffer_message->dlc; c++)
 8001752:	2300      	movs	r3, #0
 8001754:	73fb      	strb	r3, [r7, #15]
 8001756:	e00b      	b.n	8001770 <add_message_to_back+0x4e>
	{
		buffer_message->data[c] = message->data[c];
 8001758:	7bfa      	ldrb	r2, [r7, #15]
 800175a:	7bfb      	ldrb	r3, [r7, #15]
 800175c:	6839      	ldr	r1, [r7, #0]
 800175e:	440a      	add	r2, r1
 8001760:	7991      	ldrb	r1, [r2, #6]
 8001762:	68ba      	ldr	r2, [r7, #8]
 8001764:	4413      	add	r3, r2
 8001766:	460a      	mov	r2, r1
 8001768:	719a      	strb	r2, [r3, #6]
	for (c = 0; c < buffer_message->dlc; c++)
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	3301      	adds	r3, #1
 800176e:	73fb      	strb	r3, [r7, #15]
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	795b      	ldrb	r3, [r3, #5]
 8001774:	7bfa      	ldrb	r2, [r7, #15]
 8001776:	429a      	cmp	r2, r3
 8001778:	d3ee      	bcc.n	8001758 <add_message_to_back+0x36>
	}

	// adjust the fill_level to reflect the new message added
	buffer->fill_level++;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	799b      	ldrb	r3, [r3, #6]
 800177e:	3301      	adds	r3, #1
 8001780:	b2da      	uxtb	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	719a      	strb	r2, [r3, #6]
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <dlm_init>:

// dlm_init
//  This function will handle power-on behavior, all completely TBD
//  according to everthing else the module does
void dlm_init(CAN_HandleTypeDef* hcan_ptr0, CAN_HandleTypeDef* hcan_ptr1)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
    // init GopherCAN
	dlm_hcan0 = hcan_ptr0;
 800179a:	4a26      	ldr	r2, [pc, #152]	; (8001834 <dlm_init+0xa4>)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6013      	str	r3, [r2, #0]
	dlm_hcan1 = hcan_ptr1;
 80017a0:	4a25      	ldr	r2, [pc, #148]	; (8001838 <dlm_init+0xa8>)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	6013      	str	r3, [r2, #0]

	// initialize CAN
	// NOTE: CAN will also need to be added in CubeMX and code must be generated
	// Check the STM_CAN repo for the file "F0xx CAN Config Settings.pptx" for the correct settings
	if (init_can(dlm_hcan0, DLM_ID)
 80017a6:	4b23      	ldr	r3, [pc, #140]	; (8001834 <dlm_init+0xa4>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	2101      	movs	r1, #1
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff f883 	bl	80008b8 <init_can>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d108      	bne.n	80017ca <dlm_init+0x3a>
			|| init_can(dlm_hcan1, DLM_ID))
 80017b8:	4b1f      	ldr	r3, [pc, #124]	; (8001838 <dlm_init+0xa8>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2101      	movs	r1, #1
 80017be:	4618      	mov	r0, r3
 80017c0:	f7ff f87a 	bl	80008b8 <init_can>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d000      	beq.n	80017cc <dlm_init+0x3c>
	{
		// an error has occurred, stay here
		while (1);
 80017ca:	e7fe      	b.n	80017ca <dlm_init+0x3a>
	}

	// Declare which bus is which using define_can_bus
	define_can_bus(dlm_hcan1, GCAN0, 0);
 80017cc:	4b1a      	ldr	r3, [pc, #104]	; (8001838 <dlm_init+0xa8>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2200      	movs	r2, #0
 80017d2:	2100      	movs	r1, #0
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff fde1 	bl	800139c <define_can_bus>
	define_can_bus(dlm_hcan0, GCAN1, 1);
 80017da:	4b16      	ldr	r3, [pc, #88]	; (8001834 <dlm_init+0xa4>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2201      	movs	r2, #1
 80017e0:	2101      	movs	r1, #1
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fdda 	bl	800139c <define_can_bus>

	// enable the tester variables
	u8_tester.update_enabled = TRUE;
 80017e8:	4b14      	ldr	r3, [pc, #80]	; (800183c <dlm_init+0xac>)
 80017ea:	2201      	movs	r2, #1
 80017ec:	711a      	strb	r2, [r3, #4]
	u16_tester.update_enabled = TRUE;
 80017ee:	4b14      	ldr	r3, [pc, #80]	; (8001840 <dlm_init+0xb0>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	711a      	strb	r2, [r3, #4]
	u32_tester.update_enabled = TRUE;
 80017f4:	4b13      	ldr	r3, [pc, #76]	; (8001844 <dlm_init+0xb4>)
 80017f6:	2201      	movs	r2, #1
 80017f8:	711a      	strb	r2, [r3, #4]
	u64_tester.update_enabled = TRUE;
 80017fa:	4b13      	ldr	r3, [pc, #76]	; (8001848 <dlm_init+0xb8>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	711a      	strb	r2, [r3, #4]
	s8_tester.update_enabled = TRUE;
 8001800:	4b12      	ldr	r3, [pc, #72]	; (800184c <dlm_init+0xbc>)
 8001802:	2201      	movs	r2, #1
 8001804:	711a      	strb	r2, [r3, #4]
	s16_tester.update_enabled = TRUE;
 8001806:	4b12      	ldr	r3, [pc, #72]	; (8001850 <dlm_init+0xc0>)
 8001808:	2201      	movs	r2, #1
 800180a:	711a      	strb	r2, [r3, #4]
	s32_tester.update_enabled = TRUE;
 800180c:	4b11      	ldr	r3, [pc, #68]	; (8001854 <dlm_init+0xc4>)
 800180e:	2201      	movs	r2, #1
 8001810:	711a      	strb	r2, [r3, #4]
	s64_tester.update_enabled = TRUE;
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <dlm_init+0xc8>)
 8001814:	2201      	movs	r2, #1
 8001816:	711a      	strb	r2, [r3, #4]
	float_tester.update_enabled = TRUE;
 8001818:	4b10      	ldr	r3, [pc, #64]	; (800185c <dlm_init+0xcc>)
 800181a:	2201      	movs	r2, #1
 800181c:	711a      	strb	r2, [r3, #4]

    manage_data_aquisition_init(&ram_data);
 800181e:	4810      	ldr	r0, [pc, #64]	; (8001860 <dlm_init+0xd0>)
 8001820:	f000 f854 	bl	80018cc <manage_data_aquisition_init>
    move_ram_data_to_storage_init(&ram_data);
 8001824:	480e      	ldr	r0, [pc, #56]	; (8001860 <dlm_init+0xd0>)
 8001826:	f000 fa93 	bl	8001d50 <move_ram_data_to_storage_init>
}
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	200047c0 	.word	0x200047c0
 8001838:	200047c4 	.word	0x200047c4
 800183c:	200040a8 	.word	0x200040a8
 8001840:	200046fc 	.word	0x200046fc
 8001844:	20004720 	.word	0x20004720
 8001848:	200044c8 	.word	0x200044c8
 800184c:	200047ac 	.word	0x200047ac
 8001850:	20004710 	.word	0x20004710
 8001854:	200046f0 	.word	0x200046f0
 8001858:	20004798 	.word	0x20004798
 800185c:	2000472c 	.word	0x2000472c
 8001860:	200000d8 	.word	0x200000d8

08001864 <manage_data_aquisition>:
//
// Call FRQ:
//  This function will need to be called at the maximum parameter
//  request rate the DLM should support.
void manage_data_aquisition()
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
    request_all_buckets();
 8001868:	f000 f8fc 	bl	8001a64 <request_all_buckets>
    store_new_data();
 800186c:	f000 f93c 	bl	8001ae8 <store_new_data>
}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}

08001874 <move_ram_data_to_storage>:
//  involve many factors including:
//   - the max amount of lost data that we are willing to take
//   - the size of the RAM buffer and how long that will take to fill up
//   - how many write cycles to the persistent storage we are ok giving up
void move_ram_data_to_storage()
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
    // TODO Use some logic to determine when the best time is to write to storage. Right
	// now it just writes every second
	if (counter == 1000)
 8001878:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <move_ram_data_to_storage+0x2c>)
 800187a:	881b      	ldrh	r3, [r3, #0]
 800187c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001880:	d105      	bne.n	800188e <move_ram_data_to_storage+0x1a>
	{
		write_data_to_storage();
 8001882:	f000 fa75 	bl	8001d70 <write_data_to_storage>
		counter = 0;
 8001886:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <move_ram_data_to_storage+0x2c>)
 8001888:	2200      	movs	r2, #0
 800188a:	801a      	strh	r2, [r3, #0]
	else
	{
		counter++;
	}

}
 800188c:	e005      	b.n	800189a <move_ram_data_to_storage+0x26>
		counter++;
 800188e:	4b04      	ldr	r3, [pc, #16]	; (80018a0 <move_ram_data_to_storage+0x2c>)
 8001890:	881b      	ldrh	r3, [r3, #0]
 8001892:	3301      	adds	r3, #1
 8001894:	b29a      	uxth	r2, r3
 8001896:	4b02      	ldr	r3, [pc, #8]	; (80018a0 <move_ram_data_to_storage+0x2c>)
 8001898:	801a      	strh	r2, [r3, #0]
}
 800189a:	bf00      	nop
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	200000e4 	.word	0x200000e4

080018a4 <can_service_loop>:
//  if it has been recieved
//
// Call FRQ:
//  100us because we can
void can_service_loop()
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	//service_can_rx_hardware(dlm_hcan0, CAN_RX_FIFO1);
	//service_can_rx_hardware(dlm_hcan1, CAN_RX_FIFO0);
	//service_can_rx_hardware(dlm_hcan1, CAN_RX_FIFO1);

	// handle each RX message in the buffer
	if (service_can_rx_buffer())
 80018a8:	f7ff faf2 	bl	8000e90 <service_can_rx_buffer>
	{
		// an error has occurred
	}

	service_can_tx_hardware(dlm_hcan0);
 80018ac:	4b05      	ldr	r3, [pc, #20]	; (80018c4 <can_service_loop+0x20>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fa63 	bl	8000d7c <service_can_tx_hardware>
	service_can_tx_hardware(dlm_hcan1);
 80018b6:	4b04      	ldr	r3, [pc, #16]	; (80018c8 <can_service_loop+0x24>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fa5e 	bl	8000d7c <service_can_tx_hardware>
}
 80018c0:	bf00      	nop
 80018c2:	bd80      	pop	{r7, pc}
 80018c4:	200047c0 	.word	0x200047c0
 80018c8:	200047c4 	.word	0x200047c4

080018cc <manage_data_aquisition_init>:

// manage_data_aquisition_init
//  Assign the pointer to the head node, set up the CAN commands, and tell the DAMs to start
//  defining their buckets
void manage_data_aquisition_init(DATA_INFO_NODE* ram_data)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af04      	add	r7, sp, #16
 80018d2:	6078      	str	r0, [r7, #4]
    ram_data_head = ram_data;
 80018d4:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <manage_data_aquisition_init+0x48>)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6013      	str	r3, [r2, #0]

    // Add the correct CAN command functions
    add_custom_can_func(ADD_PARAM_TO_BUCKET, &add_param_to_bucket, TRUE, NULL);
 80018da:	2300      	movs	r3, #0
 80018dc:	2201      	movs	r2, #1
 80018de:	490e      	ldr	r1, [pc, #56]	; (8001918 <manage_data_aquisition_init+0x4c>)
 80018e0:	2003      	movs	r0, #3
 80018e2:	f7ff fa1b 	bl	8000d1c <add_custom_can_func>
    add_custom_can_func(ASSIGN_BUCKET_TO_FRQ, &assign_bucket_to_frq, TRUE, NULL);
 80018e6:	2300      	movs	r3, #0
 80018e8:	2201      	movs	r2, #1
 80018ea:	490c      	ldr	r1, [pc, #48]	; (800191c <manage_data_aquisition_init+0x50>)
 80018ec:	2004      	movs	r0, #4
 80018ee:	f7ff fa15 	bl	8000d1c <add_custom_can_func>

    // Send CAN commands to all modules (specifically to the DAMs) that
    // this module is ready to be interacted with to add buckets
    send_can_command(PRIO_HIGH, DAM_ID, SEND_BUCKET_PARAMS, 0, 0, 0, 0);
 80018f2:	2300      	movs	r3, #0
 80018f4:	9302      	str	r3, [sp, #8]
 80018f6:	2300      	movs	r3, #0
 80018f8:	9301      	str	r3, [sp, #4]
 80018fa:	2300      	movs	r3, #0
 80018fc:	9300      	str	r3, [sp, #0]
 80018fe:	2300      	movs	r3, #0
 8001900:	2205      	movs	r2, #5
 8001902:	2102      	movs	r1, #2
 8001904:	2000      	movs	r0, #0
 8001906:	f7ff f8b5 	bl	8000a74 <send_can_command>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	200047c8 	.word	0x200047c8
 8001918:	08001921 	.word	0x08001921
 800191c:	080019fd 	.word	0x080019fd

08001920 <add_param_to_bucket>:
//  This function is a CAN command, designed to be activated by the DAM. When
//  called, this will add the param inputted to the correct bucket with the assosiated
//  DAM included. Built to handle a general amount of DAMs, params, and buckets
void add_param_to_bucket(U8 sending_dam, void* UNUSED,
    U8 param_id_msb, U8 param_id_lsb, U8 bucket_id, U8 UNUSED3)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6039      	str	r1, [r7, #0]
 8001928:	4611      	mov	r1, r2
 800192a:	461a      	mov	r2, r3
 800192c:	4603      	mov	r3, r0
 800192e:	71fb      	strb	r3, [r7, #7]
 8001930:	460b      	mov	r3, r1
 8001932:	71bb      	strb	r3, [r7, #6]
 8001934:	4613      	mov	r3, r2
 8001936:	717b      	strb	r3, [r7, #5]
	BUCKET_NODE* above_bucket_node = &bucket_list_head;
 8001938:	4b2f      	ldr	r3, [pc, #188]	; (80019f8 <add_param_to_bucket+0xd8>)
 800193a:	617b      	str	r3, [r7, #20]
    BUCKET_NODE* bucket_node = bucket_list_head.next;
 800193c:	4b2e      	ldr	r3, [pc, #184]	; (80019f8 <add_param_to_bucket+0xd8>)
 800193e:	68db      	ldr	r3, [r3, #12]
 8001940:	613b      	str	r3, [r7, #16]
    U16_LIST_NODE* param_node;
    U16 param_id;

    // create the param_id from the two 8-bit chunks
    param_id = (param_id_msb << BITS_IN_BYTE) | param_id_lsb;
 8001942:	79bb      	ldrb	r3, [r7, #6]
 8001944:	021b      	lsls	r3, r3, #8
 8001946:	b21a      	sxth	r2, r3
 8001948:	797b      	ldrb	r3, [r7, #5]
 800194a:	b21b      	sxth	r3, r3
 800194c:	4313      	orrs	r3, r2
 800194e:	b21b      	sxth	r3, r3
 8001950:	81fb      	strh	r3, [r7, #14]

    // check if there exists a bucket with this ID on this DAM in the bucket list
    while (bucket_node != NULL)
 8001952:	e00f      	b.n	8001974 <add_param_to_bucket+0x54>
    {
        if ((bucket_node->bucket.dam_id == sending_dam)
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	79fa      	ldrb	r2, [r7, #7]
 800195a:	429a      	cmp	r2, r3
 800195c:	d105      	bne.n	800196a <add_param_to_bucket+0x4a>
            && (bucket_node->bucket.bucket_id == bucket_id))
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	785b      	ldrb	r3, [r3, #1]
 8001962:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001966:	429a      	cmp	r2, r3
 8001968:	d008      	beq.n	800197c <add_param_to_bucket+0x5c>
            // This is the correct bucket. Move on to the next step
            break;
        }

        // this is not the correct bucket. Try the next one
        above_bucket_node = bucket_node;
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	617b      	str	r3, [r7, #20]
        bucket_node = bucket_node->next;
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	68db      	ldr	r3, [r3, #12]
 8001972:	613b      	str	r3, [r7, #16]
    while (bucket_node != NULL)
 8001974:	693b      	ldr	r3, [r7, #16]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1ec      	bne.n	8001954 <add_param_to_bucket+0x34>
 800197a:	e000      	b.n	800197e <add_param_to_bucket+0x5e>
            break;
 800197c:	bf00      	nop
    }

    // if the bucket does not exist, make a new one and use it
    if (bucket_node == NULL)
 800197e:	693b      	ldr	r3, [r7, #16]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d11d      	bne.n	80019c0 <add_param_to_bucket+0xa0>
    {
        bucket_node = (BUCKET_NODE*)malloc(sizeof(BUCKET_NODE));
 8001984:	2010      	movs	r0, #16
 8001986:	f004 f949 	bl	8005c1c <malloc>
 800198a:	4603      	mov	r3, r0
 800198c:	613b      	str	r3, [r7, #16]

        // test if malloc failed
        if (bucket_node == NULL)
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d02b      	beq.n	80019ec <add_param_to_bucket+0xcc>
            // TODO handle a malloc error
            return;
        }

        // this is needed to make sure the list knows to stop at the end
        bucket_node->next = NULL;
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	2200      	movs	r2, #0
 8001998:	60da      	str	r2, [r3, #12]
        bucket_node->bucket.param_ids = NULL;
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	2200      	movs	r2, #0
 800199e:	609a      	str	r2, [r3, #8]

        // set the details of this new bucket
        bucket_node->bucket.dam_id = sending_dam;
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	79fa      	ldrb	r2, [r7, #7]
 80019a4:	701a      	strb	r2, [r3, #0]
        bucket_node->bucket.bucket_id = bucket_id;
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	f897 2020 	ldrb.w	r2, [r7, #32]
 80019ac:	705a      	strb	r2, [r3, #1]

        // Disable this bucket by setting the ms_between_requests to 0
        bucket_node->bucket.ms_between_requests = 0;
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	2200      	movs	r2, #0
 80019b2:	805a      	strh	r2, [r3, #2]
        bucket_node->bucket.last_request = 0;
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	2200      	movs	r2, #0
 80019b8:	605a      	str	r2, [r3, #4]

        // set the above node to this new node
        above_bucket_node->next = bucket_node;
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	60da      	str	r2, [r3, #12]

    // Check to make sure this parameter is not already in the list
    // TODO

    // malloc some new memory for the U16 node to store the parameter
    param_node = (U16_LIST_NODE*)malloc(sizeof(U16_LIST_NODE));
 80019c0:	200c      	movs	r0, #12
 80019c2:	f004 f92b 	bl	8005c1c <malloc>
 80019c6:	4603      	mov	r3, r0
 80019c8:	60bb      	str	r3, [r7, #8]

    // test if malloc failed
    if (param_node == NULL)
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d00f      	beq.n	80019f0 <add_param_to_bucket+0xd0>
        return;
    }

    // add this param to the front of the param linked list. It can be added to
    // the front because order does not matter in this list
    param_node->next = bucket_node->bucket.param_ids;
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	605a      	str	r2, [r3, #4]
    bucket_node->bucket.param_ids = param_node;
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	68ba      	ldr	r2, [r7, #8]
 80019dc:	609a      	str	r2, [r3, #8]

    // set the details of the param_node
    param_node->data = param_id;
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	89fa      	ldrh	r2, [r7, #14]
 80019e2:	801a      	strh	r2, [r3, #0]
    param_node->pending_responce = FALSE;
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2200      	movs	r2, #0
 80019e8:	721a      	strb	r2, [r3, #8]
 80019ea:	e002      	b.n	80019f2 <add_param_to_bucket+0xd2>
            return;
 80019ec:	bf00      	nop
 80019ee:	e000      	b.n	80019f2 <add_param_to_bucket+0xd2>
        return;
 80019f0:	bf00      	nop


}
 80019f2:	3718      	adds	r7, #24
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200000e8 	.word	0x200000e8

080019fc <assign_bucket_to_frq>:
// assign_bucket_to_frq
//  This will take the inputted DAM and bucket ID and set the time to wait between each request
//  in ms. Designed to be called as a CAN command coming from a DAM
void assign_bucket_to_frq(U8 sending_dam, void* UNUSED,
    U8 bucket_id, U8 ms_between_requests_msb, U8 ms_between_requests_lsb, U8 UNUSED3)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b085      	sub	sp, #20
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6039      	str	r1, [r7, #0]
 8001a04:	4611      	mov	r1, r2
 8001a06:	461a      	mov	r2, r3
 8001a08:	4603      	mov	r3, r0
 8001a0a:	71fb      	strb	r3, [r7, #7]
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	71bb      	strb	r3, [r7, #6]
 8001a10:	4613      	mov	r3, r2
 8001a12:	717b      	strb	r3, [r7, #5]
	// Skip the head node when searching
    BUCKET_NODE* bucket_node = bucket_list_head.next;
 8001a14:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <assign_bucket_to_frq+0x64>)
 8001a16:	68db      	ldr	r3, [r3, #12]
 8001a18:	60fb      	str	r3, [r7, #12]
    U16 ms_between_requests;

    // create the U16 for ms_between_requests out of the 2 U8s
    ms_between_requests = (ms_between_requests_msb << BITS_IN_BYTE) | ms_between_requests_lsb;
 8001a1a:	797b      	ldrb	r3, [r7, #5]
 8001a1c:	021b      	lsls	r3, r3, #8
 8001a1e:	b21a      	sxth	r2, r3
 8001a20:	7e3b      	ldrb	r3, [r7, #24]
 8001a22:	b21b      	sxth	r3, r3
 8001a24:	4313      	orrs	r3, r2
 8001a26:	b21b      	sxth	r3, r3
 8001a28:	817b      	strh	r3, [r7, #10]

    // check if there exists a bucket with this ID on this DAM in the bucket list
    while (bucket_node != NULL)
 8001a2a:	e010      	b.n	8001a4e <assign_bucket_to_frq+0x52>
    {
        if ((bucket_node->bucket.dam_id == sending_dam)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	79fa      	ldrb	r2, [r7, #7]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d108      	bne.n	8001a48 <assign_bucket_to_frq+0x4c>
            && (bucket_node->bucket.bucket_id == bucket_id))
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	785b      	ldrb	r3, [r3, #1]
 8001a3a:	79ba      	ldrb	r2, [r7, #6]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d103      	bne.n	8001a48 <assign_bucket_to_frq+0x4c>
        {
            // This is the correct bucket. Assign the ms_between_request variable in the struct as needed
            bucket_node->bucket.ms_between_requests = ms_between_requests;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	897a      	ldrh	r2, [r7, #10]
 8001a44:	805a      	strh	r2, [r3, #2]
            return;
 8001a46:	e005      	b.n	8001a54 <assign_bucket_to_frq+0x58>
        }

        // this is not the correct bucket. Try the next one
        bucket_node = bucket_node->next;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	60fb      	str	r3, [r7, #12]
    while (bucket_node != NULL)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d1eb      	bne.n	8001a2c <assign_bucket_to_frq+0x30>
    }

    // The correct bucket was not found. Return
}
 8001a54:	3714      	adds	r7, #20
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	200000e8 	.word	0x200000e8

08001a64 <request_all_buckets>:

// request_all_buckets
//  Function to run through the list of buckets and checks if they need to be requested. If they do,
//  request it
void request_all_buckets()
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af04      	add	r7, sp, #16
	// Skip the head node
    BUCKET_NODE* bucket_node = bucket_list_head.next;
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ae4 <request_all_buckets+0x80>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	607b      	str	r3, [r7, #4]
    U16_LIST_NODE* param_node;

    while(bucket_node != NULL)
 8001a70:	e031      	b.n	8001ad6 <request_all_buckets+0x72>
    {
        // check if it is the correct time to send a new message. 0ms between requests means the
        // bucket is not fully initialized
        if ((bucket_node->bucket.ms_between_requests != 0)
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	885b      	ldrh	r3, [r3, #2]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d02a      	beq.n	8001ad0 <request_all_buckets+0x6c>
            && (HAL_GetTick() >= bucket_node->bucket.last_request + bucket_node->bucket.ms_between_requests))
 8001a7a:	f000 fe23 	bl	80026c4 <HAL_GetTick>
 8001a7e:	4601      	mov	r1, r0
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	8852      	ldrh	r2, [r2, #2]
 8001a88:	4413      	add	r3, r2
 8001a8a:	4299      	cmp	r1, r3
 8001a8c:	d320      	bcc.n	8001ad0 <request_all_buckets+0x6c>
        {
            // send the command to request the bucket
            if (send_can_command(PRIO_HIGH, bucket_node->bucket.dam_id,
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	7819      	ldrb	r1, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	785a      	ldrb	r2, [r3, #1]
 8001a96:	2300      	movs	r3, #0
 8001a98:	9302      	str	r3, [sp, #8]
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	4613      	mov	r3, r2
 8001aa4:	2206      	movs	r2, #6
 8001aa6:	2000      	movs	r0, #0
 8001aa8:	f7fe ffe4 	bl	8000a74 <send_can_command>
            {
                // TODO error handling
            }

            // set the pending responce flag for each parameter in this bucket to true
            param_node = bucket_node->bucket.param_ids;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	603b      	str	r3, [r7, #0]
            while (param_node != NULL)
 8001ab2:	e005      	b.n	8001ac0 <request_all_buckets+0x5c>
            {
                param_node->pending_responce = TRUE;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	721a      	strb	r2, [r3, #8]
                param_node = param_node->next;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	685b      	ldr	r3, [r3, #4]
 8001abe:	603b      	str	r3, [r7, #0]
            while (param_node != NULL)
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d1f6      	bne.n	8001ab4 <request_all_buckets+0x50>
            }

            // update the last request tick
            bucket_node->bucket.last_request = HAL_GetTick();
 8001ac6:	f000 fdfd 	bl	80026c4 <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	605a      	str	r2, [r3, #4]
        }

        // move on to the next bucket
        bucket_node = bucket_node->next;
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	607b      	str	r3, [r7, #4]
    while(bucket_node != NULL)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1ca      	bne.n	8001a72 <request_all_buckets+0xe>
    }
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	200000e8 	.word	0x200000e8

08001ae8 <store_new_data>:
// store_new_data
//  Function to figure out what data stored in the GopherCAN parameters is new
//  based on data in the bucket linked list. If it deturmines the data is new,
//  store that data to the data ring buffer
void store_new_data()
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
	// Skip the head node
    BUCKET_NODE* bucket_node = bucket_list_head.next;
 8001aee:	4b1c      	ldr	r3, [pc, #112]	; (8001b60 <store_new_data+0x78>)
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	60fb      	str	r3, [r7, #12]
    U16_LIST_NODE* param_node;
    CAN_INFO_STRUCT* param_info;

    // For each parameter in each bucket, check if the last time it was
    // recieved is sooner than its bucket was requested and has not been already written
    while (bucket_node != NULL)
 8001af4:	e02e      	b.n	8001b54 <store_new_data+0x6c>
    {
        param_node = bucket_node->bucket.param_ids;
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	60bb      	str	r3, [r7, #8]

        // run through each parameter in the bucket
        while (param_node != NULL)
 8001afc:	e024      	b.n	8001b48 <store_new_data+0x60>
        {
            // get the CAN_INFO_STRUCT related to this parameter. Data stores the parameter ID in the node struct
            param_info = (CAN_INFO_STRUCT*)(all_parameter_structs[param_node->data]);
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	881b      	ldrh	r3, [r3, #0]
 8001b02:	461a      	mov	r2, r3
 8001b04:	4b17      	ldr	r3, [pc, #92]	; (8001b64 <store_new_data+0x7c>)
 8001b06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b0a:	607b      	str	r3, [r7, #4]

            // if the parameter is pending an update and the last RX of the param is after the
            // request was sent, it needs to be added to RAM
            if (param_node->pending_responce == TRUE
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	7a1b      	ldrb	r3, [r3, #8]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d116      	bne.n	8001b42 <store_new_data+0x5a>
                && param_info->last_rx >= bucket_node->bucket.last_request)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681a      	ldr	r2, [r3, #0]
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d310      	bcc.n	8001b42 <store_new_data+0x5a>
            {
                // add the param data to RAM
                if (add_param_to_ram(param_node, bucket_node))
 8001b20:	68f9      	ldr	r1, [r7, #12]
 8001b22:	68b8      	ldr	r0, [r7, #8]
 8001b24:	f000 f822 	bl	8001b6c <add_param_to_ram>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d006      	beq.n	8001b3c <store_new_data+0x54>
                {
                	// TODO error handling

                	// for now, turn on the onboard LED
                	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b34:	480c      	ldr	r0, [pc, #48]	; (8001b68 <store_new_data+0x80>)
 8001b36:	f001 ff05 	bl	8003944 <HAL_GPIO_WritePin>

                	return;
 8001b3a:	e00e      	b.n	8001b5a <store_new_data+0x72>
                }

                // disable the pending responce flag
                param_node->pending_responce = FALSE;
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	721a      	strb	r2, [r3, #8]
            }

            // move on to the next parameter
            param_node = param_node->next;
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	60bb      	str	r3, [r7, #8]
        while (param_node != NULL)
 8001b48:	68bb      	ldr	r3, [r7, #8]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d1d7      	bne.n	8001afe <store_new_data+0x16>
        }
        
        // move on to the next bucket
        bucket_node = bucket_node->next;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	60fb      	str	r3, [r7, #12]
    while (bucket_node != NULL)
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1cd      	bne.n	8001af6 <store_new_data+0xe>
    }
}
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}
 8001b60:	200000e8 	.word	0x200000e8
 8001b64:	20000000 	.word	0x20000000
 8001b68:	40020400 	.word	0x40020400

08001b6c <add_param_to_ram>:


// add_param_to_ram
//  Function to add the data of a specific parameter to the RAM buffer
S8 add_param_to_ram(U16_LIST_NODE* param_node, BUCKET_NODE* bucket_node)
{
 8001b6c:	b590      	push	{r4, r7, lr}
 8001b6e:	b08f      	sub	sp, #60	; 0x3c
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
 8001b74:	6039      	str	r1, [r7, #0]
    //  The size of the data can be obtained using the lookup table in GopherCAN

    DATA_INFO_NODE* data_node;
    CAN_INFO_STRUCT* can_param_struct;

    can_param_struct = (CAN_INFO_STRUCT*)(all_parameter_structs[param_node->data]);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	881b      	ldrh	r3, [r3, #0]
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b71      	ldr	r3, [pc, #452]	; (8001d44 <add_param_to_ram+0x1d8>)
 8001b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b82:	633b      	str	r3, [r7, #48]	; 0x30

    // Choose the correct type of data node based on the parameter data type, then malloc the memory needed
    switch (parameter_data_types[param_node->data])
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	881b      	ldrh	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4b6f      	ldr	r3, [pc, #444]	; (8001d48 <add_param_to_ram+0x1dc>)
 8001b8c:	5c9b      	ldrb	r3, [r3, r2]
 8001b8e:	3b01      	subs	r3, #1
 8001b90:	2b08      	cmp	r3, #8
 8001b92:	f200 80bd 	bhi.w	8001d10 <add_param_to_ram+0x1a4>
 8001b96:	a201      	add	r2, pc, #4	; (adr r2, 8001b9c <add_param_to_ram+0x30>)
 8001b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b9c:	08001bc1 	.word	0x08001bc1
 8001ba0:	08001be5 	.word	0x08001be5
 8001ba4:	08001c09 	.word	0x08001c09
 8001ba8:	08001c2d 	.word	0x08001c2d
 8001bac:	08001c55 	.word	0x08001c55
 8001bb0:	08001c7b 	.word	0x08001c7b
 8001bb4:	08001ca1 	.word	0x08001ca1
 8001bb8:	08001cc5 	.word	0x08001cc5
 8001bbc:	08001ced 	.word	0x08001ced
	{
	case UNSIGNED8: ;
        U8_DATA_NODE* u8_data_node = (U8_DATA_NODE*)malloc(sizeof(U8_DATA_NODE));
 8001bc0:	2010      	movs	r0, #16
 8001bc2:	f004 f82b 	bl	8005c1c <malloc>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	60fb      	str	r3, [r7, #12]

        // check for malloc failure
        if (u8_data_node == NULL)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d102      	bne.n	8001bd6 <add_param_to_ram+0x6a>
        {
            return DLM_MALLOC_ERROR;
 8001bd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001bd4:	e0b1      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		u8_data_node->data = ((U8_CAN_STRUCT*)(can_param_struct))->data;
 8001bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bd8:	799a      	ldrb	r2, [r3, #6]
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	731a      	strb	r2, [r3, #12]
        data_node = (DATA_INFO_NODE*)u8_data_node;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001be2:	e098      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case UNSIGNED16: ;
		U16_DATA_NODE* u16_data_node = (U16_DATA_NODE*)malloc(sizeof(U16_DATA_NODE));
 8001be4:	2010      	movs	r0, #16
 8001be6:	f004 f819 	bl	8005c1c <malloc>
 8001bea:	4603      	mov	r3, r0
 8001bec:	613b      	str	r3, [r7, #16]

        // check for malloc failure
        if (u16_data_node == NULL)
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d102      	bne.n	8001bfa <add_param_to_ram+0x8e>
        {
            return DLM_MALLOC_ERROR;
 8001bf4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bf8:	e09f      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		u16_data_node->data = ((U16_CAN_STRUCT*)(can_param_struct))->data;
 8001bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bfc:	88da      	ldrh	r2, [r3, #6]
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	819a      	strh	r2, [r3, #12]
        data_node = (DATA_INFO_NODE*)u16_data_node;
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001c06:	e086      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case UNSIGNED32: ;
		U32_DATA_NODE* u32_data_node = (U32_DATA_NODE*)malloc(sizeof(U32_DATA_NODE));
 8001c08:	2010      	movs	r0, #16
 8001c0a:	f004 f807 	bl	8005c1c <malloc>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	617b      	str	r3, [r7, #20]

        // check for malloc failure
        if (u32_data_node == NULL)
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d102      	bne.n	8001c1e <add_param_to_ram+0xb2>
        {
            return DLM_MALLOC_ERROR;
 8001c18:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1c:	e08d      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		u32_data_node->data = ((U32_CAN_STRUCT*)(can_param_struct))->data;
 8001c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c20:	689a      	ldr	r2, [r3, #8]
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	60da      	str	r2, [r3, #12]
        data_node = (DATA_INFO_NODE*)u32_data_node;
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001c2a:	e074      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case UNSIGNED64: ;
		U64_DATA_NODE* u64_data_node = (U64_DATA_NODE*)malloc(sizeof(U64_DATA_NODE));
 8001c2c:	2018      	movs	r0, #24
 8001c2e:	f003 fff5 	bl	8005c1c <malloc>
 8001c32:	4603      	mov	r3, r0
 8001c34:	61bb      	str	r3, [r7, #24]

        // check for malloc failure
        if (u64_data_node == NULL)
 8001c36:	69bb      	ldr	r3, [r7, #24]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d102      	bne.n	8001c42 <add_param_to_ram+0xd6>
        {
            return DLM_MALLOC_ERROR;
 8001c3c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c40:	e07b      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		u64_data_node->data = ((U64_CAN_STRUCT*)(can_param_struct))->data;
 8001c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c44:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001c48:	69ba      	ldr	r2, [r7, #24]
 8001c4a:	e9c2 3404 	strd	r3, r4, [r2, #16]
        data_node = (DATA_INFO_NODE*)u64_data_node;
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001c52:	e060      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case SIGNED8: ;
		S8_DATA_NODE* s8_data_node = (S8_DATA_NODE*)malloc(sizeof(S8_DATA_NODE));
 8001c54:	2010      	movs	r0, #16
 8001c56:	f003 ffe1 	bl	8005c1c <malloc>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	61fb      	str	r3, [r7, #28]

        // check for malloc failure
        if (s8_data_node == NULL)
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d102      	bne.n	8001c6a <add_param_to_ram+0xfe>
        {
            return DLM_MALLOC_ERROR;
 8001c64:	f04f 33ff 	mov.w	r3, #4294967295
 8001c68:	e067      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		s8_data_node->data = ((S8_CAN_STRUCT*)(can_param_struct))->data;
 8001c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6c:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	731a      	strb	r2, [r3, #12]
        data_node = (DATA_INFO_NODE*)s8_data_node;
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001c78:	e04d      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case SIGNED16: ;
		S16_DATA_NODE* s16_data_node = (S16_DATA_NODE*)malloc(sizeof(S16_DATA_NODE));
 8001c7a:	2010      	movs	r0, #16
 8001c7c:	f003 ffce 	bl	8005c1c <malloc>
 8001c80:	4603      	mov	r3, r0
 8001c82:	623b      	str	r3, [r7, #32]

        // check for malloc failure
        if (s16_data_node == NULL)
 8001c84:	6a3b      	ldr	r3, [r7, #32]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d102      	bne.n	8001c90 <add_param_to_ram+0x124>
        {
            return DLM_MALLOC_ERROR;
 8001c8a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c8e:	e054      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		s16_data_node->data = ((S16_CAN_STRUCT*)(can_param_struct))->data;
 8001c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c92:	f9b3 2006 	ldrsh.w	r2, [r3, #6]
 8001c96:	6a3b      	ldr	r3, [r7, #32]
 8001c98:	819a      	strh	r2, [r3, #12]
        data_node = (DATA_INFO_NODE*)s16_data_node;
 8001c9a:	6a3b      	ldr	r3, [r7, #32]
 8001c9c:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001c9e:	e03a      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case SIGNED32: ;
		S32_DATA_NODE* s32_data_node = (S32_DATA_NODE*)malloc(sizeof(S32_DATA_NODE));
 8001ca0:	2010      	movs	r0, #16
 8001ca2:	f003 ffbb 	bl	8005c1c <malloc>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	627b      	str	r3, [r7, #36]	; 0x24

        // check for malloc failure
        if (s32_data_node == NULL)
 8001caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d102      	bne.n	8001cb6 <add_param_to_ram+0x14a>
        {
            return DLM_MALLOC_ERROR;
 8001cb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001cb4:	e041      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		s32_data_node->data = ((S32_CAN_STRUCT*)(can_param_struct))->data;
 8001cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cb8:	689a      	ldr	r2, [r3, #8]
 8001cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbc:	60da      	str	r2, [r3, #12]
        data_node = (DATA_INFO_NODE*)s32_data_node;
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc0:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001cc2:	e028      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case SIGNED64: ;
		S64_DATA_NODE* s64_data_node = (S64_DATA_NODE*)malloc(sizeof(S64_DATA_NODE));
 8001cc4:	2018      	movs	r0, #24
 8001cc6:	f003 ffa9 	bl	8005c1c <malloc>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	62bb      	str	r3, [r7, #40]	; 0x28

        // check for malloc failure
        if (s64_data_node == NULL)
 8001cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d102      	bne.n	8001cda <add_param_to_ram+0x16e>
        {
            return DLM_MALLOC_ERROR;
 8001cd4:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd8:	e02f      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		s64_data_node->data = ((S64_CAN_STRUCT*)(can_param_struct))->data;
 8001cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cdc:	e9d3 3402 	ldrd	r3, r4, [r3, #8]
 8001ce0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ce2:	e9c2 3404 	strd	r3, r4, [r2, #16]
        data_node = (DATA_INFO_NODE*)s64_data_node;
 8001ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce8:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001cea:	e014      	b.n	8001d16 <add_param_to_ram+0x1aa>

	case FLOATING: ;
		FLOAT_DATA_NODE* float_data_node = (FLOAT_DATA_NODE*)malloc(sizeof(FLOAT_DATA_NODE));
 8001cec:	2010      	movs	r0, #16
 8001cee:	f003 ff95 	bl	8005c1c <malloc>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	62fb      	str	r3, [r7, #44]	; 0x2c

        // check for malloc failure
        if (float_data_node == NULL)
 8001cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <add_param_to_ram+0x196>
        {
            return DLM_MALLOC_ERROR;
 8001cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8001d00:	e01b      	b.n	8001d3a <add_param_to_ram+0x1ce>
        }

		float_data_node->data = ((FLOAT_CAN_STRUCT*)(can_param_struct))->data;
 8001d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d04:	689a      	ldr	r2, [r3, #8]
 8001d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d08:	60da      	str	r2, [r3, #12]
        data_node = (DATA_INFO_NODE*)float_data_node;
 8001d0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d0c:	637b      	str	r3, [r7, #52]	; 0x34

        break;
 8001d0e:	e002      	b.n	8001d16 <add_param_to_ram+0x1aa>

	default:
		// the datatype is not found for some reason
        return DLM_DATATYPE_NOT_FOUND;
 8001d10:	f06f 0301 	mvn.w	r3, #1
 8001d14:	e011      	b.n	8001d3a <add_param_to_ram+0x1ce>
	}

    // set the time the data was taken as the time is was requested, as there is less
    // TX delay than RX delay
    data_node->data_time = bucket_node->bucket.last_request;
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d1c:	601a      	str	r2, [r3, #0]

    // the parameter id is stored in the data of the parameter node
    data_node->param = param_node->data;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	881a      	ldrh	r2, [r3, #0]
 8001d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d24:	809a      	strh	r2, [r3, #4]

    // add the new node to the front of the list, after the head node
    data_node->next = ram_data_head->next;
 8001d26:	4b09      	ldr	r3, [pc, #36]	; (8001d4c <add_param_to_ram+0x1e0>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d2e:	609a      	str	r2, [r3, #8]
    ram_data_head->next = data_node;
 8001d30:	4b06      	ldr	r3, [pc, #24]	; (8001d4c <add_param_to_ram+0x1e0>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001d36:	609a      	str	r2, [r3, #8]

    return DLM_SUCCESS;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	373c      	adds	r7, #60	; 0x3c
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd90      	pop	{r4, r7, pc}
 8001d42:	bf00      	nop
 8001d44:	20000000 	.word	0x20000000
 8001d48:	20000030 	.word	0x20000030
 8001d4c:	200047c8 	.word	0x200047c8

08001d50 <move_ram_data_to_storage_init>:


// move_ram_data_to_storage_init
//  TODO DOCS
void move_ram_data_to_storage_init(DATA_INFO_NODE* storage_ptr)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
    ram_data_head_ptr = storage_ptr;
 8001d58:	4a04      	ldr	r2, [pc, #16]	; (8001d6c <move_ram_data_to_storage_init+0x1c>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6013      	str	r3, [r2, #0]

    // TODO file name, metadata, lots of other things im sure
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	200047cc 	.word	0x200047cc

08001d70 <write_data_to_storage>:
// write_data_to_storage
//  Function to run through each data node in the ram_data linked list while adding the data
//  to the USB and deleting the node from the list. This function does not need to be thread
//  safe as the STM32 is single threaded
void write_data_to_storage()
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
    DATA_INFO_NODE* data_node_above = ram_data_head_ptr;
 8001d76:	4b0f      	ldr	r3, [pc, #60]	; (8001db4 <write_data_to_storage+0x44>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	613b      	str	r3, [r7, #16]
    DATA_INFO_NODE* data_node = ram_data_head_ptr->next;
 8001d7c:	4b0d      	ldr	r3, [pc, #52]	; (8001db4 <write_data_to_storage+0x44>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	617b      	str	r3, [r7, #20]

    // open the file
    // TODO

    // run through each data node in the RAM LL
    while (data_node != NULL)
 8001d84:	e00e      	b.n	8001da4 <write_data_to_storage+0x34>
    {
        // build the data string for this node
        build_data_string(data_point_str, data_node);
 8001d86:	463b      	mov	r3, r7
 8001d88:	6979      	ldr	r1, [r7, #20]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f000 f814 	bl	8001db8 <build_data_string>

        // append the file with this new string
        // TODO

        // remove the pointer from the LL
        data_node_above->next = data_node->next;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	689a      	ldr	r2, [r3, #8]
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	609a      	str	r2, [r3, #8]

        // free the memory for this node
        free_node_memory(data_node);
 8001d98:	6978      	ldr	r0, [r7, #20]
 8001d9a:	f000 f8e7 	bl	8001f6c <free_node_memory>

        // move on to the next data node
        data_node = data_node_above->next;
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	617b      	str	r3, [r7, #20]
    while (data_node != NULL)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d1ed      	bne.n	8001d86 <write_data_to_storage+0x16>
    }

    // close the file
    // TODO
}
 8001daa:	bf00      	nop
 8001dac:	3718      	adds	r7, #24
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	200047cc 	.word	0x200047cc

08001db8 <build_data_string>:
//  data point will be stored as a 16bit parameter id, 32bit time value representing
//  the ms from DLM startup, and 64bit double for the data value. This string is returned
//  in U8* data_str. This must have 14B of memory available, or else bad things will happen.
//  This function will also remove the data node from the LL
void build_data_string(U8 data_str[], DATA_INFO_NODE* data_node)
{
 8001db8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dba:	b087      	sub	sp, #28
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
    DPF_CONVERTER data_union;
    U8 c;

    // write the parameter to the first 2 bytes
    for (c = 0; c < STORAGE_PARAM_SIZE; c++)
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	75fb      	strb	r3, [r7, #23]
 8001dc6:	e010      	b.n	8001dea <build_data_string+0x32>
    {
        data_str[c] = (U8)(data_node->param >> (((STORAGE_PARAM_SIZE - 1) - c) * BITS_IN_BYTE));
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	889b      	ldrh	r3, [r3, #4]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	7dfb      	ldrb	r3, [r7, #23]
 8001dd0:	f1c3 0301 	rsb	r3, r3, #1
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	fa42 f103 	asr.w	r1, r2, r3
 8001dda:	7dfb      	ldrb	r3, [r7, #23]
 8001ddc:	687a      	ldr	r2, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	b2ca      	uxtb	r2, r1
 8001de2:	701a      	strb	r2, [r3, #0]
    for (c = 0; c < STORAGE_PARAM_SIZE; c++)
 8001de4:	7dfb      	ldrb	r3, [r7, #23]
 8001de6:	3301      	adds	r3, #1
 8001de8:	75fb      	strb	r3, [r7, #23]
 8001dea:	7dfb      	ldrb	r3, [r7, #23]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d9eb      	bls.n	8001dc8 <build_data_string+0x10>
    }

    // write the timestamp to the next 4 bytes
    for (c = 0; c < TIMESTAMP_SIZE; c++)
 8001df0:	2300      	movs	r3, #0
 8001df2:	75fb      	strb	r3, [r7, #23]
 8001df4:	e010      	b.n	8001e18 <build_data_string+0x60>
    {
        data_str[c + STORAGE_PARAM_SIZE] = (U8)(data_node->data_time >> (((TIMESTAMP_SIZE - 1) - c) * BITS_IN_BYTE));
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	7dfb      	ldrb	r3, [r7, #23]
 8001dfc:	f1c3 0303 	rsb	r3, r3, #3
 8001e00:	00db      	lsls	r3, r3, #3
 8001e02:	fa22 f103 	lsr.w	r1, r2, r3
 8001e06:	7dfb      	ldrb	r3, [r7, #23]
 8001e08:	3302      	adds	r3, #2
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	4413      	add	r3, r2
 8001e0e:	b2ca      	uxtb	r2, r1
 8001e10:	701a      	strb	r2, [r3, #0]
    for (c = 0; c < TIMESTAMP_SIZE; c++)
 8001e12:	7dfb      	ldrb	r3, [r7, #23]
 8001e14:	3301      	adds	r3, #1
 8001e16:	75fb      	strb	r3, [r7, #23]
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
 8001e1a:	2b03      	cmp	r3, #3
 8001e1c:	d9eb      	bls.n	8001df6 <build_data_string+0x3e>
    }

    // write the double of the data to the last 8 bytes
    data_union.d = convert_data_to_dpf(data_node);
 8001e1e:	6838      	ldr	r0, [r7, #0]
 8001e20:	f000 f82e 	bl	8001e80 <convert_data_to_dpf>
 8001e24:	eeb0 7b40 	vmov.f64	d7, d0
 8001e28:	ed87 7b02 	vstr	d7, [r7, #8]
    for (c = 0; c < DATA_SIZE; c++)
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	75fb      	strb	r3, [r7, #23]
 8001e30:	e01c      	b.n	8001e6c <build_data_string+0xb4>
    {
        data_str[c + STORAGE_PARAM_SIZE + TIMESTAMP_SIZE] = (U8)(data_union.u64 >> (((DATA_SIZE - 1) - c) * BITS_IN_BYTE));
 8001e32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e36:	7df9      	ldrb	r1, [r7, #23]
 8001e38:	f1c1 0107 	rsb	r1, r1, #7
 8001e3c:	00c9      	lsls	r1, r1, #3
 8001e3e:	f1c1 0620 	rsb	r6, r1, #32
 8001e42:	f1a1 0020 	sub.w	r0, r1, #32
 8001e46:	fa22 f401 	lsr.w	r4, r2, r1
 8001e4a:	fa03 f606 	lsl.w	r6, r3, r6
 8001e4e:	4334      	orrs	r4, r6
 8001e50:	fa23 f000 	lsr.w	r0, r3, r0
 8001e54:	4304      	orrs	r4, r0
 8001e56:	fa23 f501 	lsr.w	r5, r3, r1
 8001e5a:	7dfb      	ldrb	r3, [r7, #23]
 8001e5c:	3306      	adds	r3, #6
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	4413      	add	r3, r2
 8001e62:	b2e2      	uxtb	r2, r4
 8001e64:	701a      	strb	r2, [r3, #0]
    for (c = 0; c < DATA_SIZE; c++)
 8001e66:	7dfb      	ldrb	r3, [r7, #23]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	75fb      	strb	r3, [r7, #23]
 8001e6c:	7dfb      	ldrb	r3, [r7, #23]
 8001e6e:	2b07      	cmp	r3, #7
 8001e70:	d9df      	bls.n	8001e32 <build_data_string+0x7a>
    }
}
 8001e72:	bf00      	nop
 8001e74:	371c      	adds	r7, #28
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e7a:	0000      	movs	r0, r0
 8001e7c:	0000      	movs	r0, r0
	...

08001e80 <convert_data_to_dpf>:
// convert_data_to_dpf
//  Function to take in a data node, get the data stored in it, and return
//  the double precision float representation of that value to be stored on
//  the external USB
double convert_data_to_dpf(DATA_INFO_NODE* data_node)
{
 8001e80:	b590      	push	{r4, r7, lr}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
    // switch to get the data out of the data_node
    switch (parameter_data_types[data_node->param])
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	889b      	ldrh	r3, [r3, #4]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b36      	ldr	r3, [pc, #216]	; (8001f68 <convert_data_to_dpf+0xe8>)
 8001e90:	5c9b      	ldrb	r3, [r3, r2]
 8001e92:	3b01      	subs	r3, #1
 8001e94:	2b08      	cmp	r3, #8
 8001e96:	d85b      	bhi.n	8001f50 <convert_data_to_dpf+0xd0>
 8001e98:	a201      	add	r2, pc, #4	; (adr r2, 8001ea0 <convert_data_to_dpf+0x20>)
 8001e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e9e:	bf00      	nop
 8001ea0:	08001ec5 	.word	0x08001ec5
 8001ea4:	08001ed3 	.word	0x08001ed3
 8001ea8:	08001ee1 	.word	0x08001ee1
 8001eac:	08001eef 	.word	0x08001eef
 8001eb0:	08001f03 	.word	0x08001f03
 8001eb4:	08001f13 	.word	0x08001f13
 8001eb8:	08001f23 	.word	0x08001f23
 8001ebc:	08001f31 	.word	0x08001f31
 8001ec0:	08001f45 	.word	0x08001f45
	{
	case UNSIGNED8:
		return (double)(((U8_DATA_NODE*)data_node)->data);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	7b1b      	ldrb	r3, [r3, #12]
 8001ec8:	ee07 3a90 	vmov	s15, r3
 8001ecc:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001ed0:	e040      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case UNSIGNED16:
		return (double)(((U16_DATA_NODE*)data_node)->data);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	899b      	ldrh	r3, [r3, #12]
 8001ed6:	ee07 3a90 	vmov	s15, r3
 8001eda:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001ede:	e039      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case UNSIGNED32:
		return (double)(((U32_DATA_NODE*)data_node)->data);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	ee07 3a90 	vmov	s15, r3
 8001ee8:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001eec:	e032      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case UNSIGNED64:
		return (double)(((U64_DATA_NODE*)data_node)->data);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	4621      	mov	r1, r4
 8001ef8:	f7fe fb28 	bl	800054c <__aeabi_ul2d>
 8001efc:	ec41 0b17 	vmov	d7, r0, r1
 8001f00:	e028      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case SIGNED8:
		return (double)(((S8_DATA_NODE*)data_node)->data);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8001f08:	ee07 3a90 	vmov	s15, r3
 8001f0c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001f10:	e020      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case SIGNED16:
		return (double)(((S16_DATA_NODE*)data_node)->data);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001f18:	ee07 3a90 	vmov	s15, r3
 8001f1c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001f20:	e018      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case SIGNED32:
		return (double)(((S32_DATA_NODE*)data_node)->data);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	ee07 3a90 	vmov	s15, r3
 8001f2a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001f2e:	e011      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case SIGNED64:
		return (double)(((S64_DATA_NODE*)data_node)->data);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001f36:	4618      	mov	r0, r3
 8001f38:	4621      	mov	r1, r4
 8001f3a:	f7fe fb0f 	bl	800055c <__aeabi_l2d>
 8001f3e:	ec41 0b17 	vmov	d7, r0, r1
 8001f42:	e007      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	case FLOATING:
		return (double)(((FLOAT_DATA_NODE*)data_node)->data);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f4a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f4e:	e001      	b.n	8001f54 <convert_data_to_dpf+0xd4>

	default:
        // Something went wrong, just write 0 to data
		return 0;
 8001f50:	ed9f 7b03 	vldr	d7, [pc, #12]	; 8001f60 <convert_data_to_dpf+0xe0>
	}

    // this coude should not be reached, this is to make the compiler happy
    return 0;
}
 8001f54:	eeb0 0b47 	vmov.f64	d0, d7
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd90      	pop	{r4, r7, pc}
 8001f5e:	bf00      	nop
	...
 8001f68:	20000030 	.word	0x20000030

08001f6c <free_node_memory>:
// free_node_memory
//  Function that will free the memory used by each node in the RAM storage LL.
//  If there is a memory leak, blame this function. If there is no memory leak,
//  this function can be removed as it is a single line
void free_node_memory(DATA_INFO_NODE* data_node)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
    // Suposidly c is smart enough to know how much data was originally malloced, so
    // freeing should work no matter what type of storage node data_node really is
    free(data_node);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f003 fe59 	bl	8005c2c <free>
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	4a07      	ldr	r2, [pc, #28]	; (8001fb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001f94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	4a06      	ldr	r2, [pc, #24]	; (8001fb4 <vApplicationGetIdleTaskMemory+0x30>)
 8001f9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2280      	movs	r2, #128	; 0x80
 8001fa0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001fa2:	bf00      	nop
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	200000f8 	.word	0x200000f8
 8001fb4:	2000014c 	.word	0x2000014c

08001fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fb8:	b5b0      	push	{r4, r5, r7, lr}
 8001fba:	b08e      	sub	sp, #56	; 0x38
 8001fbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fbe:	f000 fb60 	bl	8002682 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fc2:	f000 f83d 	bl	8002040 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fc6:	f000 f903 	bl	80021d0 <MX_GPIO_Init>
  MX_CAN1_Init();
 8001fca:	f000 f895 	bl	80020f8 <MX_CAN1_Init>
  MX_CAN2_Init();
 8001fce:	f000 f8c9 	bl	8002164 <MX_CAN2_Init>
  /* USER CODE BEGIN 2 */

  dlm_init(&hcan1, &hcan2);
 8001fd2:	4915      	ldr	r1, [pc, #84]	; (8002028 <main+0x70>)
 8001fd4:	4815      	ldr	r0, [pc, #84]	; (800202c <main+0x74>)
 8001fd6:	f7ff fbdb 	bl	8001790 <dlm_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of can_loop_task */
  osThreadDef(can_loop_task, can_loop, osPriorityNormal, 0, 128);
 8001fda:	4b15      	ldr	r3, [pc, #84]	; (8002030 <main+0x78>)
 8001fdc:	f107 041c 	add.w	r4, r7, #28
 8001fe0:	461d      	mov	r5, r3
 8001fe2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fe4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fe6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  can_loop_taskHandle = osThreadCreate(osThread(can_loop_task), NULL);
 8001fee:	f107 031c 	add.w	r3, r7, #28
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f002 fbe2 	bl	80047be <osThreadCreate>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	4b0d      	ldr	r3, [pc, #52]	; (8002034 <main+0x7c>)
 8001ffe:	601a      	str	r2, [r3, #0]

  /* definition and creation of dlm_main_loop */
  osThreadDef(dlm_main_loop, dlm_main, osPriorityNormal, 0, 128);
 8002000:	4b0d      	ldr	r3, [pc, #52]	; (8002038 <main+0x80>)
 8002002:	463c      	mov	r4, r7
 8002004:	461d      	mov	r5, r3
 8002006:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002008:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800200a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800200e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  dlm_main_loopHandle = osThreadCreate(osThread(dlm_main_loop), NULL);
 8002012:	463b      	mov	r3, r7
 8002014:	2100      	movs	r1, #0
 8002016:	4618      	mov	r0, r3
 8002018:	f002 fbd1 	bl	80047be <osThreadCreate>
 800201c:	4602      	mov	r2, r0
 800201e:	4b07      	ldr	r3, [pc, #28]	; (800203c <main+0x84>)
 8002020:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002022:	f002 fbc5 	bl	80047b0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8002026:	e7fe      	b.n	8002026 <main+0x6e>
 8002028:	200047d0 	.word	0x200047d0
 800202c:	20004800 	.word	0x20004800
 8002030:	08005de8 	.word	0x08005de8
 8002034:	200047fc 	.word	0x200047fc
 8002038:	08005e14 	.word	0x08005e14
 800203c:	200047f8 	.word	0x200047f8

08002040 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b094      	sub	sp, #80	; 0x50
 8002044:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002046:	f107 031c 	add.w	r3, r7, #28
 800204a:	2234      	movs	r2, #52	; 0x34
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f003 fdf4 	bl	8005c3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002054:	f107 0308 	add.w	r3, r7, #8
 8002058:	2200      	movs	r2, #0
 800205a:	601a      	str	r2, [r3, #0]
 800205c:	605a      	str	r2, [r3, #4]
 800205e:	609a      	str	r2, [r3, #8]
 8002060:	60da      	str	r2, [r3, #12]
 8002062:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002064:	4b22      	ldr	r3, [pc, #136]	; (80020f0 <SystemClock_Config+0xb0>)
 8002066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002068:	4a21      	ldr	r2, [pc, #132]	; (80020f0 <SystemClock_Config+0xb0>)
 800206a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800206e:	6413      	str	r3, [r2, #64]	; 0x40
 8002070:	4b1f      	ldr	r3, [pc, #124]	; (80020f0 <SystemClock_Config+0xb0>)
 8002072:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002074:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800207c:	4b1d      	ldr	r3, [pc, #116]	; (80020f4 <SystemClock_Config+0xb4>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002084:	4a1b      	ldr	r2, [pc, #108]	; (80020f4 <SystemClock_Config+0xb4>)
 8002086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800208a:	6013      	str	r3, [r2, #0]
 800208c:	4b19      	ldr	r3, [pc, #100]	; (80020f4 <SystemClock_Config+0xb4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002094:	603b      	str	r3, [r7, #0]
 8002096:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002098:	2302      	movs	r3, #2
 800209a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800209c:	2301      	movs	r3, #1
 800209e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020a0:	2310      	movs	r3, #16
 80020a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a8:	f107 031c 	add.w	r3, r7, #28
 80020ac:	4618      	mov	r0, r3
 80020ae:	f001 fc63 	bl	8003978 <HAL_RCC_OscConfig>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80020b8:	f000 f8e4 	bl	8002284 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020bc:	230f      	movs	r3, #15
 80020be:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80020c0:	2300      	movs	r3, #0
 80020c2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020c4:	2300      	movs	r3, #0
 80020c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020c8:	2300      	movs	r3, #0
 80020ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020cc:	2300      	movs	r3, #0
 80020ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020d0:	f107 0308 	add.w	r3, r7, #8
 80020d4:	2100      	movs	r1, #0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f001 fefc 	bl	8003ed4 <HAL_RCC_ClockConfig>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80020e2:	f000 f8cf 	bl	8002284 <Error_Handler>
  }
}
 80020e6:	bf00      	nop
 80020e8:	3750      	adds	r7, #80	; 0x50
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40023800 	.word	0x40023800
 80020f4:	40007000 	.word	0x40007000

080020f8 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80020fc:	4b17      	ldr	r3, [pc, #92]	; (800215c <MX_CAN1_Init+0x64>)
 80020fe:	4a18      	ldr	r2, [pc, #96]	; (8002160 <MX_CAN1_Init+0x68>)
 8002100:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8002102:	4b16      	ldr	r3, [pc, #88]	; (800215c <MX_CAN1_Init+0x64>)
 8002104:	2202      	movs	r2, #2
 8002106:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002108:	4b14      	ldr	r3, [pc, #80]	; (800215c <MX_CAN1_Init+0x64>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800210e:	4b13      	ldr	r3, [pc, #76]	; (800215c <MX_CAN1_Init+0x64>)
 8002110:	2200      	movs	r2, #0
 8002112:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002114:	4b11      	ldr	r3, [pc, #68]	; (800215c <MX_CAN1_Init+0x64>)
 8002116:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800211a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 800211c:	4b0f      	ldr	r3, [pc, #60]	; (800215c <MX_CAN1_Init+0x64>)
 800211e:	2200      	movs	r2, #0
 8002120:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002122:	4b0e      	ldr	r3, [pc, #56]	; (800215c <MX_CAN1_Init+0x64>)
 8002124:	2200      	movs	r2, #0
 8002126:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002128:	4b0c      	ldr	r3, [pc, #48]	; (800215c <MX_CAN1_Init+0x64>)
 800212a:	2201      	movs	r2, #1
 800212c:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 800212e:	4b0b      	ldr	r3, [pc, #44]	; (800215c <MX_CAN1_Init+0x64>)
 8002130:	2201      	movs	r2, #1
 8002132:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002134:	4b09      	ldr	r3, [pc, #36]	; (800215c <MX_CAN1_Init+0x64>)
 8002136:	2200      	movs	r2, #0
 8002138:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800213a:	4b08      	ldr	r3, [pc, #32]	; (800215c <MX_CAN1_Init+0x64>)
 800213c:	2200      	movs	r2, #0
 800213e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002140:	4b06      	ldr	r3, [pc, #24]	; (800215c <MX_CAN1_Init+0x64>)
 8002142:	2200      	movs	r2, #0
 8002144:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002146:	4805      	ldr	r0, [pc, #20]	; (800215c <MX_CAN1_Init+0x64>)
 8002148:	f000 faf0 	bl	800272c <HAL_CAN_Init>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002152:	f000 f897 	bl	8002284 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20004800 	.word	0x20004800
 8002160:	40006400 	.word	0x40006400

08002164 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002168:	4b17      	ldr	r3, [pc, #92]	; (80021c8 <MX_CAN2_Init+0x64>)
 800216a:	4a18      	ldr	r2, [pc, #96]	; (80021cc <MX_CAN2_Init+0x68>)
 800216c:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 2;
 800216e:	4b16      	ldr	r3, [pc, #88]	; (80021c8 <MX_CAN2_Init+0x64>)
 8002170:	2202      	movs	r2, #2
 8002172:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002174:	4b14      	ldr	r3, [pc, #80]	; (80021c8 <MX_CAN2_Init+0x64>)
 8002176:	2200      	movs	r2, #0
 8002178:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800217a:	4b13      	ldr	r3, [pc, #76]	; (80021c8 <MX_CAN2_Init+0x64>)
 800217c:	2200      	movs	r2, #0
 800217e:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002180:	4b11      	ldr	r3, [pc, #68]	; (80021c8 <MX_CAN2_Init+0x64>)
 8002182:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8002186:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002188:	4b0f      	ldr	r3, [pc, #60]	; (80021c8 <MX_CAN2_Init+0x64>)
 800218a:	2200      	movs	r2, #0
 800218c:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800218e:	4b0e      	ldr	r3, [pc, #56]	; (80021c8 <MX_CAN2_Init+0x64>)
 8002190:	2200      	movs	r2, #0
 8002192:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8002194:	4b0c      	ldr	r3, [pc, #48]	; (80021c8 <MX_CAN2_Init+0x64>)
 8002196:	2201      	movs	r2, #1
 8002198:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 800219a:	4b0b      	ldr	r3, [pc, #44]	; (80021c8 <MX_CAN2_Init+0x64>)
 800219c:	2201      	movs	r2, #1
 800219e:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 80021a0:	4b09      	ldr	r3, [pc, #36]	; (80021c8 <MX_CAN2_Init+0x64>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80021a6:	4b08      	ldr	r3, [pc, #32]	; (80021c8 <MX_CAN2_Init+0x64>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 80021ac:	4b06      	ldr	r3, [pc, #24]	; (80021c8 <MX_CAN2_Init+0x64>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80021b2:	4805      	ldr	r0, [pc, #20]	; (80021c8 <MX_CAN2_Init+0x64>)
 80021b4:	f000 faba 	bl	800272c <HAL_CAN_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80021be:	f000 f861 	bl	8002284 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200047d0 	.word	0x200047d0
 80021cc:	40006800 	.word	0x40006800

080021d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021d6:	1d3b      	adds	r3, r7, #4
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <MX_GPIO_Init+0x5c>)
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	4a10      	ldr	r2, [pc, #64]	; (800222c <MX_GPIO_Init+0x5c>)
 80021ea:	f043 0302 	orr.w	r3, r3, #2
 80021ee:	6313      	str	r3, [r2, #48]	; 0x30
 80021f0:	4b0e      	ldr	r3, [pc, #56]	; (800222c <MX_GPIO_Init+0x5c>)
 80021f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f4:	f003 0302 	and.w	r3, r3, #2
 80021f8:	603b      	str	r3, [r7, #0]
 80021fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80021fc:	2200      	movs	r2, #0
 80021fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002202:	480b      	ldr	r0, [pc, #44]	; (8002230 <MX_GPIO_Init+0x60>)
 8002204:	f001 fb9e 	bl	8003944 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002208:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800220c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800220e:	2301      	movs	r3, #1
 8002210:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002212:	2300      	movs	r3, #0
 8002214:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221a:	1d3b      	adds	r3, r7, #4
 800221c:	4619      	mov	r1, r3
 800221e:	4804      	ldr	r0, [pc, #16]	; (8002230 <MX_GPIO_Init+0x60>)
 8002220:	f001 f9e6 	bl	80035f0 <HAL_GPIO_Init>

}
 8002224:	bf00      	nop
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	40023800 	.word	0x40023800
 8002230:	40020400 	.word	0x40020400

08002234 <can_loop>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_can_loop */
void can_loop(void const * argument)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  can_service_loop();
 800223c:	f7ff fb32 	bl	80018a4 <can_service_loop>
    osDelay(1);
 8002240:	2001      	movs	r0, #1
 8002242:	f002 fb08 	bl	8004856 <osDelay>
  {
 8002246:	e7f9      	b.n	800223c <can_loop+0x8>

08002248 <dlm_main>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_dlm_main */
void dlm_main(void const * argument)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN dlm_main */
  /* Infinite loop */
  for(;;)
  {
	  manage_data_aquisition();
 8002250:	f7ff fb08 	bl	8001864 <manage_data_aquisition>
	  move_ram_data_to_storage();
 8002254:	f7ff fb0e 	bl	8001874 <move_ram_data_to_storage>
    osDelay(1);
 8002258:	2001      	movs	r0, #1
 800225a:	f002 fafc 	bl	8004856 <osDelay>
  {
 800225e:	e7f7      	b.n	8002250 <dlm_main+0x8>

08002260 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a04      	ldr	r2, [pc, #16]	; (8002280 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d101      	bne.n	8002276 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002272:	f000 fa13 	bl	800269c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	40001000 	.word	0x40001000

08002284 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002288:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800228a:	e7fe      	b.n	800228a <Error_Handler+0x6>

0800228c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002292:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <HAL_MspInit+0x4c>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	4a10      	ldr	r2, [pc, #64]	; (80022d8 <HAL_MspInit+0x4c>)
 8002298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800229c:	6413      	str	r3, [r2, #64]	; 0x40
 800229e:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <HAL_MspInit+0x4c>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022a6:	607b      	str	r3, [r7, #4]
 80022a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022aa:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_MspInit+0x4c>)
 80022ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ae:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <HAL_MspInit+0x4c>)
 80022b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022b4:	6453      	str	r3, [r2, #68]	; 0x44
 80022b6:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <HAL_MspInit+0x4c>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022be:	603b      	str	r3, [r7, #0]
 80022c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80022c2:	2200      	movs	r2, #0
 80022c4:	210f      	movs	r1, #15
 80022c6:	f06f 0001 	mvn.w	r0, #1
 80022ca:	f001 f967 	bl	800359c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	40023800 	.word	0x40023800

080022dc <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b08e      	sub	sp, #56	; 0x38
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022e8:	2200      	movs	r2, #0
 80022ea:	601a      	str	r2, [r3, #0]
 80022ec:	605a      	str	r2, [r3, #4]
 80022ee:	609a      	str	r2, [r3, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a53      	ldr	r2, [pc, #332]	; (8002448 <HAL_CAN_MspInit+0x16c>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d142      	bne.n	8002384 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80022fe:	4b53      	ldr	r3, [pc, #332]	; (800244c <HAL_CAN_MspInit+0x170>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	3301      	adds	r3, #1
 8002304:	4a51      	ldr	r2, [pc, #324]	; (800244c <HAL_CAN_MspInit+0x170>)
 8002306:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8002308:	4b50      	ldr	r3, [pc, #320]	; (800244c <HAL_CAN_MspInit+0x170>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b01      	cmp	r3, #1
 800230e:	d10b      	bne.n	8002328 <HAL_CAN_MspInit+0x4c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8002310:	4b4f      	ldr	r3, [pc, #316]	; (8002450 <HAL_CAN_MspInit+0x174>)
 8002312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002314:	4a4e      	ldr	r2, [pc, #312]	; (8002450 <HAL_CAN_MspInit+0x174>)
 8002316:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800231a:	6413      	str	r3, [r2, #64]	; 0x40
 800231c:	4b4c      	ldr	r3, [pc, #304]	; (8002450 <HAL_CAN_MspInit+0x174>)
 800231e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002324:	623b      	str	r3, [r7, #32]
 8002326:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002328:	4b49      	ldr	r3, [pc, #292]	; (8002450 <HAL_CAN_MspInit+0x174>)
 800232a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800232c:	4a48      	ldr	r2, [pc, #288]	; (8002450 <HAL_CAN_MspInit+0x174>)
 800232e:	f043 0302 	orr.w	r3, r3, #2
 8002332:	6313      	str	r3, [r2, #48]	; 0x30
 8002334:	4b46      	ldr	r3, [pc, #280]	; (8002450 <HAL_CAN_MspInit+0x174>)
 8002336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002338:	f003 0302 	and.w	r3, r3, #2
 800233c:	61fb      	str	r3, [r7, #28]
 800233e:	69fb      	ldr	r3, [r7, #28]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002340:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002346:	2302      	movs	r3, #2
 8002348:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234a:	2300      	movs	r3, #0
 800234c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800234e:	2303      	movs	r3, #3
 8002350:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002352:	2309      	movs	r3, #9
 8002354:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002356:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800235a:	4619      	mov	r1, r3
 800235c:	483d      	ldr	r0, [pc, #244]	; (8002454 <HAL_CAN_MspInit+0x178>)
 800235e:	f001 f947 	bl	80035f0 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 8002362:	2200      	movs	r2, #0
 8002364:	2105      	movs	r1, #5
 8002366:	2014      	movs	r0, #20
 8002368:	f001 f918 	bl	800359c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800236c:	2014      	movs	r0, #20
 800236e:	f001 f931 	bl	80035d4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8002372:	2200      	movs	r2, #0
 8002374:	2105      	movs	r1, #5
 8002376:	2015      	movs	r0, #21
 8002378:	f001 f910 	bl	800359c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800237c:	2015      	movs	r0, #21
 800237e:	f001 f929 	bl	80035d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8002382:	e05d      	b.n	8002440 <HAL_CAN_MspInit+0x164>
  else if(hcan->Instance==CAN2)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	4a33      	ldr	r2, [pc, #204]	; (8002458 <HAL_CAN_MspInit+0x17c>)
 800238a:	4293      	cmp	r3, r2
 800238c:	d158      	bne.n	8002440 <HAL_CAN_MspInit+0x164>
    __HAL_RCC_CAN3_CLK_ENABLE();
 800238e:	4b30      	ldr	r3, [pc, #192]	; (8002450 <HAL_CAN_MspInit+0x174>)
 8002390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002392:	4a2f      	ldr	r2, [pc, #188]	; (8002450 <HAL_CAN_MspInit+0x174>)
 8002394:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002398:	6413      	str	r3, [r2, #64]	; 0x40
 800239a:	4b2d      	ldr	r3, [pc, #180]	; (8002450 <HAL_CAN_MspInit+0x174>)
 800239c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_CAN2_CLK_ENABLE();
 80023a6:	4b2a      	ldr	r3, [pc, #168]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023aa:	4a29      	ldr	r2, [pc, #164]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023ac:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80023b0:	6413      	str	r3, [r2, #64]	; 0x40
 80023b2:	4b27      	ldr	r3, [pc, #156]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80023ba:	617b      	str	r3, [r7, #20]
 80023bc:	697b      	ldr	r3, [r7, #20]
    HAL_RCC_CAN1_CLK_ENABLED++;
 80023be:	4b23      	ldr	r3, [pc, #140]	; (800244c <HAL_CAN_MspInit+0x170>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3301      	adds	r3, #1
 80023c4:	4a21      	ldr	r2, [pc, #132]	; (800244c <HAL_CAN_MspInit+0x170>)
 80023c6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80023c8:	4b20      	ldr	r3, [pc, #128]	; (800244c <HAL_CAN_MspInit+0x170>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d10b      	bne.n	80023e8 <HAL_CAN_MspInit+0x10c>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80023d0:	4b1f      	ldr	r3, [pc, #124]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	4a1e      	ldr	r2, [pc, #120]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023d6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023da:	6413      	str	r3, [r2, #64]	; 0x40
 80023dc:	4b1c      	ldr	r3, [pc, #112]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023e4:	613b      	str	r3, [r7, #16]
 80023e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e8:	4b19      	ldr	r3, [pc, #100]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ec:	4a18      	ldr	r2, [pc, #96]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023ee:	f043 0302 	orr.w	r3, r3, #2
 80023f2:	6313      	str	r3, [r2, #48]	; 0x30
 80023f4:	4b16      	ldr	r3, [pc, #88]	; (8002450 <HAL_CAN_MspInit+0x174>)
 80023f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002400:	2360      	movs	r3, #96	; 0x60
 8002402:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002404:	2302      	movs	r3, #2
 8002406:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800240c:	2303      	movs	r3, #3
 800240e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002410:	2309      	movs	r3, #9
 8002412:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002414:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002418:	4619      	mov	r1, r3
 800241a:	480e      	ldr	r0, [pc, #56]	; (8002454 <HAL_CAN_MspInit+0x178>)
 800241c:	f001 f8e8 	bl	80035f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 5, 0);
 8002420:	2200      	movs	r2, #0
 8002422:	2105      	movs	r1, #5
 8002424:	2040      	movs	r0, #64	; 0x40
 8002426:	f001 f8b9 	bl	800359c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800242a:	2040      	movs	r0, #64	; 0x40
 800242c:	f001 f8d2 	bl	80035d4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 8002430:	2200      	movs	r2, #0
 8002432:	2105      	movs	r1, #5
 8002434:	2041      	movs	r0, #65	; 0x41
 8002436:	f001 f8b1 	bl	800359c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800243a:	2041      	movs	r0, #65	; 0x41
 800243c:	f001 f8ca 	bl	80035d4 <HAL_NVIC_EnableIRQ>
}
 8002440:	bf00      	nop
 8002442:	3738      	adds	r7, #56	; 0x38
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	40006400 	.word	0x40006400
 800244c:	2000034c 	.word	0x2000034c
 8002450:	40023800 	.word	0x40023800
 8002454:	40020400 	.word	0x40020400
 8002458:	40006800 	.word	0x40006800

0800245c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08c      	sub	sp, #48	; 0x30
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002464:	2300      	movs	r3, #0
 8002466:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002468:	2300      	movs	r3, #0
 800246a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800246c:	2200      	movs	r2, #0
 800246e:	6879      	ldr	r1, [r7, #4]
 8002470:	2036      	movs	r0, #54	; 0x36
 8002472:	f001 f893 	bl	800359c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002476:	2036      	movs	r0, #54	; 0x36
 8002478:	f001 f8ac 	bl	80035d4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800247c:	4b1e      	ldr	r3, [pc, #120]	; (80024f8 <HAL_InitTick+0x9c>)
 800247e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002480:	4a1d      	ldr	r2, [pc, #116]	; (80024f8 <HAL_InitTick+0x9c>)
 8002482:	f043 0310 	orr.w	r3, r3, #16
 8002486:	6413      	str	r3, [r2, #64]	; 0x40
 8002488:	4b1b      	ldr	r3, [pc, #108]	; (80024f8 <HAL_InitTick+0x9c>)
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	f003 0310 	and.w	r3, r3, #16
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002494:	f107 0210 	add.w	r2, r7, #16
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	4611      	mov	r1, r2
 800249e:	4618      	mov	r0, r3
 80024a0:	f001 fed6 	bl	8004250 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80024a4:	f001 fec0 	bl	8004228 <HAL_RCC_GetPCLK1Freq>
 80024a8:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ac:	4a13      	ldr	r2, [pc, #76]	; (80024fc <HAL_InitTick+0xa0>)
 80024ae:	fba2 2303 	umull	r2, r3, r2, r3
 80024b2:	0c9b      	lsrs	r3, r3, #18
 80024b4:	3b01      	subs	r3, #1
 80024b6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80024b8:	4b11      	ldr	r3, [pc, #68]	; (8002500 <HAL_InitTick+0xa4>)
 80024ba:	4a12      	ldr	r2, [pc, #72]	; (8002504 <HAL_InitTick+0xa8>)
 80024bc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80024be:	4b10      	ldr	r3, [pc, #64]	; (8002500 <HAL_InitTick+0xa4>)
 80024c0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024c4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80024c6:	4a0e      	ldr	r2, [pc, #56]	; (8002500 <HAL_InitTick+0xa4>)
 80024c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024ca:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80024cc:	4b0c      	ldr	r3, [pc, #48]	; (8002500 <HAL_InitTick+0xa4>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d2:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <HAL_InitTick+0xa4>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80024d8:	4809      	ldr	r0, [pc, #36]	; (8002500 <HAL_InitTick+0xa4>)
 80024da:	f001 feeb 	bl	80042b4 <HAL_TIM_Base_Init>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d104      	bne.n	80024ee <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80024e4:	4806      	ldr	r0, [pc, #24]	; (8002500 <HAL_InitTick+0xa4>)
 80024e6:	f001 ff1b 	bl	8004320 <HAL_TIM_Base_Start_IT>
 80024ea:	4603      	mov	r3, r0
 80024ec:	e000      	b.n	80024f0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3730      	adds	r7, #48	; 0x30
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	40023800 	.word	0x40023800
 80024fc:	431bde83 	.word	0x431bde83
 8002500:	20004828 	.word	0x20004828
 8002504:	40001000 	.word	0x40001000

08002508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002508:	b480      	push	{r7}
 800250a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800250c:	e7fe      	b.n	800250c <NMI_Handler+0x4>

0800250e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800250e:	b480      	push	{r7}
 8002510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002512:	e7fe      	b.n	8002512 <HardFault_Handler+0x4>

08002514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002518:	e7fe      	b.n	8002518 <MemManage_Handler+0x4>

0800251a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800251a:	b480      	push	{r7}
 800251c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800251e:	e7fe      	b.n	800251e <BusFault_Handler+0x4>

08002520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002524:	e7fe      	b.n	8002524 <UsageFault_Handler+0x4>

08002526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800252a:	bf00      	nop
 800252c:	46bd      	mov	sp, r7
 800252e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002532:	4770      	bx	lr

08002534 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002538:	4802      	ldr	r0, [pc, #8]	; (8002544 <CAN1_RX0_IRQHandler+0x10>)
 800253a:	f000 fd93 	bl	8003064 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	20004800 	.word	0x20004800

08002548 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800254c:	4802      	ldr	r0, [pc, #8]	; (8002558 <CAN1_RX1_IRQHandler+0x10>)
 800254e:	f000 fd89 	bl	8003064 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002552:	bf00      	nop
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20004800 	.word	0x20004800

0800255c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002560:	4802      	ldr	r0, [pc, #8]	; (800256c <TIM6_DAC_IRQHandler+0x10>)
 8002562:	f001 ff07 	bl	8004374 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002566:	bf00      	nop
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20004828 	.word	0x20004828

08002570 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002574:	4802      	ldr	r0, [pc, #8]	; (8002580 <CAN2_RX0_IRQHandler+0x10>)
 8002576:	f000 fd75 	bl	8003064 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 800257a:	bf00      	nop
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	200047d0 	.word	0x200047d0

08002584 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8002588:	4802      	ldr	r0, [pc, #8]	; (8002594 <CAN2_RX1_IRQHandler+0x10>)
 800258a:	f000 fd6b 	bl	8003064 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	200047d0 	.word	0x200047d0

08002598 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b086      	sub	sp, #24
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025a0:	4a14      	ldr	r2, [pc, #80]	; (80025f4 <_sbrk+0x5c>)
 80025a2:	4b15      	ldr	r3, [pc, #84]	; (80025f8 <_sbrk+0x60>)
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025ac:	4b13      	ldr	r3, [pc, #76]	; (80025fc <_sbrk+0x64>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d102      	bne.n	80025ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025b4:	4b11      	ldr	r3, [pc, #68]	; (80025fc <_sbrk+0x64>)
 80025b6:	4a12      	ldr	r2, [pc, #72]	; (8002600 <_sbrk+0x68>)
 80025b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025ba:	4b10      	ldr	r3, [pc, #64]	; (80025fc <_sbrk+0x64>)
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4413      	add	r3, r2
 80025c2:	693a      	ldr	r2, [r7, #16]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d207      	bcs.n	80025d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025c8:	f003 fafe 	bl	8005bc8 <__errno>
 80025cc:	4602      	mov	r2, r0
 80025ce:	230c      	movs	r3, #12
 80025d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80025d2:	f04f 33ff 	mov.w	r3, #4294967295
 80025d6:	e009      	b.n	80025ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025d8:	4b08      	ldr	r3, [pc, #32]	; (80025fc <_sbrk+0x64>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80025de:	4b07      	ldr	r3, [pc, #28]	; (80025fc <_sbrk+0x64>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	4a05      	ldr	r2, [pc, #20]	; (80025fc <_sbrk+0x64>)
 80025e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025ea:	68fb      	ldr	r3, [r7, #12]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3718      	adds	r7, #24
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	20080000 	.word	0x20080000
 80025f8:	00000400 	.word	0x00000400
 80025fc:	20000350 	.word	0x20000350
 8002600:	20004870 	.word	0x20004870

08002604 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002608:	4b08      	ldr	r3, [pc, #32]	; (800262c <SystemInit+0x28>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260e:	4a07      	ldr	r2, [pc, #28]	; (800262c <SystemInit+0x28>)
 8002610:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002614:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002618:	4b04      	ldr	r3, [pc, #16]	; (800262c <SystemInit+0x28>)
 800261a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800261e:	609a      	str	r2, [r3, #8]
#endif
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	e000ed00 	.word	0xe000ed00

08002630 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002630:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002668 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002634:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002636:	e003      	b.n	8002640 <LoopCopyDataInit>

08002638 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002638:	4b0c      	ldr	r3, [pc, #48]	; (800266c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800263a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800263c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800263e:	3104      	adds	r1, #4

08002640 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002640:	480b      	ldr	r0, [pc, #44]	; (8002670 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002642:	4b0c      	ldr	r3, [pc, #48]	; (8002674 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002644:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002646:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002648:	d3f6      	bcc.n	8002638 <CopyDataInit>
  ldr  r2, =_sbss
 800264a:	4a0b      	ldr	r2, [pc, #44]	; (8002678 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800264c:	e002      	b.n	8002654 <LoopFillZerobss>

0800264e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800264e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002650:	f842 3b04 	str.w	r3, [r2], #4

08002654 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002654:	4b09      	ldr	r3, [pc, #36]	; (800267c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002656:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002658:	d3f9      	bcc.n	800264e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800265a:	f7ff ffd3 	bl	8002604 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800265e:	f003 fab9 	bl	8005bd4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002662:	f7ff fca9 	bl	8001fb8 <main>
  bx  lr    
 8002666:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002668:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800266c:	08005e60 	.word	0x08005e60
  ldr  r0, =_sdata
 8002670:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002674:	200000b8 	.word	0x200000b8
  ldr  r2, =_sbss
 8002678:	200000b8 	.word	0x200000b8
  ldr  r3, = _ebss
 800267c:	20004870 	.word	0x20004870

08002680 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002680:	e7fe      	b.n	8002680 <ADC_IRQHandler>

08002682 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002686:	2003      	movs	r0, #3
 8002688:	f000 ff7d 	bl	8003586 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800268c:	2000      	movs	r0, #0
 800268e:	f7ff fee5 	bl	800245c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002692:	f7ff fdfb 	bl	800228c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	bd80      	pop	{r7, pc}

0800269c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a0:	4b06      	ldr	r3, [pc, #24]	; (80026bc <HAL_IncTick+0x20>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <HAL_IncTick+0x24>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	4a04      	ldr	r2, [pc, #16]	; (80026c0 <HAL_IncTick+0x24>)
 80026ae:	6013      	str	r3, [r2, #0]
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	2000004c 	.word	0x2000004c
 80026c0:	20004868 	.word	0x20004868

080026c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c4:	b480      	push	{r7}
 80026c6:	af00      	add	r7, sp, #0
  return uwTick;
 80026c8:	4b03      	ldr	r3, [pc, #12]	; (80026d8 <HAL_GetTick+0x14>)
 80026ca:	681b      	ldr	r3, [r3, #0]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	20004868 	.word	0x20004868

080026dc <HAL_SetTickFreq>:
/**
  * @brief Set new tick Freq.
  * @retval Status
  */
HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status  = HAL_OK;
 80026e6:	2300      	movs	r3, #0
 80026e8:	73fb      	strb	r3, [r7, #15]
  HAL_TickFreqTypeDef prevTickFreq;

  assert_param(IS_TICKFREQ(Freq));

  if (uwTickFreq != Freq)
 80026ea:	4b0e      	ldr	r3, [pc, #56]	; (8002724 <HAL_SetTickFreq+0x48>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	79fa      	ldrb	r2, [r7, #7]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d012      	beq.n	800271a <HAL_SetTickFreq+0x3e>
  {
    /* Back up uwTickFreq frequency */
    prevTickFreq = uwTickFreq;
 80026f4:	4b0b      	ldr	r3, [pc, #44]	; (8002724 <HAL_SetTickFreq+0x48>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	73bb      	strb	r3, [r7, #14]

    /* Update uwTickFreq global variable used by HAL_InitTick() */
    uwTickFreq = Freq;
 80026fa:	4a0a      	ldr	r2, [pc, #40]	; (8002724 <HAL_SetTickFreq+0x48>)
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	7013      	strb	r3, [r2, #0]

    /* Apply the new tick Freq  */
    status = HAL_InitTick(uwTickPrio);
 8002700:	4b09      	ldr	r3, [pc, #36]	; (8002728 <HAL_SetTickFreq+0x4c>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fea9 	bl	800245c <HAL_InitTick>
 800270a:	4603      	mov	r3, r0
 800270c:	73fb      	strb	r3, [r7, #15]

    if (status != HAL_OK)
 800270e:	7bfb      	ldrb	r3, [r7, #15]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d002      	beq.n	800271a <HAL_SetTickFreq+0x3e>
    {
      /* Restore previous tick frequency */
      uwTickFreq = prevTickFreq;
 8002714:	4a03      	ldr	r2, [pc, #12]	; (8002724 <HAL_SetTickFreq+0x48>)
 8002716:	7bbb      	ldrb	r3, [r7, #14]
 8002718:	7013      	strb	r3, [r2, #0]
    }
  }

  return status;
 800271a:	7bfb      	ldrb	r3, [r7, #15]
}
 800271c:	4618      	mov	r0, r3
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}
 8002724:	2000004c 	.word	0x2000004c
 8002728:	20000048 	.word	0x20000048

0800272c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d101      	bne.n	800273e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e0ed      	b.n	800291a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	2b00      	cmp	r3, #0
 8002748:	d102      	bne.n	8002750 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7ff fdc6 	bl	80022dc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 0202 	bic.w	r2, r2, #2
 800275e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002760:	f7ff ffb0 	bl	80026c4 <HAL_GetTick>
 8002764:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002766:	e012      	b.n	800278e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002768:	f7ff ffac 	bl	80026c4 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b0a      	cmp	r3, #10
 8002774:	d90b      	bls.n	800278e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2205      	movs	r2, #5
 8002786:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e0c5      	b.n	800291a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0302 	and.w	r3, r3, #2
 8002798:	2b00      	cmp	r3, #0
 800279a:	d1e5      	bne.n	8002768 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f042 0201 	orr.w	r2, r2, #1
 80027aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80027ac:	f7ff ff8a 	bl	80026c4 <HAL_GetTick>
 80027b0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027b2:	e012      	b.n	80027da <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027b4:	f7ff ff86 	bl	80026c4 <HAL_GetTick>
 80027b8:	4602      	mov	r2, r0
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	1ad3      	subs	r3, r2, r3
 80027be:	2b0a      	cmp	r3, #10
 80027c0:	d90b      	bls.n	80027da <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2205      	movs	r2, #5
 80027d2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027d6:	2301      	movs	r3, #1
 80027d8:	e09f      	b.n	800291a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f003 0301 	and.w	r3, r3, #1
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d0e5      	beq.n	80027b4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	7e1b      	ldrb	r3, [r3, #24]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d108      	bne.n	8002802 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	681a      	ldr	r2, [r3, #0]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	e007      	b.n	8002812 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002810:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	7e5b      	ldrb	r3, [r3, #25]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d108      	bne.n	800282c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	681a      	ldr	r2, [r3, #0]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	e007      	b.n	800283c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800283a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	7e9b      	ldrb	r3, [r3, #26]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d108      	bne.n	8002856 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681a      	ldr	r2, [r3, #0]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0220 	orr.w	r2, r2, #32
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	e007      	b.n	8002866 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0220 	bic.w	r2, r2, #32
 8002864:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	7edb      	ldrb	r3, [r3, #27]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d108      	bne.n	8002880 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f022 0210 	bic.w	r2, r2, #16
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	e007      	b.n	8002890 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0210 	orr.w	r2, r2, #16
 800288e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	7f1b      	ldrb	r3, [r3, #28]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d108      	bne.n	80028aa <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0208 	orr.w	r2, r2, #8
 80028a6:	601a      	str	r2, [r3, #0]
 80028a8:	e007      	b.n	80028ba <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f022 0208 	bic.w	r2, r2, #8
 80028b8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	7f5b      	ldrb	r3, [r3, #29]
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d108      	bne.n	80028d4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681a      	ldr	r2, [r3, #0]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f042 0204 	orr.w	r2, r2, #4
 80028d0:	601a      	str	r2, [r3, #0]
 80028d2:	e007      	b.n	80028e4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 0204 	bic.w	r2, r2, #4
 80028e2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	68db      	ldr	r3, [r3, #12]
 80028ec:	431a      	orrs	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	431a      	orrs	r2, r3
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	695b      	ldr	r3, [r3, #20]
 80028f8:	ea42 0103 	orr.w	r1, r2, r3
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	1e5a      	subs	r2, r3, #1
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	430a      	orrs	r2, r1
 8002908:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2201      	movs	r2, #1
 8002914:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
	...

08002924 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002924:	b480      	push	{r7}
 8002926:	b087      	sub	sp, #28
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 3020 	ldrb.w	r3, [r3, #32]
 800293a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800293c:	7cfb      	ldrb	r3, [r7, #19]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d003      	beq.n	800294a <HAL_CAN_ConfigFilter+0x26>
 8002942:	7cfb      	ldrb	r3, [r7, #19]
 8002944:	2b02      	cmp	r3, #2
 8002946:	f040 80c7 	bne.w	8002ad8 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a69      	ldr	r2, [pc, #420]	; (8002af4 <HAL_CAN_ConfigFilter+0x1d0>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d001      	beq.n	8002958 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8002954:	4b68      	ldr	r3, [pc, #416]	; (8002af8 <HAL_CAN_ConfigFilter+0x1d4>)
 8002956:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800295e:	f043 0201 	orr.w	r2, r3, #1
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	4a63      	ldr	r2, [pc, #396]	; (8002af8 <HAL_CAN_ConfigFilter+0x1d4>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d111      	bne.n	8002994 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002976:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800298a:	021b      	lsls	r3, r3, #8
 800298c:	431a      	orrs	r2, r3
 800298e:	697b      	ldr	r3, [r7, #20]
 8002990:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	f003 031f 	and.w	r3, r3, #31
 800299c:	2201      	movs	r2, #1
 800299e:	fa02 f303 	lsl.w	r3, r2, r3
 80029a2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	401a      	ands	r2, r3
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	69db      	ldr	r3, [r3, #28]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d123      	bne.n	8002a06 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	43db      	mvns	r3, r3
 80029c8:	401a      	ands	r2, r3
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029dc:	683a      	ldr	r2, [r7, #0]
 80029de:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80029e0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	3248      	adds	r2, #72	; 0x48
 80029e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029fa:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029fc:	6979      	ldr	r1, [r7, #20]
 80029fe:	3348      	adds	r3, #72	; 0x48
 8002a00:	00db      	lsls	r3, r3, #3
 8002a02:	440b      	add	r3, r1
 8002a04:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d122      	bne.n	8002a54 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	431a      	orrs	r2, r3
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a2a:	683a      	ldr	r2, [r7, #0]
 8002a2c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a2e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	3248      	adds	r2, #72	; 0x48
 8002a34:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a48:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a4a:	6979      	ldr	r1, [r7, #20]
 8002a4c:	3348      	adds	r3, #72	; 0x48
 8002a4e:	00db      	lsls	r3, r3, #3
 8002a50:	440b      	add	r3, r1
 8002a52:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d109      	bne.n	8002a70 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	43db      	mvns	r3, r3
 8002a66:	401a      	ands	r2, r3
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002a6e:	e007      	b.n	8002a80 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	431a      	orrs	r2, r3
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d109      	bne.n	8002a9c <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	43db      	mvns	r3, r3
 8002a92:	401a      	ands	r2, r3
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002a9a:	e007      	b.n	8002aac <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	431a      	orrs	r2, r3
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	6a1b      	ldr	r3, [r3, #32]
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d107      	bne.n	8002ac4 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	431a      	orrs	r2, r3
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002aca:	f023 0201 	bic.w	r2, r3, #1
 8002ace:	697b      	ldr	r3, [r7, #20]
 8002ad0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	e006      	b.n	8002ae6 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ae4:	2301      	movs	r3, #1
  }
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40003400 	.word	0x40003400
 8002af8:	40006400 	.word	0x40006400

08002afc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b084      	sub	sp, #16
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d12e      	bne.n	8002b6e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2202      	movs	r2, #2
 8002b14:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0201 	bic.w	r2, r2, #1
 8002b26:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002b28:	f7ff fdcc 	bl	80026c4 <HAL_GetTick>
 8002b2c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b2e:	e012      	b.n	8002b56 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b30:	f7ff fdc8 	bl	80026c4 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b0a      	cmp	r3, #10
 8002b3c:	d90b      	bls.n	8002b56 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2205      	movs	r2, #5
 8002b4e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e012      	b.n	8002b7c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f003 0301 	and.w	r3, r3, #1
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1e5      	bne.n	8002b30 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2200      	movs	r2, #0
 8002b68:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	e006      	b.n	8002b7c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b72:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
  }
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b089      	sub	sp, #36	; 0x24
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	60b9      	str	r1, [r7, #8]
 8002b8e:	607a      	str	r2, [r7, #4]
 8002b90:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b98:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ba2:	7ffb      	ldrb	r3, [r7, #31]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d003      	beq.n	8002bb0 <HAL_CAN_AddTxMessage+0x2c>
 8002ba8:	7ffb      	ldrb	r3, [r7, #31]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	f040 80b8 	bne.w	8002d20 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d105      	bne.n	8002bd0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002bc4:	69bb      	ldr	r3, [r7, #24]
 8002bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	f000 80a0 	beq.w	8002d10 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002bd0:	69bb      	ldr	r3, [r7, #24]
 8002bd2:	0e1b      	lsrs	r3, r3, #24
 8002bd4:	f003 0303 	and.w	r3, r3, #3
 8002bd8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d907      	bls.n	8002bf0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e09e      	b.n	8002d2e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	697b      	ldr	r3, [r7, #20]
 8002bf4:	409a      	lsls	r2, r3
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10d      	bne.n	8002c1e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002c0c:	68f9      	ldr	r1, [r7, #12]
 8002c0e:	6809      	ldr	r1, [r1, #0]
 8002c10:	431a      	orrs	r2, r3
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	3318      	adds	r3, #24
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	440b      	add	r3, r1
 8002c1a:	601a      	str	r2, [r3, #0]
 8002c1c:	e00f      	b.n	8002c3e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c28:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c2e:	68f9      	ldr	r1, [r7, #12]
 8002c30:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002c32:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c34:	697b      	ldr	r3, [r7, #20]
 8002c36:	3318      	adds	r3, #24
 8002c38:	011b      	lsls	r3, r3, #4
 8002c3a:	440b      	add	r3, r1
 8002c3c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6819      	ldr	r1, [r3, #0]
 8002c42:	68bb      	ldr	r3, [r7, #8]
 8002c44:	691a      	ldr	r2, [r3, #16]
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	3318      	adds	r3, #24
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	440b      	add	r3, r1
 8002c4e:	3304      	adds	r3, #4
 8002c50:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	7d1b      	ldrb	r3, [r3, #20]
 8002c56:	2b01      	cmp	r3, #1
 8002c58:	d111      	bne.n	8002c7e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	3318      	adds	r3, #24
 8002c62:	011b      	lsls	r3, r3, #4
 8002c64:	4413      	add	r3, r2
 8002c66:	3304      	adds	r3, #4
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68fa      	ldr	r2, [r7, #12]
 8002c6c:	6811      	ldr	r1, [r2, #0]
 8002c6e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c72:	697b      	ldr	r3, [r7, #20]
 8002c74:	3318      	adds	r3, #24
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	440b      	add	r3, r1
 8002c7a:	3304      	adds	r3, #4
 8002c7c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	3307      	adds	r3, #7
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	061a      	lsls	r2, r3, #24
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	3306      	adds	r3, #6
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	041b      	lsls	r3, r3, #16
 8002c8e:	431a      	orrs	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	3305      	adds	r3, #5
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	021b      	lsls	r3, r3, #8
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	3204      	adds	r2, #4
 8002c9e:	7812      	ldrb	r2, [r2, #0]
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	6811      	ldr	r1, [r2, #0]
 8002ca6:	ea43 0200 	orr.w	r2, r3, r0
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	011b      	lsls	r3, r3, #4
 8002cae:	440b      	add	r3, r1
 8002cb0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002cb4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	3303      	adds	r3, #3
 8002cba:	781b      	ldrb	r3, [r3, #0]
 8002cbc:	061a      	lsls	r2, r3, #24
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	3302      	adds	r3, #2
 8002cc2:	781b      	ldrb	r3, [r3, #0]
 8002cc4:	041b      	lsls	r3, r3, #16
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	3301      	adds	r3, #1
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	7812      	ldrb	r2, [r2, #0]
 8002cd6:	4610      	mov	r0, r2
 8002cd8:	68fa      	ldr	r2, [r7, #12]
 8002cda:	6811      	ldr	r1, [r2, #0]
 8002cdc:	ea43 0200 	orr.w	r2, r3, r0
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	440b      	add	r3, r1
 8002ce6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002cea:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	3318      	adds	r3, #24
 8002cf4:	011b      	lsls	r3, r3, #4
 8002cf6:	4413      	add	r3, r2
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	6811      	ldr	r1, [r2, #0]
 8002cfe:	f043 0201 	orr.w	r2, r3, #1
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	3318      	adds	r3, #24
 8002d06:	011b      	lsls	r3, r3, #4
 8002d08:	440b      	add	r3, r1
 8002d0a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	e00e      	b.n	8002d2e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d14:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e006      	b.n	8002d2e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d24:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d2c:	2301      	movs	r3, #1
  }
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3724      	adds	r7, #36	; 0x24
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b085      	sub	sp, #20
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d4c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8002d4e:	7afb      	ldrb	r3, [r7, #11]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d002      	beq.n	8002d5a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002d54:	7afb      	ldrb	r3, [r7, #11]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d11d      	bne.n	8002d96 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d002      	beq.n	8002d6e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d002      	beq.n	8002d82 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	3301      	adds	r3, #1
 8002d80:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d002      	beq.n	8002d96 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	3301      	adds	r3, #1
 8002d94:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002d96:	68fb      	ldr	r3, [r7, #12]
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
 8002db0:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002db8:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002dba:	7dfb      	ldrb	r3, [r7, #23]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d003      	beq.n	8002dc8 <HAL_CAN_GetRxMessage+0x24>
 8002dc0:	7dfb      	ldrb	r3, [r7, #23]
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	f040 80f3 	bne.w	8002fae <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d10e      	bne.n	8002dec <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	f003 0303 	and.w	r3, r3, #3
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d116      	bne.n	8002e0a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e0e7      	b.n	8002fbc <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	f003 0303 	and.w	r3, r3, #3
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d107      	bne.n	8002e0a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e0d8      	b.n	8002fbc <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	331b      	adds	r3, #27
 8002e12:	011b      	lsls	r3, r3, #4
 8002e14:	4413      	add	r3, r2
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f003 0204 	and.w	r2, r3, #4
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10c      	bne.n	8002e42 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681a      	ldr	r2, [r3, #0]
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	331b      	adds	r3, #27
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	4413      	add	r3, r2
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	0d5b      	lsrs	r3, r3, #21
 8002e38:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	601a      	str	r2, [r3, #0]
 8002e40:	e00b      	b.n	8002e5a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	331b      	adds	r3, #27
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	4413      	add	r3, r2
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	08db      	lsrs	r3, r3, #3
 8002e52:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	331b      	adds	r3, #27
 8002e62:	011b      	lsls	r3, r3, #4
 8002e64:	4413      	add	r3, r2
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0202 	and.w	r2, r3, #2
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	331b      	adds	r3, #27
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	4413      	add	r3, r2
 8002e7c:	3304      	adds	r3, #4
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 020f 	and.w	r2, r3, #15
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681a      	ldr	r2, [r3, #0]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	331b      	adds	r3, #27
 8002e90:	011b      	lsls	r3, r3, #4
 8002e92:	4413      	add	r3, r2
 8002e94:	3304      	adds	r3, #4
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	0a1b      	lsrs	r3, r3, #8
 8002e9a:	b2da      	uxtb	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681a      	ldr	r2, [r3, #0]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	331b      	adds	r3, #27
 8002ea8:	011b      	lsls	r3, r3, #4
 8002eaa:	4413      	add	r3, r2
 8002eac:	3304      	adds	r3, #4
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	0c1b      	lsrs	r3, r3, #16
 8002eb2:	b29a      	uxth	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	011b      	lsls	r3, r3, #4
 8002ec0:	4413      	add	r3, r2
 8002ec2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	0a1a      	lsrs	r2, r3, #8
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	011b      	lsls	r3, r3, #4
 8002ef0:	4413      	add	r3, r2
 8002ef2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	0c1a      	lsrs	r2, r3, #16
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	3302      	adds	r3, #2
 8002efe:	b2d2      	uxtb	r2, r2
 8002f00:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	011b      	lsls	r3, r3, #4
 8002f0a:	4413      	add	r3, r2
 8002f0c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	0e1a      	lsrs	r2, r3, #24
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	3303      	adds	r3, #3
 8002f18:	b2d2      	uxtb	r2, r2
 8002f1a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	011b      	lsls	r3, r3, #4
 8002f24:	4413      	add	r3, r2
 8002f26:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	3304      	adds	r3, #4
 8002f30:	b2d2      	uxtb	r2, r2
 8002f32:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681a      	ldr	r2, [r3, #0]
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	4413      	add	r3, r2
 8002f3e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	0a1a      	lsrs	r2, r3, #8
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	3305      	adds	r3, #5
 8002f4a:	b2d2      	uxtb	r2, r2
 8002f4c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	011b      	lsls	r3, r3, #4
 8002f56:	4413      	add	r3, r2
 8002f58:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	0c1a      	lsrs	r2, r3, #16
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	3306      	adds	r3, #6
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681a      	ldr	r2, [r3, #0]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	011b      	lsls	r3, r3, #4
 8002f70:	4413      	add	r3, r2
 8002f72:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	0e1a      	lsrs	r2, r3, #24
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	3307      	adds	r3, #7
 8002f7e:	b2d2      	uxtb	r2, r2
 8002f80:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d108      	bne.n	8002f9a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	68da      	ldr	r2, [r3, #12]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f042 0220 	orr.w	r2, r2, #32
 8002f96:	60da      	str	r2, [r3, #12]
 8002f98:	e007      	b.n	8002faa <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f042 0220 	orr.w	r2, r2, #32
 8002fa8:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002faa:	2300      	movs	r3, #0
 8002fac:	e006      	b.n	8002fbc <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
  }
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	371c      	adds	r7, #28
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b085      	sub	sp, #20
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fdc:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002fde:	7afb      	ldrb	r3, [r7, #11]
 8002fe0:	2b01      	cmp	r3, #1
 8002fe2:	d002      	beq.n	8002fea <HAL_CAN_GetRxFifoFillLevel+0x22>
 8002fe4:	7afb      	ldrb	r3, [r7, #11]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d10f      	bne.n	800300a <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d106      	bne.n	8002ffe <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	f003 0303 	and.w	r3, r3, #3
 8002ffa:	60fb      	str	r3, [r7, #12]
 8002ffc:	e005      	b.n	800300a <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	f003 0303 	and.w	r3, r3, #3
 8003008:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 800300a:	68fb      	ldr	r3, [r7, #12]
}
 800300c:	4618      	mov	r0, r3
 800300e:	3714      	adds	r7, #20
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003028:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800302a:	7bfb      	ldrb	r3, [r7, #15]
 800302c:	2b01      	cmp	r3, #1
 800302e:	d002      	beq.n	8003036 <HAL_CAN_ActivateNotification+0x1e>
 8003030:	7bfb      	ldrb	r3, [r7, #15]
 8003032:	2b02      	cmp	r3, #2
 8003034:	d109      	bne.n	800304a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	6959      	ldr	r1, [r3, #20]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003046:	2300      	movs	r3, #0
 8003048:	e006      	b.n	8003058 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800304e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
  }
}
 8003058:	4618      	mov	r0, r3
 800305a:	3714      	adds	r7, #20
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b08a      	sub	sp, #40	; 0x28
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800306c:	2300      	movs	r3, #0
 800306e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80030a0:	6a3b      	ldr	r3, [r7, #32]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d07c      	beq.n	80031a4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80030aa:	69bb      	ldr	r3, [r7, #24]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d023      	beq.n	80030fc <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2201      	movs	r2, #1
 80030ba:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80030bc:	69bb      	ldr	r3, [r7, #24]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d003      	beq.n	80030ce <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7fe f996 	bl	80013f8 <HAL_CAN_TxMailbox0CompleteCallback>
 80030cc:	e016      	b.n	80030fc <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80030ce:	69bb      	ldr	r3, [r7, #24]
 80030d0:	f003 0304 	and.w	r3, r3, #4
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d004      	beq.n	80030e2 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80030d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030de:	627b      	str	r3, [r7, #36]	; 0x24
 80030e0:	e00c      	b.n	80030fc <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	f003 0308 	and.w	r3, r3, #8
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d004      	beq.n	80030f6 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80030ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ee:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80030f2:	627b      	str	r3, [r7, #36]	; 0x24
 80030f4:	e002      	b.n	80030fc <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7fe f99f 	bl	800143a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003102:	2b00      	cmp	r3, #0
 8003104:	d024      	beq.n	8003150 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800310e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003116:	2b00      	cmp	r3, #0
 8003118:	d003      	beq.n	8003122 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7fe f977 	bl	800140e <HAL_CAN_TxMailbox1CompleteCallback>
 8003120:	e016      	b.n	8003150 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003128:	2b00      	cmp	r3, #0
 800312a:	d004      	beq.n	8003136 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800312c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800312e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003132:	627b      	str	r3, [r7, #36]	; 0x24
 8003134:	e00c      	b.n	8003150 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800313c:	2b00      	cmp	r3, #0
 800313e:	d004      	beq.n	800314a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003142:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003146:	627b      	str	r3, [r7, #36]	; 0x24
 8003148:	e002      	b.n	8003150 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f7fe f980 	bl	8001450 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003150:	69bb      	ldr	r3, [r7, #24]
 8003152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d024      	beq.n	80031a4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003162:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7fe f958 	bl	8001424 <HAL_CAN_TxMailbox2CompleteCallback>
 8003174:	e016      	b.n	80031a4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800317c:	2b00      	cmp	r3, #0
 800317e:	d004      	beq.n	800318a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003182:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003186:	627b      	str	r3, [r7, #36]	; 0x24
 8003188:	e00c      	b.n	80031a4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800318a:	69bb      	ldr	r3, [r7, #24]
 800318c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d004      	beq.n	800319e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003196:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800319a:	627b      	str	r3, [r7, #36]	; 0x24
 800319c:	e002      	b.n	80031a4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f7fe f961 	bl	8001466 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00c      	beq.n	80031c8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d007      	beq.n	80031c8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80031b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80031be:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2210      	movs	r2, #16
 80031c6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80031c8:	6a3b      	ldr	r3, [r7, #32]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	f003 0308 	and.w	r3, r3, #8
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d006      	beq.n	80031ea <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	2208      	movs	r2, #8
 80031e2:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 f8ee 	bl	80033c6 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80031ea:	6a3b      	ldr	r3, [r7, #32]
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d009      	beq.n	8003208 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	f003 0303 	and.w	r3, r3, #3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d002      	beq.n	8003208 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7fd fc1e 	bl	8000a44 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003208:	6a3b      	ldr	r3, [r7, #32]
 800320a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800320e:	2b00      	cmp	r3, #0
 8003210:	d00c      	beq.n	800322c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003212:	693b      	ldr	r3, [r7, #16]
 8003214:	f003 0310 	and.w	r3, r3, #16
 8003218:	2b00      	cmp	r3, #0
 800321a:	d007      	beq.n	800322c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800321c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800321e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003222:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2210      	movs	r2, #16
 800322a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800322c:	6a3b      	ldr	r3, [r7, #32]
 800322e:	f003 0320 	and.w	r3, r3, #32
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b00      	cmp	r3, #0
 800323e:	d006      	beq.n	800324e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	2208      	movs	r2, #8
 8003246:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	f000 f8c6 	bl	80033da <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800324e:	6a3b      	ldr	r3, [r7, #32]
 8003250:	f003 0310 	and.w	r3, r3, #16
 8003254:	2b00      	cmp	r3, #0
 8003256:	d009      	beq.n	800326c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d002      	beq.n	800326c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f7fd fbf8 	bl	8000a5c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800326c:	6a3b      	ldr	r3, [r7, #32]
 800326e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d00b      	beq.n	800328e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	f003 0310 	and.w	r3, r3, #16
 800327c:	2b00      	cmp	r3, #0
 800327e:	d006      	beq.n	800328e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2210      	movs	r2, #16
 8003286:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 f8b0 	bl	80033ee <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800328e:	6a3b      	ldr	r3, [r7, #32]
 8003290:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d00b      	beq.n	80032b0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d006      	beq.n	80032b0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2208      	movs	r2, #8
 80032a8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 f8a9 	bl	8003402 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80032b0:	6a3b      	ldr	r3, [r7, #32]
 80032b2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d075      	beq.n	80033a6 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	f003 0304 	and.w	r3, r3, #4
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d06c      	beq.n	800339e <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032c4:	6a3b      	ldr	r3, [r7, #32]
 80032c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d008      	beq.n	80032e0 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80032d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80032e0:	6a3b      	ldr	r3, [r7, #32]
 80032e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d008      	beq.n	80032fc <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80032f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f6:	f043 0302 	orr.w	r3, r3, #2
 80032fa:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80032fc:	6a3b      	ldr	r3, [r7, #32]
 80032fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003302:	2b00      	cmp	r3, #0
 8003304:	d008      	beq.n	8003318 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800330c:	2b00      	cmp	r3, #0
 800330e:	d003      	beq.n	8003318 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003312:	f043 0304 	orr.w	r3, r3, #4
 8003316:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003318:	6a3b      	ldr	r3, [r7, #32]
 800331a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800331e:	2b00      	cmp	r3, #0
 8003320:	d03d      	beq.n	800339e <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003328:	2b00      	cmp	r3, #0
 800332a:	d038      	beq.n	800339e <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003332:	2b30      	cmp	r3, #48	; 0x30
 8003334:	d017      	beq.n	8003366 <HAL_CAN_IRQHandler+0x302>
 8003336:	2b30      	cmp	r3, #48	; 0x30
 8003338:	d804      	bhi.n	8003344 <HAL_CAN_IRQHandler+0x2e0>
 800333a:	2b10      	cmp	r3, #16
 800333c:	d009      	beq.n	8003352 <HAL_CAN_IRQHandler+0x2ee>
 800333e:	2b20      	cmp	r3, #32
 8003340:	d00c      	beq.n	800335c <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003342:	e024      	b.n	800338e <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003344:	2b50      	cmp	r3, #80	; 0x50
 8003346:	d018      	beq.n	800337a <HAL_CAN_IRQHandler+0x316>
 8003348:	2b60      	cmp	r3, #96	; 0x60
 800334a:	d01b      	beq.n	8003384 <HAL_CAN_IRQHandler+0x320>
 800334c:	2b40      	cmp	r3, #64	; 0x40
 800334e:	d00f      	beq.n	8003370 <HAL_CAN_IRQHandler+0x30c>
            break;
 8003350:	e01d      	b.n	800338e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003354:	f043 0308 	orr.w	r3, r3, #8
 8003358:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800335a:	e018      	b.n	800338e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800335c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800335e:	f043 0310 	orr.w	r3, r3, #16
 8003362:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003364:	e013      	b.n	800338e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003368:	f043 0320 	orr.w	r3, r3, #32
 800336c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800336e:	e00e      	b.n	800338e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003372:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003376:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003378:	e009      	b.n	800338e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 800337a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003380:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003382:	e004      	b.n	800338e <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800338a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800338c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	699a      	ldr	r2, [r3, #24]
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800339c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	2204      	movs	r2, #4
 80033a4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80033a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d008      	beq.n	80033be <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f000 f82c 	bl	8003416 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80033be:	bf00      	nop
 80033c0:	3728      	adds	r7, #40	; 0x28
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80033ce:	bf00      	nop
 80033d0:	370c      	adds	r7, #12
 80033d2:	46bd      	mov	sp, r7
 80033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d8:	4770      	bx	lr

080033da <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80033da:	b480      	push	{r7}
 80033dc:	b083      	sub	sp, #12
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80033e2:	bf00      	nop
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr

080033ee <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80033ee:	b480      	push	{r7}
 80033f0:	b083      	sub	sp, #12
 80033f2:	af00      	add	r7, sp, #0
 80033f4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr

08003402 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800340a:	bf00      	nop
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003416:	b480      	push	{r7}
 8003418:	b083      	sub	sp, #12
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800341e:	bf00      	nop
 8003420:	370c      	adds	r7, #12
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
	...

0800342c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800342c:	b480      	push	{r7}
 800342e:	b085      	sub	sp, #20
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800343c:	4b0b      	ldr	r3, [pc, #44]	; (800346c <__NVIC_SetPriorityGrouping+0x40>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003448:	4013      	ands	r3, r2
 800344a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003454:	4b06      	ldr	r3, [pc, #24]	; (8003470 <__NVIC_SetPriorityGrouping+0x44>)
 8003456:	4313      	orrs	r3, r2
 8003458:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800345a:	4a04      	ldr	r2, [pc, #16]	; (800346c <__NVIC_SetPriorityGrouping+0x40>)
 800345c:	68bb      	ldr	r3, [r7, #8]
 800345e:	60d3      	str	r3, [r2, #12]
}
 8003460:	bf00      	nop
 8003462:	3714      	adds	r7, #20
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	e000ed00 	.word	0xe000ed00
 8003470:	05fa0000 	.word	0x05fa0000

08003474 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003474:	b480      	push	{r7}
 8003476:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003478:	4b04      	ldr	r3, [pc, #16]	; (800348c <__NVIC_GetPriorityGrouping+0x18>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	0a1b      	lsrs	r3, r3, #8
 800347e:	f003 0307 	and.w	r3, r3, #7
}
 8003482:	4618      	mov	r0, r3
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000ed00 	.word	0xe000ed00

08003490 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800349a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	db0b      	blt.n	80034ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034a2:	79fb      	ldrb	r3, [r7, #7]
 80034a4:	f003 021f 	and.w	r2, r3, #31
 80034a8:	4907      	ldr	r1, [pc, #28]	; (80034c8 <__NVIC_EnableIRQ+0x38>)
 80034aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ae:	095b      	lsrs	r3, r3, #5
 80034b0:	2001      	movs	r0, #1
 80034b2:	fa00 f202 	lsl.w	r2, r0, r2
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034ba:	bf00      	nop
 80034bc:	370c      	adds	r7, #12
 80034be:	46bd      	mov	sp, r7
 80034c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c4:	4770      	bx	lr
 80034c6:	bf00      	nop
 80034c8:	e000e100 	.word	0xe000e100

080034cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	4603      	mov	r3, r0
 80034d4:	6039      	str	r1, [r7, #0]
 80034d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	db0a      	blt.n	80034f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	b2da      	uxtb	r2, r3
 80034e4:	490c      	ldr	r1, [pc, #48]	; (8003518 <__NVIC_SetPriority+0x4c>)
 80034e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ea:	0112      	lsls	r2, r2, #4
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	440b      	add	r3, r1
 80034f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034f4:	e00a      	b.n	800350c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	b2da      	uxtb	r2, r3
 80034fa:	4908      	ldr	r1, [pc, #32]	; (800351c <__NVIC_SetPriority+0x50>)
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	3b04      	subs	r3, #4
 8003504:	0112      	lsls	r2, r2, #4
 8003506:	b2d2      	uxtb	r2, r2
 8003508:	440b      	add	r3, r1
 800350a:	761a      	strb	r2, [r3, #24]
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr
 8003518:	e000e100 	.word	0xe000e100
 800351c:	e000ed00 	.word	0xe000ed00

08003520 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003520:	b480      	push	{r7}
 8003522:	b089      	sub	sp, #36	; 0x24
 8003524:	af00      	add	r7, sp, #0
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	60b9      	str	r1, [r7, #8]
 800352a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003534:	69fb      	ldr	r3, [r7, #28]
 8003536:	f1c3 0307 	rsb	r3, r3, #7
 800353a:	2b04      	cmp	r3, #4
 800353c:	bf28      	it	cs
 800353e:	2304      	movcs	r3, #4
 8003540:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	3304      	adds	r3, #4
 8003546:	2b06      	cmp	r3, #6
 8003548:	d902      	bls.n	8003550 <NVIC_EncodePriority+0x30>
 800354a:	69fb      	ldr	r3, [r7, #28]
 800354c:	3b03      	subs	r3, #3
 800354e:	e000      	b.n	8003552 <NVIC_EncodePriority+0x32>
 8003550:	2300      	movs	r3, #0
 8003552:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003554:	f04f 32ff 	mov.w	r2, #4294967295
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	43da      	mvns	r2, r3
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	401a      	ands	r2, r3
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003568:	f04f 31ff 	mov.w	r1, #4294967295
 800356c:	697b      	ldr	r3, [r7, #20]
 800356e:	fa01 f303 	lsl.w	r3, r1, r3
 8003572:	43d9      	mvns	r1, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003578:	4313      	orrs	r3, r2
         );
}
 800357a:	4618      	mov	r0, r3
 800357c:	3724      	adds	r7, #36	; 0x24
 800357e:	46bd      	mov	sp, r7
 8003580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003584:	4770      	bx	lr

08003586 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003586:	b580      	push	{r7, lr}
 8003588:	b082      	sub	sp, #8
 800358a:	af00      	add	r7, sp, #0
 800358c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7ff ff4c 	bl	800342c <__NVIC_SetPriorityGrouping>
}
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	4603      	mov	r3, r0
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
 80035a8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035aa:	2300      	movs	r3, #0
 80035ac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035ae:	f7ff ff61 	bl	8003474 <__NVIC_GetPriorityGrouping>
 80035b2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	68b9      	ldr	r1, [r7, #8]
 80035b8:	6978      	ldr	r0, [r7, #20]
 80035ba:	f7ff ffb1 	bl	8003520 <NVIC_EncodePriority>
 80035be:	4602      	mov	r2, r0
 80035c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035c4:	4611      	mov	r1, r2
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff80 	bl	80034cc <__NVIC_SetPriority>
}
 80035cc:	bf00      	nop
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	4603      	mov	r3, r0
 80035dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f7ff ff54 	bl	8003490 <__NVIC_EnableIRQ>
}
 80035e8:	bf00      	nop
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b089      	sub	sp, #36	; 0x24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80035fa:	2300      	movs	r3, #0
 80035fc:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80035fe:	2300      	movs	r3, #0
 8003600:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003602:	2300      	movs	r3, #0
 8003604:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003606:	2300      	movs	r3, #0
 8003608:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800360a:	2300      	movs	r3, #0
 800360c:	61fb      	str	r3, [r7, #28]
 800360e:	e175      	b.n	80038fc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003610:	2201      	movs	r2, #1
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	fa02 f303 	lsl.w	r3, r2, r3
 8003618:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	4013      	ands	r3, r2
 8003622:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003624:	693a      	ldr	r2, [r7, #16]
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	429a      	cmp	r2, r3
 800362a:	f040 8164 	bne.w	80038f6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b01      	cmp	r3, #1
 8003634:	d00b      	beq.n	800364e <HAL_GPIO_Init+0x5e>
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b02      	cmp	r3, #2
 800363c:	d007      	beq.n	800364e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003642:	2b11      	cmp	r3, #17
 8003644:	d003      	beq.n	800364e <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	2b12      	cmp	r3, #18
 800364c:	d130      	bne.n	80036b0 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	2203      	movs	r2, #3
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	43db      	mvns	r3, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4013      	ands	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68da      	ldr	r2, [r3, #12]
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	69ba      	ldr	r2, [r7, #24]
 8003674:	4313      	orrs	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003684:	2201      	movs	r2, #1
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4013      	ands	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	f003 0201 	and.w	r2, r3, #1
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	2203      	movs	r2, #3
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	43db      	mvns	r3, r3
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	4013      	ands	r3, r2
 80036c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	2b02      	cmp	r3, #2
 80036e6:	d003      	beq.n	80036f0 <HAL_GPIO_Init+0x100>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b12      	cmp	r3, #18
 80036ee:	d123      	bne.n	8003738 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	08da      	lsrs	r2, r3, #3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3208      	adds	r2, #8
 80036f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	f003 0307 	and.w	r3, r3, #7
 8003704:	009b      	lsls	r3, r3, #2
 8003706:	220f      	movs	r2, #15
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	43db      	mvns	r3, r3
 800370e:	69ba      	ldr	r2, [r7, #24]
 8003710:	4013      	ands	r3, r2
 8003712:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	4313      	orrs	r3, r2
 8003728:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	08da      	lsrs	r2, r3, #3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	3208      	adds	r2, #8
 8003732:	69b9      	ldr	r1, [r7, #24]
 8003734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	005b      	lsls	r3, r3, #1
 8003742:	2203      	movs	r2, #3
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	43db      	mvns	r3, r3
 800374a:	69ba      	ldr	r2, [r7, #24]
 800374c:	4013      	ands	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f003 0203 	and.w	r2, r3, #3
 8003758:	69fb      	ldr	r3, [r7, #28]
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	fa02 f303 	lsl.w	r3, r2, r3
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	4313      	orrs	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003774:	2b00      	cmp	r3, #0
 8003776:	f000 80be 	beq.w	80038f6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800377a:	4b65      	ldr	r3, [pc, #404]	; (8003910 <HAL_GPIO_Init+0x320>)
 800377c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377e:	4a64      	ldr	r2, [pc, #400]	; (8003910 <HAL_GPIO_Init+0x320>)
 8003780:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003784:	6453      	str	r3, [r2, #68]	; 0x44
 8003786:	4b62      	ldr	r3, [pc, #392]	; (8003910 <HAL_GPIO_Init+0x320>)
 8003788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003792:	4a60      	ldr	r2, [pc, #384]	; (8003914 <HAL_GPIO_Init+0x324>)
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	089b      	lsrs	r3, r3, #2
 8003798:	3302      	adds	r3, #2
 800379a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800379e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	220f      	movs	r2, #15
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	43db      	mvns	r3, r3
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	4013      	ands	r3, r2
 80037b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a57      	ldr	r2, [pc, #348]	; (8003918 <HAL_GPIO_Init+0x328>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d037      	beq.n	800382e <HAL_GPIO_Init+0x23e>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a56      	ldr	r2, [pc, #344]	; (800391c <HAL_GPIO_Init+0x32c>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d031      	beq.n	800382a <HAL_GPIO_Init+0x23a>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a55      	ldr	r2, [pc, #340]	; (8003920 <HAL_GPIO_Init+0x330>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d02b      	beq.n	8003826 <HAL_GPIO_Init+0x236>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a54      	ldr	r2, [pc, #336]	; (8003924 <HAL_GPIO_Init+0x334>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d025      	beq.n	8003822 <HAL_GPIO_Init+0x232>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a53      	ldr	r2, [pc, #332]	; (8003928 <HAL_GPIO_Init+0x338>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d01f      	beq.n	800381e <HAL_GPIO_Init+0x22e>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a52      	ldr	r2, [pc, #328]	; (800392c <HAL_GPIO_Init+0x33c>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d019      	beq.n	800381a <HAL_GPIO_Init+0x22a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a51      	ldr	r2, [pc, #324]	; (8003930 <HAL_GPIO_Init+0x340>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d013      	beq.n	8003816 <HAL_GPIO_Init+0x226>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a50      	ldr	r2, [pc, #320]	; (8003934 <HAL_GPIO_Init+0x344>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d00d      	beq.n	8003812 <HAL_GPIO_Init+0x222>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a4f      	ldr	r2, [pc, #316]	; (8003938 <HAL_GPIO_Init+0x348>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d007      	beq.n	800380e <HAL_GPIO_Init+0x21e>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a4e      	ldr	r2, [pc, #312]	; (800393c <HAL_GPIO_Init+0x34c>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d101      	bne.n	800380a <HAL_GPIO_Init+0x21a>
 8003806:	2309      	movs	r3, #9
 8003808:	e012      	b.n	8003830 <HAL_GPIO_Init+0x240>
 800380a:	230a      	movs	r3, #10
 800380c:	e010      	b.n	8003830 <HAL_GPIO_Init+0x240>
 800380e:	2308      	movs	r3, #8
 8003810:	e00e      	b.n	8003830 <HAL_GPIO_Init+0x240>
 8003812:	2307      	movs	r3, #7
 8003814:	e00c      	b.n	8003830 <HAL_GPIO_Init+0x240>
 8003816:	2306      	movs	r3, #6
 8003818:	e00a      	b.n	8003830 <HAL_GPIO_Init+0x240>
 800381a:	2305      	movs	r3, #5
 800381c:	e008      	b.n	8003830 <HAL_GPIO_Init+0x240>
 800381e:	2304      	movs	r3, #4
 8003820:	e006      	b.n	8003830 <HAL_GPIO_Init+0x240>
 8003822:	2303      	movs	r3, #3
 8003824:	e004      	b.n	8003830 <HAL_GPIO_Init+0x240>
 8003826:	2302      	movs	r3, #2
 8003828:	e002      	b.n	8003830 <HAL_GPIO_Init+0x240>
 800382a:	2301      	movs	r3, #1
 800382c:	e000      	b.n	8003830 <HAL_GPIO_Init+0x240>
 800382e:	2300      	movs	r3, #0
 8003830:	69fa      	ldr	r2, [r7, #28]
 8003832:	f002 0203 	and.w	r2, r2, #3
 8003836:	0092      	lsls	r2, r2, #2
 8003838:	4093      	lsls	r3, r2
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	4313      	orrs	r3, r2
 800383e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003840:	4934      	ldr	r1, [pc, #208]	; (8003914 <HAL_GPIO_Init+0x324>)
 8003842:	69fb      	ldr	r3, [r7, #28]
 8003844:	089b      	lsrs	r3, r3, #2
 8003846:	3302      	adds	r3, #2
 8003848:	69ba      	ldr	r2, [r7, #24]
 800384a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800384e:	4b3c      	ldr	r3, [pc, #240]	; (8003940 <HAL_GPIO_Init+0x350>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	43db      	mvns	r3, r3
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	4013      	ands	r3, r2
 800385c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d003      	beq.n	8003872 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800386a:	69ba      	ldr	r2, [r7, #24]
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	4313      	orrs	r3, r2
 8003870:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003872:	4a33      	ldr	r2, [pc, #204]	; (8003940 <HAL_GPIO_Init+0x350>)
 8003874:	69bb      	ldr	r3, [r7, #24]
 8003876:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003878:	4b31      	ldr	r3, [pc, #196]	; (8003940 <HAL_GPIO_Init+0x350>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	43db      	mvns	r3, r3
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	4013      	ands	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d003      	beq.n	800389c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003894:	69ba      	ldr	r2, [r7, #24]
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800389c:	4a28      	ldr	r2, [pc, #160]	; (8003940 <HAL_GPIO_Init+0x350>)
 800389e:	69bb      	ldr	r3, [r7, #24]
 80038a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038a2:	4b27      	ldr	r3, [pc, #156]	; (8003940 <HAL_GPIO_Init+0x350>)
 80038a4:	689b      	ldr	r3, [r3, #8]
 80038a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	43db      	mvns	r3, r3
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	4013      	ands	r3, r2
 80038b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d003      	beq.n	80038c6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038c6:	4a1e      	ldr	r2, [pc, #120]	; (8003940 <HAL_GPIO_Init+0x350>)
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038cc:	4b1c      	ldr	r3, [pc, #112]	; (8003940 <HAL_GPIO_Init+0x350>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d2:	693b      	ldr	r3, [r7, #16]
 80038d4:	43db      	mvns	r3, r3
 80038d6:	69ba      	ldr	r2, [r7, #24]
 80038d8:	4013      	ands	r3, r2
 80038da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d003      	beq.n	80038f0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80038e8:	69ba      	ldr	r2, [r7, #24]
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038f0:	4a13      	ldr	r2, [pc, #76]	; (8003940 <HAL_GPIO_Init+0x350>)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80038f6:	69fb      	ldr	r3, [r7, #28]
 80038f8:	3301      	adds	r3, #1
 80038fa:	61fb      	str	r3, [r7, #28]
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	2b0f      	cmp	r3, #15
 8003900:	f67f ae86 	bls.w	8003610 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003904:	bf00      	nop
 8003906:	3724      	adds	r7, #36	; 0x24
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr
 8003910:	40023800 	.word	0x40023800
 8003914:	40013800 	.word	0x40013800
 8003918:	40020000 	.word	0x40020000
 800391c:	40020400 	.word	0x40020400
 8003920:	40020800 	.word	0x40020800
 8003924:	40020c00 	.word	0x40020c00
 8003928:	40021000 	.word	0x40021000
 800392c:	40021400 	.word	0x40021400
 8003930:	40021800 	.word	0x40021800
 8003934:	40021c00 	.word	0x40021c00
 8003938:	40022000 	.word	0x40022000
 800393c:	40022400 	.word	0x40022400
 8003940:	40013c00 	.word	0x40013c00

08003944 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	807b      	strh	r3, [r7, #2]
 8003950:	4613      	mov	r3, r2
 8003952:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003954:	787b      	ldrb	r3, [r7, #1]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d003      	beq.n	8003962 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800395a:	887a      	ldrh	r2, [r7, #2]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003960:	e003      	b.n	800396a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003962:	887b      	ldrh	r3, [r7, #2]
 8003964:	041a      	lsls	r2, r3, #16
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	619a      	str	r2, [r3, #24]
}
 800396a:	bf00      	nop
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
	...

08003978 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b086      	sub	sp, #24
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003980:	2300      	movs	r3, #0
 8003982:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d101      	bne.n	800398e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e29b      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	f000 8087 	beq.w	8003aaa <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800399c:	4b96      	ldr	r3, [pc, #600]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 030c 	and.w	r3, r3, #12
 80039a4:	2b04      	cmp	r3, #4
 80039a6:	d00c      	beq.n	80039c2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039a8:	4b93      	ldr	r3, [pc, #588]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	f003 030c 	and.w	r3, r3, #12
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d112      	bne.n	80039da <HAL_RCC_OscConfig+0x62>
 80039b4:	4b90      	ldr	r3, [pc, #576]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039c0:	d10b      	bne.n	80039da <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039c2:	4b8d      	ldr	r3, [pc, #564]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d06c      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x130>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d168      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e275      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039e2:	d106      	bne.n	80039f2 <HAL_RCC_OscConfig+0x7a>
 80039e4:	4b84      	ldr	r3, [pc, #528]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a83      	ldr	r2, [pc, #524]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 80039ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ee:	6013      	str	r3, [r2, #0]
 80039f0:	e02e      	b.n	8003a50 <HAL_RCC_OscConfig+0xd8>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d10c      	bne.n	8003a14 <HAL_RCC_OscConfig+0x9c>
 80039fa:	4b7f      	ldr	r3, [pc, #508]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a7e      	ldr	r2, [pc, #504]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a04:	6013      	str	r3, [r2, #0]
 8003a06:	4b7c      	ldr	r3, [pc, #496]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a7b      	ldr	r2, [pc, #492]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a0c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e01d      	b.n	8003a50 <HAL_RCC_OscConfig+0xd8>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0xc0>
 8003a1e:	4b76      	ldr	r3, [pc, #472]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a75      	ldr	r2, [pc, #468]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b73      	ldr	r3, [pc, #460]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a72      	ldr	r2, [pc, #456]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e00b      	b.n	8003a50 <HAL_RCC_OscConfig+0xd8>
 8003a38:	4b6f      	ldr	r3, [pc, #444]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a6e      	ldr	r2, [pc, #440]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b6c      	ldr	r3, [pc, #432]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a6b      	ldr	r2, [pc, #428]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a58:	f7fe fe34 	bl	80026c4 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a60:	f7fe fe30 	bl	80026c4 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e229      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a72:	4b61      	ldr	r3, [pc, #388]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0xe8>
 8003a7e:	e014      	b.n	8003aaa <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a80:	f7fe fe20 	bl	80026c4 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a88:	f7fe fe1c 	bl	80026c4 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e215      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9a:	4b57      	ldr	r3, [pc, #348]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0x110>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d069      	beq.n	8003b8a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ab6:	4b50      	ldr	r3, [pc, #320]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00b      	beq.n	8003ada <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ac2:	4b4d      	ldr	r3, [pc, #308]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d11c      	bne.n	8003b08 <HAL_RCC_OscConfig+0x190>
 8003ace:	4b4a      	ldr	r3, [pc, #296]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d116      	bne.n	8003b08 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ada:	4b47      	ldr	r3, [pc, #284]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_RCC_OscConfig+0x17a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d001      	beq.n	8003af2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e1e9      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af2:	4b41      	ldr	r3, [pc, #260]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	493d      	ldr	r1, [pc, #244]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b06:	e040      	b.n	8003b8a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d023      	beq.n	8003b58 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b10:	4b39      	ldr	r3, [pc, #228]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a38      	ldr	r2, [pc, #224]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b16:	f043 0301 	orr.w	r3, r3, #1
 8003b1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b1c:	f7fe fdd2 	bl	80026c4 <HAL_GetTick>
 8003b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b22:	e008      	b.n	8003b36 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b24:	f7fe fdce 	bl	80026c4 <HAL_GetTick>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	2b02      	cmp	r3, #2
 8003b30:	d901      	bls.n	8003b36 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003b32:	2303      	movs	r3, #3
 8003b34:	e1c7      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b36:	4b30      	ldr	r3, [pc, #192]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0f0      	beq.n	8003b24 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b42:	4b2d      	ldr	r3, [pc, #180]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	691b      	ldr	r3, [r3, #16]
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	4929      	ldr	r1, [pc, #164]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	600b      	str	r3, [r1, #0]
 8003b56:	e018      	b.n	8003b8a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b58:	4b27      	ldr	r3, [pc, #156]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a26      	ldr	r2, [pc, #152]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b5e:	f023 0301 	bic.w	r3, r3, #1
 8003b62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b64:	f7fe fdae 	bl	80026c4 <HAL_GetTick>
 8003b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b6a:	e008      	b.n	8003b7e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b6c:	f7fe fdaa 	bl	80026c4 <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d901      	bls.n	8003b7e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b7a:	2303      	movs	r3, #3
 8003b7c:	e1a3      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0302 	and.w	r3, r3, #2
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1f0      	bne.n	8003b6c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0308 	and.w	r3, r3, #8
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d038      	beq.n	8003c08 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d019      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b9e:	4b16      	ldr	r3, [pc, #88]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003ba0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ba2:	4a15      	ldr	r2, [pc, #84]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003ba4:	f043 0301 	orr.w	r3, r3, #1
 8003ba8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003baa:	f7fe fd8b 	bl	80026c4 <HAL_GetTick>
 8003bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb0:	e008      	b.n	8003bc4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bb2:	f7fe fd87 	bl	80026c4 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b02      	cmp	r3, #2
 8003bbe:	d901      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bc0:	2303      	movs	r3, #3
 8003bc2:	e180      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bc4:	4b0c      	ldr	r3, [pc, #48]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003bc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d0f0      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x23a>
 8003bd0:	e01a      	b.n	8003c08 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bd2:	4b09      	ldr	r3, [pc, #36]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003bd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bd6:	4a08      	ldr	r2, [pc, #32]	; (8003bf8 <HAL_RCC_OscConfig+0x280>)
 8003bd8:	f023 0301 	bic.w	r3, r3, #1
 8003bdc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bde:	f7fe fd71 	bl	80026c4 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be4:	e00a      	b.n	8003bfc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003be6:	f7fe fd6d 	bl	80026c4 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b02      	cmp	r3, #2
 8003bf2:	d903      	bls.n	8003bfc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e166      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
 8003bf8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bfc:	4b92      	ldr	r3, [pc, #584]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003bfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c00:	f003 0302 	and.w	r3, r3, #2
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d1ee      	bne.n	8003be6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0304 	and.w	r3, r3, #4
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f000 80a4 	beq.w	8003d5e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c16:	4b8c      	ldr	r3, [pc, #560]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10d      	bne.n	8003c3e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c22:	4b89      	ldr	r3, [pc, #548]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c26:	4a88      	ldr	r2, [pc, #544]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c2e:	4b86      	ldr	r3, [pc, #536]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c36:	60bb      	str	r3, [r7, #8]
 8003c38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c3e:	4b83      	ldr	r3, [pc, #524]	; (8003e4c <HAL_RCC_OscConfig+0x4d4>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d118      	bne.n	8003c7c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003c4a:	4b80      	ldr	r3, [pc, #512]	; (8003e4c <HAL_RCC_OscConfig+0x4d4>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	4a7f      	ldr	r2, [pc, #508]	; (8003e4c <HAL_RCC_OscConfig+0x4d4>)
 8003c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c56:	f7fe fd35 	bl	80026c4 <HAL_GetTick>
 8003c5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c5c:	e008      	b.n	8003c70 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5e:	f7fe fd31 	bl	80026c4 <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	2b64      	cmp	r3, #100	; 0x64
 8003c6a:	d901      	bls.n	8003c70 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003c6c:	2303      	movs	r3, #3
 8003c6e:	e12a      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c70:	4b76      	ldr	r3, [pc, #472]	; (8003e4c <HAL_RCC_OscConfig+0x4d4>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d0f0      	beq.n	8003c5e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d106      	bne.n	8003c92 <HAL_RCC_OscConfig+0x31a>
 8003c84:	4b70      	ldr	r3, [pc, #448]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c88:	4a6f      	ldr	r2, [pc, #444]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003c8a:	f043 0301 	orr.w	r3, r3, #1
 8003c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c90:	e02d      	b.n	8003cee <HAL_RCC_OscConfig+0x376>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d10c      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x33c>
 8003c9a:	4b6b      	ldr	r3, [pc, #428]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9e:	4a6a      	ldr	r2, [pc, #424]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003ca0:	f023 0301 	bic.w	r3, r3, #1
 8003ca4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ca6:	4b68      	ldr	r3, [pc, #416]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003caa:	4a67      	ldr	r2, [pc, #412]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003cac:	f023 0304 	bic.w	r3, r3, #4
 8003cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb2:	e01c      	b.n	8003cee <HAL_RCC_OscConfig+0x376>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	2b05      	cmp	r3, #5
 8003cba:	d10c      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x35e>
 8003cbc:	4b62      	ldr	r3, [pc, #392]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003cbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc0:	4a61      	ldr	r2, [pc, #388]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003cc2:	f043 0304 	orr.w	r3, r3, #4
 8003cc6:	6713      	str	r3, [r2, #112]	; 0x70
 8003cc8:	4b5f      	ldr	r3, [pc, #380]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ccc:	4a5e      	ldr	r2, [pc, #376]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003cce:	f043 0301 	orr.w	r3, r3, #1
 8003cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8003cd4:	e00b      	b.n	8003cee <HAL_RCC_OscConfig+0x376>
 8003cd6:	4b5c      	ldr	r3, [pc, #368]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cda:	4a5b      	ldr	r2, [pc, #364]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003cdc:	f023 0301 	bic.w	r3, r3, #1
 8003ce0:	6713      	str	r3, [r2, #112]	; 0x70
 8003ce2:	4b59      	ldr	r3, [pc, #356]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce6:	4a58      	ldr	r2, [pc, #352]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003ce8:	f023 0304 	bic.w	r3, r3, #4
 8003cec:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d015      	beq.n	8003d22 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cf6:	f7fe fce5 	bl	80026c4 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cfc:	e00a      	b.n	8003d14 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cfe:	f7fe fce1 	bl	80026c4 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e0d8      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d14:	4b4c      	ldr	r3, [pc, #304]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d0ee      	beq.n	8003cfe <HAL_RCC_OscConfig+0x386>
 8003d20:	e014      	b.n	8003d4c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d22:	f7fe fccf 	bl	80026c4 <HAL_GetTick>
 8003d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d28:	e00a      	b.n	8003d40 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d2a:	f7fe fccb 	bl	80026c4 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d38:	4293      	cmp	r3, r2
 8003d3a:	d901      	bls.n	8003d40 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003d3c:	2303      	movs	r3, #3
 8003d3e:	e0c2      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d40:	4b41      	ldr	r3, [pc, #260]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1ee      	bne.n	8003d2a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003d4c:	7dfb      	ldrb	r3, [r7, #23]
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d105      	bne.n	8003d5e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d52:	4b3d      	ldr	r3, [pc, #244]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d56:	4a3c      	ldr	r2, [pc, #240]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003d58:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d5c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	f000 80ae 	beq.w	8003ec4 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d68:	4b37      	ldr	r3, [pc, #220]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 030c 	and.w	r3, r3, #12
 8003d70:	2b08      	cmp	r3, #8
 8003d72:	d06d      	beq.n	8003e50 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d14b      	bne.n	8003e14 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d7c:	4b32      	ldr	r3, [pc, #200]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a31      	ldr	r2, [pc, #196]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003d82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003d86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d88:	f7fe fc9c 	bl	80026c4 <HAL_GetTick>
 8003d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d8e:	e008      	b.n	8003da2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d90:	f7fe fc98 	bl	80026c4 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e091      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003da2:	4b29      	ldr	r3, [pc, #164]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1f0      	bne.n	8003d90 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69da      	ldr	r2, [r3, #28]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	019b      	lsls	r3, r3, #6
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc4:	085b      	lsrs	r3, r3, #1
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	041b      	lsls	r3, r3, #16
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	061b      	lsls	r3, r3, #24
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd8:	071b      	lsls	r3, r3, #28
 8003dda:	491b      	ldr	r1, [pc, #108]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003de0:	4b19      	ldr	r3, [pc, #100]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a18      	ldr	r2, [pc, #96]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003de6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003dea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dec:	f7fe fc6a 	bl	80026c4 <HAL_GetTick>
 8003df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003df4:	f7fe fc66 	bl	80026c4 <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e05f      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e06:	4b10      	ldr	r3, [pc, #64]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d0f0      	beq.n	8003df4 <HAL_RCC_OscConfig+0x47c>
 8003e12:	e057      	b.n	8003ec4 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e14:	4b0c      	ldr	r3, [pc, #48]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a0b      	ldr	r2, [pc, #44]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003e1a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e20:	f7fe fc50 	bl	80026c4 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e28:	f7fe fc4c 	bl	80026c4 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e045      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e3a:	4b03      	ldr	r3, [pc, #12]	; (8003e48 <HAL_RCC_OscConfig+0x4d0>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1f0      	bne.n	8003e28 <HAL_RCC_OscConfig+0x4b0>
 8003e46:	e03d      	b.n	8003ec4 <HAL_RCC_OscConfig+0x54c>
 8003e48:	40023800 	.word	0x40023800
 8003e4c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003e50:	4b1f      	ldr	r3, [pc, #124]	; (8003ed0 <HAL_RCC_OscConfig+0x558>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d030      	beq.n	8003ec0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d129      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d122      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e7a:	68fa      	ldr	r2, [r7, #12]
 8003e7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e80:	4013      	ands	r3, r2
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e86:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d119      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e96:	085b      	lsrs	r3, r3, #1
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d10f      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eaa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d107      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eba:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d001      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e000      	b.n	8003ec6 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3718      	adds	r7, #24
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	40023800 	.word	0x40023800

08003ed4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e0d0      	b.n	800408e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003eec:	4b6a      	ldr	r3, [pc, #424]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 030f 	and.w	r3, r3, #15
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d910      	bls.n	8003f1c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efa:	4b67      	ldr	r3, [pc, #412]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f023 020f 	bic.w	r2, r3, #15
 8003f02:	4965      	ldr	r1, [pc, #404]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f0a:	4b63      	ldr	r3, [pc, #396]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 030f 	and.w	r3, r3, #15
 8003f12:	683a      	ldr	r2, [r7, #0]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d001      	beq.n	8003f1c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f18:	2301      	movs	r3, #1
 8003f1a:	e0b8      	b.n	800408e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0302 	and.w	r3, r3, #2
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d020      	beq.n	8003f6a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0304 	and.w	r3, r3, #4
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d005      	beq.n	8003f40 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f34:	4b59      	ldr	r3, [pc, #356]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	4a58      	ldr	r2, [pc, #352]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f3a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f3e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f003 0308 	and.w	r3, r3, #8
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d005      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f4c:	4b53      	ldr	r3, [pc, #332]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	4a52      	ldr	r2, [pc, #328]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f56:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f58:	4b50      	ldr	r3, [pc, #320]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	494d      	ldr	r1, [pc, #308]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d040      	beq.n	8003ff8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d107      	bne.n	8003f8e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f7e:	4b47      	ldr	r3, [pc, #284]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d115      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	e07f      	b.n	800408e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d107      	bne.n	8003fa6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f96:	4b41      	ldr	r3, [pc, #260]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d109      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	e073      	b.n	800408e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fa6:	4b3d      	ldr	r3, [pc, #244]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d101      	bne.n	8003fb6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	e06b      	b.n	800408e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fb6:	4b39      	ldr	r3, [pc, #228]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f023 0203 	bic.w	r2, r3, #3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	4936      	ldr	r1, [pc, #216]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003fc8:	f7fe fb7c 	bl	80026c4 <HAL_GetTick>
 8003fcc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fce:	e00a      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fd0:	f7fe fb78 	bl	80026c4 <HAL_GetTick>
 8003fd4:	4602      	mov	r2, r0
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	1ad3      	subs	r3, r2, r3
 8003fda:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d901      	bls.n	8003fe6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003fe2:	2303      	movs	r3, #3
 8003fe4:	e053      	b.n	800408e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fe6:	4b2d      	ldr	r3, [pc, #180]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 020c 	and.w	r2, r3, #12
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d1eb      	bne.n	8003fd0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ff8:	4b27      	ldr	r3, [pc, #156]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 030f 	and.w	r3, r3, #15
 8004000:	683a      	ldr	r2, [r7, #0]
 8004002:	429a      	cmp	r2, r3
 8004004:	d210      	bcs.n	8004028 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004006:	4b24      	ldr	r3, [pc, #144]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f023 020f 	bic.w	r2, r3, #15
 800400e:	4922      	ldr	r1, [pc, #136]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	4313      	orrs	r3, r2
 8004014:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004016:	4b20      	ldr	r3, [pc, #128]	; (8004098 <HAL_RCC_ClockConfig+0x1c4>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	683a      	ldr	r2, [r7, #0]
 8004020:	429a      	cmp	r2, r3
 8004022:	d001      	beq.n	8004028 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e032      	b.n	800408e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 0304 	and.w	r3, r3, #4
 8004030:	2b00      	cmp	r3, #0
 8004032:	d008      	beq.n	8004046 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004034:	4b19      	ldr	r3, [pc, #100]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8004036:	689b      	ldr	r3, [r3, #8]
 8004038:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	4916      	ldr	r1, [pc, #88]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8004042:	4313      	orrs	r3, r2
 8004044:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0308 	and.w	r3, r3, #8
 800404e:	2b00      	cmp	r3, #0
 8004050:	d009      	beq.n	8004066 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004052:	4b12      	ldr	r3, [pc, #72]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	00db      	lsls	r3, r3, #3
 8004060:	490e      	ldr	r1, [pc, #56]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 8004062:	4313      	orrs	r3, r2
 8004064:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004066:	f000 f821 	bl	80040ac <HAL_RCC_GetSysClockFreq>
 800406a:	4601      	mov	r1, r0
 800406c:	4b0b      	ldr	r3, [pc, #44]	; (800409c <HAL_RCC_ClockConfig+0x1c8>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	091b      	lsrs	r3, r3, #4
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	4a0a      	ldr	r2, [pc, #40]	; (80040a0 <HAL_RCC_ClockConfig+0x1cc>)
 8004078:	5cd3      	ldrb	r3, [r2, r3]
 800407a:	fa21 f303 	lsr.w	r3, r1, r3
 800407e:	4a09      	ldr	r2, [pc, #36]	; (80040a4 <HAL_RCC_ClockConfig+0x1d0>)
 8004080:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004082:	4b09      	ldr	r3, [pc, #36]	; (80040a8 <HAL_RCC_ClockConfig+0x1d4>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4618      	mov	r0, r3
 8004088:	f7fe f9e8 	bl	800245c <HAL_InitTick>

  return HAL_OK;
 800408c:	2300      	movs	r3, #0
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	40023c00 	.word	0x40023c00
 800409c:	40023800 	.word	0x40023800
 80040a0:	08005e38 	.word	0x08005e38
 80040a4:	20000044 	.word	0x20000044
 80040a8:	20000048 	.word	0x20000048

080040ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040ae:	b085      	sub	sp, #20
 80040b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80040b2:	2300      	movs	r3, #0
 80040b4:	607b      	str	r3, [r7, #4]
 80040b6:	2300      	movs	r3, #0
 80040b8:	60fb      	str	r3, [r7, #12]
 80040ba:	2300      	movs	r3, #0
 80040bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 80040be:	2300      	movs	r3, #0
 80040c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040c2:	4b50      	ldr	r3, [pc, #320]	; (8004204 <HAL_RCC_GetSysClockFreq+0x158>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	f003 030c 	and.w	r3, r3, #12
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	d007      	beq.n	80040de <HAL_RCC_GetSysClockFreq+0x32>
 80040ce:	2b08      	cmp	r3, #8
 80040d0:	d008      	beq.n	80040e4 <HAL_RCC_GetSysClockFreq+0x38>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f040 808d 	bne.w	80041f2 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040d8:	4b4b      	ldr	r3, [pc, #300]	; (8004208 <HAL_RCC_GetSysClockFreq+0x15c>)
 80040da:	60bb      	str	r3, [r7, #8]
      break;
 80040dc:	e08c      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040de:	4b4b      	ldr	r3, [pc, #300]	; (800420c <HAL_RCC_GetSysClockFreq+0x160>)
 80040e0:	60bb      	str	r3, [r7, #8]
      break;
 80040e2:	e089      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040e4:	4b47      	ldr	r3, [pc, #284]	; (8004204 <HAL_RCC_GetSysClockFreq+0x158>)
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040ec:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80040ee:	4b45      	ldr	r3, [pc, #276]	; (8004204 <HAL_RCC_GetSysClockFreq+0x158>)
 80040f0:	685b      	ldr	r3, [r3, #4]
 80040f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d023      	beq.n	8004142 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040fa:	4b42      	ldr	r3, [pc, #264]	; (8004204 <HAL_RCC_GetSysClockFreq+0x158>)
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	099b      	lsrs	r3, r3, #6
 8004100:	f04f 0400 	mov.w	r4, #0
 8004104:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004108:	f04f 0200 	mov.w	r2, #0
 800410c:	ea03 0501 	and.w	r5, r3, r1
 8004110:	ea04 0602 	and.w	r6, r4, r2
 8004114:	4a3d      	ldr	r2, [pc, #244]	; (800420c <HAL_RCC_GetSysClockFreq+0x160>)
 8004116:	fb02 f106 	mul.w	r1, r2, r6
 800411a:	2200      	movs	r2, #0
 800411c:	fb02 f205 	mul.w	r2, r2, r5
 8004120:	440a      	add	r2, r1
 8004122:	493a      	ldr	r1, [pc, #232]	; (800420c <HAL_RCC_GetSysClockFreq+0x160>)
 8004124:	fba5 0101 	umull	r0, r1, r5, r1
 8004128:	1853      	adds	r3, r2, r1
 800412a:	4619      	mov	r1, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	f04f 0400 	mov.w	r4, #0
 8004132:	461a      	mov	r2, r3
 8004134:	4623      	mov	r3, r4
 8004136:	f7fc fa3f 	bl	80005b8 <__aeabi_uldivmod>
 800413a:	4603      	mov	r3, r0
 800413c:	460c      	mov	r4, r1
 800413e:	60fb      	str	r3, [r7, #12]
 8004140:	e049      	b.n	80041d6 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004142:	4b30      	ldr	r3, [pc, #192]	; (8004204 <HAL_RCC_GetSysClockFreq+0x158>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	099b      	lsrs	r3, r3, #6
 8004148:	f04f 0400 	mov.w	r4, #0
 800414c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004150:	f04f 0200 	mov.w	r2, #0
 8004154:	ea03 0501 	and.w	r5, r3, r1
 8004158:	ea04 0602 	and.w	r6, r4, r2
 800415c:	4629      	mov	r1, r5
 800415e:	4632      	mov	r2, r6
 8004160:	f04f 0300 	mov.w	r3, #0
 8004164:	f04f 0400 	mov.w	r4, #0
 8004168:	0154      	lsls	r4, r2, #5
 800416a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800416e:	014b      	lsls	r3, r1, #5
 8004170:	4619      	mov	r1, r3
 8004172:	4622      	mov	r2, r4
 8004174:	1b49      	subs	r1, r1, r5
 8004176:	eb62 0206 	sbc.w	r2, r2, r6
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	f04f 0400 	mov.w	r4, #0
 8004182:	0194      	lsls	r4, r2, #6
 8004184:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004188:	018b      	lsls	r3, r1, #6
 800418a:	1a5b      	subs	r3, r3, r1
 800418c:	eb64 0402 	sbc.w	r4, r4, r2
 8004190:	f04f 0100 	mov.w	r1, #0
 8004194:	f04f 0200 	mov.w	r2, #0
 8004198:	00e2      	lsls	r2, r4, #3
 800419a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800419e:	00d9      	lsls	r1, r3, #3
 80041a0:	460b      	mov	r3, r1
 80041a2:	4614      	mov	r4, r2
 80041a4:	195b      	adds	r3, r3, r5
 80041a6:	eb44 0406 	adc.w	r4, r4, r6
 80041aa:	f04f 0100 	mov.w	r1, #0
 80041ae:	f04f 0200 	mov.w	r2, #0
 80041b2:	02a2      	lsls	r2, r4, #10
 80041b4:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80041b8:	0299      	lsls	r1, r3, #10
 80041ba:	460b      	mov	r3, r1
 80041bc:	4614      	mov	r4, r2
 80041be:	4618      	mov	r0, r3
 80041c0:	4621      	mov	r1, r4
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f04f 0400 	mov.w	r4, #0
 80041c8:	461a      	mov	r2, r3
 80041ca:	4623      	mov	r3, r4
 80041cc:	f7fc f9f4 	bl	80005b8 <__aeabi_uldivmod>
 80041d0:	4603      	mov	r3, r0
 80041d2:	460c      	mov	r4, r1
 80041d4:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80041d6:	4b0b      	ldr	r3, [pc, #44]	; (8004204 <HAL_RCC_GetSysClockFreq+0x158>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	0c1b      	lsrs	r3, r3, #16
 80041dc:	f003 0303 	and.w	r3, r3, #3
 80041e0:	3301      	adds	r3, #1
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80041e6:	68fa      	ldr	r2, [r7, #12]
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ee:	60bb      	str	r3, [r7, #8]
      break;
 80041f0:	e002      	b.n	80041f8 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041f2:	4b05      	ldr	r3, [pc, #20]	; (8004208 <HAL_RCC_GetSysClockFreq+0x15c>)
 80041f4:	60bb      	str	r3, [r7, #8]
      break;
 80041f6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041f8:	68bb      	ldr	r3, [r7, #8]
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3714      	adds	r7, #20
 80041fe:	46bd      	mov	sp, r7
 8004200:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004202:	bf00      	nop
 8004204:	40023800 	.word	0x40023800
 8004208:	00f42400 	.word	0x00f42400
 800420c:	017d7840 	.word	0x017d7840

08004210 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004214:	4b03      	ldr	r3, [pc, #12]	; (8004224 <HAL_RCC_GetHCLKFreq+0x14>)
 8004216:	681b      	ldr	r3, [r3, #0]
}
 8004218:	4618      	mov	r0, r3
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	20000044 	.word	0x20000044

08004228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800422c:	f7ff fff0 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8004230:	4601      	mov	r1, r0
 8004232:	4b05      	ldr	r3, [pc, #20]	; (8004248 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	0a9b      	lsrs	r3, r3, #10
 8004238:	f003 0307 	and.w	r3, r3, #7
 800423c:	4a03      	ldr	r2, [pc, #12]	; (800424c <HAL_RCC_GetPCLK1Freq+0x24>)
 800423e:	5cd3      	ldrb	r3, [r2, r3]
 8004240:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004244:	4618      	mov	r0, r3
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40023800 	.word	0x40023800
 800424c:	08005e48 	.word	0x08005e48

08004250 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004250:	b480      	push	{r7}
 8004252:	b083      	sub	sp, #12
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
 8004258:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	220f      	movs	r2, #15
 800425e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004260:	4b12      	ldr	r3, [pc, #72]	; (80042ac <HAL_RCC_GetClockConfig+0x5c>)
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	f003 0203 	and.w	r2, r3, #3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800426c:	4b0f      	ldr	r3, [pc, #60]	; (80042ac <HAL_RCC_GetClockConfig+0x5c>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004278:	4b0c      	ldr	r3, [pc, #48]	; (80042ac <HAL_RCC_GetClockConfig+0x5c>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8004284:	4b09      	ldr	r3, [pc, #36]	; (80042ac <HAL_RCC_GetClockConfig+0x5c>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	08db      	lsrs	r3, r3, #3
 800428a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004292:	4b07      	ldr	r3, [pc, #28]	; (80042b0 <HAL_RCC_GetClockConfig+0x60>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 020f 	and.w	r2, r3, #15
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	601a      	str	r2, [r3, #0]
}
 800429e:	bf00      	nop
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40023800 	.word	0x40023800
 80042b0:	40023c00 	.word	0x40023c00

080042b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e01d      	b.n	8004302 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d106      	bne.n	80042e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 f815 	bl	800430a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2202      	movs	r2, #2
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	3304      	adds	r3, #4
 80042f0:	4619      	mov	r1, r3
 80042f2:	4610      	mov	r0, r2
 80042f4:	f000 f986 	bl	8004604 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3708      	adds	r7, #8
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}

0800430a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
	...

08004320 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004320:	b480      	push	{r7}
 8004322:	b085      	sub	sp, #20
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	68da      	ldr	r2, [r3, #12]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	4b0c      	ldr	r3, [pc, #48]	; (8004370 <HAL_TIM_Base_Start_IT+0x50>)
 8004340:	4013      	ands	r3, r2
 8004342:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b06      	cmp	r3, #6
 8004348:	d00b      	beq.n	8004362 <HAL_TIM_Base_Start_IT+0x42>
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004350:	d007      	beq.n	8004362 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	681a      	ldr	r2, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f042 0201 	orr.w	r2, r2, #1
 8004360:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	00010007 	.word	0x00010007

08004374 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691b      	ldr	r3, [r3, #16]
 8004382:	f003 0302 	and.w	r3, r3, #2
 8004386:	2b02      	cmp	r3, #2
 8004388:	d122      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	68db      	ldr	r3, [r3, #12]
 8004390:	f003 0302 	and.w	r3, r3, #2
 8004394:	2b02      	cmp	r3, #2
 8004396:	d11b      	bne.n	80043d0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f06f 0202 	mvn.w	r2, #2
 80043a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	699b      	ldr	r3, [r3, #24]
 80043ae:	f003 0303 	and.w	r3, r3, #3
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043b6:	6878      	ldr	r0, [r7, #4]
 80043b8:	f000 f905 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 80043bc:	e005      	b.n	80043ca <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043be:	6878      	ldr	r0, [r7, #4]
 80043c0:	f000 f8f7 	bl	80045b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043c4:	6878      	ldr	r0, [r7, #4]
 80043c6:	f000 f908 	bl	80045da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	691b      	ldr	r3, [r3, #16]
 80043d6:	f003 0304 	and.w	r3, r3, #4
 80043da:	2b04      	cmp	r3, #4
 80043dc:	d122      	bne.n	8004424 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	f003 0304 	and.w	r3, r3, #4
 80043e8:	2b04      	cmp	r3, #4
 80043ea:	d11b      	bne.n	8004424 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f06f 0204 	mvn.w	r2, #4
 80043f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2202      	movs	r2, #2
 80043fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	699b      	ldr	r3, [r3, #24]
 8004402:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 f8db 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 8004410:	e005      	b.n	800441e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f8cd 	bl	80045b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 f8de 	bl	80045da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	f003 0308 	and.w	r3, r3, #8
 800442e:	2b08      	cmp	r3, #8
 8004430:	d122      	bne.n	8004478 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f003 0308 	and.w	r3, r3, #8
 800443c:	2b08      	cmp	r3, #8
 800443e:	d11b      	bne.n	8004478 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0208 	mvn.w	r2, #8
 8004448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2204      	movs	r2, #4
 800444e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f8b1 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 8004464:	e005      	b.n	8004472 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f8a3 	bl	80045b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f8b4 	bl	80045da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	f003 0310 	and.w	r3, r3, #16
 8004482:	2b10      	cmp	r3, #16
 8004484:	d122      	bne.n	80044cc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	f003 0310 	and.w	r3, r3, #16
 8004490:	2b10      	cmp	r3, #16
 8004492:	d11b      	bne.n	80044cc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0210 	mvn.w	r2, #16
 800449c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2208      	movs	r2, #8
 80044a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	69db      	ldr	r3, [r3, #28]
 80044aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f887 	bl	80045c6 <HAL_TIM_IC_CaptureCallback>
 80044b8:	e005      	b.n	80044c6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 f879 	bl	80045b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f88a 	bl	80045da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2200      	movs	r2, #0
 80044ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d10e      	bne.n	80044f8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d107      	bne.n	80044f8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f06f 0201 	mvn.w	r2, #1
 80044f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fd feb4 	bl	8002260 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004502:	2b80      	cmp	r3, #128	; 0x80
 8004504:	d10e      	bne.n	8004524 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004510:	2b80      	cmp	r3, #128	; 0x80
 8004512:	d107      	bne.n	8004524 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800451c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f91a 	bl	8004758 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800452e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004532:	d10e      	bne.n	8004552 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800453e:	2b80      	cmp	r3, #128	; 0x80
 8004540:	d107      	bne.n	8004552 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800454a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f000 f90d 	bl	800476c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800455c:	2b40      	cmp	r3, #64	; 0x40
 800455e:	d10e      	bne.n	800457e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800456a:	2b40      	cmp	r3, #64	; 0x40
 800456c:	d107      	bne.n	800457e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004576:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f000 f838 	bl	80045ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	691b      	ldr	r3, [r3, #16]
 8004584:	f003 0320 	and.w	r3, r3, #32
 8004588:	2b20      	cmp	r3, #32
 800458a:	d10e      	bne.n	80045aa <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	f003 0320 	and.w	r3, r3, #32
 8004596:	2b20      	cmp	r3, #32
 8004598:	d107      	bne.n	80045aa <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f06f 0220 	mvn.w	r2, #32
 80045a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 f8cd 	bl	8004744 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045aa:	bf00      	nop
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80045b2:	b480      	push	{r7}
 80045b4:	b083      	sub	sp, #12
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80045ba:	bf00      	nop
 80045bc:	370c      	adds	r7, #12
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr

080045c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b083      	sub	sp, #12
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80045ce:	bf00      	nop
 80045d0:	370c      	adds	r7, #12
 80045d2:	46bd      	mov	sp, r7
 80045d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d8:	4770      	bx	lr

080045da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80045da:	b480      	push	{r7}
 80045dc:	b083      	sub	sp, #12
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80045e2:	bf00      	nop
 80045e4:	370c      	adds	r7, #12
 80045e6:	46bd      	mov	sp, r7
 80045e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ec:	4770      	bx	lr

080045ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80045ee:	b480      	push	{r7}
 80045f0:	b083      	sub	sp, #12
 80045f2:	af00      	add	r7, sp, #0
 80045f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045f6:	bf00      	nop
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
	...

08004604 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a40      	ldr	r2, [pc, #256]	; (8004718 <TIM_Base_SetConfig+0x114>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d013      	beq.n	8004644 <TIM_Base_SetConfig+0x40>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004622:	d00f      	beq.n	8004644 <TIM_Base_SetConfig+0x40>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a3d      	ldr	r2, [pc, #244]	; (800471c <TIM_Base_SetConfig+0x118>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d00b      	beq.n	8004644 <TIM_Base_SetConfig+0x40>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a3c      	ldr	r2, [pc, #240]	; (8004720 <TIM_Base_SetConfig+0x11c>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d007      	beq.n	8004644 <TIM_Base_SetConfig+0x40>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a3b      	ldr	r2, [pc, #236]	; (8004724 <TIM_Base_SetConfig+0x120>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d003      	beq.n	8004644 <TIM_Base_SetConfig+0x40>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a3a      	ldr	r2, [pc, #232]	; (8004728 <TIM_Base_SetConfig+0x124>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d108      	bne.n	8004656 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800464a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	4313      	orrs	r3, r2
 8004654:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a2f      	ldr	r2, [pc, #188]	; (8004718 <TIM_Base_SetConfig+0x114>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d02b      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004664:	d027      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	4a2c      	ldr	r2, [pc, #176]	; (800471c <TIM_Base_SetConfig+0x118>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d023      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	4a2b      	ldr	r2, [pc, #172]	; (8004720 <TIM_Base_SetConfig+0x11c>)
 8004672:	4293      	cmp	r3, r2
 8004674:	d01f      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a2a      	ldr	r2, [pc, #168]	; (8004724 <TIM_Base_SetConfig+0x120>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d01b      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	4a29      	ldr	r2, [pc, #164]	; (8004728 <TIM_Base_SetConfig+0x124>)
 8004682:	4293      	cmp	r3, r2
 8004684:	d017      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	4a28      	ldr	r2, [pc, #160]	; (800472c <TIM_Base_SetConfig+0x128>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d013      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	4a27      	ldr	r2, [pc, #156]	; (8004730 <TIM_Base_SetConfig+0x12c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d00f      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a26      	ldr	r2, [pc, #152]	; (8004734 <TIM_Base_SetConfig+0x130>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d00b      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a25      	ldr	r2, [pc, #148]	; (8004738 <TIM_Base_SetConfig+0x134>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d007      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a24      	ldr	r2, [pc, #144]	; (800473c <TIM_Base_SetConfig+0x138>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d003      	beq.n	80046b6 <TIM_Base_SetConfig+0xb2>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a23      	ldr	r2, [pc, #140]	; (8004740 <TIM_Base_SetConfig+0x13c>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d108      	bne.n	80046c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	68db      	ldr	r3, [r3, #12]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	695b      	ldr	r3, [r3, #20]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	68fa      	ldr	r2, [r7, #12]
 80046da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a0a      	ldr	r2, [pc, #40]	; (8004718 <TIM_Base_SetConfig+0x114>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d003      	beq.n	80046fc <TIM_Base_SetConfig+0xf8>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a0c      	ldr	r2, [pc, #48]	; (8004728 <TIM_Base_SetConfig+0x124>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d103      	bne.n	8004704 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	691a      	ldr	r2, [r3, #16]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	615a      	str	r2, [r3, #20]
}
 800470a:	bf00      	nop
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	40010000 	.word	0x40010000
 800471c:	40000400 	.word	0x40000400
 8004720:	40000800 	.word	0x40000800
 8004724:	40000c00 	.word	0x40000c00
 8004728:	40010400 	.word	0x40010400
 800472c:	40014000 	.word	0x40014000
 8004730:	40014400 	.word	0x40014400
 8004734:	40014800 	.word	0x40014800
 8004738:	40001800 	.word	0x40001800
 800473c:	40001c00 	.word	0x40001c00
 8004740:	40002000 	.word	0x40002000

08004744 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr

08004758 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004760:	bf00      	nop
 8004762:	370c      	adds	r7, #12
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr

0800476c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	4603      	mov	r3, r0
 8004788:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800478a:	2300      	movs	r3, #0
 800478c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800478e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004792:	2b84      	cmp	r3, #132	; 0x84
 8004794:	d005      	beq.n	80047a2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	4413      	add	r3, r2
 800479e:	3303      	adds	r3, #3
 80047a0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80047a2:	68fb      	ldr	r3, [r7, #12]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3714      	adds	r7, #20
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80047b4:	f000 fae4 	bl	8004d80 <vTaskStartScheduler>
  
  return osOK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	bd80      	pop	{r7, pc}

080047be <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80047be:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047c0:	b089      	sub	sp, #36	; 0x24
 80047c2:	af04      	add	r7, sp, #16
 80047c4:	6078      	str	r0, [r7, #4]
 80047c6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d020      	beq.n	8004812 <osThreadCreate+0x54>
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d01c      	beq.n	8004812 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	685c      	ldr	r4, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681d      	ldr	r5, [r3, #0]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	691e      	ldr	r6, [r3, #16]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f7ff ffc8 	bl	8004780 <makeFreeRtosPriority>
 80047f0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	695b      	ldr	r3, [r3, #20]
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80047fa:	9202      	str	r2, [sp, #8]
 80047fc:	9301      	str	r3, [sp, #4]
 80047fe:	9100      	str	r1, [sp, #0]
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	4632      	mov	r2, r6
 8004804:	4629      	mov	r1, r5
 8004806:	4620      	mov	r0, r4
 8004808:	f000 f8ed 	bl	80049e6 <xTaskCreateStatic>
 800480c:	4603      	mov	r3, r0
 800480e:	60fb      	str	r3, [r7, #12]
 8004810:	e01c      	b.n	800484c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685c      	ldr	r4, [r3, #4]
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800481e:	b29e      	uxth	r6, r3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004826:	4618      	mov	r0, r3
 8004828:	f7ff ffaa 	bl	8004780 <makeFreeRtosPriority>
 800482c:	4602      	mov	r2, r0
 800482e:	f107 030c 	add.w	r3, r7, #12
 8004832:	9301      	str	r3, [sp, #4]
 8004834:	9200      	str	r2, [sp, #0]
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	4632      	mov	r2, r6
 800483a:	4629      	mov	r1, r5
 800483c:	4620      	mov	r0, r4
 800483e:	f000 f932 	bl	8004aa6 <xTaskCreate>
 8004842:	4603      	mov	r3, r0
 8004844:	2b01      	cmp	r3, #1
 8004846:	d001      	beq.n	800484c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004848:	2300      	movs	r3, #0
 800484a:	e000      	b.n	800484e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800484c:	68fb      	ldr	r3, [r7, #12]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004856 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b084      	sub	sp, #16
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d001      	beq.n	800486c <osDelay+0x16>
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	e000      	b.n	800486e <osDelay+0x18>
 800486c:	2301      	movs	r3, #1
 800486e:	4618      	mov	r0, r3
 8004870:	f000 fa50 	bl	8004d14 <vTaskDelay>
  
  return osOK;
 8004874:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	f103 0208 	add.w	r2, r3, #8
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f04f 32ff 	mov.w	r2, #4294967295
 8004896:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f103 0208 	add.w	r2, r3, #8
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	f103 0208 	add.w	r2, r3, #8
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80048b2:	bf00      	nop
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr

080048be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048d8:	b480      	push	{r7}
 80048da:	b085      	sub	sp, #20
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	689a      	ldr	r2, [r3, #8]
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	683a      	ldr	r2, [r7, #0]
 8004902:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	687a      	ldr	r2, [r7, #4]
 8004908:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	601a      	str	r2, [r3, #0]
}
 8004914:	bf00      	nop
 8004916:	3714      	adds	r7, #20
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004936:	d103      	bne.n	8004940 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	691b      	ldr	r3, [r3, #16]
 800493c:	60fb      	str	r3, [r7, #12]
 800493e:	e00c      	b.n	800495a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3308      	adds	r3, #8
 8004944:	60fb      	str	r3, [r7, #12]
 8004946:	e002      	b.n	800494e <vListInsert+0x2e>
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	429a      	cmp	r2, r3
 8004958:	d2f6      	bcs.n	8004948 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	685a      	ldr	r2, [r3, #4]
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	683a      	ldr	r2, [r7, #0]
 8004974:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	1c5a      	adds	r2, r3, #1
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	601a      	str	r2, [r3, #0]
}
 8004986:	bf00      	nop
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr

08004992 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004992:	b480      	push	{r7}
 8004994:	b085      	sub	sp, #20
 8004996:	af00      	add	r7, sp, #0
 8004998:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	687a      	ldr	r2, [r7, #4]
 80049a6:	6892      	ldr	r2, [r2, #8]
 80049a8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	6852      	ldr	r2, [r2, #4]
 80049b2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	429a      	cmp	r2, r3
 80049bc:	d103      	bne.n	80049c6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	689a      	ldr	r2, [r3, #8]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	1e5a      	subs	r2, r3, #1
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
}
 80049da:	4618      	mov	r0, r3
 80049dc:	3714      	adds	r7, #20
 80049de:	46bd      	mov	sp, r7
 80049e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e4:	4770      	bx	lr

080049e6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80049e6:	b580      	push	{r7, lr}
 80049e8:	b08e      	sub	sp, #56	; 0x38
 80049ea:	af04      	add	r7, sp, #16
 80049ec:	60f8      	str	r0, [r7, #12]
 80049ee:	60b9      	str	r1, [r7, #8]
 80049f0:	607a      	str	r2, [r7, #4]
 80049f2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80049f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d10b      	bne.n	8004a12 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80049fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049fe:	b672      	cpsid	i
 8004a00:	f383 8811 	msr	BASEPRI, r3
 8004a04:	f3bf 8f6f 	isb	sy
 8004a08:	f3bf 8f4f 	dsb	sy
 8004a0c:	b662      	cpsie	i
 8004a0e:	623b      	str	r3, [r7, #32]
 8004a10:	e7fe      	b.n	8004a10 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8004a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d10b      	bne.n	8004a30 <xTaskCreateStatic+0x4a>
 8004a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a1c:	b672      	cpsid	i
 8004a1e:	f383 8811 	msr	BASEPRI, r3
 8004a22:	f3bf 8f6f 	isb	sy
 8004a26:	f3bf 8f4f 	dsb	sy
 8004a2a:	b662      	cpsie	i
 8004a2c:	61fb      	str	r3, [r7, #28]
 8004a2e:	e7fe      	b.n	8004a2e <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004a30:	2354      	movs	r3, #84	; 0x54
 8004a32:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	2b54      	cmp	r3, #84	; 0x54
 8004a38:	d00b      	beq.n	8004a52 <xTaskCreateStatic+0x6c>
 8004a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a3e:	b672      	cpsid	i
 8004a40:	f383 8811 	msr	BASEPRI, r3
 8004a44:	f3bf 8f6f 	isb	sy
 8004a48:	f3bf 8f4f 	dsb	sy
 8004a4c:	b662      	cpsie	i
 8004a4e:	61bb      	str	r3, [r7, #24]
 8004a50:	e7fe      	b.n	8004a50 <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004a52:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d01e      	beq.n	8004a98 <xTaskCreateStatic+0xb2>
 8004a5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d01b      	beq.n	8004a98 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a62:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a66:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004a68:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004a72:	2300      	movs	r3, #0
 8004a74:	9303      	str	r3, [sp, #12]
 8004a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a78:	9302      	str	r3, [sp, #8]
 8004a7a:	f107 0314 	add.w	r3, r7, #20
 8004a7e:	9301      	str	r3, [sp, #4]
 8004a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a82:	9300      	str	r3, [sp, #0]
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	68f8      	ldr	r0, [r7, #12]
 8004a8c:	f000 f850 	bl	8004b30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004a90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004a92:	f000 f8d5 	bl	8004c40 <prvAddNewTaskToReadyList>
 8004a96:	e001      	b.n	8004a9c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004a9c:	697b      	ldr	r3, [r7, #20]
	}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3728      	adds	r7, #40	; 0x28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	b08c      	sub	sp, #48	; 0x30
 8004aaa:	af04      	add	r7, sp, #16
 8004aac:	60f8      	str	r0, [r7, #12]
 8004aae:	60b9      	str	r1, [r7, #8]
 8004ab0:	603b      	str	r3, [r7, #0]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4618      	mov	r0, r3
 8004abc:	f000 fea4 	bl	8005808 <pvPortMalloc>
 8004ac0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d00e      	beq.n	8004ae6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004ac8:	2054      	movs	r0, #84	; 0x54
 8004aca:	f000 fe9d 	bl	8005808 <pvPortMalloc>
 8004ace:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004ad0:	69fb      	ldr	r3, [r7, #28]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d003      	beq.n	8004ade <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	697a      	ldr	r2, [r7, #20]
 8004ada:	631a      	str	r2, [r3, #48]	; 0x30
 8004adc:	e005      	b.n	8004aea <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004ade:	6978      	ldr	r0, [r7, #20]
 8004ae0:	f000 ff5a 	bl	8005998 <vPortFree>
 8004ae4:	e001      	b.n	8004aea <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004aea:	69fb      	ldr	r3, [r7, #28]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d017      	beq.n	8004b20 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004af8:	88fa      	ldrh	r2, [r7, #6]
 8004afa:	2300      	movs	r3, #0
 8004afc:	9303      	str	r3, [sp, #12]
 8004afe:	69fb      	ldr	r3, [r7, #28]
 8004b00:	9302      	str	r3, [sp, #8]
 8004b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b04:	9301      	str	r3, [sp, #4]
 8004b06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b08:	9300      	str	r3, [sp, #0]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	68b9      	ldr	r1, [r7, #8]
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 f80e 	bl	8004b30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b14:	69f8      	ldr	r0, [r7, #28]
 8004b16:	f000 f893 	bl	8004c40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	61bb      	str	r3, [r7, #24]
 8004b1e:	e002      	b.n	8004b26 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004b20:	f04f 33ff 	mov.w	r3, #4294967295
 8004b24:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004b26:	69bb      	ldr	r3, [r7, #24]
	}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3720      	adds	r7, #32
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}

08004b30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b088      	sub	sp, #32
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
 8004b3c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b42:	6879      	ldr	r1, [r7, #4]
 8004b44:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8004b48:	440b      	add	r3, r1
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	f023 0307 	bic.w	r3, r3, #7
 8004b56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00b      	beq.n	8004b7a <prvInitialiseNewTask+0x4a>
 8004b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b66:	b672      	cpsid	i
 8004b68:	f383 8811 	msr	BASEPRI, r3
 8004b6c:	f3bf 8f6f 	isb	sy
 8004b70:	f3bf 8f4f 	dsb	sy
 8004b74:	b662      	cpsie	i
 8004b76:	617b      	str	r3, [r7, #20]
 8004b78:	e7fe      	b.n	8004b78 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d01f      	beq.n	8004bc0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b80:	2300      	movs	r3, #0
 8004b82:	61fb      	str	r3, [r7, #28]
 8004b84:	e012      	b.n	8004bac <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004b86:	68ba      	ldr	r2, [r7, #8]
 8004b88:	69fb      	ldr	r3, [r7, #28]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	7819      	ldrb	r1, [r3, #0]
 8004b8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	4413      	add	r3, r2
 8004b94:	3334      	adds	r3, #52	; 0x34
 8004b96:	460a      	mov	r2, r1
 8004b98:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004b9a:	68ba      	ldr	r2, [r7, #8]
 8004b9c:	69fb      	ldr	r3, [r7, #28]
 8004b9e:	4413      	add	r3, r2
 8004ba0:	781b      	ldrb	r3, [r3, #0]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d006      	beq.n	8004bb4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	3301      	adds	r3, #1
 8004baa:	61fb      	str	r3, [r7, #28]
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	2b0f      	cmp	r3, #15
 8004bb0:	d9e9      	bls.n	8004b86 <prvInitialiseNewTask+0x56>
 8004bb2:	e000      	b.n	8004bb6 <prvInitialiseNewTask+0x86>
			{
				break;
 8004bb4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004bb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004bbe:	e003      	b.n	8004bc8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004bc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bca:	2b06      	cmp	r3, #6
 8004bcc:	d901      	bls.n	8004bd2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004bce:	2306      	movs	r3, #6
 8004bd0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bd6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004bdc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be0:	2200      	movs	r2, #0
 8004be2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004be6:	3304      	adds	r3, #4
 8004be8:	4618      	mov	r0, r3
 8004bea:	f7ff fe68 	bl	80048be <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004bee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bf0:	3318      	adds	r3, #24
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7ff fe63 	bl	80048be <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bfc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c00:	f1c3 0207 	rsb	r2, r3, #7
 8004c04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c06:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c0c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004c0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c10:	2200      	movs	r2, #0
 8004c12:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004c1c:	683a      	ldr	r2, [r7, #0]
 8004c1e:	68f9      	ldr	r1, [r7, #12]
 8004c20:	69b8      	ldr	r0, [r7, #24]
 8004c22:	f000 fc0b 	bl	800543c <pxPortInitialiseStack>
 8004c26:	4602      	mov	r2, r0
 8004c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c2a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d002      	beq.n	8004c38 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c36:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004c38:	bf00      	nop
 8004c3a:	3720      	adds	r7, #32
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b082      	sub	sp, #8
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004c48:	f000 fcfe 	bl	8005648 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004c4c:	4b2a      	ldr	r3, [pc, #168]	; (8004cf8 <prvAddNewTaskToReadyList+0xb8>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	3301      	adds	r3, #1
 8004c52:	4a29      	ldr	r2, [pc, #164]	; (8004cf8 <prvAddNewTaskToReadyList+0xb8>)
 8004c54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004c56:	4b29      	ldr	r3, [pc, #164]	; (8004cfc <prvAddNewTaskToReadyList+0xbc>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d109      	bne.n	8004c72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004c5e:	4a27      	ldr	r2, [pc, #156]	; (8004cfc <prvAddNewTaskToReadyList+0xbc>)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004c64:	4b24      	ldr	r3, [pc, #144]	; (8004cf8 <prvAddNewTaskToReadyList+0xb8>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d110      	bne.n	8004c8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004c6c:	f000 fac4 	bl	80051f8 <prvInitialiseTaskLists>
 8004c70:	e00d      	b.n	8004c8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004c72:	4b23      	ldr	r3, [pc, #140]	; (8004d00 <prvAddNewTaskToReadyList+0xc0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d109      	bne.n	8004c8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c7a:	4b20      	ldr	r3, [pc, #128]	; (8004cfc <prvAddNewTaskToReadyList+0xbc>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c84:	429a      	cmp	r2, r3
 8004c86:	d802      	bhi.n	8004c8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004c88:	4a1c      	ldr	r2, [pc, #112]	; (8004cfc <prvAddNewTaskToReadyList+0xbc>)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004c8e:	4b1d      	ldr	r3, [pc, #116]	; (8004d04 <prvAddNewTaskToReadyList+0xc4>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3301      	adds	r3, #1
 8004c94:	4a1b      	ldr	r2, [pc, #108]	; (8004d04 <prvAddNewTaskToReadyList+0xc4>)
 8004c96:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	409a      	lsls	r2, r3
 8004ca0:	4b19      	ldr	r3, [pc, #100]	; (8004d08 <prvAddNewTaskToReadyList+0xc8>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	4a18      	ldr	r2, [pc, #96]	; (8004d08 <prvAddNewTaskToReadyList+0xc8>)
 8004ca8:	6013      	str	r3, [r2, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cae:	4613      	mov	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	4413      	add	r3, r2
 8004cb4:	009b      	lsls	r3, r3, #2
 8004cb6:	4a15      	ldr	r2, [pc, #84]	; (8004d0c <prvAddNewTaskToReadyList+0xcc>)
 8004cb8:	441a      	add	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	f7ff fe09 	bl	80048d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004cc6:	f000 fcf1 	bl	80056ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004cca:	4b0d      	ldr	r3, [pc, #52]	; (8004d00 <prvAddNewTaskToReadyList+0xc0>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d00e      	beq.n	8004cf0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004cd2:	4b0a      	ldr	r3, [pc, #40]	; (8004cfc <prvAddNewTaskToReadyList+0xbc>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cdc:	429a      	cmp	r2, r3
 8004cde:	d207      	bcs.n	8004cf0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004ce0:	4b0b      	ldr	r3, [pc, #44]	; (8004d10 <prvAddNewTaskToReadyList+0xd0>)
 8004ce2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ce6:	601a      	str	r2, [r3, #0]
 8004ce8:	f3bf 8f4f 	dsb	sy
 8004cec:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cf0:	bf00      	nop
 8004cf2:	3708      	adds	r7, #8
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	20000454 	.word	0x20000454
 8004cfc:	20000354 	.word	0x20000354
 8004d00:	20000460 	.word	0x20000460
 8004d04:	20000470 	.word	0x20000470
 8004d08:	2000045c 	.word	0x2000045c
 8004d0c:	20000358 	.word	0x20000358
 8004d10:	e000ed04 	.word	0xe000ed04

08004d14 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d018      	beq.n	8004d58 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004d26:	4b14      	ldr	r3, [pc, #80]	; (8004d78 <vTaskDelay+0x64>)
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00b      	beq.n	8004d46 <vTaskDelay+0x32>
 8004d2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d32:	b672      	cpsid	i
 8004d34:	f383 8811 	msr	BASEPRI, r3
 8004d38:	f3bf 8f6f 	isb	sy
 8004d3c:	f3bf 8f4f 	dsb	sy
 8004d40:	b662      	cpsie	i
 8004d42:	60bb      	str	r3, [r7, #8]
 8004d44:	e7fe      	b.n	8004d44 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8004d46:	f000 f87d 	bl	8004e44 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f000 fb0f 	bl	8005370 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004d52:	f000 f885 	bl	8004e60 <xTaskResumeAll>
 8004d56:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d107      	bne.n	8004d6e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004d5e:	4b07      	ldr	r3, [pc, #28]	; (8004d7c <vTaskDelay+0x68>)
 8004d60:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d64:	601a      	str	r2, [r3, #0]
 8004d66:	f3bf 8f4f 	dsb	sy
 8004d6a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004d6e:	bf00      	nop
 8004d70:	3710      	adds	r7, #16
 8004d72:	46bd      	mov	sp, r7
 8004d74:	bd80      	pop	{r7, pc}
 8004d76:	bf00      	nop
 8004d78:	2000047c 	.word	0x2000047c
 8004d7c:	e000ed04 	.word	0xe000ed04

08004d80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08a      	sub	sp, #40	; 0x28
 8004d84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004d86:	2300      	movs	r3, #0
 8004d88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004d8e:	463a      	mov	r2, r7
 8004d90:	1d39      	adds	r1, r7, #4
 8004d92:	f107 0308 	add.w	r3, r7, #8
 8004d96:	4618      	mov	r0, r3
 8004d98:	f7fd f8f4 	bl	8001f84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004d9c:	6839      	ldr	r1, [r7, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	9202      	str	r2, [sp, #8]
 8004da4:	9301      	str	r3, [sp, #4]
 8004da6:	2300      	movs	r3, #0
 8004da8:	9300      	str	r3, [sp, #0]
 8004daa:	2300      	movs	r3, #0
 8004dac:	460a      	mov	r2, r1
 8004dae:	491f      	ldr	r1, [pc, #124]	; (8004e2c <vTaskStartScheduler+0xac>)
 8004db0:	481f      	ldr	r0, [pc, #124]	; (8004e30 <vTaskStartScheduler+0xb0>)
 8004db2:	f7ff fe18 	bl	80049e6 <xTaskCreateStatic>
 8004db6:	4602      	mov	r2, r0
 8004db8:	4b1e      	ldr	r3, [pc, #120]	; (8004e34 <vTaskStartScheduler+0xb4>)
 8004dba:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004dbc:	4b1d      	ldr	r3, [pc, #116]	; (8004e34 <vTaskStartScheduler+0xb4>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d002      	beq.n	8004dca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004dc4:	2301      	movs	r3, #1
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	e001      	b.n	8004dce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d117      	bne.n	8004e04 <vTaskStartScheduler+0x84>
 8004dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd8:	b672      	cpsid	i
 8004dda:	f383 8811 	msr	BASEPRI, r3
 8004dde:	f3bf 8f6f 	isb	sy
 8004de2:	f3bf 8f4f 	dsb	sy
 8004de6:	b662      	cpsie	i
 8004de8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004dea:	4b13      	ldr	r3, [pc, #76]	; (8004e38 <vTaskStartScheduler+0xb8>)
 8004dec:	f04f 32ff 	mov.w	r2, #4294967295
 8004df0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004df2:	4b12      	ldr	r3, [pc, #72]	; (8004e3c <vTaskStartScheduler+0xbc>)
 8004df4:	2201      	movs	r2, #1
 8004df6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004df8:	4b11      	ldr	r3, [pc, #68]	; (8004e40 <vTaskStartScheduler+0xc0>)
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004dfe:	f000 fba7 	bl	8005550 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004e02:	e00f      	b.n	8004e24 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004e04:	697b      	ldr	r3, [r7, #20]
 8004e06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e0a:	d10b      	bne.n	8004e24 <vTaskStartScheduler+0xa4>
 8004e0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e10:	b672      	cpsid	i
 8004e12:	f383 8811 	msr	BASEPRI, r3
 8004e16:	f3bf 8f6f 	isb	sy
 8004e1a:	f3bf 8f4f 	dsb	sy
 8004e1e:	b662      	cpsie	i
 8004e20:	60fb      	str	r3, [r7, #12]
 8004e22:	e7fe      	b.n	8004e22 <vTaskStartScheduler+0xa2>
}
 8004e24:	bf00      	nop
 8004e26:	3718      	adds	r7, #24
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	08005e30 	.word	0x08005e30
 8004e30:	080051c9 	.word	0x080051c9
 8004e34:	20000478 	.word	0x20000478
 8004e38:	20000474 	.word	0x20000474
 8004e3c:	20000460 	.word	0x20000460
 8004e40:	20000458 	.word	0x20000458

08004e44 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004e44:	b480      	push	{r7}
 8004e46:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004e48:	4b04      	ldr	r3, [pc, #16]	; (8004e5c <vTaskSuspendAll+0x18>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	4a03      	ldr	r2, [pc, #12]	; (8004e5c <vTaskSuspendAll+0x18>)
 8004e50:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8004e52:	bf00      	nop
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	2000047c 	.word	0x2000047c

08004e60 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004e66:	2300      	movs	r3, #0
 8004e68:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004e6e:	4b42      	ldr	r3, [pc, #264]	; (8004f78 <xTaskResumeAll+0x118>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10b      	bne.n	8004e8e <xTaskResumeAll+0x2e>
 8004e76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7a:	b672      	cpsid	i
 8004e7c:	f383 8811 	msr	BASEPRI, r3
 8004e80:	f3bf 8f6f 	isb	sy
 8004e84:	f3bf 8f4f 	dsb	sy
 8004e88:	b662      	cpsie	i
 8004e8a:	603b      	str	r3, [r7, #0]
 8004e8c:	e7fe      	b.n	8004e8c <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004e8e:	f000 fbdb 	bl	8005648 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004e92:	4b39      	ldr	r3, [pc, #228]	; (8004f78 <xTaskResumeAll+0x118>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	3b01      	subs	r3, #1
 8004e98:	4a37      	ldr	r2, [pc, #220]	; (8004f78 <xTaskResumeAll+0x118>)
 8004e9a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e9c:	4b36      	ldr	r3, [pc, #216]	; (8004f78 <xTaskResumeAll+0x118>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d161      	bne.n	8004f68 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004ea4:	4b35      	ldr	r3, [pc, #212]	; (8004f7c <xTaskResumeAll+0x11c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d05d      	beq.n	8004f68 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004eac:	e02e      	b.n	8004f0c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eae:	4b34      	ldr	r3, [pc, #208]	; (8004f80 <xTaskResumeAll+0x120>)
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	3318      	adds	r3, #24
 8004eba:	4618      	mov	r0, r3
 8004ebc:	f7ff fd69 	bl	8004992 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	3304      	adds	r3, #4
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7ff fd64 	bl	8004992 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ece:	2201      	movs	r2, #1
 8004ed0:	409a      	lsls	r2, r3
 8004ed2:	4b2c      	ldr	r3, [pc, #176]	; (8004f84 <xTaskResumeAll+0x124>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	4a2a      	ldr	r2, [pc, #168]	; (8004f84 <xTaskResumeAll+0x124>)
 8004eda:	6013      	str	r3, [r2, #0]
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	009b      	lsls	r3, r3, #2
 8004ee4:	4413      	add	r3, r2
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	4a27      	ldr	r2, [pc, #156]	; (8004f88 <xTaskResumeAll+0x128>)
 8004eea:	441a      	add	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	3304      	adds	r3, #4
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	4610      	mov	r0, r2
 8004ef4:	f7ff fcf0 	bl	80048d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004efc:	4b23      	ldr	r3, [pc, #140]	; (8004f8c <xTaskResumeAll+0x12c>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d302      	bcc.n	8004f0c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004f06:	4b22      	ldr	r3, [pc, #136]	; (8004f90 <xTaskResumeAll+0x130>)
 8004f08:	2201      	movs	r2, #1
 8004f0a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f0c:	4b1c      	ldr	r3, [pc, #112]	; (8004f80 <xTaskResumeAll+0x120>)
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d1cc      	bne.n	8004eae <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004f1a:	f000 fa09 	bl	8005330 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004f1e:	4b1d      	ldr	r3, [pc, #116]	; (8004f94 <xTaskResumeAll+0x134>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d010      	beq.n	8004f4c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004f2a:	f000 f837 	bl	8004f9c <xTaskIncrementTick>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d002      	beq.n	8004f3a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004f34:	4b16      	ldr	r3, [pc, #88]	; (8004f90 <xTaskResumeAll+0x130>)
 8004f36:	2201      	movs	r2, #1
 8004f38:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d1f1      	bne.n	8004f2a <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8004f46:	4b13      	ldr	r3, [pc, #76]	; (8004f94 <xTaskResumeAll+0x134>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004f4c:	4b10      	ldr	r3, [pc, #64]	; (8004f90 <xTaskResumeAll+0x130>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d009      	beq.n	8004f68 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004f54:	2301      	movs	r3, #1
 8004f56:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004f58:	4b0f      	ldr	r3, [pc, #60]	; (8004f98 <xTaskResumeAll+0x138>)
 8004f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	f3bf 8f4f 	dsb	sy
 8004f64:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004f68:	f000 fba0 	bl	80056ac <vPortExitCritical>

	return xAlreadyYielded;
 8004f6c:	68bb      	ldr	r3, [r7, #8]
}
 8004f6e:	4618      	mov	r0, r3
 8004f70:	3710      	adds	r7, #16
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	bf00      	nop
 8004f78:	2000047c 	.word	0x2000047c
 8004f7c:	20000454 	.word	0x20000454
 8004f80:	20000414 	.word	0x20000414
 8004f84:	2000045c 	.word	0x2000045c
 8004f88:	20000358 	.word	0x20000358
 8004f8c:	20000354 	.word	0x20000354
 8004f90:	20000468 	.word	0x20000468
 8004f94:	20000464 	.word	0x20000464
 8004f98:	e000ed04 	.word	0xe000ed04

08004f9c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b086      	sub	sp, #24
 8004fa0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fa6:	4b4f      	ldr	r3, [pc, #316]	; (80050e4 <xTaskIncrementTick+0x148>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	f040 8089 	bne.w	80050c2 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004fb0:	4b4d      	ldr	r3, [pc, #308]	; (80050e8 <xTaskIncrementTick+0x14c>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	3301      	adds	r3, #1
 8004fb6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004fb8:	4a4b      	ldr	r2, [pc, #300]	; (80050e8 <xTaskIncrementTick+0x14c>)
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d121      	bne.n	8005008 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004fc4:	4b49      	ldr	r3, [pc, #292]	; (80050ec <xTaskIncrementTick+0x150>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00b      	beq.n	8004fe6 <xTaskIncrementTick+0x4a>
 8004fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd2:	b672      	cpsid	i
 8004fd4:	f383 8811 	msr	BASEPRI, r3
 8004fd8:	f3bf 8f6f 	isb	sy
 8004fdc:	f3bf 8f4f 	dsb	sy
 8004fe0:	b662      	cpsie	i
 8004fe2:	603b      	str	r3, [r7, #0]
 8004fe4:	e7fe      	b.n	8004fe4 <xTaskIncrementTick+0x48>
 8004fe6:	4b41      	ldr	r3, [pc, #260]	; (80050ec <xTaskIncrementTick+0x150>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	60fb      	str	r3, [r7, #12]
 8004fec:	4b40      	ldr	r3, [pc, #256]	; (80050f0 <xTaskIncrementTick+0x154>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a3e      	ldr	r2, [pc, #248]	; (80050ec <xTaskIncrementTick+0x150>)
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	4a3e      	ldr	r2, [pc, #248]	; (80050f0 <xTaskIncrementTick+0x154>)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6013      	str	r3, [r2, #0]
 8004ffa:	4b3e      	ldr	r3, [pc, #248]	; (80050f4 <xTaskIncrementTick+0x158>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	3301      	adds	r3, #1
 8005000:	4a3c      	ldr	r2, [pc, #240]	; (80050f4 <xTaskIncrementTick+0x158>)
 8005002:	6013      	str	r3, [r2, #0]
 8005004:	f000 f994 	bl	8005330 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005008:	4b3b      	ldr	r3, [pc, #236]	; (80050f8 <xTaskIncrementTick+0x15c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	429a      	cmp	r2, r3
 8005010:	d348      	bcc.n	80050a4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005012:	4b36      	ldr	r3, [pc, #216]	; (80050ec <xTaskIncrementTick+0x150>)
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d104      	bne.n	8005026 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800501c:	4b36      	ldr	r3, [pc, #216]	; (80050f8 <xTaskIncrementTick+0x15c>)
 800501e:	f04f 32ff 	mov.w	r2, #4294967295
 8005022:	601a      	str	r2, [r3, #0]
					break;
 8005024:	e03e      	b.n	80050a4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005026:	4b31      	ldr	r3, [pc, #196]	; (80050ec <xTaskIncrementTick+0x150>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	68db      	ldr	r3, [r3, #12]
 800502e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005036:	693a      	ldr	r2, [r7, #16]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	429a      	cmp	r2, r3
 800503c:	d203      	bcs.n	8005046 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800503e:	4a2e      	ldr	r2, [pc, #184]	; (80050f8 <xTaskIncrementTick+0x15c>)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005044:	e02e      	b.n	80050a4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	3304      	adds	r3, #4
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff fca1 	bl	8004992 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005054:	2b00      	cmp	r3, #0
 8005056:	d004      	beq.n	8005062 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	3318      	adds	r3, #24
 800505c:	4618      	mov	r0, r3
 800505e:	f7ff fc98 	bl	8004992 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005066:	2201      	movs	r2, #1
 8005068:	409a      	lsls	r2, r3
 800506a:	4b24      	ldr	r3, [pc, #144]	; (80050fc <xTaskIncrementTick+0x160>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4313      	orrs	r3, r2
 8005070:	4a22      	ldr	r2, [pc, #136]	; (80050fc <xTaskIncrementTick+0x160>)
 8005072:	6013      	str	r3, [r2, #0]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005078:	4613      	mov	r3, r2
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	4413      	add	r3, r2
 800507e:	009b      	lsls	r3, r3, #2
 8005080:	4a1f      	ldr	r2, [pc, #124]	; (8005100 <xTaskIncrementTick+0x164>)
 8005082:	441a      	add	r2, r3
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	3304      	adds	r3, #4
 8005088:	4619      	mov	r1, r3
 800508a:	4610      	mov	r0, r2
 800508c:	f7ff fc24 	bl	80048d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005094:	4b1b      	ldr	r3, [pc, #108]	; (8005104 <xTaskIncrementTick+0x168>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800509a:	429a      	cmp	r2, r3
 800509c:	d3b9      	bcc.n	8005012 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800509e:	2301      	movs	r3, #1
 80050a0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80050a2:	e7b6      	b.n	8005012 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80050a4:	4b17      	ldr	r3, [pc, #92]	; (8005104 <xTaskIncrementTick+0x168>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050aa:	4915      	ldr	r1, [pc, #84]	; (8005100 <xTaskIncrementTick+0x164>)
 80050ac:	4613      	mov	r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	4413      	add	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	440b      	add	r3, r1
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	2b01      	cmp	r3, #1
 80050ba:	d907      	bls.n	80050cc <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 80050bc:	2301      	movs	r3, #1
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	e004      	b.n	80050cc <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80050c2:	4b11      	ldr	r3, [pc, #68]	; (8005108 <xTaskIncrementTick+0x16c>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	3301      	adds	r3, #1
 80050c8:	4a0f      	ldr	r2, [pc, #60]	; (8005108 <xTaskIncrementTick+0x16c>)
 80050ca:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80050cc:	4b0f      	ldr	r3, [pc, #60]	; (800510c <xTaskIncrementTick+0x170>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 80050d4:	2301      	movs	r3, #1
 80050d6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80050d8:	697b      	ldr	r3, [r7, #20]
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3718      	adds	r7, #24
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
 80050e2:	bf00      	nop
 80050e4:	2000047c 	.word	0x2000047c
 80050e8:	20000458 	.word	0x20000458
 80050ec:	2000040c 	.word	0x2000040c
 80050f0:	20000410 	.word	0x20000410
 80050f4:	2000046c 	.word	0x2000046c
 80050f8:	20000474 	.word	0x20000474
 80050fc:	2000045c 	.word	0x2000045c
 8005100:	20000358 	.word	0x20000358
 8005104:	20000354 	.word	0x20000354
 8005108:	20000464 	.word	0x20000464
 800510c:	20000468 	.word	0x20000468

08005110 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005110:	b480      	push	{r7}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005116:	4b27      	ldr	r3, [pc, #156]	; (80051b4 <vTaskSwitchContext+0xa4>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d003      	beq.n	8005126 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800511e:	4b26      	ldr	r3, [pc, #152]	; (80051b8 <vTaskSwitchContext+0xa8>)
 8005120:	2201      	movs	r2, #1
 8005122:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005124:	e040      	b.n	80051a8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8005126:	4b24      	ldr	r3, [pc, #144]	; (80051b8 <vTaskSwitchContext+0xa8>)
 8005128:	2200      	movs	r2, #0
 800512a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800512c:	4b23      	ldr	r3, [pc, #140]	; (80051bc <vTaskSwitchContext+0xac>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	fab3 f383 	clz	r3, r3
 8005138:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800513a:	7afb      	ldrb	r3, [r7, #11]
 800513c:	f1c3 031f 	rsb	r3, r3, #31
 8005140:	617b      	str	r3, [r7, #20]
 8005142:	491f      	ldr	r1, [pc, #124]	; (80051c0 <vTaskSwitchContext+0xb0>)
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	4613      	mov	r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4413      	add	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	440b      	add	r3, r1
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d10b      	bne.n	800516e <vTaskSwitchContext+0x5e>
	__asm volatile
 8005156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800515a:	b672      	cpsid	i
 800515c:	f383 8811 	msr	BASEPRI, r3
 8005160:	f3bf 8f6f 	isb	sy
 8005164:	f3bf 8f4f 	dsb	sy
 8005168:	b662      	cpsie	i
 800516a:	607b      	str	r3, [r7, #4]
 800516c:	e7fe      	b.n	800516c <vTaskSwitchContext+0x5c>
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	4613      	mov	r3, r2
 8005172:	009b      	lsls	r3, r3, #2
 8005174:	4413      	add	r3, r2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4a11      	ldr	r2, [pc, #68]	; (80051c0 <vTaskSwitchContext+0xb0>)
 800517a:	4413      	add	r3, r2
 800517c:	613b      	str	r3, [r7, #16]
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	693b      	ldr	r3, [r7, #16]
 8005186:	605a      	str	r2, [r3, #4]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	3308      	adds	r3, #8
 8005190:	429a      	cmp	r2, r3
 8005192:	d104      	bne.n	800519e <vTaskSwitchContext+0x8e>
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	605a      	str	r2, [r3, #4]
 800519e:	693b      	ldr	r3, [r7, #16]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	4a07      	ldr	r2, [pc, #28]	; (80051c4 <vTaskSwitchContext+0xb4>)
 80051a6:	6013      	str	r3, [r2, #0]
}
 80051a8:	bf00      	nop
 80051aa:	371c      	adds	r7, #28
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	2000047c 	.word	0x2000047c
 80051b8:	20000468 	.word	0x20000468
 80051bc:	2000045c 	.word	0x2000045c
 80051c0:	20000358 	.word	0x20000358
 80051c4:	20000354 	.word	0x20000354

080051c8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b082      	sub	sp, #8
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80051d0:	f000 f852 	bl	8005278 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80051d4:	4b06      	ldr	r3, [pc, #24]	; (80051f0 <prvIdleTask+0x28>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d9f9      	bls.n	80051d0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80051dc:	4b05      	ldr	r3, [pc, #20]	; (80051f4 <prvIdleTask+0x2c>)
 80051de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	f3bf 8f4f 	dsb	sy
 80051e8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80051ec:	e7f0      	b.n	80051d0 <prvIdleTask+0x8>
 80051ee:	bf00      	nop
 80051f0:	20000358 	.word	0x20000358
 80051f4:	e000ed04 	.word	0xe000ed04

080051f8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80051fe:	2300      	movs	r3, #0
 8005200:	607b      	str	r3, [r7, #4]
 8005202:	e00c      	b.n	800521e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	4613      	mov	r3, r2
 8005208:	009b      	lsls	r3, r3, #2
 800520a:	4413      	add	r3, r2
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	4a12      	ldr	r2, [pc, #72]	; (8005258 <prvInitialiseTaskLists+0x60>)
 8005210:	4413      	add	r3, r2
 8005212:	4618      	mov	r0, r3
 8005214:	f7ff fb33 	bl	800487e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	3301      	adds	r3, #1
 800521c:	607b      	str	r3, [r7, #4]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2b06      	cmp	r3, #6
 8005222:	d9ef      	bls.n	8005204 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005224:	480d      	ldr	r0, [pc, #52]	; (800525c <prvInitialiseTaskLists+0x64>)
 8005226:	f7ff fb2a 	bl	800487e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800522a:	480d      	ldr	r0, [pc, #52]	; (8005260 <prvInitialiseTaskLists+0x68>)
 800522c:	f7ff fb27 	bl	800487e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005230:	480c      	ldr	r0, [pc, #48]	; (8005264 <prvInitialiseTaskLists+0x6c>)
 8005232:	f7ff fb24 	bl	800487e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005236:	480c      	ldr	r0, [pc, #48]	; (8005268 <prvInitialiseTaskLists+0x70>)
 8005238:	f7ff fb21 	bl	800487e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800523c:	480b      	ldr	r0, [pc, #44]	; (800526c <prvInitialiseTaskLists+0x74>)
 800523e:	f7ff fb1e 	bl	800487e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005242:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <prvInitialiseTaskLists+0x78>)
 8005244:	4a05      	ldr	r2, [pc, #20]	; (800525c <prvInitialiseTaskLists+0x64>)
 8005246:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005248:	4b0a      	ldr	r3, [pc, #40]	; (8005274 <prvInitialiseTaskLists+0x7c>)
 800524a:	4a05      	ldr	r2, [pc, #20]	; (8005260 <prvInitialiseTaskLists+0x68>)
 800524c:	601a      	str	r2, [r3, #0]
}
 800524e:	bf00      	nop
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	20000358 	.word	0x20000358
 800525c:	200003e4 	.word	0x200003e4
 8005260:	200003f8 	.word	0x200003f8
 8005264:	20000414 	.word	0x20000414
 8005268:	20000428 	.word	0x20000428
 800526c:	20000440 	.word	0x20000440
 8005270:	2000040c 	.word	0x2000040c
 8005274:	20000410 	.word	0x20000410

08005278 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800527e:	e019      	b.n	80052b4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005280:	f000 f9e2 	bl	8005648 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005284:	4b0f      	ldr	r3, [pc, #60]	; (80052c4 <prvCheckTasksWaitingTermination+0x4c>)
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	68db      	ldr	r3, [r3, #12]
 800528a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3304      	adds	r3, #4
 8005290:	4618      	mov	r0, r3
 8005292:	f7ff fb7e 	bl	8004992 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005296:	4b0c      	ldr	r3, [pc, #48]	; (80052c8 <prvCheckTasksWaitingTermination+0x50>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	3b01      	subs	r3, #1
 800529c:	4a0a      	ldr	r2, [pc, #40]	; (80052c8 <prvCheckTasksWaitingTermination+0x50>)
 800529e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80052a0:	4b0a      	ldr	r3, [pc, #40]	; (80052cc <prvCheckTasksWaitingTermination+0x54>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	3b01      	subs	r3, #1
 80052a6:	4a09      	ldr	r2, [pc, #36]	; (80052cc <prvCheckTasksWaitingTermination+0x54>)
 80052a8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80052aa:	f000 f9ff 	bl	80056ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 f80e 	bl	80052d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80052b4:	4b05      	ldr	r3, [pc, #20]	; (80052cc <prvCheckTasksWaitingTermination+0x54>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d1e1      	bne.n	8005280 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80052bc:	bf00      	nop
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	20000428 	.word	0x20000428
 80052c8:	20000454 	.word	0x20000454
 80052cc:	2000043c 	.word	0x2000043c

080052d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d108      	bne.n	80052f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052e6:	4618      	mov	r0, r3
 80052e8:	f000 fb56 	bl	8005998 <vPortFree>
				vPortFree( pxTCB );
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 fb53 	bl	8005998 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80052f2:	e019      	b.n	8005328 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d103      	bne.n	8005306 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 fb4a 	bl	8005998 <vPortFree>
	}
 8005304:	e010      	b.n	8005328 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800530c:	2b02      	cmp	r3, #2
 800530e:	d00b      	beq.n	8005328 <prvDeleteTCB+0x58>
 8005310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005314:	b672      	cpsid	i
 8005316:	f383 8811 	msr	BASEPRI, r3
 800531a:	f3bf 8f6f 	isb	sy
 800531e:	f3bf 8f4f 	dsb	sy
 8005322:	b662      	cpsie	i
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	e7fe      	b.n	8005326 <prvDeleteTCB+0x56>
	}
 8005328:	bf00      	nop
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005330:	b480      	push	{r7}
 8005332:	b083      	sub	sp, #12
 8005334:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005336:	4b0c      	ldr	r3, [pc, #48]	; (8005368 <prvResetNextTaskUnblockTime+0x38>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d104      	bne.n	800534a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005340:	4b0a      	ldr	r3, [pc, #40]	; (800536c <prvResetNextTaskUnblockTime+0x3c>)
 8005342:	f04f 32ff 	mov.w	r2, #4294967295
 8005346:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005348:	e008      	b.n	800535c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800534a:	4b07      	ldr	r3, [pc, #28]	; (8005368 <prvResetNextTaskUnblockTime+0x38>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	4a04      	ldr	r2, [pc, #16]	; (800536c <prvResetNextTaskUnblockTime+0x3c>)
 800535a:	6013      	str	r3, [r2, #0]
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005366:	4770      	bx	lr
 8005368:	2000040c 	.word	0x2000040c
 800536c:	20000474 	.word	0x20000474

08005370 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b084      	sub	sp, #16
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800537a:	4b29      	ldr	r3, [pc, #164]	; (8005420 <prvAddCurrentTaskToDelayedList+0xb0>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005380:	4b28      	ldr	r3, [pc, #160]	; (8005424 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	3304      	adds	r3, #4
 8005386:	4618      	mov	r0, r3
 8005388:	f7ff fb03 	bl	8004992 <uxListRemove>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10b      	bne.n	80053aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005392:	4b24      	ldr	r3, [pc, #144]	; (8005424 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005398:	2201      	movs	r2, #1
 800539a:	fa02 f303 	lsl.w	r3, r2, r3
 800539e:	43da      	mvns	r2, r3
 80053a0:	4b21      	ldr	r3, [pc, #132]	; (8005428 <prvAddCurrentTaskToDelayedList+0xb8>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4013      	ands	r3, r2
 80053a6:	4a20      	ldr	r2, [pc, #128]	; (8005428 <prvAddCurrentTaskToDelayedList+0xb8>)
 80053a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b0:	d10a      	bne.n	80053c8 <prvAddCurrentTaskToDelayedList+0x58>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d007      	beq.n	80053c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053b8:	4b1a      	ldr	r3, [pc, #104]	; (8005424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	3304      	adds	r3, #4
 80053be:	4619      	mov	r1, r3
 80053c0:	481a      	ldr	r0, [pc, #104]	; (800542c <prvAddCurrentTaskToDelayedList+0xbc>)
 80053c2:	f7ff fa89 	bl	80048d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80053c6:	e026      	b.n	8005416 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80053c8:	68fa      	ldr	r2, [r7, #12]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4413      	add	r3, r2
 80053ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80053d0:	4b14      	ldr	r3, [pc, #80]	; (8005424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	68ba      	ldr	r2, [r7, #8]
 80053d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80053d8:	68ba      	ldr	r2, [r7, #8]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d209      	bcs.n	80053f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053e0:	4b13      	ldr	r3, [pc, #76]	; (8005430 <prvAddCurrentTaskToDelayedList+0xc0>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	4b0f      	ldr	r3, [pc, #60]	; (8005424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	3304      	adds	r3, #4
 80053ea:	4619      	mov	r1, r3
 80053ec:	4610      	mov	r0, r2
 80053ee:	f7ff fa97 	bl	8004920 <vListInsert>
}
 80053f2:	e010      	b.n	8005416 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80053f4:	4b0f      	ldr	r3, [pc, #60]	; (8005434 <prvAddCurrentTaskToDelayedList+0xc4>)
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	4b0a      	ldr	r3, [pc, #40]	; (8005424 <prvAddCurrentTaskToDelayedList+0xb4>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	3304      	adds	r3, #4
 80053fe:	4619      	mov	r1, r3
 8005400:	4610      	mov	r0, r2
 8005402:	f7ff fa8d 	bl	8004920 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005406:	4b0c      	ldr	r3, [pc, #48]	; (8005438 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	68ba      	ldr	r2, [r7, #8]
 800540c:	429a      	cmp	r2, r3
 800540e:	d202      	bcs.n	8005416 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005410:	4a09      	ldr	r2, [pc, #36]	; (8005438 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	6013      	str	r3, [r2, #0]
}
 8005416:	bf00      	nop
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20000458 	.word	0x20000458
 8005424:	20000354 	.word	0x20000354
 8005428:	2000045c 	.word	0x2000045c
 800542c:	20000440 	.word	0x20000440
 8005430:	20000410 	.word	0x20000410
 8005434:	2000040c 	.word	0x2000040c
 8005438:	20000474 	.word	0x20000474

0800543c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800543c:	b480      	push	{r7}
 800543e:	b085      	sub	sp, #20
 8005440:	af00      	add	r7, sp, #0
 8005442:	60f8      	str	r0, [r7, #12]
 8005444:	60b9      	str	r1, [r7, #8]
 8005446:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	3b04      	subs	r3, #4
 800544c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005454:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	3b04      	subs	r3, #4
 800545a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f023 0201 	bic.w	r2, r3, #1
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	3b04      	subs	r3, #4
 800546a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800546c:	4a0c      	ldr	r2, [pc, #48]	; (80054a0 <pxPortInitialiseStack+0x64>)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3b14      	subs	r3, #20
 8005476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	3b04      	subs	r3, #4
 8005482:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f06f 0202 	mvn.w	r2, #2
 800548a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	3b20      	subs	r3, #32
 8005490:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005492:	68fb      	ldr	r3, [r7, #12]
}
 8005494:	4618      	mov	r0, r3
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	080054a5 	.word	0x080054a5

080054a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80054a4:	b480      	push	{r7}
 80054a6:	b085      	sub	sp, #20
 80054a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80054aa:	2300      	movs	r3, #0
 80054ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80054ae:	4b13      	ldr	r3, [pc, #76]	; (80054fc <prvTaskExitError+0x58>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054b6:	d00b      	beq.n	80054d0 <prvTaskExitError+0x2c>
 80054b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054bc:	b672      	cpsid	i
 80054be:	f383 8811 	msr	BASEPRI, r3
 80054c2:	f3bf 8f6f 	isb	sy
 80054c6:	f3bf 8f4f 	dsb	sy
 80054ca:	b662      	cpsie	i
 80054cc:	60fb      	str	r3, [r7, #12]
 80054ce:	e7fe      	b.n	80054ce <prvTaskExitError+0x2a>
 80054d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054d4:	b672      	cpsid	i
 80054d6:	f383 8811 	msr	BASEPRI, r3
 80054da:	f3bf 8f6f 	isb	sy
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	b662      	cpsie	i
 80054e4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80054e6:	bf00      	nop
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d0fc      	beq.n	80054e8 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80054ee:	bf00      	nop
 80054f0:	3714      	adds	r7, #20
 80054f2:	46bd      	mov	sp, r7
 80054f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f8:	4770      	bx	lr
 80054fa:	bf00      	nop
 80054fc:	20000050 	.word	0x20000050

08005500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005500:	4b07      	ldr	r3, [pc, #28]	; (8005520 <pxCurrentTCBConst2>)
 8005502:	6819      	ldr	r1, [r3, #0]
 8005504:	6808      	ldr	r0, [r1, #0]
 8005506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800550a:	f380 8809 	msr	PSP, r0
 800550e:	f3bf 8f6f 	isb	sy
 8005512:	f04f 0000 	mov.w	r0, #0
 8005516:	f380 8811 	msr	BASEPRI, r0
 800551a:	4770      	bx	lr
 800551c:	f3af 8000 	nop.w

08005520 <pxCurrentTCBConst2>:
 8005520:	20000354 	.word	0x20000354
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005524:	bf00      	nop
 8005526:	bf00      	nop

08005528 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005528:	4808      	ldr	r0, [pc, #32]	; (800554c <prvPortStartFirstTask+0x24>)
 800552a:	6800      	ldr	r0, [r0, #0]
 800552c:	6800      	ldr	r0, [r0, #0]
 800552e:	f380 8808 	msr	MSP, r0
 8005532:	f04f 0000 	mov.w	r0, #0
 8005536:	f380 8814 	msr	CONTROL, r0
 800553a:	b662      	cpsie	i
 800553c:	b661      	cpsie	f
 800553e:	f3bf 8f4f 	dsb	sy
 8005542:	f3bf 8f6f 	isb	sy
 8005546:	df00      	svc	0
 8005548:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800554a:	bf00      	nop
 800554c:	e000ed08 	.word	0xe000ed08

08005550 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b084      	sub	sp, #16
 8005554:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005556:	4b36      	ldr	r3, [pc, #216]	; (8005630 <xPortStartScheduler+0xe0>)
 8005558:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	b2db      	uxtb	r3, r3
 8005560:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	22ff      	movs	r2, #255	; 0xff
 8005566:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	781b      	ldrb	r3, [r3, #0]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005570:	78fb      	ldrb	r3, [r7, #3]
 8005572:	b2db      	uxtb	r3, r3
 8005574:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005578:	b2da      	uxtb	r2, r3
 800557a:	4b2e      	ldr	r3, [pc, #184]	; (8005634 <xPortStartScheduler+0xe4>)
 800557c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800557e:	4b2e      	ldr	r3, [pc, #184]	; (8005638 <xPortStartScheduler+0xe8>)
 8005580:	2207      	movs	r2, #7
 8005582:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005584:	e009      	b.n	800559a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005586:	4b2c      	ldr	r3, [pc, #176]	; (8005638 <xPortStartScheduler+0xe8>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	3b01      	subs	r3, #1
 800558c:	4a2a      	ldr	r2, [pc, #168]	; (8005638 <xPortStartScheduler+0xe8>)
 800558e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005590:	78fb      	ldrb	r3, [r7, #3]
 8005592:	b2db      	uxtb	r3, r3
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	b2db      	uxtb	r3, r3
 8005598:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800559a:	78fb      	ldrb	r3, [r7, #3]
 800559c:	b2db      	uxtb	r3, r3
 800559e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055a2:	2b80      	cmp	r3, #128	; 0x80
 80055a4:	d0ef      	beq.n	8005586 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80055a6:	4b24      	ldr	r3, [pc, #144]	; (8005638 <xPortStartScheduler+0xe8>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f1c3 0307 	rsb	r3, r3, #7
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	d00b      	beq.n	80055ca <xPortStartScheduler+0x7a>
 80055b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055b6:	b672      	cpsid	i
 80055b8:	f383 8811 	msr	BASEPRI, r3
 80055bc:	f3bf 8f6f 	isb	sy
 80055c0:	f3bf 8f4f 	dsb	sy
 80055c4:	b662      	cpsie	i
 80055c6:	60bb      	str	r3, [r7, #8]
 80055c8:	e7fe      	b.n	80055c8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80055ca:	4b1b      	ldr	r3, [pc, #108]	; (8005638 <xPortStartScheduler+0xe8>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	021b      	lsls	r3, r3, #8
 80055d0:	4a19      	ldr	r2, [pc, #100]	; (8005638 <xPortStartScheduler+0xe8>)
 80055d2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80055d4:	4b18      	ldr	r3, [pc, #96]	; (8005638 <xPortStartScheduler+0xe8>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80055dc:	4a16      	ldr	r2, [pc, #88]	; (8005638 <xPortStartScheduler+0xe8>)
 80055de:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80055e8:	4b14      	ldr	r3, [pc, #80]	; (800563c <xPortStartScheduler+0xec>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4a13      	ldr	r2, [pc, #76]	; (800563c <xPortStartScheduler+0xec>)
 80055ee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80055f2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80055f4:	4b11      	ldr	r3, [pc, #68]	; (800563c <xPortStartScheduler+0xec>)
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a10      	ldr	r2, [pc, #64]	; (800563c <xPortStartScheduler+0xec>)
 80055fa:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80055fe:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005600:	f000 f8d4 	bl	80057ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005604:	4b0e      	ldr	r3, [pc, #56]	; (8005640 <xPortStartScheduler+0xf0>)
 8005606:	2200      	movs	r2, #0
 8005608:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800560a:	f000 f8f3 	bl	80057f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800560e:	4b0d      	ldr	r3, [pc, #52]	; (8005644 <xPortStartScheduler+0xf4>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a0c      	ldr	r2, [pc, #48]	; (8005644 <xPortStartScheduler+0xf4>)
 8005614:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005618:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800561a:	f7ff ff85 	bl	8005528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800561e:	f7ff fd77 	bl	8005110 <vTaskSwitchContext>
	prvTaskExitError();
 8005622:	f7ff ff3f 	bl	80054a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005626:	2300      	movs	r3, #0
}
 8005628:	4618      	mov	r0, r3
 800562a:	3710      	adds	r7, #16
 800562c:	46bd      	mov	sp, r7
 800562e:	bd80      	pop	{r7, pc}
 8005630:	e000e400 	.word	0xe000e400
 8005634:	20000480 	.word	0x20000480
 8005638:	20000484 	.word	0x20000484
 800563c:	e000ed20 	.word	0xe000ed20
 8005640:	20000050 	.word	0x20000050
 8005644:	e000ef34 	.word	0xe000ef34

08005648 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005652:	b672      	cpsid	i
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	b662      	cpsie	i
 8005662:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005664:	4b0f      	ldr	r3, [pc, #60]	; (80056a4 <vPortEnterCritical+0x5c>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	3301      	adds	r3, #1
 800566a:	4a0e      	ldr	r2, [pc, #56]	; (80056a4 <vPortEnterCritical+0x5c>)
 800566c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800566e:	4b0d      	ldr	r3, [pc, #52]	; (80056a4 <vPortEnterCritical+0x5c>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	2b01      	cmp	r3, #1
 8005674:	d110      	bne.n	8005698 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005676:	4b0c      	ldr	r3, [pc, #48]	; (80056a8 <vPortEnterCritical+0x60>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	b2db      	uxtb	r3, r3
 800567c:	2b00      	cmp	r3, #0
 800567e:	d00b      	beq.n	8005698 <vPortEnterCritical+0x50>
 8005680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005684:	b672      	cpsid	i
 8005686:	f383 8811 	msr	BASEPRI, r3
 800568a:	f3bf 8f6f 	isb	sy
 800568e:	f3bf 8f4f 	dsb	sy
 8005692:	b662      	cpsie	i
 8005694:	603b      	str	r3, [r7, #0]
 8005696:	e7fe      	b.n	8005696 <vPortEnterCritical+0x4e>
	}
}
 8005698:	bf00      	nop
 800569a:	370c      	adds	r7, #12
 800569c:	46bd      	mov	sp, r7
 800569e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a2:	4770      	bx	lr
 80056a4:	20000050 	.word	0x20000050
 80056a8:	e000ed04 	.word	0xe000ed04

080056ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80056b2:	4b12      	ldr	r3, [pc, #72]	; (80056fc <vPortExitCritical+0x50>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d10b      	bne.n	80056d2 <vPortExitCritical+0x26>
 80056ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80056be:	b672      	cpsid	i
 80056c0:	f383 8811 	msr	BASEPRI, r3
 80056c4:	f3bf 8f6f 	isb	sy
 80056c8:	f3bf 8f4f 	dsb	sy
 80056cc:	b662      	cpsie	i
 80056ce:	607b      	str	r3, [r7, #4]
 80056d0:	e7fe      	b.n	80056d0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 80056d2:	4b0a      	ldr	r3, [pc, #40]	; (80056fc <vPortExitCritical+0x50>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	3b01      	subs	r3, #1
 80056d8:	4a08      	ldr	r2, [pc, #32]	; (80056fc <vPortExitCritical+0x50>)
 80056da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80056dc:	4b07      	ldr	r3, [pc, #28]	; (80056fc <vPortExitCritical+0x50>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d104      	bne.n	80056ee <vPortExitCritical+0x42>
 80056e4:	2300      	movs	r3, #0
 80056e6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 80056ee:	bf00      	nop
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop
 80056fc:	20000050 	.word	0x20000050

08005700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005700:	f3ef 8009 	mrs	r0, PSP
 8005704:	f3bf 8f6f 	isb	sy
 8005708:	4b15      	ldr	r3, [pc, #84]	; (8005760 <pxCurrentTCBConst>)
 800570a:	681a      	ldr	r2, [r3, #0]
 800570c:	f01e 0f10 	tst.w	lr, #16
 8005710:	bf08      	it	eq
 8005712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800571a:	6010      	str	r0, [r2, #0]
 800571c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005720:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005724:	b672      	cpsid	i
 8005726:	f380 8811 	msr	BASEPRI, r0
 800572a:	f3bf 8f4f 	dsb	sy
 800572e:	f3bf 8f6f 	isb	sy
 8005732:	b662      	cpsie	i
 8005734:	f7ff fcec 	bl	8005110 <vTaskSwitchContext>
 8005738:	f04f 0000 	mov.w	r0, #0
 800573c:	f380 8811 	msr	BASEPRI, r0
 8005740:	bc09      	pop	{r0, r3}
 8005742:	6819      	ldr	r1, [r3, #0]
 8005744:	6808      	ldr	r0, [r1, #0]
 8005746:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800574a:	f01e 0f10 	tst.w	lr, #16
 800574e:	bf08      	it	eq
 8005750:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005754:	f380 8809 	msr	PSP, r0
 8005758:	f3bf 8f6f 	isb	sy
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop

08005760 <pxCurrentTCBConst>:
 8005760:	20000354 	.word	0x20000354
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005764:	bf00      	nop
 8005766:	bf00      	nop

08005768 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005768:	b580      	push	{r7, lr}
 800576a:	b082      	sub	sp, #8
 800576c:	af00      	add	r7, sp, #0
	__asm volatile
 800576e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005772:	b672      	cpsid	i
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	b662      	cpsie	i
 8005782:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005784:	f7ff fc0a 	bl	8004f9c <xTaskIncrementTick>
 8005788:	4603      	mov	r3, r0
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800578e:	4b06      	ldr	r3, [pc, #24]	; (80057a8 <SysTick_Handler+0x40>)
 8005790:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005794:	601a      	str	r2, [r3, #0]
 8005796:	2300      	movs	r3, #0
 8005798:	603b      	str	r3, [r7, #0]
	__asm volatile
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80057a0:	bf00      	nop
 80057a2:	3708      	adds	r7, #8
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	e000ed04 	.word	0xe000ed04

080057ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80057ac:	b480      	push	{r7}
 80057ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80057b0:	4b0b      	ldr	r3, [pc, #44]	; (80057e0 <vPortSetupTimerInterrupt+0x34>)
 80057b2:	2200      	movs	r2, #0
 80057b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80057b6:	4b0b      	ldr	r3, [pc, #44]	; (80057e4 <vPortSetupTimerInterrupt+0x38>)
 80057b8:	2200      	movs	r2, #0
 80057ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80057bc:	4b0a      	ldr	r3, [pc, #40]	; (80057e8 <vPortSetupTimerInterrupt+0x3c>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4a0a      	ldr	r2, [pc, #40]	; (80057ec <vPortSetupTimerInterrupt+0x40>)
 80057c2:	fba2 2303 	umull	r2, r3, r2, r3
 80057c6:	099b      	lsrs	r3, r3, #6
 80057c8:	4a09      	ldr	r2, [pc, #36]	; (80057f0 <vPortSetupTimerInterrupt+0x44>)
 80057ca:	3b01      	subs	r3, #1
 80057cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80057ce:	4b04      	ldr	r3, [pc, #16]	; (80057e0 <vPortSetupTimerInterrupt+0x34>)
 80057d0:	2207      	movs	r2, #7
 80057d2:	601a      	str	r2, [r3, #0]
}
 80057d4:	bf00      	nop
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
 80057de:	bf00      	nop
 80057e0:	e000e010 	.word	0xe000e010
 80057e4:	e000e018 	.word	0xe000e018
 80057e8:	20000044 	.word	0x20000044
 80057ec:	10624dd3 	.word	0x10624dd3
 80057f0:	e000e014 	.word	0xe000e014

080057f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80057f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005804 <vPortEnableVFP+0x10>
 80057f8:	6801      	ldr	r1, [r0, #0]
 80057fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80057fe:	6001      	str	r1, [r0, #0]
 8005800:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005802:	bf00      	nop
 8005804:	e000ed88 	.word	0xe000ed88

08005808 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b08a      	sub	sp, #40	; 0x28
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005810:	2300      	movs	r3, #0
 8005812:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005814:	f7ff fb16 	bl	8004e44 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005818:	4b5a      	ldr	r3, [pc, #360]	; (8005984 <pvPortMalloc+0x17c>)
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d101      	bne.n	8005824 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005820:	f000 f916 	bl	8005a50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005824:	4b58      	ldr	r3, [pc, #352]	; (8005988 <pvPortMalloc+0x180>)
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	4013      	ands	r3, r2
 800582c:	2b00      	cmp	r3, #0
 800582e:	f040 8090 	bne.w	8005952 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d01e      	beq.n	8005876 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005838:	2208      	movs	r2, #8
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4413      	add	r3, r2
 800583e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f003 0307 	and.w	r3, r3, #7
 8005846:	2b00      	cmp	r3, #0
 8005848:	d015      	beq.n	8005876 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	f023 0307 	bic.w	r3, r3, #7
 8005850:	3308      	adds	r3, #8
 8005852:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00b      	beq.n	8005876 <pvPortMalloc+0x6e>
	__asm volatile
 800585e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005862:	b672      	cpsid	i
 8005864:	f383 8811 	msr	BASEPRI, r3
 8005868:	f3bf 8f6f 	isb	sy
 800586c:	f3bf 8f4f 	dsb	sy
 8005870:	b662      	cpsie	i
 8005872:	617b      	str	r3, [r7, #20]
 8005874:	e7fe      	b.n	8005874 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d06a      	beq.n	8005952 <pvPortMalloc+0x14a>
 800587c:	4b43      	ldr	r3, [pc, #268]	; (800598c <pvPortMalloc+0x184>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	429a      	cmp	r2, r3
 8005884:	d865      	bhi.n	8005952 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005886:	4b42      	ldr	r3, [pc, #264]	; (8005990 <pvPortMalloc+0x188>)
 8005888:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800588a:	4b41      	ldr	r3, [pc, #260]	; (8005990 <pvPortMalloc+0x188>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005890:	e004      	b.n	800589c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005894:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800589c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	687a      	ldr	r2, [r7, #4]
 80058a2:	429a      	cmp	r2, r3
 80058a4:	d903      	bls.n	80058ae <pvPortMalloc+0xa6>
 80058a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1f1      	bne.n	8005892 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80058ae:	4b35      	ldr	r3, [pc, #212]	; (8005984 <pvPortMalloc+0x17c>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d04c      	beq.n	8005952 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80058b8:	6a3b      	ldr	r3, [r7, #32]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2208      	movs	r2, #8
 80058be:	4413      	add	r3, r2
 80058c0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	681a      	ldr	r2, [r3, #0]
 80058c6:	6a3b      	ldr	r3, [r7, #32]
 80058c8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80058ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058cc:	685a      	ldr	r2, [r3, #4]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	1ad2      	subs	r2, r2, r3
 80058d2:	2308      	movs	r3, #8
 80058d4:	005b      	lsls	r3, r3, #1
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d920      	bls.n	800591c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80058da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	4413      	add	r3, r2
 80058e0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	f003 0307 	and.w	r3, r3, #7
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d00b      	beq.n	8005904 <pvPortMalloc+0xfc>
 80058ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058f0:	b672      	cpsid	i
 80058f2:	f383 8811 	msr	BASEPRI, r3
 80058f6:	f3bf 8f6f 	isb	sy
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	b662      	cpsie	i
 8005900:	613b      	str	r3, [r7, #16]
 8005902:	e7fe      	b.n	8005902 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	685a      	ldr	r2, [r3, #4]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	1ad2      	subs	r2, r2, r3
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005916:	69b8      	ldr	r0, [r7, #24]
 8005918:	f000 f8fc 	bl	8005b14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800591c:	4b1b      	ldr	r3, [pc, #108]	; (800598c <pvPortMalloc+0x184>)
 800591e:	681a      	ldr	r2, [r3, #0]
 8005920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005922:	685b      	ldr	r3, [r3, #4]
 8005924:	1ad3      	subs	r3, r2, r3
 8005926:	4a19      	ldr	r2, [pc, #100]	; (800598c <pvPortMalloc+0x184>)
 8005928:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800592a:	4b18      	ldr	r3, [pc, #96]	; (800598c <pvPortMalloc+0x184>)
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	4b19      	ldr	r3, [pc, #100]	; (8005994 <pvPortMalloc+0x18c>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	429a      	cmp	r2, r3
 8005934:	d203      	bcs.n	800593e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005936:	4b15      	ldr	r3, [pc, #84]	; (800598c <pvPortMalloc+0x184>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a16      	ldr	r2, [pc, #88]	; (8005994 <pvPortMalloc+0x18c>)
 800593c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800593e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005940:	685a      	ldr	r2, [r3, #4]
 8005942:	4b11      	ldr	r3, [pc, #68]	; (8005988 <pvPortMalloc+0x180>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	431a      	orrs	r2, r3
 8005948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800594c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594e:	2200      	movs	r2, #0
 8005950:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005952:	f7ff fa85 	bl	8004e60 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	f003 0307 	and.w	r3, r3, #7
 800595c:	2b00      	cmp	r3, #0
 800595e:	d00b      	beq.n	8005978 <pvPortMalloc+0x170>
 8005960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005964:	b672      	cpsid	i
 8005966:	f383 8811 	msr	BASEPRI, r3
 800596a:	f3bf 8f6f 	isb	sy
 800596e:	f3bf 8f4f 	dsb	sy
 8005972:	b662      	cpsie	i
 8005974:	60fb      	str	r3, [r7, #12]
 8005976:	e7fe      	b.n	8005976 <pvPortMalloc+0x16e>
	return pvReturn;
 8005978:	69fb      	ldr	r3, [r7, #28]
}
 800597a:	4618      	mov	r0, r3
 800597c:	3728      	adds	r7, #40	; 0x28
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}
 8005982:	bf00      	nop
 8005984:	20004090 	.word	0x20004090
 8005988:	2000409c 	.word	0x2000409c
 800598c:	20004094 	.word	0x20004094
 8005990:	20004088 	.word	0x20004088
 8005994:	20004098 	.word	0x20004098

08005998 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b086      	sub	sp, #24
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d04a      	beq.n	8005a40 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80059aa:	2308      	movs	r3, #8
 80059ac:	425b      	negs	r3, r3
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4413      	add	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	685a      	ldr	r2, [r3, #4]
 80059bc:	4b22      	ldr	r3, [pc, #136]	; (8005a48 <vPortFree+0xb0>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	4013      	ands	r3, r2
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d10b      	bne.n	80059de <vPortFree+0x46>
 80059c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ca:	b672      	cpsid	i
 80059cc:	f383 8811 	msr	BASEPRI, r3
 80059d0:	f3bf 8f6f 	isb	sy
 80059d4:	f3bf 8f4f 	dsb	sy
 80059d8:	b662      	cpsie	i
 80059da:	60fb      	str	r3, [r7, #12]
 80059dc:	e7fe      	b.n	80059dc <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d00b      	beq.n	80059fe <vPortFree+0x66>
 80059e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059ea:	b672      	cpsid	i
 80059ec:	f383 8811 	msr	BASEPRI, r3
 80059f0:	f3bf 8f6f 	isb	sy
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	b662      	cpsie	i
 80059fa:	60bb      	str	r3, [r7, #8]
 80059fc:	e7fe      	b.n	80059fc <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	4b11      	ldr	r3, [pc, #68]	; (8005a48 <vPortFree+0xb0>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4013      	ands	r3, r2
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d019      	beq.n	8005a40 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005a0c:	693b      	ldr	r3, [r7, #16]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d115      	bne.n	8005a40 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	4b0b      	ldr	r3, [pc, #44]	; (8005a48 <vPortFree+0xb0>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	43db      	mvns	r3, r3
 8005a1e:	401a      	ands	r2, r3
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005a24:	f7ff fa0e 	bl	8004e44 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	685a      	ldr	r2, [r3, #4]
 8005a2c:	4b07      	ldr	r3, [pc, #28]	; (8005a4c <vPortFree+0xb4>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4413      	add	r3, r2
 8005a32:	4a06      	ldr	r2, [pc, #24]	; (8005a4c <vPortFree+0xb4>)
 8005a34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005a36:	6938      	ldr	r0, [r7, #16]
 8005a38:	f000 f86c 	bl	8005b14 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005a3c:	f7ff fa10 	bl	8004e60 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005a40:	bf00      	nop
 8005a42:	3718      	adds	r7, #24
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	2000409c 	.word	0x2000409c
 8005a4c:	20004094 	.word	0x20004094

08005a50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005a50:	b480      	push	{r7}
 8005a52:	b085      	sub	sp, #20
 8005a54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005a56:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8005a5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005a5c:	4b27      	ldr	r3, [pc, #156]	; (8005afc <prvHeapInit+0xac>)
 8005a5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f003 0307 	and.w	r3, r3, #7
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d00c      	beq.n	8005a84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	3307      	adds	r3, #7
 8005a6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	f023 0307 	bic.w	r3, r3, #7
 8005a76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005a78:	68ba      	ldr	r2, [r7, #8]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	4a1f      	ldr	r2, [pc, #124]	; (8005afc <prvHeapInit+0xac>)
 8005a80:	4413      	add	r3, r2
 8005a82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005a88:	4a1d      	ldr	r2, [pc, #116]	; (8005b00 <prvHeapInit+0xb0>)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005a8e:	4b1c      	ldr	r3, [pc, #112]	; (8005b00 <prvHeapInit+0xb0>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	68ba      	ldr	r2, [r7, #8]
 8005a98:	4413      	add	r3, r2
 8005a9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005a9c:	2208      	movs	r2, #8
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	1a9b      	subs	r3, r3, r2
 8005aa2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0307 	bic.w	r3, r3, #7
 8005aaa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	4a15      	ldr	r2, [pc, #84]	; (8005b04 <prvHeapInit+0xb4>)
 8005ab0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005ab2:	4b14      	ldr	r3, [pc, #80]	; (8005b04 <prvHeapInit+0xb4>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	2200      	movs	r2, #0
 8005ab8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005aba:	4b12      	ldr	r3, [pc, #72]	; (8005b04 <prvHeapInit+0xb4>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	1ad2      	subs	r2, r2, r3
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005ad0:	4b0c      	ldr	r3, [pc, #48]	; (8005b04 <prvHeapInit+0xb4>)
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	4a0a      	ldr	r2, [pc, #40]	; (8005b08 <prvHeapInit+0xb8>)
 8005ade:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	4a09      	ldr	r2, [pc, #36]	; (8005b0c <prvHeapInit+0xbc>)
 8005ae6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005ae8:	4b09      	ldr	r3, [pc, #36]	; (8005b10 <prvHeapInit+0xc0>)
 8005aea:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005aee:	601a      	str	r2, [r3, #0]
}
 8005af0:	bf00      	nop
 8005af2:	3714      	adds	r7, #20
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr
 8005afc:	20000488 	.word	0x20000488
 8005b00:	20004088 	.word	0x20004088
 8005b04:	20004090 	.word	0x20004090
 8005b08:	20004098 	.word	0x20004098
 8005b0c:	20004094 	.word	0x20004094
 8005b10:	2000409c 	.word	0x2000409c

08005b14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005b14:	b480      	push	{r7}
 8005b16:	b085      	sub	sp, #20
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005b1c:	4b28      	ldr	r3, [pc, #160]	; (8005bc0 <prvInsertBlockIntoFreeList+0xac>)
 8005b1e:	60fb      	str	r3, [r7, #12]
 8005b20:	e002      	b.n	8005b28 <prvInsertBlockIntoFreeList+0x14>
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	60fb      	str	r3, [r7, #12]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d8f7      	bhi.n	8005b22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	685b      	ldr	r3, [r3, #4]
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	687a      	ldr	r2, [r7, #4]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d108      	bne.n	8005b56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	685a      	ldr	r2, [r3, #4]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	441a      	add	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	441a      	add	r2, r3
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d118      	bne.n	8005b9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	4b15      	ldr	r3, [pc, #84]	; (8005bc4 <prvInsertBlockIntoFreeList+0xb0>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d00d      	beq.n	8005b92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	685a      	ldr	r2, [r3, #4]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	441a      	add	r2, r3
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	601a      	str	r2, [r3, #0]
 8005b90:	e008      	b.n	8005ba4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005b92:	4b0c      	ldr	r3, [pc, #48]	; (8005bc4 <prvInsertBlockIntoFreeList+0xb0>)
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	601a      	str	r2, [r3, #0]
 8005b9a:	e003      	b.n	8005ba4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681a      	ldr	r2, [r3, #0]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d002      	beq.n	8005bb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bb2:	bf00      	nop
 8005bb4:	3714      	adds	r7, #20
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	20004088 	.word	0x20004088
 8005bc4:	20004090 	.word	0x20004090

08005bc8 <__errno>:
 8005bc8:	4b01      	ldr	r3, [pc, #4]	; (8005bd0 <__errno+0x8>)
 8005bca:	6818      	ldr	r0, [r3, #0]
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	20000054 	.word	0x20000054

08005bd4 <__libc_init_array>:
 8005bd4:	b570      	push	{r4, r5, r6, lr}
 8005bd6:	4e0d      	ldr	r6, [pc, #52]	; (8005c0c <__libc_init_array+0x38>)
 8005bd8:	4c0d      	ldr	r4, [pc, #52]	; (8005c10 <__libc_init_array+0x3c>)
 8005bda:	1ba4      	subs	r4, r4, r6
 8005bdc:	10a4      	asrs	r4, r4, #2
 8005bde:	2500      	movs	r5, #0
 8005be0:	42a5      	cmp	r5, r4
 8005be2:	d109      	bne.n	8005bf8 <__libc_init_array+0x24>
 8005be4:	4e0b      	ldr	r6, [pc, #44]	; (8005c14 <__libc_init_array+0x40>)
 8005be6:	4c0c      	ldr	r4, [pc, #48]	; (8005c18 <__libc_init_array+0x44>)
 8005be8:	f000 f8ea 	bl	8005dc0 <_init>
 8005bec:	1ba4      	subs	r4, r4, r6
 8005bee:	10a4      	asrs	r4, r4, #2
 8005bf0:	2500      	movs	r5, #0
 8005bf2:	42a5      	cmp	r5, r4
 8005bf4:	d105      	bne.n	8005c02 <__libc_init_array+0x2e>
 8005bf6:	bd70      	pop	{r4, r5, r6, pc}
 8005bf8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005bfc:	4798      	blx	r3
 8005bfe:	3501      	adds	r5, #1
 8005c00:	e7ee      	b.n	8005be0 <__libc_init_array+0xc>
 8005c02:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005c06:	4798      	blx	r3
 8005c08:	3501      	adds	r5, #1
 8005c0a:	e7f2      	b.n	8005bf2 <__libc_init_array+0x1e>
 8005c0c:	08005e58 	.word	0x08005e58
 8005c10:	08005e58 	.word	0x08005e58
 8005c14:	08005e58 	.word	0x08005e58
 8005c18:	08005e5c 	.word	0x08005e5c

08005c1c <malloc>:
 8005c1c:	4b02      	ldr	r3, [pc, #8]	; (8005c28 <malloc+0xc>)
 8005c1e:	4601      	mov	r1, r0
 8005c20:	6818      	ldr	r0, [r3, #0]
 8005c22:	f000 b861 	b.w	8005ce8 <_malloc_r>
 8005c26:	bf00      	nop
 8005c28:	20000054 	.word	0x20000054

08005c2c <free>:
 8005c2c:	4b02      	ldr	r3, [pc, #8]	; (8005c38 <free+0xc>)
 8005c2e:	4601      	mov	r1, r0
 8005c30:	6818      	ldr	r0, [r3, #0]
 8005c32:	f000 b80b 	b.w	8005c4c <_free_r>
 8005c36:	bf00      	nop
 8005c38:	20000054 	.word	0x20000054

08005c3c <memset>:
 8005c3c:	4402      	add	r2, r0
 8005c3e:	4603      	mov	r3, r0
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d100      	bne.n	8005c46 <memset+0xa>
 8005c44:	4770      	bx	lr
 8005c46:	f803 1b01 	strb.w	r1, [r3], #1
 8005c4a:	e7f9      	b.n	8005c40 <memset+0x4>

08005c4c <_free_r>:
 8005c4c:	b538      	push	{r3, r4, r5, lr}
 8005c4e:	4605      	mov	r5, r0
 8005c50:	2900      	cmp	r1, #0
 8005c52:	d045      	beq.n	8005ce0 <_free_r+0x94>
 8005c54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c58:	1f0c      	subs	r4, r1, #4
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	bfb8      	it	lt
 8005c5e:	18e4      	addlt	r4, r4, r3
 8005c60:	f000 f8ac 	bl	8005dbc <__malloc_lock>
 8005c64:	4a1f      	ldr	r2, [pc, #124]	; (8005ce4 <_free_r+0x98>)
 8005c66:	6813      	ldr	r3, [r2, #0]
 8005c68:	4610      	mov	r0, r2
 8005c6a:	b933      	cbnz	r3, 8005c7a <_free_r+0x2e>
 8005c6c:	6063      	str	r3, [r4, #4]
 8005c6e:	6014      	str	r4, [r2, #0]
 8005c70:	4628      	mov	r0, r5
 8005c72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c76:	f000 b8a2 	b.w	8005dbe <__malloc_unlock>
 8005c7a:	42a3      	cmp	r3, r4
 8005c7c:	d90c      	bls.n	8005c98 <_free_r+0x4c>
 8005c7e:	6821      	ldr	r1, [r4, #0]
 8005c80:	1862      	adds	r2, r4, r1
 8005c82:	4293      	cmp	r3, r2
 8005c84:	bf04      	itt	eq
 8005c86:	681a      	ldreq	r2, [r3, #0]
 8005c88:	685b      	ldreq	r3, [r3, #4]
 8005c8a:	6063      	str	r3, [r4, #4]
 8005c8c:	bf04      	itt	eq
 8005c8e:	1852      	addeq	r2, r2, r1
 8005c90:	6022      	streq	r2, [r4, #0]
 8005c92:	6004      	str	r4, [r0, #0]
 8005c94:	e7ec      	b.n	8005c70 <_free_r+0x24>
 8005c96:	4613      	mov	r3, r2
 8005c98:	685a      	ldr	r2, [r3, #4]
 8005c9a:	b10a      	cbz	r2, 8005ca0 <_free_r+0x54>
 8005c9c:	42a2      	cmp	r2, r4
 8005c9e:	d9fa      	bls.n	8005c96 <_free_r+0x4a>
 8005ca0:	6819      	ldr	r1, [r3, #0]
 8005ca2:	1858      	adds	r0, r3, r1
 8005ca4:	42a0      	cmp	r0, r4
 8005ca6:	d10b      	bne.n	8005cc0 <_free_r+0x74>
 8005ca8:	6820      	ldr	r0, [r4, #0]
 8005caa:	4401      	add	r1, r0
 8005cac:	1858      	adds	r0, r3, r1
 8005cae:	4282      	cmp	r2, r0
 8005cb0:	6019      	str	r1, [r3, #0]
 8005cb2:	d1dd      	bne.n	8005c70 <_free_r+0x24>
 8005cb4:	6810      	ldr	r0, [r2, #0]
 8005cb6:	6852      	ldr	r2, [r2, #4]
 8005cb8:	605a      	str	r2, [r3, #4]
 8005cba:	4401      	add	r1, r0
 8005cbc:	6019      	str	r1, [r3, #0]
 8005cbe:	e7d7      	b.n	8005c70 <_free_r+0x24>
 8005cc0:	d902      	bls.n	8005cc8 <_free_r+0x7c>
 8005cc2:	230c      	movs	r3, #12
 8005cc4:	602b      	str	r3, [r5, #0]
 8005cc6:	e7d3      	b.n	8005c70 <_free_r+0x24>
 8005cc8:	6820      	ldr	r0, [r4, #0]
 8005cca:	1821      	adds	r1, r4, r0
 8005ccc:	428a      	cmp	r2, r1
 8005cce:	bf04      	itt	eq
 8005cd0:	6811      	ldreq	r1, [r2, #0]
 8005cd2:	6852      	ldreq	r2, [r2, #4]
 8005cd4:	6062      	str	r2, [r4, #4]
 8005cd6:	bf04      	itt	eq
 8005cd8:	1809      	addeq	r1, r1, r0
 8005cda:	6021      	streq	r1, [r4, #0]
 8005cdc:	605c      	str	r4, [r3, #4]
 8005cde:	e7c7      	b.n	8005c70 <_free_r+0x24>
 8005ce0:	bd38      	pop	{r3, r4, r5, pc}
 8005ce2:	bf00      	nop
 8005ce4:	200040a0 	.word	0x200040a0

08005ce8 <_malloc_r>:
 8005ce8:	b570      	push	{r4, r5, r6, lr}
 8005cea:	1ccd      	adds	r5, r1, #3
 8005cec:	f025 0503 	bic.w	r5, r5, #3
 8005cf0:	3508      	adds	r5, #8
 8005cf2:	2d0c      	cmp	r5, #12
 8005cf4:	bf38      	it	cc
 8005cf6:	250c      	movcc	r5, #12
 8005cf8:	2d00      	cmp	r5, #0
 8005cfa:	4606      	mov	r6, r0
 8005cfc:	db01      	blt.n	8005d02 <_malloc_r+0x1a>
 8005cfe:	42a9      	cmp	r1, r5
 8005d00:	d903      	bls.n	8005d0a <_malloc_r+0x22>
 8005d02:	230c      	movs	r3, #12
 8005d04:	6033      	str	r3, [r6, #0]
 8005d06:	2000      	movs	r0, #0
 8005d08:	bd70      	pop	{r4, r5, r6, pc}
 8005d0a:	f000 f857 	bl	8005dbc <__malloc_lock>
 8005d0e:	4a21      	ldr	r2, [pc, #132]	; (8005d94 <_malloc_r+0xac>)
 8005d10:	6814      	ldr	r4, [r2, #0]
 8005d12:	4621      	mov	r1, r4
 8005d14:	b991      	cbnz	r1, 8005d3c <_malloc_r+0x54>
 8005d16:	4c20      	ldr	r4, [pc, #128]	; (8005d98 <_malloc_r+0xb0>)
 8005d18:	6823      	ldr	r3, [r4, #0]
 8005d1a:	b91b      	cbnz	r3, 8005d24 <_malloc_r+0x3c>
 8005d1c:	4630      	mov	r0, r6
 8005d1e:	f000 f83d 	bl	8005d9c <_sbrk_r>
 8005d22:	6020      	str	r0, [r4, #0]
 8005d24:	4629      	mov	r1, r5
 8005d26:	4630      	mov	r0, r6
 8005d28:	f000 f838 	bl	8005d9c <_sbrk_r>
 8005d2c:	1c43      	adds	r3, r0, #1
 8005d2e:	d124      	bne.n	8005d7a <_malloc_r+0x92>
 8005d30:	230c      	movs	r3, #12
 8005d32:	6033      	str	r3, [r6, #0]
 8005d34:	4630      	mov	r0, r6
 8005d36:	f000 f842 	bl	8005dbe <__malloc_unlock>
 8005d3a:	e7e4      	b.n	8005d06 <_malloc_r+0x1e>
 8005d3c:	680b      	ldr	r3, [r1, #0]
 8005d3e:	1b5b      	subs	r3, r3, r5
 8005d40:	d418      	bmi.n	8005d74 <_malloc_r+0x8c>
 8005d42:	2b0b      	cmp	r3, #11
 8005d44:	d90f      	bls.n	8005d66 <_malloc_r+0x7e>
 8005d46:	600b      	str	r3, [r1, #0]
 8005d48:	50cd      	str	r5, [r1, r3]
 8005d4a:	18cc      	adds	r4, r1, r3
 8005d4c:	4630      	mov	r0, r6
 8005d4e:	f000 f836 	bl	8005dbe <__malloc_unlock>
 8005d52:	f104 000b 	add.w	r0, r4, #11
 8005d56:	1d23      	adds	r3, r4, #4
 8005d58:	f020 0007 	bic.w	r0, r0, #7
 8005d5c:	1ac3      	subs	r3, r0, r3
 8005d5e:	d0d3      	beq.n	8005d08 <_malloc_r+0x20>
 8005d60:	425a      	negs	r2, r3
 8005d62:	50e2      	str	r2, [r4, r3]
 8005d64:	e7d0      	b.n	8005d08 <_malloc_r+0x20>
 8005d66:	428c      	cmp	r4, r1
 8005d68:	684b      	ldr	r3, [r1, #4]
 8005d6a:	bf16      	itet	ne
 8005d6c:	6063      	strne	r3, [r4, #4]
 8005d6e:	6013      	streq	r3, [r2, #0]
 8005d70:	460c      	movne	r4, r1
 8005d72:	e7eb      	b.n	8005d4c <_malloc_r+0x64>
 8005d74:	460c      	mov	r4, r1
 8005d76:	6849      	ldr	r1, [r1, #4]
 8005d78:	e7cc      	b.n	8005d14 <_malloc_r+0x2c>
 8005d7a:	1cc4      	adds	r4, r0, #3
 8005d7c:	f024 0403 	bic.w	r4, r4, #3
 8005d80:	42a0      	cmp	r0, r4
 8005d82:	d005      	beq.n	8005d90 <_malloc_r+0xa8>
 8005d84:	1a21      	subs	r1, r4, r0
 8005d86:	4630      	mov	r0, r6
 8005d88:	f000 f808 	bl	8005d9c <_sbrk_r>
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	d0cf      	beq.n	8005d30 <_malloc_r+0x48>
 8005d90:	6025      	str	r5, [r4, #0]
 8005d92:	e7db      	b.n	8005d4c <_malloc_r+0x64>
 8005d94:	200040a0 	.word	0x200040a0
 8005d98:	200040a4 	.word	0x200040a4

08005d9c <_sbrk_r>:
 8005d9c:	b538      	push	{r3, r4, r5, lr}
 8005d9e:	4c06      	ldr	r4, [pc, #24]	; (8005db8 <_sbrk_r+0x1c>)
 8005da0:	2300      	movs	r3, #0
 8005da2:	4605      	mov	r5, r0
 8005da4:	4608      	mov	r0, r1
 8005da6:	6023      	str	r3, [r4, #0]
 8005da8:	f7fc fbf6 	bl	8002598 <_sbrk>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	d102      	bne.n	8005db6 <_sbrk_r+0x1a>
 8005db0:	6823      	ldr	r3, [r4, #0]
 8005db2:	b103      	cbz	r3, 8005db6 <_sbrk_r+0x1a>
 8005db4:	602b      	str	r3, [r5, #0]
 8005db6:	bd38      	pop	{r3, r4, r5, pc}
 8005db8:	2000486c 	.word	0x2000486c

08005dbc <__malloc_lock>:
 8005dbc:	4770      	bx	lr

08005dbe <__malloc_unlock>:
 8005dbe:	4770      	bx	lr

08005dc0 <_init>:
 8005dc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dc2:	bf00      	nop
 8005dc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dc6:	bc08      	pop	{r3}
 8005dc8:	469e      	mov	lr, r3
 8005dca:	4770      	bx	lr

08005dcc <_fini>:
 8005dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dce:	bf00      	nop
 8005dd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005dd2:	bc08      	pop	{r3}
 8005dd4:	469e      	mov	lr, r3
 8005dd6:	4770      	bx	lr
