# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1250 0.001024 1024 4.57888e-41 270 23360 1.05501 7.79411 32.8101 41.7102 41.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1250 0.001024 1024 4.56501e-41 270 23400 1.05882 9.2201 32.8721 43.2009 43.2599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1250 0.001024 1024 4.5559e-41 270 23360 1.05472 9.69126 32.857 43.6549 43.7127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1250 0.001024 1024 4.57468e-41 270 23328 1.05827 8.93133 32.8092 42.8508 42.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1250 0.001024 1024 4.56025e-41 270 23300 1.04858 9.06957 32.78 42.9481 43.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1250 0.001024 1024 4.5793e-41 270 23296 1.04938 9.26112 32.8156 43.178 43.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1250 0.001024 1024 4.58715e-41 270 23280 1.0513 9.38112 32.7805 43.2636 43.3213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1250 0.001024 1024 4.56697e-41 270 23296 1.05322 9.16746 32.8327 43.1046 43.1648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1250 0.001024 1024 4.56095e-41 270 23232 1.05456 9.12218 32.8144 43.0405 43.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1250 0.001024 1024 4.55884e-41 270 23200 1.0495 9.86125 32.8048 43.7673 43.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1250 0.001024 1024 4.56445e-41 270 23040 1.04886 11.0511 32.6406 44.7924 44.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1250 0.001024 1024 4.5723e-41 270 23424 1.0559 7.6927 32.852 41.6524 41.7133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1250 0.001024 1024 4.58197e-41 270 23400 1.05664 7.79818 32.8502 41.7562 41.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1250 0.001024 1024 4.57846e-41 270 23424 1.05472 7.86022 32.8885 41.8564 41.9144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1250 0.001024 1024 4.55688e-41 270 23408 1.05677 7.87811 32.864 41.8489 41.9082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1250 0.001024 1024 4.5559e-41 270 23360 1.05651 8.31149 32.8342 42.253 42.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1250 0.001024 1024 4.56081e-41 270 23400 1.05533 9.33702 32.8726 43.3162 43.3746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1250 0.001024 1024 4.57524e-41 270 23360 1.05606 9.1567 32.8374 43.1038 43.1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1250 0.001024 1024 4.58491e-41 270 23328 1.05459 9.68294 32.8098 43.6004 43.6592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1250 0.001024 1024 4.56011e-41 270 23300 1.04934 9.83222 32.8031 43.7361 43.7943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1250 0.001024 1024 4.5709e-41 270 23296 1.05094 9.7792 32.7848 43.6659 43.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1250 0.001024 1024 4.58841e-41 270 23280 1.05056 9.75654 32.802 43.6595 43.7174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1250 0.001024 1024 4.56151e-41 270 23296 1.05661 9.28243 32.8095 43.1988 43.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1250 0.001024 1024 4.57972e-41 270 23232 1.05267 10.24 32.8292 44.1733 44.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1250 0.001024 1024 4.5779e-41 270 23200 1.05478 10.671 32.7738 44.5504 44.6081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1250 0.001024 1024 4.58855e-41 270 23040 1.05114 9.83043 32.6632 43.5961 43.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1250 0.001024 1024 4.57986e-41 280 23392 1.05853 7.56486 32.8807 41.5543 41.6118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1250 0.001024 1024 4.57678e-41 280 23400 1.0591 8.50125 32.9236 42.5353 42.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1250 0.001024 1024 4.57538e-41 280 23376 1.05664 8.03981 32.8834 42.0321 42.0905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1250 0.001024 1024 4.57608e-41 280 23352 1.05584 8.17533 32.8535 42.1387 42.1951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1250 0.001024 1024 4.5758e-41 280 23360 1.05677 8.18586 32.8812 42.1778 42.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1250 0.001024 1024 4.5793e-41 280 23328 1.05597 10.2257 32.8161 44.1527 44.2115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1250 0.001024 1024 4.57398e-41 280 23184 1.05123 7.33728 32.721 41.1627 41.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1250 0.001024 1024 4.57678e-41 280 23360 1.05533 10.2216 32.8711 44.2011 44.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1250 0.001024 1024 4.58239e-41 280 23200 1.05456 7.13955 32.7969 41.0428 41.1044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1250 0.001024 1024 4.58295e-41 280 23328 1.05706 9.44662 32.8815 43.4386 43.4969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1250 0.001024 1024 4.57538e-41 280 23232 1.05789 6.74109 32.8548 40.7055 40.7634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1250 0.001024 1024 4.58771e-41 280 23300 1.05325 9.70957 32.8516 43.6654 43.7227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1250 0.001024 1024 4.55548e-41 280 23200 1.05274 6.94618 32.8438 40.8958 40.9539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1250 0.001024 1024 4.57118e-41 280 23296 1.05843 12.0101 32.8602 45.9798 46.0385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1250 0.001024 1024 4.56571e-41 280 23072 1.11654 8.32787 32.7171 42.6118 42.6757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1250 0.001024 1024 4.57314e-41 280 23280 1.05485 11.7593 32.8437 45.7099 45.7686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1250 0.001024 1024 4.58659e-41 280 23040 1.04653 8.01101 32.6834 41.7928 41.8509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1250 0.001024 1024 4.56893e-41 280 23296 1.06029 11.4993 32.8809 45.4912 45.5501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1250 0.001024 1024 4.56235e-41 280 23040 1.04995 7.79264 32.7124 41.6064 41.6666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1250 0.001024 1024 4.57776e-41 280 23232 1.05712 10.1237 32.8504 44.0832 44.1405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1250 0.001024 1024 4.57005e-41 280 23040 1.05683 7.13066 32.8507 41.0894 41.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1250 0.001024 1024 4.56263e-41 280 23200 1.0559 10.6229 32.8469 44.5756 44.6341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1250 0.001024 1024 4.56865e-41 280 22800 1.0479 7.59133 32.5471 41.2377 41.2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1250 0.001024 1024 4.55828e-41 288 23360 1.05882 7.81686 32.8567 41.7851 41.8439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1250 0.001024 1024 4.57482e-41 288 23360 1.05606 8.24029 32.8866 42.2337 42.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1250 0.001024 1024 4.56081e-41 288 23328 1.0568 8.15018 32.8374 42.0978 42.1557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1250 0.001024 1024 4.56249e-41 288 23232 1.05469 5.47315 32.7926 39.3709 39.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1250 0.001024 1024 4.58701e-41 288 23352 1.05446 9.33683 32.8622 43.3052 43.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1250 0.001024 1024 4.58112e-41 288 23296 1.05456 6.17248 32.9019 40.178 40.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1250 0.001024 1024 4.59065e-41 288 23296 1.05472 9.00506 32.8093 42.92 42.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1250 0.001024 1024 4.58939e-41 288 23168 1.05062 6.15677 32.7526 40.0114 40.0696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1250 0.001024 1024 4.56305e-41 288 23328 1.06086 10.1499 32.8614 44.1221 44.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1250 0.001024 1024 4.58112e-41 288 23184 1.05155 7.30112 32.7904 41.1935 41.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1250 0.001024 1024 4.56109e-41 288 23280 1.05674 9.74234 32.8398 43.6914 43.7497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1250 0.001024 1024 4.58084e-41 288 23200 1.05338 6.93248 32.8302 40.869 40.9271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1250 0.001024 1024 4.5772e-41 288 23232 1.05184 11.8763 32.7877 45.7678 45.8274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1250 0.001024 1024 4.56753e-41 288 23040 1.05261 7.81875 32.6331 41.5561 41.6127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1250 0.001024 1024 4.58295e-41 288 23300 1.05674 12.0322 32.8559 45.9985 46.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1250 0.001024 1024 4.56935e-41 288 23200 1.05677 8.18995 32.8572 42.1579 42.2175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1250 0.001024 1024 4.57552e-41 288 23296 1.05392 11.4524 32.8975 45.4559 45.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1250 0.001024 1024 4.57594e-41 288 23072 1.04944 7.84096 32.7197 41.6634 41.7202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1250 0.001024 1024 4.58561e-41 288 23280 1.05507 10.8565 32.8848 44.8479 44.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1250 0.001024 1024 4.58939e-41 288 23040 1.04864 7.57344 32.6962 41.3699 41.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1250 0.001024 1024 4.57118e-41 288 23168 1.05267 10.5855 32.7216 44.4109 44.4682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1250 0.001024 1024 4.57916e-41 288 23040 1.05155 7.39725 32.7199 41.2205 41.2815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1250 0.001024 1024 4.56949e-41 275 23424 1.0583 8.33837 32.8987 42.3458 42.4051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1250 0.001024 1024 4.5758e-41 275 23400 1.05715 7.59638 33.0469 41.7526 41.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1250 0.001024 1024 4.57188e-41 275 23360 1.05878 5.0431 32.8498 39.0035 39.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1250 0.001024 1024 4.58841e-41 275 23376 1.05277 8.0855 32.8453 42.0366 42.0944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1250 0.001024 1024 4.56613e-41 275 23328 1.05693 5.47434 32.8632 39.4448 39.5021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1250 0.001024 1024 4.56431e-41 275 23352 1.0545 8.58326 32.8398 42.5314 42.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1250 0.001024 1024 4.58253e-41 275 23296 1.05306 5.67552 32.8026 39.5829 39.6411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1250 0.001024 1024 4.56417e-41 275 23360 1.05686 8.88042 32.8294 42.8196 42.8782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1250 0.001024 1024 4.56053e-41 275 23296 1.0591 6.03386 32.8589 40.004 40.0629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1250 0.001024 1024 4.58533e-41 275 23328 1.0544 9.87955 32.8266 43.8112 43.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1250 0.001024 1024 4.5573e-41 275 23184 1.05267 7.07174 32.7311 40.9082 40.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1250 0.001024 1024 4.57706e-41 275 23360 1.05472 9.42864 32.8539 43.3889 43.4489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1250 0.001024 1024 4.58911e-41 275 23200 1.05226 6.69376 32.742 40.5418 40.5998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1250 0.001024 1024 4.57174e-41 275 23328 1.05648 11.2763 32.8388 45.2228 45.2813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1250 0.001024 1024 4.58281e-41 275 23232 1.05565 7.52211 33.1442 41.7762 41.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1250 0.001024 1024 4.58393e-41 275 23300 1.05267 11.4138 32.8233 45.3386 45.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1250 0.001024 1024 4.58309e-41 275 23200 1.05091 7.82541 32.7909 41.7208 41.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1250 0.001024 1024 4.57272e-41 275 23296 1.05427 10.537 32.8338 44.4789 44.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1250 0.001024 1024 4.55954e-41 275 23072 1.04867 7.11882 32.6902 40.909 40.9682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1250 0.001024 1024 4.58561e-41 275 23280 1.05267 10.2594 32.8245 44.1861 44.2468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1250 0.001024 1024 4.56543e-41 275 23040 1.05069 7.20077 32.6672 40.9699 41.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1250 0.001024 1024 4.57216e-41 275 23296 1.05626 10.3669 32.8236 44.2968 44.3544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1250 0.001024 1024 4.58505e-41 275 23040 1.05267 7.13523 32.6853 40.9265 40.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1250 0.001024 1024 4.57454e-41 288 23360 1.05741 7.69434 32.8447 41.6506 41.7075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1250 0.001024 1024 4.57986e-41 288 23296 1.05472 5.13418 32.8374 39.0789 39.1355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1250 0.001024 1024 4.55716e-41 288 23360 1.05718 7.95539 32.8831 41.9471 42.0059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1250 0.001024 1024 4.58435e-41 288 23280 1.05334 5.34416 32.7971 39.2481 39.3056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1250 0.001024 1024 4.58701e-41 288 23328 1.05706 8.86224 32.854 42.8258 42.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1250 0.001024 1024 4.57384e-41 288 23232 1.05267 5.65453 32.7647 39.5225 39.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1250 0.001024 1024 4.58042e-41 288 23352 1.05472 8.3601 32.8989 42.3632 42.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1250 0.001024 1024 4.58617e-41 288 23296 1.05363 5.50912 32.8998 39.5156 39.5776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1250 0.001024 1024 4.58743e-41 288 23184 1.05082 4.74726 32.7852 38.6353 38.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1250 0.001024 1024 4.58435e-41 288 23296 1.05472 8.67338 32.8041 42.582 42.6409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1250 0.001024 1024 4.5744e-41 288 23168 1.05142 5.87955 32.7199 39.7042 39.7619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1250 0.001024 1024 4.57888e-41 288 23040 1.04806 4.96781 32.6602 38.7286 38.7884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1250 0.001024 1024 4.58267e-41 288 23328 1.05523 11.9504 32.8631 45.9203 45.9776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1250 0.001024 1024 4.58757e-41 288 23184 1.05123 7.84122 32.7897 41.7354 41.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1250 0.001024 1024 4.58771e-41 288 23112 1.04989 6.76429 32.7669 40.631 40.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1250 0.001024 1024 4.58169e-41 288 23280 1.05677 11.5449 32.8081 45.4614 45.5209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1250 0.001024 1024 4.56333e-41 288 23200 1.05728 8.05747 32.8091 41.9747 42.0332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1250 0.001024 1024 4.57776e-41 288 23040 1.04819 6.37523 32.7281 40.2005 40.2562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1250 0.001024 1024 4.56711e-41 288 23232 1.0527 10.3545 32.7942 44.2526 44.3105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1250 0.001024 1024 4.56543e-41 288 23040 1.0479 7.14957 32.6395 40.8889 40.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1250 0.001024 1024 4.58449e-41 288 23040 1.05091 6.63638 32.7783 40.5164 40.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1250 0.001024 1024 4.57398e-41 288 23300 1.0559 10.8252 32.8888 44.8214 44.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1250 0.001024 1024 4.57566e-41 288 23200 1.05475 7.59264 32.8613 41.5594 41.6171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1250 0.001024 1024 4.57033e-41 288 23100 1.05472 6.85056 32.8918 40.8491 40.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1250 0.001024 1024 4.56403e-41 288 23296 1.05328 10.2296 32.8699 44.204 44.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1250 0.001024 1024 4.55562e-41 288 23072 1.05062 7.24426 32.7477 41.0931 41.1505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1250 0.001024 1024 4.57454e-41 288 22848 1.04493 6.15424 32.596 39.8471 39.9064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1250 0.001024 1024 4.58827e-41 288 23280 1.05706 10.5021 32.8555 44.4641 44.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1250 0.001024 1024 4.56473e-41 288 23040 1.04806 7.32806 32.691 41.1179 41.1758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1250 0.001024 1024 4.57706e-41 288 23040 1.0559 6.46554 32.8866 40.4596 40.5195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1250 0.001024 1024 4.56333e-41 288 23168 1.05286 10.2092 32.7489 44.0602 44.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1250 0.001024 1024 4.56557e-41 288 23040 1.05194 7.40762 32.7179 41.2293 41.2895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1250 0.001024 1024 4.58799e-41 288 22656 1.04189 6.2423 32.3631 39.7007 39.7575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1250 0.001024 1024 4.57888e-41 280 23392 1.05795 7.72506 32.8842 41.717 41.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1250 0.001024 1024 4.56753e-41 280 23360 1.05894 5.19373 32.8725 39.1764 39.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1250 0.001024 1024 4.56375e-41 280 23400 1.05677 8.56678 32.8727 42.5473 42.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1250 0.001024 1024 4.58435e-41 280 23360 1.05558 5.8303 32.9021 39.8395 39.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1250 0.001024 1024 4.55674e-41 280 23280 1.05238 4.84701 32.8198 38.7706 38.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1250 0.001024 1024 4.55954e-41 280 23376 1.05472 8.18381 32.8788 42.1695 42.2236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1250 0.001024 1024 4.56935e-41 280 23328 1.05642 5.46166 32.8914 39.461 39.5199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1250 0.001024 1024 4.57902e-41 280 23184 1.05472 4.50774 32.7512 38.3638 38.4246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1250 0.001024 1024 4.56165e-41 280 23352 1.05366 10.8503 32.8545 44.8104 44.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1250 0.001024 1024 4.59079e-41 280 23296 1.05462 7.07379 32.8326 41.0119 41.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1250 0.001024 1024 4.57118e-41 280 23184 1.04954 6.14333 32.7592 40.0014 40.0608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1250 0.001024 1024 4.56123e-41 280 23360 1.05597 10.5236 32.8541 44.4833 44.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1250 0.001024 1024 4.5723e-41 280 23296 1.0577 6.86502 32.854 40.8269 40.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1250 0.001024 1024 4.56067e-41 280 23232 1.05882 5.6704 32.8826 39.6632 39.7238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1250 0.001024 1024 4.558e-41 280 23328 1.05341 10.5772 32.8484 44.5307 44.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1250 0.001024 1024 4.57398e-41 280 23184 1.05357 7.35027 32.727 41.1831 41.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1250 0.001024 1024 4.58435e-41 280 23112 1.04746 6.65277 32.7563 40.5119 40.5706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1250 0.001024 1024 4.56711e-41 280 23040 1.04957 6.17155 32.7552 40.029 40.0876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1250 0.001024 1024 4.56431e-41 280 23360 1.05462 10.4919 32.8742 44.4715 44.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1250 0.001024 1024 4.57468e-41 280 23200 1.05677 7.10893 32.763 40.9807 41.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1250 0.001024 1024 4.57005e-41 280 23040 1.04934 6.2049 32.6902 39.9945 40.0531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1250 0.001024 1024 4.57846e-41 280 23040 1.05062 5.89158 32.7595 39.7529 39.8129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1250 0.001024 1024 4.58855e-41 280 23328 1.05846 10.154 32.8797 44.1433 44.2033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1250 0.001024 1024 4.5737e-41 280 23232 1.05808 7.05091 32.8797 41.0404 41.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1250 0.001024 1024 4.55884e-41 280 23040 1.05274 6.2825 32.7328 40.1179 40.1758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1250 0.001024 1024 4.55576e-41 280 23040 1.05731 6.00678 32.8805 39.9977 40.0548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1250 0.001024 1024 4.58799e-41 280 23300 1.05392 10.1192 32.8207 44.0445 44.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1250 0.001024 1024 4.58869e-41 280 23200 1.05286 7.4055 32.8116 41.324 41.3829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1250 0.001024 1024 4.57005e-41 280 23100 1.05427 6.18906 32.8152 40.1117 40.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1250 0.001024 1024 4.5751e-41 280 22800 1.04448 5.80982 32.5799 39.4864 39.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1250 0.001024 1024 4.57832e-41 288 23360 1.05677 8.77568 32.8673 42.753 42.8114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1250 0.001024 1024 4.57033e-41 288 23296 1.05619 5.62586 32.8233 39.5565 39.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1250 0.001024 1024 4.58533e-41 288 23232 1.04906 4.69744 32.7586 38.559 38.6163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1250 0.001024 1024 4.57636e-41 288 23360 1.05677 8.33379 32.8875 42.3303 42.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1250 0.001024 1024 4.58841e-41 288 23280 1.05882 5.48659 32.8007 39.3974 39.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1250 0.001024 1024 4.5587e-41 288 23280 1.05472 4.74474 32.8914 38.7418 38.8011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1250 0.001024 1024 4.58561e-41 288 23328 1.05677 10.8623 32.8493 44.8215 44.8791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1250 0.001024 1024 4.57286e-41 288 23232 1.05274 7.05664 32.7875 40.9476 41.0071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1250 0.001024 1024 4.58841e-41 288 23184 1.05302 6.13616 32.7862 40.0279 40.0869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1250 0.001024 1024 4.59107e-41 288 23040 1.05062 5.10566 32.6663 38.8783 38.9385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1250 0.001024 1024 4.57188e-41 288 23352 1.056 10.5556 32.8794 44.542 44.6016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1250 0.001024 1024 4.57286e-41 288 23296 1.05475 6.91814 32.8673 40.8937 40.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1250 0.001024 1024 4.57692e-41 288 23184 1.05286 5.8968 32.7939 39.7963 39.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1250 0.001024 1024 4.5744e-41 288 23072 1.04954 5.34518 32.7413 39.1867 39.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1250 0.001024 1024 4.55632e-41 288 23296 1.05565 10.1964 32.8181 44.1218 44.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1250 0.001024 1024 4.56095e-41 288 23168 1.05062 6.69286 33.0385 40.8353 40.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1250 0.001024 1024 4.55926e-41 288 23040 1.05104 5.69824 32.6616 39.4629 39.5224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1250 0.001024 1024 4.57272e-41 288 23040 1.05162 5.08109 32.7197 38.904 38.9633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1250 0.001024 1024 4.57986e-41 288 23328 1.05549 10.2685 32.8905 44.2658 44.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1250 0.001024 1024 4.5737e-41 288 23184 1.05155 7.49978 32.7612 41.3655 41.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1250 0.001024 1024 4.58603e-41 288 23112 1.04726 6.43501 32.7863 40.3193 40.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1250 0.001024 1024 4.56473e-41 288 23040 1.05267 6.43014 32.7654 40.2989 40.3573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1250 0.001024 1024 4.59037e-41 288 23280 1.05462 10.3096 32.8101 44.2258 44.2874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1250 0.001024 1024 4.56599e-41 288 23200 1.05469 7.18394 32.8045 41.0948 41.1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1250 0.001024 1024 4.57202e-41 288 23040 1.05062 6.38976 32.7251 40.218 40.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1250 0.001024 1024 4.56753e-41 288 23040 1.05318 6.05923 32.8337 39.9996 40.0589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1250 0.001024 1024 4.56193e-41 300 23328 1.0607 9.09661 32.8943 43.102 43.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1250 0.001024 1024 4.57356e-41 300 23296 1.05555 6.18269 32.8624 40.1508 40.2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1250 0.001024 1024 4.59093e-41 300 23232 1.05712 5.16301 32.846 39.1174 39.1765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1250 0.001024 1024 4.56823e-41 300 23320 1.0567 8.60749 32.8847 42.5989 42.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1250 0.001024 1024 4.58883e-41 300 23280 1.05638 5.69936 32.8857 39.6934 39.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1250 0.001024 1024 4.56277e-41 300 23160 1.0504 4.96435 32.7803 38.8466 38.9059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1250 0.001024 1024 4.56431e-41 300 23200 1.0593 4.24755 32.8563 38.2142 38.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1250 0.001024 1024 4.58841e-41 300 23280 1.05677 11.2398 32.8215 45.1707 45.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1250 0.001024 1024 4.56109e-41 300 23232 1.05472 7.24787 32.8166 41.1744 41.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1250 0.001024 1024 4.58463e-41 300 23184 1.05472 6.21158 32.8456 40.1623 40.2207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1250 0.001024 1024 4.55856e-41 300 23040 1.05062 5.23059 32.7196 39.0551 39.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1250 0.001024 1024 4.55856e-41 300 23296 1.05331 10.793 32.8815 44.7808 44.8375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1250 0.001024 1024 4.58547e-41 300 23184 1.05062 7.09971 32.7763 40.98 41.0389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1250 0.001024 1024 4.58575e-41 300 23184 1.05446 6.01907 32.8441 39.9692 40.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1250 0.001024 1024 4.56445e-41 300 23072 1.05242 5.42678 32.7777 39.3076 39.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1250 0.001024 1024 4.56319e-41 300 23296 1.0584 10.5123 32.8934 44.5136 44.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1250 0.001024 1024 4.5793e-41 300 23168 1.05216 6.96486 32.8027 40.8716 40.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1250 0.001024 1024 4.58533e-41 300 23040 1.05226 6.11072 32.7202 39.9369 39.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1250 0.001024 1024 4.55632e-41 300 23040 1.05421 5.32688 32.8063 39.2387 39.2984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1250 0.001024 1024 4.55688e-41 300 23256 1.05475 11.221 32.8177 45.1457 45.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1250 0.001024 1024 4.58463e-41 300 23184 1.05677 8.02461 32.8107 41.9431 42.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1250 0.001024 1024 4.57874e-41 300 23112 1.05635 6.8808 32.8224 40.8086 40.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1250 0.001024 1024 4.57146e-41 300 23040 1.05722 6.71248 32.8397 40.6595 40.7185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1250 0.001024 1024 4.56347e-41 300 22680 1.03946 6.15424 32.4261 39.6701 39.7276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1250 0.001024 1024 4.56879e-41 300 23280 1.05664 10.7213 32.8891 44.7173 44.7754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1250 0.001024 1024 4.56221e-41 300 23200 1.05882 7.74826 32.8859 41.7426 41.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1250 0.001024 1024 4.56319e-41 300 23040 1.05062 6.67325 32.7804 40.5569 40.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1250 0.001024 1024 4.57664e-41 300 23040 1.05616 6.42253 32.8617 40.391 40.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1250 0.001024 1024 4.57412e-41 300 22800 1.04634 6.53107 32.6705 40.3001 40.3584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1250 0.001024 1024 4.56249e-41 300 23328 1.05626 8.55453 32.8903 42.5516 42.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1250 0.001024 1024 4.57132e-41 300 23296 1.05821 5.66006 32.858 39.6265 39.6841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1250 0.001024 1024 4.58491e-41 300 23232 1.05514 4.75747 32.8471 38.7117 38.7701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1250 0.001024 1024 4.57664e-41 300 23168 1.05331 4.31514 32.7789 38.1993 38.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1250 0.001024 1024 4.56753e-41 300 23320 1.05472 11.244 32.8658 45.217 45.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1250 0.001024 1024 4.56823e-41 300 23280 1.05526 7.25498 32.8579 41.2203 41.2795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1250 0.001024 1024 4.58869e-41 300 23160 1.04918 6.2137 32.7483 40.0641 40.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1250 0.001024 1024 4.56767e-41 300 23200 1.05347 5.23322 32.8658 39.2028 39.2609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1250 0.001024 1024 4.57272e-41 300 23280 1.05549 10.8237 32.8468 44.7787 44.8353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1250 0.001024 1024 4.57846e-41 300 23232 1.05472 6.88726 32.8193 40.8115 40.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1250 0.001024 1024 4.58533e-41 300 23184 1.05155 5.68851 32.8137 39.6052 39.6636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1250 0.001024 1024 4.57524e-41 300 23040 1.04992 5.02819 32.6981 38.8284 38.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1250 0.001024 1024 4.5765e-41 300 23040 1.04858 4.97184 32.7469 38.8172 38.8757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1250 0.001024 1024 4.58883e-41 300 23296 1.05901 10.1048 32.8741 44.0883 44.1487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1250 0.001024 1024 4.56487e-41 300 23184 1.05101 6.83622 32.8075 40.7468 40.8044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1250 0.001024 1024 4.57454e-41 300 23184 1.05472 5.94074 32.8569 39.9043 39.9636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1250 0.001024 1024 4.59107e-41 300 23072 1.05062 5.04032 32.7778 38.9196 38.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1250 0.001024 1024 4.56333e-41 300 22960 1.048 4.95411 32.7051 38.7597 38.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1250 0.001024 1024 4.59093e-41 300 23296 1.05504 9.83056 32.8584 43.7965 43.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1250 0.001024 1024 4.56753e-41 300 23168 1.05254 6.96806 32.7757 40.846 40.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1250 0.001024 1024 4.5779e-41 300 23040 1.04678 5.72621 32.687 39.5121 39.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1250 0.001024 1024 4.57538e-41 300 23040 1.05296 5.31718 32.8045 39.2259 39.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1250 0.001024 1024 4.56809e-41 300 23040 1.05453 5.23184 32.8543 39.1921 39.2497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1250 0.001024 1024 4.58911e-41 320 23264 1.05491 8.92928 32.8586 42.8917 42.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1250 0.001024 1024 4.56291e-41 320 23232 1.05715 5.91184 32.8735 39.8924 39.9506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1250 0.001024 1024 4.57454e-41 320 23136 1.05062 4.96816 32.7872 38.8585 38.9158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1250 0.001024 1024 4.5573e-41 320 23168 1.05661 4.52157 32.8963 38.525 38.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1250 0.001024 1024 4.55772e-41 320 23240 1.05856 11.6569 32.8408 45.6064 45.6629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1250 0.001024 1024 4.5786e-41 320 23200 1.05757 7.48301 32.8717 41.462 41.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1250 0.001024 1024 4.57118e-41 320 23160 1.05709 6.23898 32.847 40.1941 40.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1250 0.001024 1024 4.57272e-41 320 23040 1.05366 5.44067 32.7658 39.3117 39.3696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1250 0.001024 1024 4.57706e-41 320 23000 1.05062 4.91427 32.7681 38.783 38.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1250 0.001024 1024 4.58869e-41 320 23232 1.05789 11.0908 32.8803 45.0809 45.1392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1250 0.001024 1024 4.58869e-41 320 23136 1.05133 7.0703 32.8089 40.9814 41.0411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1250 0.001024 1024 4.58869e-41 320 23040 1.05472 5.8393 32.744 39.6882 39.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1250 0.001024 1024 4.56907e-41 320 23040 1.05395 5.21421 32.8074 39.1252 39.1847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1250 0.001024 1024 4.56319e-41 320 23040 1.05504 5.00262 32.8415 38.9523 39.0103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1250 0.001024 1024 4.56753e-41 320 23240 1.05322 10.3705 32.9066 44.38 44.4388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1250 0.001024 1024 4.58379e-41 320 23184 1.05859 7.01187 32.8684 40.9897 41.0475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1250 0.001024 1024 4.57188e-41 320 23016 1.04922 6.06003 32.7407 39.8996 39.9573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1250 0.001024 1024 4.57062e-41 320 23072 1.05478 5.18554 32.8895 39.1806 39.2379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1250 0.001024 1024 4.5709e-41 320 22960 1.05466 5.06141 32.797 38.9653 39.0245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1250 0.001024 1024 4.57524e-41 320 23232 1.05987 10.3693 32.8959 44.3769 44.4355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1250 0.001024 1024 4.55744e-41 320 23168 1.05955 7.24787 32.8969 41.255 41.3163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1250 0.001024 1024 4.58855e-41 320 23040 1.05267 5.912 32.7759 39.7936 39.8503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1250 0.001024 1024 4.57286e-41 320 23040 1.05882 5.54458 32.8605 39.5141 39.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1250 0.001024 1024 4.5758e-41 320 22720 1.04672 5.48336 32.5543 39.1359 39.1944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1250 0.001024 1024 4.57258e-41 320 22656 1.04813 5.26131 32.5331 38.892 38.9495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1250 0.001024 1024 4.58169e-41 384 23056 1.0535 10.4554 32.8974 44.4577 44.5133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1250 0.001024 1024 4.55646e-41 384 23040 1.05344 11.7618 32.8703 45.7359 45.7963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1250 0.001024 1024 4.58197e-41 384 22976 1.05331 7.84038 32.8251 41.7692 41.8289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1250 0.001024 1024 4.56277e-41 384 22944 1.05267 6.70461 32.8299 40.6377 40.6962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1250 0.001024 1024 4.55632e-41 384 22912 1.05286 5.73594 32.8286 39.67 39.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1250 0.001024 1024 4.57118e-41 384 22880 1.05325 5.73862 32.8544 39.6983 39.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1250 0.001024 1024 4.55772e-41 384 22848 1.05296 5.5255 32.8243 39.4588 39.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1250 0.001024 1024 4.58911e-41 384 22848 1.05882 5.00883 32.867 38.9853 39.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1250 0.001024 1024 4.56921e-41 384 22784 1.05987 4.37741 32.8251 38.3144 38.3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1250 0.001024 1024 4.59079e-41 300 23072 1.0504 3.62906 32.7833 37.5135 37.5726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1250 0.001024 1024 4.57454e-41 320 23072 1.05597 3.80579 32.8969 37.8106 37.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1250 0.001024 1024 4.58603e-41 300 22960 1.04858 3.81606 32.727 37.6426 37.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1250 0.001024 1024 4.58645e-41 288 22960 1.04931 3.62918 32.6763 37.4056 37.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1250 0.001024 1024 4.56907e-41 288 23168 1.05392 3.8729 32.7505 37.7292 37.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1250 0.001024 1024 4.55786e-41 288 22560 1.04038 5.78768 32.3667 39.2461 39.3052
