#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 22 18:23:34 2024
# Process ID: 12148
# Current directory: D:/CAD PROJECT/multiplier_compressor_better
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11076 D:\CAD PROJECT\multiplier_compressor_better\multiplier_compressor_better.xpr
# Log file: D:/CAD PROJECT/multiplier_compressor_better/vivado.log
# Journal file: D:/CAD PROJECT/multiplier_compressor_better\vivado.jou
# Running On: DESKTOP-MII2473, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project {D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1496.965 ; gain = 242.348
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'multiplier_compressor_better_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_compressor_better_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj multiplier_compressor_better_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/Full_adder/Full_adder.srcs/sources_1/new/Full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/GP_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GP_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Prefix_adder4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/exact_compressor/exact_compressor.srcs/sources_1/new/exact_compressor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exact_compressor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/gen_prop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_prop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_compressor_better
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/ripple_16/ripple_16.srcs/sources_1/new/ripple_16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/sum_prefix.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum_prefix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sim_1/new/multiplier_compressor_better_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_compressor_better_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_compressor_better_tb_behav xil_defaultlib.multiplier_compressor_better_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_compressor_better_tb_behav xil_defaultlib.multiplier_compressor_better_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'p2' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_adder
Compiling module xil_defaultlib.exact_compressor
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.gen_prop
Compiling module xil_defaultlib.GP_block
Compiling module xil_defaultlib.sum_prefix
Compiling module xil_defaultlib.Prefix_adder4bit
Compiling module xil_defaultlib.ripple_16
Compiling module xil_defaultlib.multiplier_compressor_better
Compiling module xil_defaultlib.multiplier_compressor_better_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_compressor_better_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_compressor_better_tb_behav -key {Behavioral:sim_1:Functional:multiplier_compressor_better_tb} -tclbatch {multiplier_compressor_better_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source multiplier_compressor_better_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_compressor_better_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1576.469 ; gain = 24.105
synth_design -top multiplier_compressor_better -part xc7a35tcpg236-1 -lint 
Command: synth_design -top multiplier_compressor_better -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19116
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1954.609 ; gain = 378.141
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'multiplier_compressor_better' [D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Half_adder' [D:/CAD PROJECT/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Half_adder' (1#1) [D:/CAD PROJECT/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'exact_compressor' [D:/CAD PROJECT/exact_compressor/exact_compressor.srcs/sources_1/new/exact_compressor.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'exact_compressor' (2#1) [D:/CAD PROJECT/exact_compressor/exact_compressor.srcs/sources_1/new/exact_compressor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Full_adder' [D:/CAD PROJECT/Full_adder/Full_adder.srcs/sources_1/new/Full_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_adder' (3#1) [D:/CAD PROJECT/Full_adder/Full_adder.srcs/sources_1/new/Full_adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ripple_16' [D:/CAD PROJECT/ripple_16/ripple_16.srcs/sources_1/new/ripple_16.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Prefix_adder4bit' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'gen_prop' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/gen_prop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gen_prop' (4#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/gen_prop.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GP_block' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/GP_block.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GP_block' (5#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/GP_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sum_prefix' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/sum_prefix.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sum_prefix' (6#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/sum_prefix.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Prefix_adder4bit' (7#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ripple_16' (8#1) [D:/CAD PROJECT/ripple_16/ripple_16.srcs/sources_1/new/ripple_16.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_compressor_better' (9#1) [D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.879 ; gain = 508.410
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar 22 18:24:36 2024
| Host         : DESKTOP-MII2473 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+----------+--------------+----------+
| Rule ID  | # Violations | # Waived |
+----------+--------------+----------+
| ASSIGN-5 | 4            | 0        |
| ASSIGN-6 | 6            | 0        |
+----------+--------------+----------+


WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'c' are not set. First unset bit index is 0. 
RTL Name 'c', Hierarchy 'Prefix_adder4bit', File 'D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv', Line 27.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'g' are not read. First unread bit index is 3. 
RTL Name 'g', Hierarchy 'Prefix_adder4bit', File 'D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv', Line 26.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'p' are not read. First unread bit index is 3. 
RTL Name 'p', Hierarchy 'Prefix_adder4bit', File 'D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv', Line 26.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'pb2' was assigned but not read. 
RTL Name 'pb2', Hierarchy 'Prefix_adder4bit', File 'D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv', Line 29.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'ca' are not set. First unset bit index is 36. 
RTL Name 'ca', Hierarchy 'multiplier_compressor_better', File 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv', Line 29.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 'cb' are not set. First unset bit index is 1. 
RTL Name 'cb', Hierarchy 'multiplier_compressor_better', File 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv', Line 30.
WARNING: [Synth 37-87] [ASSIGN-5]All bits in array 's' are not set. First unset bit index is 36. 
RTL Name 's', Hierarchy 'multiplier_compressor_better', File 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv', Line 29.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'ca' are not read. First unread bit index is 36. 
RTL Name 'ca', Hierarchy 'multiplier_compressor_better', File 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv', Line 29.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 'cb' are not read. First unread bit index is 1. 
RTL Name 'cb', Hierarchy 'multiplier_compressor_better', File 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv', Line 30.
WARNING: [Synth 37-86] [ASSIGN-6]All bits in array 's' are not read. First unread bit index is 36. 
RTL Name 's', Hierarchy 'multiplier_compressor_better', File 'D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv', Line 29.
INFO: [Synth 37-85] Total of 10 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.879 ; gain = 508.410
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.879 ; gain = 508.410
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: multiplier_compressor_better
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.273 ; gain = 140.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'multiplier_compressor_better' [D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Half_adder' [D:/CAD PROJECT/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Half_adder' (0#1) [D:/CAD PROJECT/Half_adder/Half_adder.srcs/sources_1/new/Half_adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'exact_compressor' [D:/CAD PROJECT/exact_compressor/exact_compressor.srcs/sources_1/new/exact_compressor.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'exact_compressor' (0#1) [D:/CAD PROJECT/exact_compressor/exact_compressor.srcs/sources_1/new/exact_compressor.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Full_adder' [D:/CAD PROJECT/Full_adder/Full_adder.srcs/sources_1/new/Full_adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Full_adder' (0#1) [D:/CAD PROJECT/Full_adder/Full_adder.srcs/sources_1/new/Full_adder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ripple_16' [D:/CAD PROJECT/ripple_16/ripple_16.srcs/sources_1/new/ripple_16.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Prefix_adder4bit' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'gen_prop' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/gen_prop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'gen_prop' (0#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/gen_prop.sv:23]
INFO: [Synth 8-6157] synthesizing module 'GP_block' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/GP_block.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'GP_block' (0#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/GP_block.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sum_prefix' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/sum_prefix.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'sum_prefix' (0#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/sum_prefix.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Prefix_adder4bit' (0#1) [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ripple_16' (0#1) [D:/CAD PROJECT/ripple_16/ripple_16.srcs/sources_1/new/ripple_16.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_compressor_better' (0#1) [D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2456.301 ; gain = 231.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2456.301 ; gain = 231.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2456.301 ; gain = 231.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2456.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2561.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2603.797 ; gain = 379.043
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2603.797 ; gain = 518.918
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2627.352 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2627.352 ; gain = 0.000
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.352 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2627.352 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2627.352 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2627.352 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2627.352 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2627.352 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2627.352 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 18:38:29 2024...
