// Seed: 1512910904
module module_0 #(
    parameter id_19 = 32'd1
) (
    input tri0 id_0,
    input uwire id_1,
    input wand id_2,
    input supply0 id_3#(
        .id_17 (1),
        .id_18 (1),
        ._id_19(1)
    ),
    output supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    input uwire id_13,
    input wire id_14,
    input tri id_15
);
  wire id_20;
  assign id_19 = id_10;
  wire id_21;
  wire id_22;
  logic [-1 : 1] id_23;
  logic [-1  <->  -1  ==  1 : id_19] id_24;
  wire id_25;
endmodule
module module_1 (
    input  wire  id_0,
    output tri   id_1,
    output tri   id_2,
    input  tri0  id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_7 = 0;
endmodule
