#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 18 22:35:08 2021
# Process ID: 21288
# Current directory: C:/Users/pskon/Downloads/labF_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5896 C:\Users\pskon\Downloads\labF_v2\labF.xpr
# Log file: C:/Users/pskon/Downloads/labF_v2/vivado.log
# Journal file: C:/Users/pskon/Downloads/labF_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pskon/Downloads/labF_v2/labF.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/multiple_storage.v] -no_script -reset -force -quiet
remove_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/multiple_storage.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch.v] -no_script -reset -force -quiet
remove_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch.v
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/ms_d_flipflop.v] -no_script -reset -force -quiet
remove_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/ms_d_flipflop.v
export_ip_user_files -of_objects  [get_files C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_d.v] -no_script -reset -force -quiet
remove_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_d.v
add_files -norecurse {C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_pt1.v C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_d_pt2.v C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/multiple_storage_pt4.v}
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/ms_d_flipflop_pt3.v]
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_pt1.v]
set_property is_enabled true [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_pt1.v]
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/multiple_storage_pt4.v]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/constrs_1/new/latches_constraints.xdc]
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/constrs_1/new/multiple_storage_constraints.xdc]
set_property is_enabled true [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/sr_latch_tb.v]
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/multiple_storage_tb.v]
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top sr_latch_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_latch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sr_latch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_d_pt2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_pt1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_sr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_latch_tb_behav xil_defaultlib.sr_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_sr
Compiling module xil_defaultlib.sr_latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_latch_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim/xsim.dir/sr_latch_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 19 00:02:26 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_latch_tb_behav -key {Behavioral:sim_1:Functional:sr_latch_tb} -tclbatch {sr_latch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sr_latch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 808.238 ; gain = 16.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_latch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 808.238 ; gain = 16.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_d_pt2.v]
set_property top latch_sr [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_latch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sr_latch_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_latch_tb_behav xil_defaultlib.sr_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_latch_tb_behav -key {Behavioral:sim_1:Functional:sr_latch_tb} -tclbatch {sr_latch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sr_latch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 808.238 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_latch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 808.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: latch_sr
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 852.891 ; gain = 44.652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'latch_sr' [C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_pt1.v:24]
INFO: [Synth 8-6155] done synthesizing module 'latch_sr' (1#1) [C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_pt1.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 892.992 ; gain = 84.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 892.992 ; gain = 84.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 892.992 ; gain = 84.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pskon/Downloads/labF_v2/labF.srcs/constrs_1/new/latches_constraints.xdc]
Finished Parsing XDC File [C:/Users/pskon/Downloads/labF_v2/labF.srcs/constrs_1/new/latches_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pskon/Downloads/labF_v2/labF.srcs/constrs_1/new/latches_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/latch_sr_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/latch_sr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1186.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.324 ; gain = 502.086
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.324 ; gain = 502.086
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sr_latch_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sr_latch_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sources_1/new/latch_pt1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latch_sr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/sr_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_latch_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/multiple_storage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiple_storage_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/ms_flipflop_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ms_flipflop_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pskon/Downloads/labF_v2/labF.srcs/sim_1/new/d_latch_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_latch_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 5bff64c370db4661bcce053b853bc0db --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_latch_tb_behav xil_defaultlib.sr_latch_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latch_sr
Compiling module xil_defaultlib.sr_latch_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_latch_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pskon/Downloads/labF_v2/labF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sr_latch_tb_behav -key {Behavioral:sim_1:Functional:sr_latch_tb} -tclbatch {sr_latch_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source sr_latch_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1314.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sr_latch_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1314.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 19 03:44:31 2021...
