<profile>

<section name = "Vitis HLS Report for 'accelerator_controller_Pipeline_VITIS_LOOP_26_1'" level="0">
<item name = "Date">Thu Mar  6 16:55:24 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">xor_distributed_hyw</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sfvc784-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.699 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 40.000 ns, 40.000 ns, 3, 3, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_26_1">2, 2, 2, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 126, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 90, -</column>
<column name="Register">-, -, 102, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_fu_206_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln26_fu_200_p2">icmp, 0, 0, 10, 2, 3</column>
<column name="icmp_ln27_fu_245_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="select_ln27_1_fu_281_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln27_2_fu_288_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln27_3_fu_295_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln27_4_fu_302_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln27_5_fu_309_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln27_fu_274_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n_1">9, 2, 2, 4</column>
<column name="array_back1_bias_change_1_fu_62">9, 2, 16, 32</column>
<column name="array_back1_bias_change_fu_58">9, 2, 16, 32</column>
<column name="n_fu_54">9, 2, 2, 4</column>
<column name="w1_local_4_fu_78">9, 2, 16, 32</column>
<column name="w1_local_5_fu_66">9, 2, 16, 32</column>
<column name="w1_local_6_fu_70">9, 2, 16, 32</column>
<column name="w1_local_fu_74">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="array_back1_bias_change_1_fu_62">16, 0, 16, 0</column>
<column name="array_back1_bias_change_fu_58">16, 0, 16, 0</column>
<column name="icmp_ln27_reg_443">1, 0, 1, 0</column>
<column name="n_fu_54">2, 0, 2, 0</column>
<column name="w1_local_4_fu_78">16, 0, 16, 0</column>
<column name="w1_local_5_fu_66">16, 0, 16, 0</column>
<column name="w1_local_6_fu_70">16, 0, 16, 0</column>
<column name="w1_local_fu_74">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accelerator_controller_Pipeline_VITIS_LOOP_26_1, return value</column>
<column name="w1_address0">out, 2, ap_memory, w1, array</column>
<column name="w1_ce0">out, 1, ap_memory, w1, array</column>
<column name="w1_q0">in, 16, ap_memory, w1, array</column>
<column name="w1_address1">out, 2, ap_memory, w1, array</column>
<column name="w1_ce1">out, 1, ap_memory, w1, array</column>
<column name="w1_q1">in, 16, ap_memory, w1, array</column>
<column name="bias_1_address0">out, 1, ap_memory, bias_1, array</column>
<column name="bias_1_ce0">out, 1, ap_memory, bias_1, array</column>
<column name="bias_1_q0">in, 16, ap_memory, bias_1, array</column>
<column name="w1_local_4_out">out, 16, ap_vld, w1_local_4_out, pointer</column>
<column name="w1_local_4_out_ap_vld">out, 1, ap_vld, w1_local_4_out, pointer</column>
<column name="w1_local_out">out, 16, ap_vld, w1_local_out, pointer</column>
<column name="w1_local_out_ap_vld">out, 1, ap_vld, w1_local_out, pointer</column>
<column name="w1_local_6_out">out, 16, ap_vld, w1_local_6_out, pointer</column>
<column name="w1_local_6_out_ap_vld">out, 1, ap_vld, w1_local_6_out, pointer</column>
<column name="w1_local_5_out">out, 16, ap_vld, w1_local_5_out, pointer</column>
<column name="w1_local_5_out_ap_vld">out, 1, ap_vld, w1_local_5_out, pointer</column>
<column name="array_back1_bias_change_1_out">out, 16, ap_vld, array_back1_bias_change_1_out, pointer</column>
<column name="array_back1_bias_change_1_out_ap_vld">out, 1, ap_vld, array_back1_bias_change_1_out, pointer</column>
<column name="array_back1_bias_change_out">out, 16, ap_vld, array_back1_bias_change_out, pointer</column>
<column name="array_back1_bias_change_out_ap_vld">out, 1, ap_vld, array_back1_bias_change_out, pointer</column>
</table>
</item>
</section>
</profile>
