 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : aes_cipher_top
Version: W-2024.09-SP2
Date   : Tue May 13 11:23:02 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  2.63%

  Startpoint: sa20_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa02_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa20_reg[4]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa20_reg[4]/Q (DFFX1_RVT)                0.16       0.16 r
  us20/a[4] (aes_sbox_11)                  0.00       0.16 r
  us20/U20/Y (INVX1_RVT)                   0.03 &     0.19 f
  us20/U434/Y (AND2X1_RVT)                 0.08 &     0.26 f
  us20/U432/Y (NAND2X1_RVT)                0.16 &     0.42 r
  us20/U323/Y (INVX1_RVT)                  0.11 &     0.53 f
  us20/U195/Y (NAND2X0_RVT)                0.15 &     0.68 r
  us20/U87/Y (NAND4X0_RVT)                 0.13 &     0.81 f
  us20/U86/Y (NOR4X1_RVT)                  0.20 &     1.02 r
  us20/U177/Y (NAND4X0_RVT)                0.07 &     1.09 f
  us20/U435/Y (NOR3X0_RVT)                 0.12 &     1.21 r
  us20/U64/Y (OA21X1_RVT)                  0.07 &     1.28 r
  us20/U358/Y (OA221X1_RVT)                0.08 &     1.36 r
  us20/U95/Y (AND4X1_RVT)                  0.11 &     1.47 r
  us20/U70/Y (NAND3X0_RVT)                 0.33 &     1.80 f
  us20/d[0] (aes_sbox_11)                  0.00       1.80 f
  U869/Y (XOR2X1_RVT)                      0.27 &     2.07 r
  U993/Y (XNOR3X1_RVT)                     0.27 &     2.34 r
  U792/Y (AO22X1_RVT)                      0.13 &     2.47 r
  sa02_reg[0]/D (DFFX1_RVT)                0.00 &     2.47 r
  data arrival time                                   2.47

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa02_reg[0]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.47
  -----------------------------------------------------------
  slack (MET)                                         7.25


  Startpoint: sa31_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa02_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa31_reg[2]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa31_reg[2]/Q (DFFX1_RVT)                0.16       0.16 r
  us31/a[2] (aes_sbox_6)                   0.00       0.16 r
  us31/U155/Y (INVX0_RVT)                  0.03 &     0.19 f
  us31/U423/Y (AND2X1_RVT)                 0.08 &     0.27 f
  us31/U430/Y (NAND2X0_RVT)                0.17 &     0.44 r
  us31/U322/Y (INVX1_RVT)                  0.15 &     0.59 f
  us31/U292/Y (NAND2X0_RVT)                0.16 &     0.74 r
  us31/U166/Y (NAND4X0_RVT)                0.13 &     0.87 f
  us31/U178/Y (NOR4X1_RVT)                 0.19 &     1.07 r
  us31/U266/Y (AND4X1_RVT)                 0.10 &     1.17 r
  us31/U263/Y (AND3X1_RVT)                 0.09 &     1.26 r
  us31/U61/Y (OA21X1_RVT)                  0.07 &     1.34 r
  us31/U360/Y (OA221X1_RVT)                0.08 &     1.41 r
  us31/U100/Y (AND4X1_RVT)                 0.11 &     1.52 r
  us31/U73/Y (NAND3X0_RVT)                 0.27 &     1.79 f
  us31/d[2] (aes_sbox_6)                   0.00       1.79 f
  U858/Y (XOR2X1_RVT)                      0.31 &     2.10 f
  U921/Y (XOR3X1_RVT)                      0.24 &     2.34 f
  U784/Y (AO22X1_RVT)                      0.11 &     2.45 f
  sa02_reg[2]/D (DFFX1_RVT)                0.00 &     2.45 f
  data arrival time                                   2.45

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa02_reg[2]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.08       9.72
  data required time                                  9.72
  -----------------------------------------------------------
  data required time                                  9.72
  data arrival time                                  -2.45
  -----------------------------------------------------------
  slack (MET)                                         7.27


  Startpoint: sa31_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa22_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa31_reg[2]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa31_reg[2]/Q (DFFX1_RVT)                0.16       0.16 r
  us31/a[2] (aes_sbox_6)                   0.00       0.16 r
  us31/U155/Y (INVX0_RVT)                  0.03 &     0.19 f
  us31/U423/Y (AND2X1_RVT)                 0.08 &     0.27 f
  us31/U430/Y (NAND2X0_RVT)                0.17 &     0.44 r
  us31/U322/Y (INVX1_RVT)                  0.15 &     0.59 f
  us31/U292/Y (NAND2X0_RVT)                0.16 &     0.74 r
  us31/U166/Y (NAND4X0_RVT)                0.13 &     0.87 f
  us31/U178/Y (NOR4X1_RVT)                 0.19 &     1.07 r
  us31/U266/Y (AND4X1_RVT)                 0.10 &     1.17 r
  us31/U263/Y (AND3X1_RVT)                 0.09 &     1.26 r
  us31/U61/Y (OA21X1_RVT)                  0.07 &     1.34 r
  us31/U360/Y (OA221X1_RVT)                0.08 &     1.41 r
  us31/U100/Y (AND4X1_RVT)                 0.11 &     1.52 r
  us31/U73/Y (NAND3X0_RVT)                 0.27 &     1.79 f
  us31/d[2] (aes_sbox_6)                   0.00       1.79 f
  U858/Y (XOR2X1_RVT)                      0.31 &     2.10 f
  U856/Y (XNOR3X1_RVT)                     0.26 &     2.36 r
  U855/Y (AO22X1_RVT)                      0.10 &     2.46 r
  sa22_reg[3]/D (DFFX1_RVT)                0.00 &     2.46 r
  data arrival time                                   2.46

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa22_reg[3]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.46
  -----------------------------------------------------------
  slack (MET)                                         7.28


  Startpoint: u0/w_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u0/w_reg[3][13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/w_reg[3][1]/CLK (DFFX1_RVT)           0.00       0.00 r
  u0/w_reg[3][1]/Q (DFFX1_RVT)             0.27       0.27 f
  u0/u2/a[1] (aes_sbox_1)                  0.00       0.27 f
  u0/u2/U16/Y (NBUFFX2_RVT)                0.12 &     0.38 f
  u0/u2/U6/Y (INVX1_RVT)                   0.04 &     0.42 r
  u0/u2/U3/Y (AND2X1_RVT)                  0.08 &     0.50 r
  u0/u2/U441/Y (NAND2X1_RVT)               0.13 &     0.63 f
  u0/u2/U143/Y (INVX1_RVT)                 0.12 &     0.75 r
  u0/u2/U216/Y (NAND2X0_RVT)               0.10 &     0.85 f
  u0/u2/U164/Y (AND4X1_RVT)                0.16 &     1.01 f
  u0/u2/U125/Y (AND4X1_RVT)                0.13 &     1.14 f
  u0/u2/U123/Y (AND3X1_RVT)                0.11 &     1.25 f
  u0/u2/U121/Y (AND4X1_RVT)                0.09 &     1.34 f
  u0/u2/U118/Y (AND3X1_RVT)                0.09 &     1.43 f
  u0/u2/U153/Y (AND4X1_RVT)                0.11 &     1.54 f
  u0/u2/U151/Y (NAND2X0_RVT)               0.12 &     1.66 r
  u0/u2/d[5] (aes_sbox_1)                  0.00       1.66 r
  u0/U93/Y (XOR2X1_RVT)                    0.20 &     1.87 f
  u0/U214/Y (XOR2X1_RVT)                   0.15 &     2.02 r
  u0/U213/Y (XOR2X1_RVT)                   0.18 &     2.20 f
  u0/U215/Y (XOR2X1_RVT)                   0.14 &     2.34 r
  u0/U139/Y (AO22X1_RVT)                   0.07 &     2.42 r
  u0/w_reg[3][13]/D (DFFX1_RVT)            0.00 &     2.42 r
  data arrival time                                   2.42

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u0/w_reg[3][13]/CLK (DFFX1_RVT)          0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -2.42
  -----------------------------------------------------------
  slack (MET)                                         7.32


  Startpoint: sa20_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa22_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa20_reg[4]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa20_reg[4]/Q (DFFX1_RVT)                0.16       0.16 r
  us20/a[4] (aes_sbox_11)                  0.00       0.16 r
  us20/U20/Y (INVX1_RVT)                   0.03 &     0.19 f
  us20/U434/Y (AND2X1_RVT)                 0.08 &     0.26 f
  us20/U432/Y (NAND2X1_RVT)                0.16 &     0.42 r
  us20/U323/Y (INVX1_RVT)                  0.11 &     0.53 f
  us20/U195/Y (NAND2X0_RVT)                0.15 &     0.68 r
  us20/U87/Y (NAND4X0_RVT)                 0.13 &     0.81 f
  us20/U86/Y (NOR4X1_RVT)                  0.20 &     1.02 r
  us20/U177/Y (NAND4X0_RVT)                0.07 &     1.09 f
  us20/U435/Y (NOR3X0_RVT)                 0.12 &     1.21 r
  us20/U64/Y (OA21X1_RVT)                  0.07 &     1.28 r
  us20/U358/Y (OA221X1_RVT)                0.08 &     1.36 r
  us20/U95/Y (AND4X1_RVT)                  0.11 &     1.47 r
  us20/U70/Y (NAND3X0_RVT)                 0.33 &     1.80 f
  us20/d[0] (aes_sbox_11)                  0.00       1.80 f
  U869/Y (XOR2X1_RVT)                      0.27 &     2.07 r
  U933/Y (XNOR3X2_RVT)                     0.23 &     2.30 r
  U865/Y (AO22X1_RVT)                      0.10 &     2.40 r
  sa22_reg[1]/D (DFFX1_RVT)                0.00 &     2.40 r
  data arrival time                                   2.40

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa22_reg[1]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         7.33


  Startpoint: sa31_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa22_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa31_reg[5]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa31_reg[5]/Q (DFFX1_RVT)                0.16       0.16 r
  us31/a[5] (aes_sbox_6)                   0.00       0.16 r
  us31/U24/Y (INVX1_RVT)                   0.03 &     0.19 f
  us31/U437/Y (AND2X1_RVT)                 0.07 &     0.26 f
  us31/U436/Y (NAND2X0_RVT)                0.13 &     0.40 r
  us31/U326/Y (INVX1_RVT)                  0.16 &     0.55 f
  us31/U209/Y (NAND2X0_RVT)                0.12 &     0.67 r
  us31/U158/Y (AND4X1_RVT)                 0.12 &     0.79 r
  us31/U438/Y (NAND4X0_RVT)                0.10 &     0.89 f
  us31/U174/Y (NOR3X0_RVT)                 0.13 &     1.02 r
  us31/U97/Y (AND4X1_RVT)                  0.08 &     1.11 r
  us31/U94/Y (AND3X1_RVT)                  0.10 &     1.20 r
  us31/U60/Y (OA21X1_RVT)                  0.07 &     1.28 r
  us31/U350/Y (OA221X1_RVT)                0.08 &     1.36 r
  us31/U111/Y (AND4X1_RVT)                 0.11 &     1.48 r
  us31/U17/Y (NAND3X0_RVT)                 0.27 &     1.75 f
  us31/d[0] (aes_sbox_6)                   0.00       1.75 f
  U1051/Y (XOR2X1_RVT)                     0.28 &     2.03 f
  U1046/Y (XOR2X1_RVT)                     0.13 &     2.16 r
  U1018/Y (XNOR2X1_RVT)                    0.13 &     2.29 r
  U871/Y (AO22X1_RVT)                      0.11 &     2.40 r
  sa22_reg[0]/D (DFFX1_RVT)                0.00 &     2.40 r
  data arrival time                                   2.40

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa22_reg[0]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         7.33


  Startpoint: sa31_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa12_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa31_reg[2]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa31_reg[2]/Q (DFFX1_RVT)                0.16       0.16 r
  us31/a[2] (aes_sbox_6)                   0.00       0.16 r
  us31/U155/Y (INVX0_RVT)                  0.03 &     0.19 f
  us31/U423/Y (AND2X1_RVT)                 0.08 &     0.27 f
  us31/U430/Y (NAND2X0_RVT)                0.17 &     0.44 r
  us31/U322/Y (INVX1_RVT)                  0.15 &     0.59 f
  us31/U292/Y (NAND2X0_RVT)                0.16 &     0.74 r
  us31/U166/Y (NAND4X0_RVT)                0.13 &     0.87 f
  us31/U178/Y (NOR4X1_RVT)                 0.19 &     1.07 r
  us31/U266/Y (AND4X1_RVT)                 0.10 &     1.17 r
  us31/U263/Y (AND3X1_RVT)                 0.09 &     1.26 r
  us31/U61/Y (OA21X1_RVT)                  0.07 &     1.34 r
  us31/U360/Y (OA221X1_RVT)                0.08 &     1.41 r
  us31/U100/Y (AND4X1_RVT)                 0.11 &     1.52 r
  us31/U73/Y (NAND3X0_RVT)                 0.27 &     1.79 f
  us31/d[2] (aes_sbox_6)                   0.00       1.79 f
  U858/Y (XOR2X1_RVT)                      0.31 &     2.10 f
  U1005/Y (XOR3X1_RVT)                     0.24 &     2.34 f
  U820/Y (AO22X1_RVT)                      0.07 &     2.41 f
  sa12_reg[2]/D (DFFX1_RVT)                0.00 &     2.41 f
  data arrival time                                   2.41

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa12_reg[2]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.06       9.74
  data required time                                  9.74
  -----------------------------------------------------------
  data required time                                  9.74
  data arrival time                                  -2.41
  -----------------------------------------------------------
  slack (MET)                                         7.33


  Startpoint: sa31_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa22_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa31_reg[2]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa31_reg[2]/Q (DFFX1_RVT)                0.16       0.16 r
  us31/a[2] (aes_sbox_6)                   0.00       0.16 r
  us31/U155/Y (INVX0_RVT)                  0.03 &     0.19 f
  us31/U423/Y (AND2X1_RVT)                 0.08 &     0.27 f
  us31/U430/Y (NAND2X0_RVT)                0.17 &     0.44 r
  us31/U322/Y (INVX1_RVT)                  0.15 &     0.59 f
  us31/U292/Y (NAND2X0_RVT)                0.16 &     0.74 r
  us31/U166/Y (NAND4X0_RVT)                0.13 &     0.87 f
  us31/U178/Y (NOR4X1_RVT)                 0.19 &     1.07 r
  us31/U266/Y (AND4X1_RVT)                 0.10 &     1.17 r
  us31/U263/Y (AND3X1_RVT)                 0.09 &     1.26 r
  us31/U61/Y (OA21X1_RVT)                  0.07 &     1.34 r
  us31/U360/Y (OA221X1_RVT)                0.08 &     1.41 r
  us31/U100/Y (AND4X1_RVT)                 0.11 &     1.52 r
  us31/U73/Y (NAND3X0_RVT)                 0.27 &     1.79 f
  us31/d[2] (aes_sbox_6)                   0.00       1.79 f
  U862/Y (XNOR2X1_RVT)                     0.26 &     2.04 f
  U1050/Y (XOR2X1_RVT)                     0.14 &     2.18 r
  U1076/Y (XNOR2X1_RVT)                    0.13 &     2.31 r
  U860/Y (AO22X1_RVT)                      0.09 &     2.40 r
  sa22_reg[2]/D (DFFX1_RVT)                0.00 &     2.40 r
  data arrival time                                   2.40

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa22_reg[2]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.40
  -----------------------------------------------------------
  slack (MET)                                         7.34


  Startpoint: sa13_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa32_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  sa13_reg[7]/CLK (DFFX1_RVT)              0.00       0.00 r
  sa13_reg[7]/Q (DFFX1_RVT)                0.16       0.16 r
  us13/a[7] (aes_sbox_12)                  0.00       0.16 r
  us13/U389/Y (INVX0_RVT)                  0.04 &     0.20 f
  us13/U4/Y (AND2X1_RVT)                   0.08 &     0.28 f
  us13/U445/Y (NAND2X0_RVT)                0.13 &     0.41 r
  us13/U324/Y (INVX1_RVT)                  0.16 &     0.56 f
  us13/U225/Y (NAND2X0_RVT)                0.14 &     0.70 r
  us13/U134/Y (AND4X1_RVT)                 0.13 &     0.83 r
  us13/U172/Y (NAND4X0_RVT)                0.08 &     0.91 f
  us13/U170/Y (NOR3X0_RVT)                 0.13 &     1.04 r
  us13/U100/Y (NAND4X0_RVT)                0.10 &     1.14 f
  us13/U97/Y (NOR3X0_RVT)                  0.12 &     1.26 r
  us13/U112/Y (AND4X1_RVT)                 0.09 &     1.35 r
  us13/U110/Y (NAND2X0_RVT)                0.24 &     1.60 f
  us13/d[3] (aes_sbox_12)                  0.00       1.60 f
  U904/Y (XOR2X1_RVT)                      0.30 &     1.89 f
  U919/Y (XNOR3X1_RVT)                     0.24 &     2.14 f
  U901/Y (XOR2X1_RVT)                      0.15 &     2.28 r
  U900/Y (AO22X1_RVT)                      0.10 &     2.39 r
  sa32_reg[3]/D (DFFX1_RVT)                0.00 &     2.39 r
  data arrival time                                   2.39

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  sa32_reg[3]/CLK (DFFX1_RVT)              0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                         7.34


  Startpoint: u0/w_reg[3][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u0/w_reg[3][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u0/w_reg[3][1]/CLK (DFFX1_RVT)           0.00       0.00 r
  u0/w_reg[3][1]/Q (DFFX1_RVT)             0.27       0.27 f
  u0/u2/a[1] (aes_sbox_1)                  0.00       0.27 f
  u0/u2/U16/Y (NBUFFX2_RVT)                0.12 &     0.38 f
  u0/u2/U6/Y (INVX1_RVT)                   0.04 &     0.42 r
  u0/u2/U3/Y (AND2X1_RVT)                  0.08 &     0.50 r
  u0/u2/U441/Y (NAND2X1_RVT)               0.13 &     0.63 f
  u0/u2/U143/Y (INVX1_RVT)                 0.12 &     0.75 r
  u0/u2/U269/Y (NAND2X0_RVT)               0.11 &     0.86 f
  u0/u2/U80/Y (AND3X1_RVT)                 0.12 &     0.98 f
  u0/u2/U101/Y (NAND2X0_RVT)               0.07 &     1.04 r
  u0/u2/U178/Y (NOR4X1_RVT)                0.14 &     1.18 f
  u0/u2/U122/Y (AND4X1_RVT)                0.10 &     1.29 f
  u0/u2/U196/Y (AND3X1_RVT)                0.10 &     1.38 f
  u0/u2/U150/Y (AND4X1_RVT)                0.11 &     1.49 f
  u0/u2/U149/Y (NAND2X0_RVT)               0.12 &     1.61 r
  u0/u2/d[4] (aes_sbox_1)                  0.00       1.61 r
  u0/U94/Y (XOR2X1_RVT)                    0.20 &     1.80 f
  u0/U199/Y (XOR2X1_RVT)                   0.14 &     1.95 r
  u0/U200/Y (XOR2X1_RVT)                   0.19 &     2.14 f
  u0/U251/Y (XOR2X1_RVT)                   0.16 &     2.30 r
  u0/U155/Y (AO22X1_RVT)                   0.09 &     2.39 r
  u0/w_reg[3][12]/D (DFFX1_RVT)            0.00 &     2.39 r
  data arrival time                                   2.39

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  u0/w_reg[3][12]/CLK (DFFX1_RVT)          0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                         7.34


1
