Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Sat Jul  7 23:57:41 2018
| Host         : constantine-All-Series running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 135
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 14         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                   | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 41         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                 | 63         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 2          |
| TIMING-38 | Warning  | Bus skew constraint applied on multiple clocks     | 3          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 8          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X39Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X28Y4 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/axi_ddr/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X33Y56 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X30Y56 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X28Y55 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X32Y55 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X32Y57 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X31Y56 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X29Y54 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X30Y54 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X29Y57 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X31Y54 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X28Y57 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X31Y58 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell system_i/mig_7_for_ddr/u_system_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock sys_clk_in and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock system_i/clk_wiz_1/inst/clk_in1 is defined downstream of clock sys_clk_in and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on eth_mdio_mdc_mdio_io relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on eth_mii_crs relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rx_dv relative to clock(s) eth_mii_rx_clk eth_mii_tx_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rx_er relative to clock(s) eth_mii_rx_clk eth_mii_tx_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[0] relative to clock(s) eth_mii_rx_clk eth_mii_tx_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[1] relative to clock(s) eth_mii_rx_clk eth_mii_tx_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[2] relative to clock(s) eth_mii_rx_clk eth_mii_tx_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on eth_mii_rxd[3] relative to clock(s) eth_mii_rx_clk eth_mii_tx_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[0] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[1] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[2] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on led_4bits_tri_io[3] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io0_io relative to clock(s) VIRTUAL_ext_spi_clk_system_clk_wiz_1_0 system_i/clk_wiz_0/inst/clk_in1 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io1_io relative to clock(s) VIRTUAL_ext_spi_clk_system_clk_wiz_1_0 system_i/clk_wiz_0/inst/clk_in1 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io2_io relative to clock(s) VIRTUAL_ext_spi_clk_system_clk_wiz_1_0 system_i/clk_wiz_0/inst/clk_in1 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_io3_io relative to clock(s) VIRTUAL_ext_spi_clk_system_clk_wiz_1_0 system_i/clk_wiz_0/inst/clk_in1 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_sck_io relative to clock(s) system_i/clk_wiz_0/inst/clk_in1 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on qspi_flash_ss_io relative to clock(s) system_i/clk_wiz_0/inst/clk_in1 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_MB_clk_system_clk_wiz_1_1 VIRTUAL_axi_aclk_system_clk_wiz_1_0 VIRTUAL_clk_pll_i VIRTUAL_ddr_ref_clk_system_clk_wiz_1_0 VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[0] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[10] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[11] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[1] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[2] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[3] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[4] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[5] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[6] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[7] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[8] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on rgb_led_tri_io[9] relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on DDR3_reset_n relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on eth_mdio_mdc_mdc relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on eth_mii_rst_n relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on eth_mii_tx_en relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[0] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[1] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[2] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on eth_mii_txd[3] relative to clock(s) eth_mii_tx_clk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) VIRTUAL_periph_clk_system_clk_wiz_1_1 
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 69 in the Timing Constraints window in Vivado IDE) between clocks ext_spi_clk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 81). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 69 in the Timing Constraints window in Vivado IDE) between clocks ext_spi_clk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 83). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 69 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and ext_spi_clk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 80). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 69 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and ext_spi_clk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 84). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and clk_pll_i overrides a set_max_delay -datapath_only (position 114). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and clk_pll_i overrides a set_max_delay -datapath_only (position 121). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and clk_pll_i overrides a set_max_delay -datapath_only (position 127). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 132). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 134). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 140). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 146). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 148). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 150). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 156). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 158). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 160). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 166). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 168). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#19 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 170). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#20 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 176). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#21 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 178). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#22 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 180). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#23 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 186). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#24 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 188). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#25 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 190). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#26 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 196). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#27 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 198). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#28 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 200). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#29 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 206). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#30 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks axi_aclk_system_clk_wiz_1_0 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 208). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#31 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 115). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#32 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 120). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#33 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 126). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#34 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 130). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#35 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 136). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#36 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 138). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#37 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 142). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#38 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 144). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#39 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 152). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#40 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 154). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#41 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 162). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#42 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 164). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#43 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 172). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#44 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 174). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#45 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 182). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#46 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 184). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#47 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 192). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#48 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 194). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#49 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 202). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#50 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 70 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and axi_aclk_system_clk_wiz_1_0 overrides a set_max_delay -datapath_only (position 204). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#51 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 71 in the Timing Constraints window in Vivado IDE) between clocks eth_mii_rx_clk and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 111). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#52 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 71 in the Timing Constraints window in Vivado IDE) between clocks eth_mii_tx_clk and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 105). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#53 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 71 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and eth_mii_rx_clk overrides a set_max_delay -datapath_only (position 110). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#54 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 71 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and eth_mii_tx_clk overrides a set_max_delay -datapath_only (position 106). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#55 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks MB_clk_system_clk_wiz_1_1 and clk_pll_i overrides a set_max_delay -datapath_only (position 92). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#56 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks MB_clk_system_clk_wiz_1_1 and clk_pll_i overrides a set_max_delay -datapath_only (position 98). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#57 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks MB_clk_system_clk_wiz_1_1 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 210). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#58 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks MB_clk_system_clk_wiz_1_1 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 216). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#59 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks MB_clk_system_clk_wiz_1_1 and periph_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 218). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#60 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and MB_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 93). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#61 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks clk_pll_i and MB_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 99). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#62 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and MB_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 212). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#63 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 72 in the Timing Constraints window in Vivado IDE) between clocks periph_clk_system_clk_wiz_1_1 and MB_clk_system_clk_wiz_1_1 overrides a set_max_delay -datapath_only (position 214). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin system_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Warning
Invalid primary clock on hierarchical pin  
A primary clock system_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin system_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-38#1 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 107 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

TIMING-38#2 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 108 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

TIMING-38#3 Warning
Bus skew constraint applied on multiple clocks  
Multiple clocks involved on source or destination of a bus skew constraint (see constraint position 86 in the Timing Constraint Window in Vivado IDE). It is recommended to have only one source clock and one destination clock per bus skew constraint
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '29' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/constraints/system_mig_7series_0_0.xdc (Line: 342)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ */inst_fifo_gen/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '112' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc (Line: 18)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ */inst_fifo_gen/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '90' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_axi_cc_periph_0/system_axi_cc_periph_0_clocks.xdc (Line: 18)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ */inst_fifo_gen/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '96' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_axi_cc_periph1_0/system_axi_cc_periph1_0_clocks.xdc (Line: 18)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*FIFO*/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '44' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_axi_ethernetlite_0_1/system_axi_ethernetlite_0_1.xdc (Line: 55)
Related violations: <none>

XDCB-5#6 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '4' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_axi_quad_spi_flash_0/system_axi_quad_spi_flash_0.xdc (Line: 49)
Related violations: <none>

XDCB-5#7 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '3' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_axi_quad_spi_flash_0/system_axi_quad_spi_flash_0.xdc (Line: 48)
Related violations: <none>

XDCB-5#8 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~*_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/*rstblk*/*PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '6' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /media/constantine/Work/ARTY_A7/Vivado_prjct_final/Vivado_prjct.srcs/sources_1/bd/system/ip/system_axi_quad_spi_flash_0/system_axi_quad_spi_flash_0.xdc (Line: 52)
Related violations: <none>


