{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1467971843050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1467971843053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul  8 10:57:22 2016 " "Processing started: Fri Jul  8 10:57:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1467971843053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1467971843053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1467971843053 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1467971843739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 1 1 " "Found 1 design units, including 1 entities, in source file uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microc.v 1 1 " "Found 1 design units, including 1 entities, in source file microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "microc.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "memprog.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843866 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga.v(9) " "Verilog HDL information at fpga.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1467971843867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fpga.v(48) " "Verilog HDL information at fpga.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1467971843867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga " "Found entity 1: fpga" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843868 ""} { "Info" "ISGN_ENTITY_NAME" "2 timer " "Found entity 2: timer" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.v 8 8 " "Found 8 design units, including 8 entities, in source file componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""} { "Info" "ISGN_ENTITY_NAME" "3 sumrest " "Found entity 3: sumrest" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""} { "Info" "ISGN_ENTITY_NAME" "4 ca2 " "Found entity 4: ca2" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""} { "Info" "ISGN_ENTITY_NAME" "5 registro " "Found entity 5: registro" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""} { "Info" "ISGN_ENTITY_NAME" "6 enablereg " "Found entity 6: enablereg" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2 " "Found entity 7: mux2" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4 " "Found entity 8: mux4" {  } { { "componentes.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843872 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1467971843874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7sdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file 7sdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "7sdecoder.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/7sdecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1467971843876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1467971843876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga " "Elaborating entity \"fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1467971843973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fill_data fpga.v(4) " "Verilog HDL or VHDL warning at fpga.v(4): object \"fill_data\" assigned a value but never read" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "level fpga.v(4) " "Verilog HDL or VHDL warning at fpga.v(4): object \"level\" assigned a value but never read" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fill_timer fpga.v(5) " "Verilog HDL or VHDL warning at fpga.v(5): object \"fill_timer\" assigned a value but never read" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fill_op fpga.v(9) " "Verilog HDL Always Construct warning at fpga.v(9): inferring latch(es) for variable \"fill_op\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e0 fpga.v(9) " "Verilog HDL Always Construct warning at fpga.v(9): inferring latch(es) for variable \"e0\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e1 fpga.v(9) " "Verilog HDL Always Construct warning at fpga.v(9): inferring latch(es) for variable \"e1\", which holds its previous value in one or more paths through the always construct" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[0\] fpga.v(9) " "Inferred latch for \"e1\[0\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[1\] fpga.v(9) " "Inferred latch for \"e1\[1\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[2\] fpga.v(9) " "Inferred latch for \"e1\[2\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[3\] fpga.v(9) " "Inferred latch for \"e1\[3\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843979 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[4\] fpga.v(9) " "Inferred latch for \"e1\[4\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[5\] fpga.v(9) " "Inferred latch for \"e1\[5\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[6\] fpga.v(9) " "Inferred latch for \"e1\[6\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e1\[7\] fpga.v(9) " "Inferred latch for \"e1\[7\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[0\] fpga.v(9) " "Inferred latch for \"e0\[0\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[1\] fpga.v(9) " "Inferred latch for \"e0\[1\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[2\] fpga.v(9) " "Inferred latch for \"e0\[2\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[3\] fpga.v(9) " "Inferred latch for \"e0\[3\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[4\] fpga.v(9) " "Inferred latch for \"e0\[4\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[5\] fpga.v(9) " "Inferred latch for \"e0\[5\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[6\] fpga.v(9) " "Inferred latch for \"e0\[6\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e0\[7\] fpga.v(9) " "Inferred latch for \"e0\[7\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[0\] fpga.v(9) " "Inferred latch for \"fill_op\[0\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843980 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[1\] fpga.v(9) " "Inferred latch for \"fill_op\[1\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843981 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[2\] fpga.v(9) " "Inferred latch for \"fill_op\[2\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843981 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[3\] fpga.v(9) " "Inferred latch for \"fill_op\[3\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843981 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[4\] fpga.v(9) " "Inferred latch for \"fill_op\[4\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843981 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[5\] fpga.v(9) " "Inferred latch for \"fill_op\[5\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843981 "|fpga"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fill_op\[6\] fpga.v(9) " "Inferred latch for \"fill_op\[6\]\" at fpga.v(9)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1467971843981 "|fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu1 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu1\"" {  } { { "fpga.v" "cpu1" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971843984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc cpu:cpu1\|microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"cpu:cpu1\|microc:micro1\"" {  } { { "cpu.v" "micro1" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/cpu.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971843987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cpu:cpu1\|microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"cpu:cpu1\|microc:micro1\|sum:sum_pc\"" {  } { { "microc.v" "sum_pc" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971843990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ca2 cpu:cpu1\|microc:micro1\|ca2:compsalto " "Elaborating entity \"ca2\" for hierarchy \"cpu:cpu1\|microc:micro1\|ca2:compsalto\"" {  } { { "microc.v" "compsalto" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971843993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu1\|microc:micro1\|mux2:mux_srel " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu1\|microc:micro1\|mux2:mux_srel\"" {  } { { "microc.v" "mux_srel" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971843996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enablereg cpu:cpu1\|microc:micro1\|enablereg:pcbackup " "Elaborating entity \"enablereg\" for hierarchy \"cpu:cpu1\|microc:micro1\|enablereg:pcbackup\"" {  } { { "microc.v" "pcbackup" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971843998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:cpu1\|microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cpu:cpu1\|microc:micro1\|registro:pc\"" {  } { { "microc.v" "pc" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:cpu1\|microc:micro1\|memprog:memoria " "Elaborating entity \"memprog\" for hierarchy \"cpu:cpu1\|microc:micro1\|memprog:memoria\"" {  } { { "microc.v" "memoria" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844004 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "933 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (933) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "memprog.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1467971844005 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1467971844005 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1467971844005 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "memprog.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1467971844005 "|fpga|cpu:cpu1|microc:micro1|memprog:memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu1\|microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu1\|microc:micro1\|regfile:registros\"" {  } { { "microc.v" "registros" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu1\|microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu1\|microc:micro1\|alu:alu1\"" {  } { { "microc.v" "alu1" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:cpu1\|microc:micro1\|mux2:mux_banco " "Elaborating entity \"mux2\" for hierarchy \"cpu:cpu1\|microc:micro1\|mux2:mux_banco\"" {  } { { "microc.v" "mux_banco" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:cpu1\|microc:micro1\|registro:regzero " "Elaborating entity \"registro\" for hierarchy \"cpu:cpu1\|microc:micro1\|registro:regzero\"" {  } { { "microc.v" "regzero" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 cpu:cpu1\|microc:micro1\|mux4:muxentrada " "Elaborating entity \"mux4\" for hierarchy \"cpu:cpu1\|microc:micro1\|mux4:muxentrada\"" {  } { { "microc.v" "muxentrada" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enablereg cpu:cpu1\|microc:micro1\|enablereg:salida0 " "Elaborating entity \"enablereg\" for hierarchy \"cpu:cpu1\|microc:micro1\|enablereg:salida0\"" {  } { { "microc.v" "salida0" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/microc.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:cpu1\|uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"cpu:cpu1\|uc:uc1\"" {  } { { "cpu.v" "uc1" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/cpu.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:deco1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:deco1\"" {  } { { "fpga.v" "deco1" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer1 " "Elaborating entity \"timer\" for hierarchy \"timer:timer1\"" {  } { { "fpga.v" "timer1" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1467971844032 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fpga.v(59) " "Verilog HDL assignment warning at fpga.v(59): truncated value with size 32 to match size of target (26)" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1467971844034 "|fpga|timer:timer1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:cpu1\|microc:micro1\|regfile:registros\|regb " "RAM logic \"cpu:cpu1\|microc:micro1\|regfile:registros\|regb\" is uninferred due to asynchronous read logic" {  } { { "componentes.v" "regb" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/componentes.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1467971844376 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1467971844376 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/alumno/Escritorio/proyectolibre/Src/Verilog/db/cpu.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/alumno/Escritorio/proyectolibre/Src/Verilog/db/cpu.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1467971844405 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1467971846534 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] GND " "Pin \"display1\[0\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] GND " "Pin \"display1\[2\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[3\] GND " "Pin \"display1\[3\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[4\] GND " "Pin \"display1\[4\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] GND " "Pin \"display1\[5\]\" is stuck at GND" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] VCC " "Pin \"display1\[6\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] VCC " "Pin \"display2\[1\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[2\] VCC " "Pin \"display2\[2\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] VCC " "Pin \"display2\[3\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] VCC " "Pin \"display2\[4\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] VCC " "Pin \"display4\[0\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[3\] VCC " "Pin \"display4\[3\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[4\] VCC " "Pin \"display4\[4\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[6\] VCC " "Pin \"display4\[6\]\" is stuck at VCC" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1467971848544 "|fpga|display4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1467971848544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Escritorio/proyectolibre/Src/Verilog/output_files/cpu.map.smsg " "Generated suppressed messages file /home/alumno/Escritorio/proyectolibre/Src/Verilog/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1467971881136 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1467971881417 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1467971881417 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[0\] " "No output dependent on input pin \"num\[0\]\"" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467971881626 "|fpga|num[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[1\] " "No output dependent on input pin \"num\[1\]\"" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467971881626 "|fpga|num[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[2\] " "No output dependent on input pin \"num\[2\]\"" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467971881626 "|fpga|num[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "num\[3\] " "No output dependent on input pin \"num\[3\]\"" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467971881626 "|fpga|num[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resta " "No output dependent on input pin \"resta\"" {  } { { "fpga.v" "" { Text "/home/alumno/Escritorio/proyectolibre/Src/Verilog/fpga.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1467971881626 "|fpga|resta"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1467971881626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1823 " "Implemented 1823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1467971881627 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1467971881627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1745 " "Implemented 1745 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1467971881627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1467971881627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "323 " "Peak virtual memory: 323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1467971881659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul  8 10:58:01 2016 " "Processing ended: Fri Jul  8 10:58:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1467971881659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1467971881659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1467971881659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1467971881659 ""}
