#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sat Jul 20 04:53:43 2019
# Process ID: 5416
# Current directory: C:/Users/Trait/Documents/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1
# Command line: vivado.exe -log microblaze_Video_Controller_4regs_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source microblaze_Video_Controller_4regs_0_0.tcl
# Log file: C:/Users/Trait/Documents/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1/microblaze_Video_Controller_4regs_0_0.vds
# Journal file: C:/Users/Trait/Documents/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source microblaze_Video_Controller_4regs_0_0.tcl -notrace
Command: synth_design -top microblaze_Video_Controller_4regs_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 341.371 ; gain = 94.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'microblaze_Video_Controller_4regs_0_0' [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/synth/microblaze_Video_Controller_4regs_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Video_Controller_4regs_v1' [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Video_Controller_4regs_v1_S00_AXI' [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1_S00_AXI.v:283]
INFO: [Synth 8-226] default block is never used [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1_S00_AXI.v:442]
INFO: [Synth 8-638] synthesizing module 'Timing_counter' [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Timing_counter.v:23]
	Parameter HOR_BLANK_START bound to: 1024 - type: integer 
	Parameter HOR_BLANK_TIME bound to: 320 - type: integer 
	Parameter HOR_SYNC_START bound to: 1048 - type: integer 
	Parameter HOR_SYNC_TIME bound to: 136 - type: integer 
	Parameter VER_BLANK_START bound to: 768 - type: integer 
	Parameter VER_BLANK_TIME bound to: 38 - type: integer 
	Parameter VER_SYNC_START bound to: 771 - type: integer 
	Parameter VER_SYNC_TIME bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Timing_counter' (1#1) [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Timing_counter.v:23]
INFO: [Synth 8-638] synthesizing module 'Background_drawer' [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Background_drawer.v:12]
	Parameter HEIGHT bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Background_drawer' (2#1) [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Background_drawer.v:12]
INFO: [Synth 8-638] synthesizing module 'Frog_drawer' [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Frog_drawer.v:11]
	Parameter WIDTH bound to: 100 - type: integer 
	Parameter HEIGHT bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Frog_drawer' (3#1) [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Frog_drawer.v:11]
WARNING: [Synth 8-6014] Unused sequential element buff_reg0_reg was removed.  [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1_S00_AXI.v:521]
WARNING: [Synth 8-6014] Unused sequential element buff_reg2_reg was removed.  [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1_S00_AXI.v:523]
INFO: [Synth 8-256] done synthesizing module 'Video_Controller_4regs_v1_S00_AXI' (4#1) [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'Video_Controller_4regs_v1' (5#1) [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ipshared/764b/hdl/Video_Controller_4regs_v1.v:4]
INFO: [Synth 8-256] done synthesizing module 'microblaze_Video_Controller_4regs_0_0' (6#1) [c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/synth/microblaze_Video_Controller_4regs_0_0.v:57]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Video_Controller_4regs_v1_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 383.453 ; gain = 136.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 383.453 ; gain = 136.902
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 680.410 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nxt_pixel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_pixel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "bg_filled" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 13    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 3     
	   5 Input     12 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Timing_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Background_drawer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
Module Frog_drawer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module Video_Controller_4regs_v1_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/Video_Controller_4regs_v1_S00_AXI_inst/pixel_counter/hc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/Video_Controller_4regs_v1_S00_AXI_inst/pixel_counter/vc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_filled" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design microblaze_Video_Controller_4regs_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/frogger_background/_rgb_pixel_reg[0]' (FDR) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/frogger_background/_rgb_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/frogger_background/_rgb_pixel_reg[2]' (FDR) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/frogger_background/_rgb_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[9]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[3]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[8]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[0]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[2]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[5]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[6]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[11]' (FD) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/_rgb_out_reg[0]' (FDR) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/_rgb_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Video_Controller_4regs_v1_S00_AXI_inst/_rgb_out_reg[2]' (FDR) to 'inst/Video_Controller_4regs_v1_S00_AXI_inst/_rgb_out_reg[11]'
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[31]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[30]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[29]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[28]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[27]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[26]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[25]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[24]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[23]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[22]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/buff_reg1_reg[21]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[7]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/player_frog/_rgb_pixel_reg[1]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Video_Controller_4regs_v1_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module microblaze_Video_Controller_4regs_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                           | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|microblaze_Video_Controller_4regs_0_0 | inst/Video_Controller_4regs_v1_S00_AXI_inst/bg_reg6_reg[31] | 7      | 28    | YES          | NO                 | YES               | 28     | 0       | 
+--------------------------------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     5|
|3     |LUT2   |    65|
|4     |LUT3   |    10|
|5     |LUT4   |    81|
|6     |LUT5   |    25|
|7     |LUT6   |    65|
|8     |SRL16E |    28|
|9     |FDRE   |   331|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------+----------------------------------+------+
|      |Instance                                   |Module                            |Cells |
+------+-------------------------------------------+----------------------------------+------+
|1     |top                                        |                                  |   621|
|2     |  inst                                     |Video_Controller_4regs_v1         |   621|
|3     |    Video_Controller_4regs_v1_S00_AXI_inst |Video_Controller_4regs_v1_S00_AXI |   621|
|4     |      frogger_background                   |Background_drawer                 |    25|
|5     |      pixel_counter                        |Timing_counter                    |   152|
|6     |      player_frog                          |Frog_drawer                       |    13|
+------+-------------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 680.410 ; gain = 136.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 680.410 ; gain = 433.859
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 680.410 ; gain = 442.070
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trait/Documents/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1/microblaze_Video_Controller_4regs_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Trait/Documents/uBlaze/frogger/frogger.srcs/sources_1/bd/microblaze/ip/microblaze_Video_Controller_4regs_0_0/microblaze_Video_Controller_4regs_0_0.xci
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Trait/Documents/uBlaze/frogger/frogger.runs/microblaze_Video_Controller_4regs_0_0_synth_1/microblaze_Video_Controller_4regs_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file microblaze_Video_Controller_4regs_0_0_utilization_synth.rpt -pb microblaze_Video_Controller_4regs_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 680.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jul 20 04:54:42 2019...
