INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab1/Lab1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab_1/Lab_1.srcs/sources_1/new/test_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_wrap
INFO: [VRFC 10-311] analyzing module bin_count
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/anshu/OneDrive/Desktop/School/EE324_labs/Lab_1/Lab_1.srcs/sim_1/new/wrapper_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper_tb
