
---------- Begin Simulation Statistics ----------
final_tick                               1592732022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718908                       # Number of bytes of host memory used
host_op_rate                                   240642                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 12809.49                       # Real time elapsed on the host
host_tick_rate                              124339999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1830959904                       # Number of instructions simulated
sim_ops                                    3082495841                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.592732                       # Number of seconds simulated
sim_ticks                                1592732022500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            477468342                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          47279255                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         530505297                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits          238228925                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups       477468342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses        239239417                       # Number of indirect misses.
system.cpu.branchPred.lookups               562665628                       # Number of BP lookups
system.cpu.branchPred.usedRAS                12123687                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted     26887045                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                1777113167                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1533784910                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts          47279345                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  293238461                       # Number of branches committed
system.cpu.commit.bw_lim_events             163543429                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts      1737845780                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1830959904                       # Number of instructions committed
system.cpu.commit.committedOps             3082495841                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   2929776035                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.052127                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.137612                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1999637152     68.25%     68.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    358317846     12.23%     80.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    123587035      4.22%     84.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    137624075      4.70%     89.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     60020250      2.05%     91.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     31930268      1.09%     92.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     29759932      1.02%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     25356048      0.87%     94.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    163543429      5.58%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   2929776035                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    2767956                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              6013033                       # Number of function calls committed.
system.cpu.commit.int_insts                3079774137                       # Number of committed integer instructions.
system.cpu.commit.loads                     522665075                       # Number of loads committed
system.cpu.commit.membars                          96                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      1880534      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       2321748771     75.32%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1912      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1802      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            144      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            192      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             404      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             828      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1242      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            996      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           233      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       521556361     16.92%     92.30% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      234538702      7.61%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      1108714      0.04%     99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      1655000      0.05%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        3082495841                       # Class of committed instruction
system.cpu.commit.refs                      758858777                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1830959904                       # Number of Instructions Simulated
system.cpu.committedOps                    3082495841                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.739778                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.739778                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles            2012612229                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             5501101414                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                331459766                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 637683304                       # Number of cycles decode is running
system.cpu.decode.SquashCycles               47441096                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles             156080775                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   703352175                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       5939251                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   282840365                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                       3596037                       # TLB misses on write requests
system.cpu.fetch.Branches                   562665628                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 381238661                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    2727863014                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes              12485216                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          255                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     3571041445                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           18                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           674                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                94882192                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.176635                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          409972005                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          250352612                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.121043                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         3185277170                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.849569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.102606                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               2207943788     69.32%     69.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 58942502      1.85%     71.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 95832654      3.01%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 59344943      1.86%     76.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 72165251      2.27%     78.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 63335646      1.99%     80.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 67452628      2.12%     82.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 29387360      0.92%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                530872398     16.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           3185277170                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1782234                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1116868                       # number of floating regfile writes
system.cpu.idleCycles                          186876                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             54590576                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                357891415                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.284114                       # Inst execution rate
system.cpu.iew.exec_refs                    996540585                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  282839274                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               885093328                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             848646837                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                533                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           2609140                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            379157105                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          4819876553                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             713701311                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         109815565                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            4090498389                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                4358942                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             193543232                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               47441096                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             201799701                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       2273682                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         95308151                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses       386796                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation       206732                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       266202                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads    325981762                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores    142963403                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents         206732                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     40337398                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect       14253178                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                4778063894                       # num instructions consuming a value
system.cpu.iew.wb_count                    4011825890                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645124                       # average fanout of values written-back
system.cpu.iew.wb_producers                3082443309                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.259416                       # insts written-back per cycle
system.cpu.iew.wb_sent                     4036104383                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               6369618446                       # number of integer regfile reads
system.cpu.int_regfile_writes              3381263819                       # number of integer regfile writes
system.cpu.ipc                               0.574786                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.574786                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          11848250      0.28%      0.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            3152786943     75.06%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2087      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1917      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 551      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              122108      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  573      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1569      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1809      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1399      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                488      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              18      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            740998965     17.64%     92.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           291703035      6.94%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1187367      0.03%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1656869      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             4200313954                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3060507                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6033920                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2886508                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3042542                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    37263198                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008872                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                28842383     77.40%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    53      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     34      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     39      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     77.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                7938270     21.30%     98.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                395071      1.06%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             20184      0.05%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            67157      0.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             4222668395                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        11624681574                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   4008939382                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        6554408240                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 4819875457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                4200313954                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1096                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      1737380711                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           7547218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            783                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   2622258572                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    3185277170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.318665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.029710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1910573284     59.98%     59.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           285998433      8.98%     68.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           248776316      7.81%     76.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           217622414      6.83%     83.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           182710903      5.74%     89.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           132450380      4.16%     93.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           112535684      3.53%     97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            61292017      1.92%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            33317739      1.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      3185277170                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.318588                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   381238770                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           224                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads         192894620                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores        135472865                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            848646837                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           379157105                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1786568581                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    108                       # number of misc regfile writes
system.cpu.numCycles                       3185464046                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles              1332798887                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            3812149828                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents              230406118                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                405522023                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               74029151                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents              11040366                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups           13510773131                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             5269058013                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          6354062109                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 708710032                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              358721085                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles               47441096                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             690793509                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps               2541912281                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1822499                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       8628394551                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11623                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                283                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 686415221                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            258                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   7586574227                       # The number of ROB reads
system.cpu.rob.rob_writes                  9898872978                       # The number of ROB writes
system.cpu.timesIdled                            2024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     17108885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      34219306                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           13143320                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6523082                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3396                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10582407                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3967101                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3967101                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3908                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      13139412                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        11211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        11211                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     51318515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total     51318515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               51329726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       467392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       467392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port   1512294080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total   1512294080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1512761472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          17110421                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000000                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.000640                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                17110414    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            17110421                       # Request fanout histogram
system.membus.reqLayer2.occupancy         63304426000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20822500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        92944936000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         250048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     1094816832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1095066880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       250048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        250048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    417477248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       417477248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            3907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        17106513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            17110420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6523082                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6523082                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            156993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         687382947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             687539941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       156993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           156993                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      262113929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            262113929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      262113929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           156993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        687382947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            949653869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   6424922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3853.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  16709370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011456353500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       396722                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       396722                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38264387                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6035202                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    17110420                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6526477                       # Number of write requests accepted
system.mem_ctrls.readBursts                  17110420                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6526477                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 397197                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                101555                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1055677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1169974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1073229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1009127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1094340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1151155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            957085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            943066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            922768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1079272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1031061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           981919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1001728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1127265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1091299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1024258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            391773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            514266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            389972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            342928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            403145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            499070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            334602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            321796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            321100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            470404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           376240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           351080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           357739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           512715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           453239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           384828                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 352787910750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                83566115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            666160842000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21108.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39858.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7394903                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3120635                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              17110420                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6526477                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11686332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3115989                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1295969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  614767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 242497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 348662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 381373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 417905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 438742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 423407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 415050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 417961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 415765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 426571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 413721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 412595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 406567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 399411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 398181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 398492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     12622582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.316701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    89.328830                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   139.392718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      8878613     70.34%     70.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2625824     20.80%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       512353      4.06%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       184394      1.46%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       176592      1.40%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        51038      0.40%     98.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37973      0.30%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26353      0.21%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       129442      1.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     12622582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       396722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.128281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.786069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    170.100970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       396625     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           74      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        396722                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       396722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.194960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.639631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           360084     90.76%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3460      0.87%     91.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27160      6.85%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4752      1.20%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1047      0.26%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              197      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               18      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        396722                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1069646272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25420608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               411193408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1095066880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            417694528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       671.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       258.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    687.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1592732016000                       # Total gap between requests
system.mem_ctrls.avgGap                      67383.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       246592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   1069399680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    411193408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 154823.282583935128                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 671424737.427855730057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 258168607.268018960953                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     17106513                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6526477                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    138102000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 666022740000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 38686337097750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35347.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38933.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5927598.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          44893992360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          23861722830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         58973329800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        16846740900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     125728914480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     618439452720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      90818065440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       979562218530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        615.020107                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 230555561250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  53184581000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1308991880250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          45231243120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          24040975860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         60359082420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16691221440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125728914480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     625876849200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      84554976480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       982483263000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        616.854090                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 214204220500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  53184627500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1325343174500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    381232635                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        381232635                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    381232635                       # number of overall hits
system.cpu.icache.overall_hits::total       381232635                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         6026                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6026                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6026                       # number of overall misses
system.cpu.icache.overall_misses::total          6026                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    366034996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    366034996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    366034996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    366034996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    381238661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    381238661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    381238661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    381238661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60742.614670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60742.614670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60742.614670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60742.614670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1725                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    66.346154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3396                       # number of writebacks
system.cpu.icache.writebacks::total              3396                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2118                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2118                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2118                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2118                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3908                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3908                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3908                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3908                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    264954997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    264954997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    264954997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    264954997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67798.105681                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67798.105681                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67798.105681                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67798.105681                       # average overall mshr miss latency
system.cpu.icache.replacements                   3396                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    381232635                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       381232635                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6026                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6026                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    366034996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    366034996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    381238661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    381238661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60742.614670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60742.614670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2118                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3908                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3908                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    264954997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    264954997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67798.105681                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67798.105681                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.116661                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           381236543                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3908                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          97552.851331                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.116661                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          322                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         762481230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        762481230                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    819077234                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        819077234                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    819077234                       # number of overall hits
system.cpu.dcache.overall_hits::total       819077234                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     24674781                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24674781                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     24674781                       # number of overall misses
system.cpu.dcache.overall_misses::total      24674781                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1617740950860                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1617740950860                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1617740950860                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1617740950860                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    843752015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    843752015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    843752015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    843752015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65562.525190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65562.525190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65562.525190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65562.525190                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    104725764                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        20629                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2458110                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             268                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.604181                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.973881                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6523082                       # number of writebacks
system.cpu.dcache.writebacks::total           6523082                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      7568268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7568268                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      7568268                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7568268                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     17106513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17106513                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     17106513                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17106513                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1214646530868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1214646530868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1214646530868                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1214646530868                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020274                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020274                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020274                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020274                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71004.916716                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71004.916716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71004.916716                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71004.916716                       # average overall mshr miss latency
system.cpu.dcache.replacements               17105489                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    586850776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       586850776                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     20706912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20706912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 1320706769500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1320706769500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    607557688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    607557688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034082                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63780.962101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63780.962101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      7567436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7567436                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     13139476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13139476                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 921605253500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 921605253500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021627                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70140.183178                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70140.183178                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    232226458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      232226458                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3967869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3967869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 297034181360                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 297034181360                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    236194327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    236194327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016799                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74859.876009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74859.876009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          832                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          832                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      3967037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3967037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 293041277368                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 293041277368                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73869.055763                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73869.055763                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1592732022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.974028                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           836183747                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17106513                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.881017                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.974028                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          897                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1704610543                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1704610543                       # Number of data accesses

---------- End Simulation Statistics   ----------
