library ieee;
use ieee.std_logic_1164.all;

entity extensaoDeSinal is
  -- Total de bits das entradas e saidas
  generic ( larguraDados : natural := 8);
  port (
    entrada : in std_logic_vector(15 downto 0);
    saida : out std_logic_vector(31 downto 0)
  );
end entity;

architecture comportamento of extensaoDeSinal is
begin
    saida(15 downto 0) <= entrada;
    saida(31 downto 16) <= "0000000000000000";
end architecture;
