Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 00:09:26 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Nexys4fpga_timing_summary_postroute_physopted.rpt -pb Nexys4fpga_timing_summary_postroute_physopted.pb -rpx Nexys4fpga_timing_summary_postroute_physopted.rpx
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 957 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.700      -57.881                     14                 2168        0.051        0.000                      0                 2168        3.000        0.000                       0                   964  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0_1   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100_clk_wiz_0          -6.700      -57.881                     14                 2168        0.122        0.000                      0                 2168        4.500        0.000                       0                   960  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_100_clk_wiz_0_1        -6.700      -57.872                     14                 2168        0.122        0.000                      0                 2168        4.500        0.000                       0                   960  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_clk_wiz_0_1  clk_100_clk_wiz_0         -6.700      -57.881                     14                 2168        0.051        0.000                      0                 2168  
clk_100_clk_wiz_0    clk_100_clk_wiz_0_1       -6.700      -57.881                     14                 2168        0.051        0.000                      0                 2168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -6.700ns,  Total Violation      -57.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     9.159    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.688ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     9.171    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.688    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.195ns  (logic 4.928ns (30.429%)  route 11.267ns (69.571%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.350    14.159    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.283 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    14.950    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.074 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.621    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     9.173    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -5.858ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 4.804ns (30.792%)  route 10.797ns (69.208%))
  Logic Levels:           18  (CARRY4=5 LUT3=4 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.342    13.565    u_mean/result[6]_i_4_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124    13.689 r  u_mean/result[5]_i_2/O
                         net (fo=2, routed)           0.862    14.551    u_mean/result[5]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.675 r  u_mean/result[2]_bret_bret__1_i_1_comp_1/O
                         net (fo=2, routed)           0.353    15.028    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     9.170    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                 -5.858    

Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.393ns  (logic 4.804ns (31.210%)  route 10.589ns (68.790%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT6=10)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.415    14.819    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.517     8.735    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.571     9.306    
                         clock uncertainty           -0.071     9.235    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     9.204    result_reg[5]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -5.608ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 4.928ns (31.898%)  route 10.521ns (68.102%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    14.876    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.268    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 -5.608    

Slack (VIOLATED) :        -5.018ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 4.680ns (31.630%)  route 10.116ns (68.370%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT6=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.414    14.223    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.236    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     9.205    result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.018    

Slack (VIOLATED) :        -4.087ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 4.432ns (31.996%)  route 9.420ns (68.004%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.701    13.278    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.236    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     9.191    result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                 -4.087    

Slack (VIOLATED) :        -4.072ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.917ns  (logic 4.556ns (32.738%)  route 9.361ns (67.262%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.642    13.219    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.343 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.343    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.522     8.740    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.571     9.311    
                         clock uncertainty           -0.071     9.240    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.271    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                 -4.072    

Slack (VIOLATED) :        -2.797ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.658ns  (logic 4.308ns (34.033%)  route 8.350ns (65.967%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 8.815 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.530    10.295    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.907    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    11.031 r  u_mean/result[9]_i_2/O
                         net (fo=2, routed)           0.538    11.569    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.693 r  u_mean/result[9]_i_1/O
                         net (fo=7, routed)           0.391    12.084    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.597     8.815    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.571     9.386    
                         clock uncertainty           -0.071     9.315    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.287    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 -2.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.303    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.869    -0.729    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.229    -0.500    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.425    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.570    -0.526    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.068    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.844    -0.754    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.502    -0.252    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.193    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.597    -0.499    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.868    -0.730    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.244    -0.486    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.395    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.602    -0.494    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.262    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.217 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.875    -0.723    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.242    -0.481    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.360    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.599    -0.497    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.293    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.870    -0.728    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.244    -0.484    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.392    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inputs_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.543%)  route 0.390ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.592    -0.572    clk_100_repN_alias
    SLICE_X3Y76          FDRE                                         r  inputs_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[8][2]/Q
                         net (fo=3, routed)           0.390    -0.041    OUTMUX/inputs_reg[8][15][2]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.833    -0.765    OUTMUX/JA_OBUF[0]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/C
                         clock pessimism              0.509    -0.256    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.070    -0.186    OUTMUX/operands_dly_reg[8][2]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.294    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.867    -0.731    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.244    -0.487    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inputs_reg[14][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[14][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.865%)  route 0.384ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.597    -0.567    clk_100_repN_alias
    SLICE_X3Y81          FDRE                                         r  inputs_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[14][14]/Q
                         net (fo=5, routed)           0.384    -0.042    OUTMUX/inputs_reg[14][15][14]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.835    -0.763    OUTMUX/JA_OBUF[0]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/C
                         clock pessimism              0.509    -0.254    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.063    -0.191    OUTMUX/operands_dly_reg[14][14]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.600    -0.496    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.286    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.871    -0.727    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.244    -0.483    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.603    -0.493    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.252    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.876    -0.722    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.242    -0.480    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.359    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y31   generated_clock/inst/clkout1_buf_replica/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90      DB/db_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y86      DB/shift_pb5_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y86      DB/shift_pb5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y89      DB/shift_swtch0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y89      DB/shift_swtch0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90      DB/db_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y100    DB/shift_swtch12_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      OUTMUX/BINBCD/bcd_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      OUTMUX/BINBCD/bcd_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      OUTMUX/dig0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      OUTMUX/dig0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77      OUTMUX/operands_dly_reg[13][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0_1
  To Clock:  clk_100_clk_wiz_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -6.700ns,  Total Violation      -57.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.235    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     9.160    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          9.160    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.688ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.235    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     9.172    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.688    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.195ns  (logic 4.928ns (30.429%)  route 11.267ns (69.571%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.350    14.159    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.283 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    14.950    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.074 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.621    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.235    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     9.174    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.174    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -5.857ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 4.804ns (30.792%)  route 10.797ns (69.208%))
  Logic Levels:           18  (CARRY4=5 LUT3=4 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.342    13.565    u_mean/result[6]_i_4_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124    13.689 r  u_mean/result[5]_i_2/O
                         net (fo=2, routed)           0.862    14.551    u_mean/result[5]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.675 r  u_mean/result[2]_bret_bret__1_i_1_comp_1/O
                         net (fo=2, routed)           0.353    15.028    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.238    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     9.171    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                 -5.857    

Slack (VIOLATED) :        -5.614ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.393ns  (logic 4.804ns (31.210%)  route 10.589ns (68.790%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT6=10)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.415    14.819    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.517     8.735    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.571     9.306    
                         clock uncertainty           -0.071     9.236    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     9.205    result_reg[5]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                 -5.614    

Slack (VIOLATED) :        -5.607ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 4.928ns (31.898%)  route 10.521ns (68.102%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    14.876    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.238    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.269    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 -5.607    

Slack (VIOLATED) :        -5.017ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 4.680ns (31.630%)  route 10.116ns (68.370%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT6=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.414    14.223    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.237    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     9.206    result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.017    

Slack (VIOLATED) :        -4.086ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 4.432ns (31.996%)  route 9.420ns (68.004%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.701    13.278    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.237    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     9.192    result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.192    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                 -4.086    

Slack (VIOLATED) :        -4.071ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.917ns  (logic 4.556ns (32.738%)  route 9.361ns (67.262%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.642    13.219    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.343 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.343    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.522     8.740    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.571     9.311    
                         clock uncertainty           -0.071     9.241    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.272    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.272    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                 -4.071    

Slack (VIOLATED) :        -2.797ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.658ns  (logic 4.308ns (34.033%)  route 8.350ns (65.967%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 8.815 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.530    10.295    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.907    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    11.031 r  u_mean/result[9]_i_2/O
                         net (fo=2, routed)           0.538    11.569    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.693 r  u_mean/result[9]_i_1/O
                         net (fo=7, routed)           0.391    12.084    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.597     8.815    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.571     9.386    
                         clock uncertainty           -0.071     9.316    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.288    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.288    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 -2.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.303    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.869    -0.729    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.229    -0.500    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.425    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.570    -0.526    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.068    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.844    -0.754    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.502    -0.252    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.193    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.597    -0.499    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.868    -0.730    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.244    -0.486    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.395    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.602    -0.494    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.262    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.217 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.875    -0.723    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.242    -0.481    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.360    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.599    -0.497    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.293    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.870    -0.728    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.244    -0.484    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.392    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inputs_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.543%)  route 0.390ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.592    -0.572    clk_100_repN_alias
    SLICE_X3Y76          FDRE                                         r  inputs_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[8][2]/Q
                         net (fo=3, routed)           0.390    -0.041    OUTMUX/inputs_reg[8][15][2]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.833    -0.765    OUTMUX/JA_OBUF[0]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/C
                         clock pessimism              0.509    -0.256    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.070    -0.186    OUTMUX/operands_dly_reg[8][2]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.294    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.867    -0.731    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.244    -0.487    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.396    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 inputs_reg[14][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[14][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.865%)  route 0.384ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.597    -0.567    clk_100_repN_alias
    SLICE_X3Y81          FDRE                                         r  inputs_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[14][14]/Q
                         net (fo=5, routed)           0.384    -0.042    OUTMUX/inputs_reg[14][15][14]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.835    -0.763    OUTMUX/JA_OBUF[0]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/C
                         clock pessimism              0.509    -0.254    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.063    -0.191    OUTMUX/operands_dly_reg[14][14]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.600    -0.496    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.286    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.871    -0.727    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.244    -0.483    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.603    -0.493    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.252    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.876    -0.722    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.242    -0.480    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.359    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y31   generated_clock/inst/clkout1_buf_replica/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y90      DB/db_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y92      DB/db_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y93      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      DB/shift_pb4_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y86      DB/shift_pb5_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y86      DB/shift_pb5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y86      DB/shift_pb5_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y89      DB/shift_swtch0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y89      DB/shift_swtch0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y90      DB/db_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y92      DB/db_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y100    DB/shift_swtch12_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      OUTMUX/BINBCD/bcd_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y92      OUTMUX/BINBCD/bcd_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      OUTMUX/dig0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y89      OUTMUX/dig0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y77      OUTMUX/operands_dly_reg[13][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0_1
  To Clock:  clk_100_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -6.700ns,  Total Violation      -57.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     9.159    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.688ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     9.171    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.688    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.195ns  (logic 4.928ns (30.429%)  route 11.267ns (69.571%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.350    14.159    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.283 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    14.950    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.074 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.621    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     9.173    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -5.858ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 4.804ns (30.792%)  route 10.797ns (69.208%))
  Logic Levels:           18  (CARRY4=5 LUT3=4 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.342    13.565    u_mean/result[6]_i_4_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124    13.689 r  u_mean/result[5]_i_2/O
                         net (fo=2, routed)           0.862    14.551    u_mean/result[5]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.675 r  u_mean/result[2]_bret_bret__1_i_1_comp_1/O
                         net (fo=2, routed)           0.353    15.028    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     9.170    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                 -5.858    

Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.393ns  (logic 4.804ns (31.210%)  route 10.589ns (68.790%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT6=10)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.415    14.819    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.517     8.735    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.571     9.306    
                         clock uncertainty           -0.071     9.235    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     9.204    result_reg[5]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -5.608ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 4.928ns (31.898%)  route 10.521ns (68.102%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    14.876    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.268    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 -5.608    

Slack (VIOLATED) :        -5.018ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 4.680ns (31.630%)  route 10.116ns (68.370%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT6=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.414    14.223    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.236    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     9.205    result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.018    

Slack (VIOLATED) :        -4.087ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 4.432ns (31.996%)  route 9.420ns (68.004%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.701    13.278    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.236    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     9.191    result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                 -4.087    

Slack (VIOLATED) :        -4.072ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.917ns  (logic 4.556ns (32.738%)  route 9.361ns (67.262%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.642    13.219    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.343 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.343    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.522     8.740    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.571     9.311    
                         clock uncertainty           -0.071     9.240    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.271    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                 -4.072    

Slack (VIOLATED) :        -2.797ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.658ns  (logic 4.308ns (34.033%)  route 8.350ns (65.967%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 8.815 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.530    10.295    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.907    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    11.031 r  u_mean/result[9]_i_2/O
                         net (fo=2, routed)           0.538    11.569    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.693 r  u_mean/result[9]_i_1/O
                         net (fo=7, routed)           0.391    12.084    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.597     8.815    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.571     9.386    
                         clock uncertainty           -0.071     9.315    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.287    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 -2.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.303    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.869    -0.729    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.229    -0.500    
                         clock uncertainty            0.071    -0.429    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.354    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.570    -0.526    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.068    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.844    -0.754    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.502    -0.252    
                         clock uncertainty            0.071    -0.181    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.122    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.597    -0.499    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.868    -0.730    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.244    -0.486    
                         clock uncertainty            0.071    -0.415    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.324    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.602    -0.494    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.262    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.217 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.875    -0.723    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.242    -0.481    
                         clock uncertainty            0.071    -0.410    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.289    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.599    -0.497    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.293    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.870    -0.728    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.244    -0.484    
                         clock uncertainty            0.071    -0.413    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.321    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 inputs_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.543%)  route 0.390ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.592    -0.572    clk_100_repN_alias
    SLICE_X3Y76          FDRE                                         r  inputs_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[8][2]/Q
                         net (fo=3, routed)           0.390    -0.041    OUTMUX/inputs_reg[8][15][2]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.833    -0.765    OUTMUX/JA_OBUF[0]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/C
                         clock pessimism              0.509    -0.256    
                         clock uncertainty            0.071    -0.185    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.070    -0.115    OUTMUX/operands_dly_reg[8][2]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.294    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.867    -0.731    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.244    -0.487    
                         clock uncertainty            0.071    -0.416    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.325    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inputs_reg[14][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[14][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.865%)  route 0.384ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.597    -0.567    clk_100_repN_alias
    SLICE_X3Y81          FDRE                                         r  inputs_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[14][14]/Q
                         net (fo=5, routed)           0.384    -0.042    OUTMUX/inputs_reg[14][15][14]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.835    -0.763    OUTMUX/JA_OBUF[0]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/C
                         clock pessimism              0.509    -0.254    
                         clock uncertainty            0.071    -0.183    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.063    -0.120    OUTMUX/operands_dly_reg[14][14]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.600    -0.496    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.286    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.871    -0.727    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.244    -0.483    
                         clock uncertainty            0.071    -0.412    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.321    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.603    -0.493    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.252    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.876    -0.722    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.242    -0.480    
                         clock uncertainty            0.071    -0.409    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.288    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0_1

Setup :           14  Failing Endpoints,  Worst Slack       -6.700ns,  Total Violation      -57.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.700ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDSE (Setup_fdse_C_D)       -0.075     9.159    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          9.159    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.700    

Slack (VIOLATED) :        -6.688ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.433ns  (logic 5.052ns (30.743%)  route 11.381ns (69.257%))
  Logic Levels:           20  (CARRY4=5 LUT3=3 LUT5=1 LUT6=11)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.670    15.545    u_mean/result_reg[2]_bret_bret__0
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124    15.669 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.190    15.859    c[3]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.063     9.171    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -6.688    

Slack (VIOLATED) :        -6.448ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.195ns  (logic 4.928ns (30.429%)  route 11.267ns (69.571%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 8.734 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.350    14.159    u_mean/c[3]
    SLICE_X10Y83         LUT5 (Prop_lut5_I2_O)        0.124    14.283 f  u_mean/result[4]_i_3/O
                         net (fo=2, routed)           0.667    14.950    u_mean/result[4]_i_3_n_0
    SLICE_X11Y83         LUT6 (Prop_lut6_I2_O)        0.124    15.074 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.547    15.621    c[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.516     8.734    JA_OBUF[4]
    SLICE_X9Y82          FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.571     9.305    
                         clock uncertainty           -0.071     9.234    
    SLICE_X9Y82          FDRE (Setup_fdre_C_D)       -0.061     9.173    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                         -15.621    
  -------------------------------------------------------------------
                         slack                                 -6.448    

Slack (VIOLATED) :        -5.858ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 4.804ns (30.792%)  route 10.797ns (69.208%))
  Logic Levels:           18  (CARRY4=5 LUT3=4 LUT6=9)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.342    13.565    u_mean/result[6]_i_4_n_0
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.124    13.689 r  u_mean/result[5]_i_2/O
                         net (fo=2, routed)           0.862    14.551    u_mean/result[5]_i_2_n_0
    SLICE_X11Y82         LUT6 (Prop_lut6_I3_O)        0.124    14.675 r  u_mean/result[2]_bret_bret__1_i_1_comp_1/O
                         net (fo=2, routed)           0.353    15.028    u_mean_n_21
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)       -0.067     9.170    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -15.028    
  -------------------------------------------------------------------
                         slack                                 -5.858    

Slack (VIOLATED) :        -5.615ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.393ns  (logic 4.804ns (31.210%)  route 10.589ns (68.790%))
  Logic Levels:           18  (CARRY4=5 LUT3=3 LUT6=10)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 8.735 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.415    14.819    c[5]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.517     8.735    JA_OBUF[4]
    SLICE_X8Y83          FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.571     9.306    
                         clock uncertainty           -0.071     9.235    
    SLICE_X8Y83          FDRE (Setup_fdre_C_D)       -0.031     9.204    result_reg[5]
  -------------------------------------------------------------------
                         required time                          9.204    
                         arrival time                         -14.819    
  -------------------------------------------------------------------
                         slack                                 -5.615    

Slack (VIOLATED) :        -5.608ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.449ns  (logic 4.928ns (31.898%)  route 10.521ns (68.102%))
  Logic Levels:           19  (CARRY4=5 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 8.737 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 f  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 f  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 r  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.349    13.572    u_mean/result[6]_i_4_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.124    13.696 r  u_mean/result[5]_i_3/O
                         net (fo=2, routed)           0.584    14.279    u_mean/result[5]_i_3_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I3_O)        0.124    14.403 r  u_mean/result[5]_i_1/O
                         net (fo=4, routed)           0.348    14.752    u_mean/c[2]
    SLICE_X11Y82         LUT5 (Prop_lut5_I2_O)        0.124    14.876 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.000    14.876    u_mean_n_20
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.519     8.737    JA_OBUF[4]
    SLICE_X11Y82         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.571     9.308    
                         clock uncertainty           -0.071     9.237    
    SLICE_X11Y82         FDRE (Setup_fdre_C_D)        0.031     9.268    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          9.268    
                         arrival time                         -14.876    
  -------------------------------------------------------------------
                         slack                                 -5.608    

Slack (VIOLATED) :        -5.018ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.796ns  (logic 4.680ns (31.630%)  route 10.116ns (68.370%))
  Logic Levels:           17  (CARRY4=5 LUT3=3 LUT6=9)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.522    13.099    u_mean/c[5]
    SLICE_X10Y84         LUT6 (Prop_lut6_I1_O)        0.124    13.223 f  u_mean/result[6]_i_4/O
                         net (fo=5, routed)           0.462    13.685    u_mean/result[6]_i_4_n_0
    SLICE_X9Y83          LUT6 (Prop_lut6_I2_O)        0.124    13.809 r  u_mean/result[6]_i_1/O
                         net (fo=8, routed)           0.414    14.223    c[6]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.236    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.031     9.205    result_reg[6]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                 -5.018    

Slack (VIOLATED) :        -4.087ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.852ns  (logic 4.432ns (31.996%)  route 9.420ns (68.004%))
  Logic Levels:           15  (CARRY4=5 LUT3=3 LUT6=7)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 8.736 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.701    13.278    c[8]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.518     8.736    JA_OBUF[4]
    SLICE_X8Y84          FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.571     9.307    
                         clock uncertainty           -0.071     9.236    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.045     9.191    result_reg[8]
  -------------------------------------------------------------------
                         required time                          9.191    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                 -4.087    

Slack (VIOLATED) :        -4.072ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.917ns  (logic 4.556ns (32.738%)  route 9.361ns (67.262%))
  Logic Levels:           16  (CARRY4=5 LUT3=3 LUT6=8)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 8.740 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.594    10.359    u_mean/c[9]
    SLICE_X6Y84          LUT6 (Prop_lut6_I5_O)        0.124    10.483 r  u_mean/result[10]_i_2/O
                         net (fo=1, routed)           0.493    10.976    u_mean/result[10]_i_2_n_0
    SLICE_X7Y84          LUT6 (Prop_lut6_I0_O)        0.124    11.100 r  u_mean/result[10]_i_1/O
                         net (fo=8, routed)           0.320    11.420    u_mean/c[7]
    SLICE_X7Y84          LUT6 (Prop_lut6_I5_O)        0.124    11.544 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.909    12.453    u_mean/result[8]_i_2_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    12.577 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.642    13.219    u_mean/c[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I1_O)        0.124    13.343 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    13.343    c[7]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.522     8.740    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.571     9.311    
                         clock uncertainty           -0.071     9.240    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031     9.271    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                 -4.072    

Slack (VIOLATED) :        -2.797ns  (required time - arrival time)
  Source:                 inputs_reg[0][4]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0_1 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.658ns  (logic 4.308ns (34.033%)  route 8.350ns (65.967%))
  Logic Levels:           14  (CARRY4=5 LUT3=4 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.185ns = ( 8.815 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.154    -2.386    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.290 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.716    -0.574    JA_OBUF[4]
    SLICE_X3Y82          FDRE                                         r  inputs_reg[0][4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.456    -0.118 r  inputs_reg[0][4]_replica/Q
                         net (fo=1, routed)           0.925     0.807    u_mean/inputs_reg_n_0_[0][4]_repN_alias
    SLICE_X3Y79          LUT3 (Prop_lut3_I0_O)        0.124     0.931 r  u_mean/result0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.625     1.557    u_mean/result0__0_carry__0_i_3_n_0
    SLICE_X6Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.077 r  u_mean/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.077    u_mean/result0__0_carry__0_n_0
    SLICE_X6Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.392 r  u_mean/result0__0_carry__1/O[3]
                         net (fo=3, routed)           0.618     3.010    u_mean/result0__0_carry__1_n_4
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.307     3.317 r  u_mean/result0__250_carry__2_i_4/O
                         net (fo=1, routed)           1.044     4.361    u_mean/result0__250_carry__2_i_4_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     4.911 r  u_mean/result0__250_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.911    u_mean/result0__250_carry__2_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.130 r  u_mean/result0__250_carry__3/O[0]
                         net (fo=3, routed)           0.601     5.731    u_mean/result0__250_carry__3_n_7
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.295     6.026 r  u_mean/result0__306_carry__3_i_1/O
                         net (fo=1, routed)           0.633     6.659    u_mean/result0__306_carry__3_i_1_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     7.255 r  u_mean/result0__306_carry__3/O[3]
                         net (fo=8, routed)           0.763     8.018    u_mean/res[19]
    SLICE_X9Y84          LUT6 (Prop_lut6_I2_O)        0.306     8.324 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.520     8.844    u_mean/result[13]_i_3_n_0
    SLICE_X8Y84          LUT6 (Prop_lut6_I0_O)        0.124     8.968 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.673     9.641    u_mean/c[10]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     9.765 r  u_mean/result[12]_i_1/O
                         net (fo=7, routed)           0.530    10.295    u_mean/c[9]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.124    10.419 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.488    10.907    u_mean/c[8]
    SLICE_X7Y83          LUT3 (Prop_lut3_I0_O)        0.124    11.031 r  u_mean/result[9]_i_2/O
                         net (fo=2, routed)           0.538    11.569    u_mean/result[9]_i_2_n_0
    SLICE_X6Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.693 r  u_mean/result[9]_i_1/O
                         net (fo=7, routed)           0.391    12.084    c[9]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.147     7.126    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.217 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         1.597     8.815    JA_OBUF[4]
    SLICE_X6Y84          FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.571     9.386    
                         clock uncertainty           -0.071     9.315    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)       -0.028     9.287    result_reg[9]
  -------------------------------------------------------------------
                         required time                          9.287    
                         arrival time                         -12.084    
  -------------------------------------------------------------------
                         slack                                 -2.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y111         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.303    SSB/Digit0_n_0
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.869    -0.729    SSB/JA_OBUF[1]
    SLICE_X3Y111         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.229    -0.500    
                         clock uncertainty            0.071    -0.429    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.075    -0.354    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 DB/shift_swtch12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/shift_swtch12_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.783%)  route 0.294ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.570    -0.526    DB/clk_100
    SLICE_X12Y100        FDRE                                         r  DB/shift_swtch12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  DB/shift_swtch12_reg[0]/Q
                         net (fo=2, routed)           0.294    -0.068    DB/shift_swtch12[0]
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.844    -0.754    DB/clk_100
    SLICE_X12Y89         FDRE                                         r  DB/shift_swtch12_reg[1]/C
                         clock pessimism              0.502    -0.252    
                         clock uncertainty            0.071    -0.181    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.059    -0.122    DB/shift_swtch12_reg[1]
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.597    -0.499    DB/clk_100
    SLICE_X0Y68          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.304    DB/shift_swtch13[3]
    SLICE_X1Y68          LUT5 (Prop_lut5_I0_O)        0.045    -0.259 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    DB/swtch_db[13]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.868    -0.730    DB/clk_100
    SLICE_X1Y68          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.244    -0.486    
                         clock uncertainty            0.071    -0.415    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.091    -0.324    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.602    -0.494    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X3Y89          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.091    -0.262    DB/Q[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I0_O)        0.045    -0.217 r  DB/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    OUTMUX/dat_bcd_o_reg[3][0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.875    -0.723    OUTMUX/JA_OBUF[0]
    SLICE_X2Y89          FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.242    -0.481    
                         clock uncertainty            0.071    -0.410    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.121    -0.289    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DB/shift_swtch15_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.599    -0.497    DB/clk_100
    SLICE_X0Y66          FDRE                                         r  DB/shift_swtch15_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  DB/shift_swtch15_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.293    DB/shift_swtch15[1]
    SLICE_X1Y66          LUT5 (Prop_lut5_I2_O)        0.045    -0.248 r  DB/swtch_db[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    DB/swtch_db[15]_i_1_n_0
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.870    -0.728    DB/clk_100
    SLICE_X1Y66          FDRE                                         r  DB/swtch_db_reg[15]/C
                         clock pessimism              0.244    -0.484    
                         clock uncertainty            0.071    -0.413    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.092    -0.321    DB/swtch_db_reg[15]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 inputs_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[8][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.543%)  route 0.390ns (73.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.592    -0.572    clk_100_repN_alias
    SLICE_X3Y76          FDRE                                         r  inputs_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  inputs_reg[8][2]/Q
                         net (fo=3, routed)           0.390    -0.041    OUTMUX/inputs_reg[8][15][2]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.833    -0.765    OUTMUX/JA_OBUF[0]
    SLICE_X13Y77         FDRE                                         r  OUTMUX/operands_dly_reg[8][2]/C
                         clock pessimism              0.509    -0.256    
                         clock uncertainty            0.071    -0.185    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.070    -0.115    OUTMUX/operands_dly_reg[8][2]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 DB/shift_pb4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.596    -0.500    DB/clk_100
    SLICE_X0Y69          FDRE                                         r  DB/shift_pb4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  DB/shift_pb4_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.294    DB/shift_pb4[2]
    SLICE_X1Y69          LUT5 (Prop_lut5_I1_O)        0.045    -0.249 r  DB/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    DB/pbtn_db[4]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.867    -0.731    DB/clk_100
    SLICE_X1Y69          FDRE                                         r  DB/pbtn_db_reg[4]/C
                         clock pessimism              0.244    -0.487    
                         clock uncertainty            0.071    -0.416    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.091    -0.325    DB/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 inputs_reg[14][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/operands_dly_reg[14][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.865%)  route 0.384ns (73.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.597    -0.567    clk_100_repN_alias
    SLICE_X3Y81          FDRE                                         r  inputs_reg[14][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  inputs_reg[14][14]/Q
                         net (fo=5, routed)           0.384    -0.042    OUTMUX/inputs_reg[14][15][14]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.835    -0.763    OUTMUX/JA_OBUF[0]
    SLICE_X10Y79         FDRE                                         r  OUTMUX/operands_dly_reg[14][14]/C
                         clock pessimism              0.509    -0.254    
                         clock uncertainty            0.071    -0.183    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.063    -0.120    OUTMUX/operands_dly_reg[14][14]
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (72.832%)  route 0.069ns (27.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.600    -0.496    DB/clk_100
    SLICE_X1Y84          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.069    -0.286    DB/shift_pb3[2]
    SLICE_X0Y84          LUT5 (Prop_lut5_I1_O)        0.045    -0.241 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    DB/pbtn_db[3]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.871    -0.727    DB/clk_100
    SLICE_X0Y84          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.244    -0.483    
                         clock uncertainty            0.071    -0.412    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.091    -0.321    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 OUTMUX/dig0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/Digit0/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0_1 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.921%)  route 0.101ns (35.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.042    -1.122    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.096 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.603    -0.493    OUTMUX/JA_OBUF[0]
    SLICE_X3Y90          FDRE                                         r  OUTMUX/dig0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  OUTMUX/dig0_reg[4]/Q
                         net (fo=14, routed)          0.101    -0.252    SSB/Digit0/dig0[4]
    SLICE_X2Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.207 r  SSB/Digit0/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    SSB/Digit0/seg[3]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf_replica/O
                         net (fo=20, routed)          0.046    -1.627    generated_clock/inst/clk_100_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.598 r  generated_clock/inst/clkout1_buf/O
                         net (fo=939, routed)         0.876    -0.722    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y90          FDRE                                         r  SSB/Digit0/seg_reg[3]/C
                         clock pessimism              0.242    -0.480    
                         clock uncertainty            0.071    -0.409    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.121    -0.288    SSB/Digit0/seg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.081    





