// Seed: 3442566667
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1,
    output id_2
);
  logic id_3;
  logic id_4;
  logic id_5;
  assign id_3 = 1'd0 && id_0;
  logic id_6;
  logic id_7 = !id_0;
  logic id_8;
endmodule
