<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="DAC_control.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MCP4726_ctrl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MCP4726_ctrl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MCP4726_ctrl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MCP4726_ctrl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MCP4726_ctrl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MCP4726_ctrl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MCP4726_ctrl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MCP4726_ctrl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MCP4726_ctrl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MCP4726_ctrl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MCP4726_ctrl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MCP4726_ctrl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MCP4726_ctrl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MCP4726_ctrl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MCP4726_ctrl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MCP4726_ctrl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MCP4726_ctrl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MCP4726_ctrl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MCP4726_ctrl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MCP4726_ctrl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MCP4726_ctrl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MCP4726_ctrl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MCP4726_ctrl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MCP4726_ctrl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MCP4726_ctrl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MCP4726_ctrl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MCP4726_ctrl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MCP4726_ctrl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MCP4726_ctrl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MCP4726_ctrl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MCP4726_ctrl_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MCP4726_ctrl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MCP4726_ctrl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MCP4726_ctrl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MCP4726_ctrl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MCP4726_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MCP4726_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MCP4726_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MCP4726_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="mcp4726_ctrl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="mcp4726_ctrl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="mcp4726_ctrl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1592795459" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1592795459">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592873625" xil_pn:in_ck="1474957318024101113" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1592873625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MCP4726_ctrl.vhd"/>
      <outfile xil_pn:name="MCP4726_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1592795654" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5681665681826550136" xil_pn:start_ts="1592795654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592795654" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5249397210844287750" xil_pn:start_ts="1592795654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592872970" xil_pn:in_ck="3600198849505272378" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6465404695754299237" xil_pn:start_ts="1592872969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCMto100k.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1592873625" xil_pn:in_ck="7124234178682769995" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1592873625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MCP4726_ctrl.vhd"/>
      <outfile xil_pn:name="MCP4726_test.vhd"/>
      <outfile xil_pn:name="ipcore_dir/DCMto100k.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1592873674" xil_pn:in_ck="7124234178682769995" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7983992042873775984" xil_pn:start_ts="1592873625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MCP4726_test_beh.prj"/>
      <outfile xil_pn:name="MCP4726_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1592873674" xil_pn:in_ck="-7814983514996354367" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="975783628512689469" xil_pn:start_ts="1592873674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MCP4726_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1592786992" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1592786992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592786992" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5659070559177763604" xil_pn:start_ts="1592786992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592873710" xil_pn:in_ck="3600198849505272378" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6465404695754299237" xil_pn:start_ts="1592873710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/DCMto100k.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592786993" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1406001210815053138" xil_pn:start_ts="1592786993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592786993" xil_pn:in_ck="8126097591416685545" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1592786993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592786993" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2031228589762367269" xil_pn:start_ts="1592786993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592873778" xil_pn:in_ck="3410566246509242025" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3375264606594594868" xil_pn:start_ts="1592873710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MCP4726_ctrl.lso"/>
      <outfile xil_pn:name="MCP4726_ctrl.ngc"/>
      <outfile xil_pn:name="MCP4726_ctrl.ngr"/>
      <outfile xil_pn:name="MCP4726_ctrl.prj"/>
      <outfile xil_pn:name="MCP4726_ctrl.stx"/>
      <outfile xil_pn:name="MCP4726_ctrl.syr"/>
      <outfile xil_pn:name="MCP4726_ctrl.xst"/>
      <outfile xil_pn:name="MCP4726_ctrl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1592873779" xil_pn:in_ck="-6106063570252271391" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7674128603146545955" xil_pn:start_ts="1592873778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592873823" xil_pn:in_ck="-4590526361691373152" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="704775274873743910" xil_pn:start_ts="1592873779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MCP4726_ctrl.bld"/>
      <outfile xil_pn:name="MCP4726_ctrl.ngd"/>
      <outfile xil_pn:name="MCP4726_ctrl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1592873890" xil_pn:in_ck="-8415855456904567903" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1592873823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MCP4726_ctrl.pcf"/>
      <outfile xil_pn:name="MCP4726_ctrl_map.map"/>
      <outfile xil_pn:name="MCP4726_ctrl_map.mrp"/>
      <outfile xil_pn:name="MCP4726_ctrl_map.ncd"/>
      <outfile xil_pn:name="MCP4726_ctrl_map.ngm"/>
      <outfile xil_pn:name="MCP4726_ctrl_map.xrpt"/>
      <outfile xil_pn:name="MCP4726_ctrl_summary.xml"/>
      <outfile xil_pn:name="MCP4726_ctrl_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1592873987" xil_pn:in_ck="3131855139106997562" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1592873890">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MCP4726_ctrl.ncd"/>
      <outfile xil_pn:name="MCP4726_ctrl.pad"/>
      <outfile xil_pn:name="MCP4726_ctrl.par"/>
      <outfile xil_pn:name="MCP4726_ctrl.ptwx"/>
      <outfile xil_pn:name="MCP4726_ctrl.unroutes"/>
      <outfile xil_pn:name="MCP4726_ctrl.xpi"/>
      <outfile xil_pn:name="MCP4726_ctrl_pad.csv"/>
      <outfile xil_pn:name="MCP4726_ctrl_pad.txt"/>
      <outfile xil_pn:name="MCP4726_ctrl_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1592874064" xil_pn:in_ck="8533975407271965866" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1592873987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MCP4726_ctrl.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="mcp4726_ctrl.bgn"/>
      <outfile xil_pn:name="mcp4726_ctrl.bit"/>
      <outfile xil_pn:name="mcp4726_ctrl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1592873987" xil_pn:in_ck="-1534504878920754403" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1592873946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MCP4726_ctrl.twr"/>
      <outfile xil_pn:name="MCP4726_ctrl.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
