<svg width="1200" height="700" viewBox="0 0 1200 700" xmlns="http://www.w3.org/2000/svg">
  <defs>
    <style>
      .title { font: 700 34px 'Inter', Arial, sans-serif; fill: #0f172a; }
      .label { font: 600 20px 'Inter', Arial, sans-serif; fill: #0f172a; }
      .small { font: 500 16px 'Inter', Arial, sans-serif; fill: #1e293b; }
      .chip { fill: #e0e7ff; stroke: #4f46e5; stroke-width: 2; }
      .box { fill: #f8fafc; stroke: #334155; stroke-width: 2; rx: 14; }
      .arrow { stroke: #0ea5e9; stroke-width: 4; fill: none; marker-end: url(#arrowhead); }
    </style>
    <marker id="arrowhead" markerWidth="10" markerHeight="7" refX="9" refY="3.5" orient="auto">
      <polygon points="0 0, 10 3.5, 0 7" fill="#0ea5e9" />
    </marker>
  </defs>

  <rect width="1200" height="700" fill="#ffffff" />
  <text x="60" y="70" class="title">Open LLM on GPU: End-to-End Runtime Stack</text>

  <rect x="70" y="130" width="220" height="130" class="box"/>
  <text x="95" y="175" class="label">Client Layer</text>
  <text x="95" y="205" class="small">Web / Mobile / API</text>
  <text x="95" y="230" class="small">Streaming tokens</text>

  <rect x="350" y="130" width="260" height="130" class="box"/>
  <text x="375" y="175" class="label">Gateway + Router</text>
  <text x="375" y="205" class="small">Auth, rate limit, routing</text>
  <text x="375" y="230" class="small">Batching decisions</text>

  <rect x="670" y="130" width="460" height="130" class="box"/>
  <text x="695" y="175" class="label">Inference Server</text>
  <text x="695" y="205" class="small">vLLM / TGI / TensorRT-LLM / SGLang</text>
  <text x="695" y="230" class="small">Scheduler, KV-cache manager, tokenizer workers</text>

  <rect x="130" y="360" width="980" height="260" class="box"/>
  <text x="160" y="405" class="label">GPU Node</text>

  <rect x="180" y="440" width="260" height="140" class="chip"/>
  <text x="205" y="485" class="label">HBM / VRAM</text>
  <text x="205" y="515" class="small">Weights + KV cache</text>
  <text x="205" y="540" class="small">Bandwidth-critical zone</text>

  <rect x="470" y="440" width="280" height="140" class="chip"/>
  <text x="495" y="485" class="label">Tensor Cores</text>
  <text x="495" y="515" class="small">GEMM / Attention kernels</text>
  <text x="495" y="540" class="small">FP16 / BF16 / FP8 / INT4</text>

  <rect x="780" y="440" width="280" height="140" class="chip"/>
  <text x="805" y="485" class="label">Interconnect</text>
  <text x="805" y="515" class="small">NVLink / PCIe</text>
  <text x="805" y="540" class="small">Tensor parallel traffic</text>

  <path d="M290 195 L350 195" class="arrow"/>
  <path d="M610 195 L670 195" class="arrow"/>
  <path d="M900 260 L900 345" class="arrow"/>

  <text x="60" y="665" class="small">Key idea: Most latency and cost wins come from memory movement, scheduling, and KV cache policyâ€”not just raw FLOPS.</text>
</svg>
