ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f3x0_syscfg.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.syscfg_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	syscfg_deinit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	syscfg_deinit:
  25              	.LFB116:
  26              		.file 1 "lib/GD32F3x0/Source/gd32f3x0_syscfg.c"
   1:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
   2:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \file    gd32f3x0_syscfg.c
   3:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief   SYSCFG driver
   4:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
   5:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \version 2017-06-06, V1.0.0, firmware for GD32F3x0
   6:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \version 2019-06-01, V2.0.0, firmware for GD32F3x0
   7:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F3x0
   8:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \version 2022-01-06, V2.2.0, firmware for GD32F3x0
   9:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
  10:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  11:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*
  12:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  14:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  17:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****        specific prior written permission.
  25:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  26:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 2


  33:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** OF SUCH DAMAGE.
  36:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
  37:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  38:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** #include "gd32f3x0_syscfg.h"
  39:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  40:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
  41:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      reset the SYSCFG registers
  42:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  none
  43:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
  44:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
  45:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
  46:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_deinit(void)
  47:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
  27              		.loc 1 47 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
  48:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     rcu_periph_reset_enable(RCU_CFGCMPRST);
  36              		.loc 1 48 5 view .LVU1
  37 0002 4FF44070 		mov	r0, #768
  38 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  39              	.LVL0:
  49:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     rcu_periph_reset_disable(RCU_CFGCMPRST);
  40              		.loc 1 49 5 view .LVU2
  41 000a 4FF44070 		mov	r0, #768
  42 000e FFF7FEFF 		bl	rcu_periph_reset_disable
  43              	.LVL1:
  50:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
  44              		.loc 1 50 1 is_stmt 0 view .LVU3
  45 0012 08BD     		pop	{r3, pc}
  46              		.cfi_endproc
  47              	.LFE116:
  49              		.section	.text.syscfg_dma_remap_enable,"ax",%progbits
  50              		.align	1
  51              		.global	syscfg_dma_remap_enable
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	syscfg_dma_remap_enable:
  57              	.LVL2:
  58              	.LFB117:
  51:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  52:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
  53:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      enable the DMA channels remapping
  54:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  syscfg_dma_remap: specify the DMA channels to remap
  55:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****                 one or more parameters can be selected which is shown as below:
  56:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_TIMER16: remap TIMER16 channel0 and UP DMA requests to channel1(
  57:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_TIMER15: remap TIMER15 channel2 and UP DMA requests to channel3(
  58:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_USART0RX: remap USART0 Rx DMA request to channel4(default channe
  59:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_USART0TX: remap USART0 Tx DMA request to channel3(default channe
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 3


  60:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_ADC: remap ADC DMA requests from channel0 to channel1
  61:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
  62:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
  63:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
  64:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_dma_remap_enable(uint32_t syscfg_dma_remap)
  65:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
  59              		.loc 1 65 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
  66:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     SYSCFG_CFG0 |= syscfg_dma_remap;
  64              		.loc 1 66 5 view .LVU5
  65              		.loc 1 66 17 is_stmt 0 view .LVU6
  66 0000 024A     		ldr	r2, .L4
  67 0002 1368     		ldr	r3, [r2]
  68 0004 0343     		orrs	r3, r3, r0
  69 0006 1360     		str	r3, [r2]
  67:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
  70              		.loc 1 67 1 view .LVU7
  71 0008 7047     		bx	lr
  72              	.L5:
  73 000a 00BF     		.align	2
  74              	.L4:
  75 000c 00000140 		.word	1073807360
  76              		.cfi_endproc
  77              	.LFE117:
  79              		.section	.text.syscfg_dma_remap_disable,"ax",%progbits
  80              		.align	1
  81              		.global	syscfg_dma_remap_disable
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	syscfg_dma_remap_disable:
  87              	.LVL3:
  88              	.LFB118:
  68:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  69:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
  70:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      disable the DMA channels remapping
  71:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  syscfg_dma_remap: specify the DMA channels to remap
  72:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****                 one or more parameters can be selected which is shown as below:
  73:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_TIMER16: remap TIMER16 channel0 and UP DMA requests to channel1(
  74:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_TIMER15: remap TIMER15 channel2 and UP DMA requests to channel3(
  75:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_USART0RX: remap USART0 Rx DMA request to channel4(default channe
  76:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_USART0TX: remap USART0 Tx DMA request to channel3(default channe
  77:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_DMA_REMAP_ADC: remap ADC DMA requests from channel0 to channel1
  78:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
  79:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
  80:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
  81:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_dma_remap_disable(uint32_t syscfg_dma_remap)
  82:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
  89              		.loc 1 82 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  83:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     SYSCFG_CFG0 &= ~syscfg_dma_remap;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 4


  94              		.loc 1 83 5 view .LVU9
  95              		.loc 1 83 17 is_stmt 0 view .LVU10
  96 0000 024A     		ldr	r2, .L7
  97 0002 1368     		ldr	r3, [r2]
  98 0004 23EA0003 		bic	r3, r3, r0
  99 0008 1360     		str	r3, [r2]
  84:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 100              		.loc 1 84 1 view .LVU11
 101 000a 7047     		bx	lr
 102              	.L8:
 103              		.align	2
 104              	.L7:
 105 000c 00000140 		.word	1073807360
 106              		.cfi_endproc
 107              	.LFE118:
 109              		.section	.text.syscfg_high_current_enable,"ax",%progbits
 110              		.align	1
 111              		.global	syscfg_high_current_enable
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 116              	syscfg_high_current_enable:
 117              	.LFB119:
  85:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  86:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
  87:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      enable PB9 high current capability
  88:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  none
  89:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
  90:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
  91:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
  92:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_high_current_enable(void)
  93:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
 118              		.loc 1 93 1 is_stmt 1 view -0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122              		@ link register save eliminated.
  94:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     SYSCFG_CFG0 |= SYSCFG_HIGH_CURRENT_ENABLE;
 123              		.loc 1 94 5 view .LVU13
 124              		.loc 1 94 17 is_stmt 0 view .LVU14
 125 0000 024A     		ldr	r2, .L10
 126 0002 1368     		ldr	r3, [r2]
 127 0004 43F40023 		orr	r3, r3, #524288
 128 0008 1360     		str	r3, [r2]
  95:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 129              		.loc 1 95 1 view .LVU15
 130 000a 7047     		bx	lr
 131              	.L11:
 132              		.align	2
 133              	.L10:
 134 000c 00000140 		.word	1073807360
 135              		.cfi_endproc
 136              	.LFE119:
 138              		.section	.text.syscfg_high_current_disable,"ax",%progbits
 139              		.align	1
 140              		.global	syscfg_high_current_disable
 141              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 5


 142              		.thumb
 143              		.thumb_func
 145              	syscfg_high_current_disable:
 146              	.LFB120:
  96:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
  97:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
  98:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      disable PB9 high current capability
  99:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  none
 100:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
 101:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
 102:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
 103:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_high_current_disable(void)
 104:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
 147              		.loc 1 104 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 0
 150              		@ frame_needed = 0, uses_anonymous_args = 0
 151              		@ link register save eliminated.
 105:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     SYSCFG_CFG0 &= SYSCFG_HIGH_CURRENT_DISABLE;
 152              		.loc 1 105 5 view .LVU17
 153              		.loc 1 105 17 is_stmt 0 view .LVU18
 154 0000 024A     		ldr	r2, .L13
 155 0002 1368     		ldr	r3, [r2]
 156 0004 23F40023 		bic	r3, r3, #524288
 157 0008 1360     		str	r3, [r2]
 106:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 158              		.loc 1 106 1 view .LVU19
 159 000a 7047     		bx	lr
 160              	.L14:
 161              		.align	2
 162              	.L13:
 163 000c 00000140 		.word	1073807360
 164              		.cfi_endproc
 165              	.LFE120:
 167              		.section	.text.syscfg_exti_line_config,"ax",%progbits
 168              		.align	1
 169              		.global	syscfg_exti_line_config
 170              		.syntax unified
 171              		.thumb
 172              		.thumb_func
 174              	syscfg_exti_line_config:
 175              	.LVL4:
 176              	.LFB121:
 107:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 108:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
 109:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      configure the GPIO pin as EXTI Line
 110:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  exti_port: specify the GPIO port used in EXTI
 111:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****                 only one parameter can be selected which is shown as below:
 112:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        EXTI_SOURCE_GPIOx(x = A,B,C,D,F): EXTI GPIO port
 113:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  exti_pin: specify the EXTI line
 114:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****                 only one parameter can be selected which is shown as below:
 115:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        EXTI_SOURCE_PINx(x = 0..15): EXTI GPIO pin
 116:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
 117:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
 118:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
 119:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_exti_line_config(uint8_t exti_port, uint8_t exti_pin)
 120:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 6


 177              		.loc 1 120 1 is_stmt 1 view -0
 178              		.cfi_startproc
 179              		@ args = 0, pretend = 0, frame = 0
 180              		@ frame_needed = 0, uses_anonymous_args = 0
 181              		@ link register save eliminated.
 121:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     uint32_t clear_exti_mask = ~((uint32_t)EXTI_SS_MASK << (EXTI_SS_MSTEP(exti_pin)));
 182              		.loc 1 121 5 view .LVU21
 183              		.loc 1 121 61 is_stmt 0 view .LVU22
 184 0000 01F00302 		and	r2, r1, #3
 185 0004 9200     		lsls	r2, r2, #2
 186              		.loc 1 121 57 view .LVU23
 187 0006 0F23     		movs	r3, #15
 188 0008 9340     		lsls	r3, r3, r2
 189              		.loc 1 121 14 view .LVU24
 190 000a DB43     		mvns	r3, r3
 191              	.LVL5:
 122:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     uint32_t config_exti_mask = ((uint32_t)exti_port) << (EXTI_SS_MSTEP(exti_pin));
 192              		.loc 1 122 5 is_stmt 1 view .LVU25
 193              		.loc 1 122 14 is_stmt 0 view .LVU26
 194 000c 9040     		lsls	r0, r0, r2
 195              	.LVL6:
 123:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 124:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     switch(exti_pin / EXTI_SS_JSTEP) {
 196              		.loc 1 124 5 is_stmt 1 view .LVU27
 197              		.loc 1 124 21 is_stmt 0 view .LVU28
 198 000e 8908     		lsrs	r1, r1, #2
 199              	.LVL7:
 200              		.loc 1 124 5 view .LVU29
 201 0010 0329     		cmp	r1, #3
 202 0012 22D8     		bhi	.L15
 203 0014 DFE801F0 		tbb	[pc, r1]
 204              	.L18:
 205 0018 02       		.byte	(.L21-.L18)/2
 206 0019 0A       		.byte	(.L20-.L18)/2
 207 001a 12       		.byte	(.L19-.L18)/2
 208 001b 1A       		.byte	(.L17-.L18)/2
 209              		.p2align 1
 210              	.L21:
 125:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     case EXTISS0:
 126:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* clear EXTI source line(0..3) */
 127:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS0 &= clear_exti_mask;
 211              		.loc 1 127 9 is_stmt 1 view .LVU30
 212              		.loc 1 127 24 is_stmt 0 view .LVU31
 213 001c 0F49     		ldr	r1, .L22
 214 001e 8A68     		ldr	r2, [r1, #8]
 215 0020 1340     		ands	r3, r3, r2
 216              	.LVL8:
 217              		.loc 1 127 24 view .LVU32
 218 0022 8B60     		str	r3, [r1, #8]
 128:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* configure EXTI soure line(0..3) */
 129:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS0 |= config_exti_mask;
 219              		.loc 1 129 9 is_stmt 1 view .LVU33
 220              		.loc 1 129 24 is_stmt 0 view .LVU34
 221 0024 8A68     		ldr	r2, [r1, #8]
 222 0026 1043     		orrs	r0, r0, r2
 223              	.LVL9:
 224              		.loc 1 129 24 view .LVU35
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 7


 225 0028 8860     		str	r0, [r1, #8]
 130:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         break;
 226              		.loc 1 130 9 is_stmt 1 view .LVU36
 227 002a 7047     		bx	lr
 228              	.LVL10:
 229              	.L20:
 131:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     case EXTISS1:
 132:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* clear EXTI soure line(4..7) */
 133:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS1 &= clear_exti_mask;
 230              		.loc 1 133 9 view .LVU37
 231              		.loc 1 133 24 is_stmt 0 view .LVU38
 232 002c 0B49     		ldr	r1, .L22
 233 002e CA68     		ldr	r2, [r1, #12]
 234 0030 1340     		ands	r3, r3, r2
 235              	.LVL11:
 236              		.loc 1 133 24 view .LVU39
 237 0032 CB60     		str	r3, [r1, #12]
 134:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* configure EXTI soure line(4..7) */
 135:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS1 |= config_exti_mask;
 238              		.loc 1 135 9 is_stmt 1 view .LVU40
 239              		.loc 1 135 24 is_stmt 0 view .LVU41
 240 0034 CA68     		ldr	r2, [r1, #12]
 241 0036 1043     		orrs	r0, r0, r2
 242              	.LVL12:
 243              		.loc 1 135 24 view .LVU42
 244 0038 C860     		str	r0, [r1, #12]
 136:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         break;
 245              		.loc 1 136 9 is_stmt 1 view .LVU43
 246 003a 7047     		bx	lr
 247              	.LVL13:
 248              	.L19:
 137:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     case EXTISS2:
 138:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* clear EXTI soure line(8..11) */
 139:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS2 &= clear_exti_mask;
 249              		.loc 1 139 9 view .LVU44
 250              		.loc 1 139 24 is_stmt 0 view .LVU45
 251 003c 0749     		ldr	r1, .L22
 252 003e 0A69     		ldr	r2, [r1, #16]
 253 0040 1340     		ands	r3, r3, r2
 254              	.LVL14:
 255              		.loc 1 139 24 view .LVU46
 256 0042 0B61     		str	r3, [r1, #16]
 140:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* configure EXTI soure line(8..11) */
 141:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS2 |= config_exti_mask;
 257              		.loc 1 141 9 is_stmt 1 view .LVU47
 258              		.loc 1 141 24 is_stmt 0 view .LVU48
 259 0044 0A69     		ldr	r2, [r1, #16]
 260 0046 1043     		orrs	r0, r0, r2
 261              	.LVL15:
 262              		.loc 1 141 24 view .LVU49
 263 0048 0861     		str	r0, [r1, #16]
 142:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         break;
 264              		.loc 1 142 9 is_stmt 1 view .LVU50
 265 004a 7047     		bx	lr
 266              	.LVL16:
 267              	.L17:
 143:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     case EXTISS3:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 8


 144:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* clear EXTI soure line(12..15) */
 145:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS3 &= clear_exti_mask;
 268              		.loc 1 145 9 view .LVU51
 269              		.loc 1 145 24 is_stmt 0 view .LVU52
 270 004c 0349     		ldr	r1, .L22
 271 004e 4A69     		ldr	r2, [r1, #20]
 272 0050 1340     		ands	r3, r3, r2
 273              	.LVL17:
 274              		.loc 1 145 24 view .LVU53
 275 0052 4B61     		str	r3, [r1, #20]
 146:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         /* configure EXTI soure line(12..15) */
 147:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         SYSCFG_EXTISS3 |= config_exti_mask;
 276              		.loc 1 147 9 is_stmt 1 view .LVU54
 277              		.loc 1 147 24 is_stmt 0 view .LVU55
 278 0054 4A69     		ldr	r2, [r1, #20]
 279 0056 1043     		orrs	r0, r0, r2
 280              	.LVL18:
 281              		.loc 1 147 24 view .LVU56
 282 0058 4861     		str	r0, [r1, #20]
 148:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         break;
 283              		.loc 1 148 9 is_stmt 1 view .LVU57
 284              	.L15:
 149:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     default:
 150:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         break;
 151:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     }
 152:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 285              		.loc 1 152 1 is_stmt 0 view .LVU58
 286 005a 7047     		bx	lr
 287              	.L23:
 288              		.align	2
 289              	.L22:
 290 005c 00000140 		.word	1073807360
 291              		.cfi_endproc
 292              	.LFE121:
 294              		.section	.text.syscfg_lock_config,"ax",%progbits
 295              		.align	1
 296              		.global	syscfg_lock_config
 297              		.syntax unified
 298              		.thumb
 299              		.thumb_func
 301              	syscfg_lock_config:
 302              	.LVL19:
 303              	.LFB122:
 153:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 154:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
 155:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      connect TIMER0/14/15/16 break input to the selected parameter
 156:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  syscfg_lock: Specify the parameter to be connected
 157:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****                 one or more parameters can be selected which is shown as below:
 158:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_LOCK_LOCKUP: Cortex-M4 lockup output connected to the break input
 159:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_LOCK_SRAM_PARITY_ERROR: SRAM_PARITY check error connected to the break inp
 160:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_LOCK_LVD: LVD interrupt connected to the break input
 161:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
 162:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
 163:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
 164:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_lock_config(uint32_t syscfg_lock)
 165:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
 304              		.loc 1 165 1 is_stmt 1 view -0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 9


 305              		.cfi_startproc
 306              		@ args = 0, pretend = 0, frame = 0
 307              		@ frame_needed = 0, uses_anonymous_args = 0
 308              		@ link register save eliminated.
 166:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     SYSCFG_CFG2 |= syscfg_lock;
 309              		.loc 1 166 5 view .LVU60
 310              		.loc 1 166 17 is_stmt 0 view .LVU61
 311 0000 024A     		ldr	r2, .L25
 312 0002 9369     		ldr	r3, [r2, #24]
 313 0004 0343     		orrs	r3, r3, r0
 314 0006 9361     		str	r3, [r2, #24]
 167:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 315              		.loc 1 167 1 view .LVU62
 316 0008 7047     		bx	lr
 317              	.L26:
 318 000a 00BF     		.align	2
 319              	.L25:
 320 000c 00000140 		.word	1073807360
 321              		.cfi_endproc
 322              	.LFE122:
 324              		.section	.text.syscfg_flag_get,"ax",%progbits
 325              		.align	1
 326              		.global	syscfg_flag_get
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 331              	syscfg_flag_get:
 332              	.LVL20:
 333              	.LFB123:
 168:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 169:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
 170:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      check if the specified flag in SYSCFG_CFG2 is set or not.
 171:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  syscfg_flag: specify the flag in SYSCFG_CFG2 to check.
 172:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_SRAM_PCEF: SRAM parity check error flag.
 173:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
 174:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     the syscfg_flag state returned (SET or RESET).
 175:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****   */
 176:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** FlagStatus syscfg_flag_get(uint32_t syscfg_flag)
 177:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
 334              		.loc 1 177 1 is_stmt 1 view -0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		@ link register save eliminated.
 178:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     if((SYSCFG_CFG2 & syscfg_flag) != (uint32_t)RESET) {
 339              		.loc 1 178 5 view .LVU64
 340              		.loc 1 178 9 is_stmt 0 view .LVU65
 341 0000 034B     		ldr	r3, .L30
 342 0002 9B69     		ldr	r3, [r3, #24]
 343              		.loc 1 178 7 view .LVU66
 344 0004 0342     		tst	r3, r0
 345 0006 01D0     		beq	.L29
 179:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         return SET;
 346              		.loc 1 179 16 view .LVU67
 347 0008 0120     		movs	r0, #1
 348              	.LVL21:
 349              		.loc 1 179 16 view .LVU68
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 10


 350 000a 7047     		bx	lr
 351              	.LVL22:
 352              	.L29:
 180:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     } else {
 181:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         return RESET;
 353              		.loc 1 181 16 view .LVU69
 354 000c 0020     		movs	r0, #0
 355              	.LVL23:
 182:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     }
 183:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 356              		.loc 1 183 1 view .LVU70
 357 000e 7047     		bx	lr
 358              	.L31:
 359              		.align	2
 360              	.L30:
 361 0010 00000140 		.word	1073807360
 362              		.cfi_endproc
 363              	.LFE123:
 365              		.section	.text.syscfg_flag_clear,"ax",%progbits
 366              		.align	1
 367              		.global	syscfg_flag_clear
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	syscfg_flag_clear:
 373              	.LVL24:
 374              	.LFB124:
 184:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 185:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
 186:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      clear the flag in SYSCFG_CFG2 by writing 1.
 187:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  syscfg_flag: Specify the flag in SYSCFG_CFG2 to clear.
 188:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_SRAM_PCEF: SRAM parity check error flag.
 189:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
 190:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
 191:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
 192:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_flag_clear(uint32_t syscfg_flag)
 193:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
 375              		.loc 1 193 1 is_stmt 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		@ link register save eliminated.
 194:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     SYSCFG_CFG2 |= (uint32_t) syscfg_flag;
 380              		.loc 1 194 5 view .LVU72
 381              		.loc 1 194 17 is_stmt 0 view .LVU73
 382 0000 024A     		ldr	r2, .L33
 383 0002 9369     		ldr	r3, [r2, #24]
 384 0004 0343     		orrs	r3, r3, r0
 385 0006 9361     		str	r3, [r2, #24]
 195:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 386              		.loc 1 195 1 view .LVU74
 387 0008 7047     		bx	lr
 388              	.L34:
 389 000a 00BF     		.align	2
 390              	.L33:
 391 000c 00000140 		.word	1073807360
 392              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 11


 393              	.LFE124:
 395              		.section	.text.syscfg_compensation_config,"ax",%progbits
 396              		.align	1
 397              		.global	syscfg_compensation_config
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	syscfg_compensation_config:
 403              	.LVL25:
 404              	.LFB125:
 196:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 197:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
 198:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      configure the I/O compensation cell
 199:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  syscfg_compensation: specifies the I/O compensation cell mode
 200:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****                 only one parameter can be selected which is shown as below:
 201:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_COMPENSATION_ENABLE: I/O compensation cell is enabled
 202:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****       \arg        SYSCFG_COMPENSATION_DISABLE: I/O compensation cell is disabled
 203:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
 204:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     none
 205:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** */
 206:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** void syscfg_compensation_config(uint32_t syscfg_compensation)
 207:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
 405              		.loc 1 207 1 is_stmt 1 view -0
 406              		.cfi_startproc
 407              		@ args = 0, pretend = 0, frame = 0
 408              		@ frame_needed = 0, uses_anonymous_args = 0
 409              		@ link register save eliminated.
 208:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     uint32_t reg;
 410              		.loc 1 208 5 view .LVU76
 209:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 210:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     reg = SYSCFG_CPSCTL;
 411              		.loc 1 210 5 view .LVU77
 412              		.loc 1 210 9 is_stmt 0 view .LVU78
 413 0000 034A     		ldr	r2, .L36
 414 0002 136A     		ldr	r3, [r2, #32]
 415              	.LVL26:
 211:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     /* reset the SYSCFG_CPSCTL_CPS_EN bit and set according to syscfg_compensation */
 212:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     reg &= ~SYSCFG_CPSCTL_CPS_EN;
 416              		.loc 1 212 5 is_stmt 1 view .LVU79
 417              		.loc 1 212 9 is_stmt 0 view .LVU80
 418 0004 23F00103 		bic	r3, r3, #1
 419              	.LVL27:
 213:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     SYSCFG_CPSCTL = (reg | syscfg_compensation);
 420              		.loc 1 213 5 is_stmt 1 view .LVU81
 421              		.loc 1 213 26 is_stmt 0 view .LVU82
 422 0008 0343     		orrs	r3, r3, r0
 423              	.LVL28:
 424              		.loc 1 213 19 view .LVU83
 425 000a 1362     		str	r3, [r2, #32]
 214:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 426              		.loc 1 214 1 view .LVU84
 427 000c 7047     		bx	lr
 428              	.L37:
 429 000e 00BF     		.align	2
 430              	.L36:
 431 0010 00000140 		.word	1073807360
 432              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 12


 433              	.LFE125:
 435              		.section	.text.syscfg_cps_rdy_flag_get,"ax",%progbits
 436              		.align	1
 437              		.global	syscfg_cps_rdy_flag_get
 438              		.syntax unified
 439              		.thumb
 440              		.thumb_func
 442              	syscfg_cps_rdy_flag_get:
 443              	.LFB126:
 215:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** 
 216:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** /*!
 217:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \brief      check if the I/O compensation cell ready flag is set or not
 218:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[in]  none
 219:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \param[out] none
 220:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     \retval     FlagStatus: SET or RESET
 221:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****   */
 222:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** FlagStatus syscfg_cps_rdy_flag_get(void)
 223:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** {
 444              		.loc 1 223 1 is_stmt 1 view -0
 445              		.cfi_startproc
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448              		@ link register save eliminated.
 224:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     if(((uint32_t)RESET) != (SYSCFG_CPSCTL & SYSCFG_CPSCTL_CPS_RDY)) {
 449              		.loc 1 224 5 view .LVU86
 450              		.loc 1 224 30 is_stmt 0 view .LVU87
 451 0000 044B     		ldr	r3, .L41
 452 0002 1B6A     		ldr	r3, [r3, #32]
 453              		.loc 1 224 7 view .LVU88
 454 0004 13F4807F 		tst	r3, #256
 455 0008 01D0     		beq	.L40
 225:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         return SET;
 456              		.loc 1 225 16 view .LVU89
 457 000a 0120     		movs	r0, #1
 458 000c 7047     		bx	lr
 459              	.L40:
 226:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     } else {
 227:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****         return RESET;
 460              		.loc 1 227 16 view .LVU90
 461 000e 0020     		movs	r0, #0
 228:lib/GD32F3x0/Source/gd32f3x0_syscfg.c ****     }
 229:lib/GD32F3x0/Source/gd32f3x0_syscfg.c **** }
 462              		.loc 1 229 1 view .LVU91
 463 0010 7047     		bx	lr
 464              	.L42:
 465 0012 00BF     		.align	2
 466              	.L41:
 467 0014 00000140 		.word	1073807360
 468              		.cfi_endproc
 469              	.LFE126:
 471              		.text
 472              	.Letext0:
 473              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 474              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 475              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 476              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s 			page 13


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f3x0_syscfg.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:18     .text.syscfg_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:24     .text.syscfg_deinit:0000000000000000 syscfg_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:50     .text.syscfg_dma_remap_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:56     .text.syscfg_dma_remap_enable:0000000000000000 syscfg_dma_remap_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:75     .text.syscfg_dma_remap_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:80     .text.syscfg_dma_remap_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:86     .text.syscfg_dma_remap_disable:0000000000000000 syscfg_dma_remap_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:105    .text.syscfg_dma_remap_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:110    .text.syscfg_high_current_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:116    .text.syscfg_high_current_enable:0000000000000000 syscfg_high_current_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:134    .text.syscfg_high_current_enable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:139    .text.syscfg_high_current_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:145    .text.syscfg_high_current_disable:0000000000000000 syscfg_high_current_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:163    .text.syscfg_high_current_disable:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:168    .text.syscfg_exti_line_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:174    .text.syscfg_exti_line_config:0000000000000000 syscfg_exti_line_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:205    .text.syscfg_exti_line_config:0000000000000018 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:209    .text.syscfg_exti_line_config:000000000000001c $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:290    .text.syscfg_exti_line_config:000000000000005c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:295    .text.syscfg_lock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:301    .text.syscfg_lock_config:0000000000000000 syscfg_lock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:320    .text.syscfg_lock_config:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:325    .text.syscfg_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:331    .text.syscfg_flag_get:0000000000000000 syscfg_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:361    .text.syscfg_flag_get:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:366    .text.syscfg_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:372    .text.syscfg_flag_clear:0000000000000000 syscfg_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:391    .text.syscfg_flag_clear:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:396    .text.syscfg_compensation_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:402    .text.syscfg_compensation_config:0000000000000000 syscfg_compensation_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:431    .text.syscfg_compensation_config:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:436    .text.syscfg_cps_rdy_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:442    .text.syscfg_cps_rdy_flag_get:0000000000000000 syscfg_cps_rdy_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccoLAl1F.s:467    .text.syscfg_cps_rdy_flag_get:0000000000000014 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
