{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751482098166 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751482098171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 15:48:18 2025 " "Processing started: Wed Jul 02 15:48:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751482098171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482098171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482098171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751482099343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vram.v 1 1 " "Found 1 design units, including 1 entities, in source file old/vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "old/VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test_old " "Found entity 1: vga_test_old" {  } { { "old/vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync_old " "Found entity 1: vga_sync_old" {  } { { "old/vga_sync.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file old/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "old/vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "old/ULA.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/uc.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/uc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "old/UC.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/UC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "old/synchronizer.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/saidadados.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/saidadados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDados " "Found entity 1: saidaDados" {  } { { "old/saidaDados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/saidaDados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/red_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/red_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 red_screen_old " "Found entity 1: red_screen_old" {  } { { "old/red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/red_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/random_enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/random_enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_enemy " "Found entity 1: random_enemy" {  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_receiver.sv(11) " "Verilog HDL information at ps2_receiver.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "old/ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ps2_receiver.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751482110467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/ps2_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/ps2_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_receiver_old " "Found entity 1: ps2_receiver_old" {  } { { "old/ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/ps2_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "old/PC.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/mux_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/mux_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Mem " "Found entity 1: mux_Mem" {  } { { "old/mux_Mem.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/mux_Mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/instrucoes_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/instrucoes_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instrucoes_RAM " "Found entity 1: instrucoes_RAM" {  } { { "old/instrucoes_RAM.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/instrucoes_RAM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/game_process.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/game_process.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_process " "Found entity 1: game_process" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file old/framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "old/FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/extensor_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/extensor_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_Bit " "Found entity 1: extensor_Bit" {  } { { "old/extensor_Bit.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/extensor_Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/entradadados.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/entradadados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDados " "Found entity 1: entradaDados" {  } { { "old/entradaDados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/entradaDados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110537 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "old/display7seg.sv " "Can't analyze file -- file old/display7seg.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751482110543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/dados_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/dados_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dados_RAM " "Found entity 1: dados_RAM" {  } { { "old/dados_RAM.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/dados_RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/controle_ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/controle_ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controle_ULA " "Found entity 1: controle_ULA" {  } { { "old/controle_ULA.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/controle_ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482110560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482110560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/contato1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file old/contato1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/contato1.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/contato1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contato1 " "Found entity 1: contato1" {  } { { "old/contato1.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/contato1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "old/bancoregistradores.sv 1 1 " "Found 1 design units, including 1 entities, in source file old/bancoregistradores.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "old/BancoRegistradores.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/BancoRegistradores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula_control " "Found entity 1: ula_control" {  } { { "ula_control.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.sv 1 1 " "Found 1 design units, including 1 entities, in source file teste.sv" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file switch_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 switch_input " "Found entity 1: switch_input" {  } { { "switch_input.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/switch_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/sign_extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_instructions.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_instructions.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_instructions " "Found entity 1: rom_instructions" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "red_screen.sv 1 1 " "Found 1 design units, including 1 entities, in source file red_screen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 red_screen " "Found entity 1: red_screen" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_data.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_data.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_data " "Found entity 1: ram_data" {  } { { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_receiver.sv(13) " "Verilog HDL information at ps2_receiver.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751482111192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_receiver.sv 1 1 " "Found 1 design units, including 1 entities, in source file ps2_receiver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_receiver " "Found entity 1: ps2_receiver" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111197 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "program_counter.sv(37) " "Verilog HDL information at program_counter.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "program_counter.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751482111202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mem " "Found entity 1: mux_mem" {  } { { "mux_mem.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111216 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751482111223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_process.sv 0 0 " "Found 0 design units, including 0 entities, in source file game_process.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_output.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_output.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_output " "Found entity 1: data_output" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482111262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111262 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_sync.v " "Can't analyze file -- file vga_sync.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751482111271 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_test.v " "Can't analyze file -- file vga_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751482111277 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2_receiver.v " "Can't analyze file -- file ps2_receiver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751482111283 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751482111291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file vga_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111291 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751482111296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 0 0 " "Found 0 design units, including 0 entities, in source file framebuffer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111297 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "red_screen.v " "Can't analyze file -- file red_screen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751482111307 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751482111312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 0 0 " "Found 0 design units, including 0 entities, in source file vram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111312 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "game_process.v " "Can't analyze file -- file game_process.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751482111320 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751482111326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_enemy.sv 0 0 " "Found 0 design units, including 0 entities, in source file random_enemy.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111326 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/synchronizer.sv C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/synchronizer.sv " "File \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/synchronizer.sv\" is a duplicate of already analyzed file \"C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/synchronizer.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1751482111332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 0 0 " "Found 0 design units, including 0 entities, in source file synchronizer.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482111332 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "saidaDados.sv(67) " "Verilog HDL or VHDL warning at saidaDados.sv(67): conditional expression evaluates to a constant" {  } { { "old/saidaDados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/saidaDados.sv" 67 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1751482111334 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "data_output.sv(50) " "Verilog HDL or VHDL warning at data_output.sv(50): conditional expression evaluates to a constant" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 50 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1751482111355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751482111845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_inst " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_inst\"" {  } { { "teste.sv" "sync_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_divider_inst " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_divider_inst\"" {  } { { "teste.sv" "clock_divider_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_inst\"" {  } { { "teste.sv" "program_counter_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_input switch_input:switch_input_inst " "Elaborating entity \"switch_input\" for hierarchy \"switch_input:switch_input_inst\"" {  } { { "teste.sv" "switch_input_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_instructions rom_instructions:rom_instructions_inst " "Elaborating entity \"rom_instructions\" for hierarchy \"rom_instructions:rom_instructions_inst\"" {  } { { "teste.sv" "rom_instructions_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111903 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_index rom_instructions.sv(13) " "Verilog HDL or VHDL warning at rom_instructions.sv(13): object \"addr_index\" assigned a value but never read" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482111909 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65 0 199 rom_instructions.sv(26) " "Verilog HDL warning at rom_instructions.sv(26): number of words (65) in memory file does not match the number of elements in the address range \[0:199\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751482111911 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "99 200 399 rom_instructions.sv(28) " "Verilog HDL warning at rom_instructions.sv(28): number of words (99) in memory file does not match the number of elements in the address range \[200:399\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 28 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751482111912 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 400 599 rom_instructions.sv(30) " "Verilog HDL warning at rom_instructions.sv(30): number of words (20) in memory file does not match the number of elements in the address range \[400:599\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751482111913 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 600 799 rom_instructions.sv(32) " "Verilog HDL warning at rom_instructions.sv(32): number of words (20) in memory file does not match the number of elements in the address range \[600:799\]" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751482111914 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom_instructions.sv(10) " "Net \"rom.data_a\" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751482111930 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom_instructions.sv(10) " "Net \"rom.waddr_a\" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751482111930 "|teste|rom_instructions:rom_instructions_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom_instructions.sv(10) " "Net \"rom.we_a\" at rom_instructions.sv(10) has no driver or initial value, using a default initial value '0'" {  } { { "rom_instructions.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/rom_instructions.sv" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751482111930 "|teste|rom_instructions:rom_instructions_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit_inst\"" {  } { { "teste.sv" "control_unit_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file_inst " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file_inst\"" {  } { { "teste.sv" "register_file_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extender sign_extender:sign_extender_inst " "Elaborating entity \"sign_extender\" for hierarchy \"sign_extender:sign_extender_inst\"" {  } { { "teste.sv" "sign_extender_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482111996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_control ula_control:ula_control_inst " "Elaborating entity \"ula_control\" for hierarchy \"ula_control:ula_control_inst\"" {  } { { "teste.sv" "ula_control_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"ula:ula_inst\"" {  } { { "teste.sv" "ula_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112006 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ula.sv(29) " "Verilog HDL Case Statement information at ula.sv(29): all case item expressions in this case statement are onehot" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751482112008 "|teste|ula:ula_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ula.sv(37) " "Verilog HDL Case Statement information at ula.sv(37): all case item expressions in this case statement are onehot" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751482112008 "|teste|ula:ula_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_data ram_data:ram_data_inst " "Elaborating entity \"ram_data\" for hierarchy \"ram_data:ram_data_inst\"" {  } { { "teste.sv" "ram_data_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mem mux_mem:mux_mem_inst " "Elaborating entity \"mux_mem\" for hierarchy \"mux_mem:mux_mem_inst\"" {  } { { "teste.sv" "mux_mem_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_output data_output:data_output_inst " "Elaborating entity \"data_output\" for hierarchy \"data_output:data_output_inst\"" {  } { { "teste.sv" "data_output_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112024 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 data_output.sv(29) " "Verilog HDL assignment warning at data_output.sv(29): truncated value with size 33 to match size of target (32)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112025 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(21) " "Verilog HDL assignment warning at data_output.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112025 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(22) " "Verilog HDL assignment warning at data_output.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112026 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(23) " "Verilog HDL assignment warning at data_output.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112026 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(24) " "Verilog HDL assignment warning at data_output.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112027 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(25) " "Verilog HDL assignment warning at data_output.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112029 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(26) " "Verilog HDL assignment warning at data_output.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112031 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(27) " "Verilog HDL assignment warning at data_output.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112033 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(28) " "Verilog HDL assignment warning at data_output.sv(28): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112034 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 data_output.sv(46) " "Verilog HDL assignment warning at data_output.sv(46): truncated value with size 33 to match size of target (32)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112041 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(38) " "Verilog HDL assignment warning at data_output.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112041 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(39) " "Verilog HDL assignment warning at data_output.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112042 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(40) " "Verilog HDL assignment warning at data_output.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112042 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(41) " "Verilog HDL assignment warning at data_output.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112043 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(42) " "Verilog HDL assignment warning at data_output.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112044 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(43) " "Verilog HDL assignment warning at data_output.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112047 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(44) " "Verilog HDL assignment warning at data_output.sv(44): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112048 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(45) " "Verilog HDL assignment warning at data_output.sv(45): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112050 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 data_output.sv(86) " "Verilog HDL assignment warning at data_output.sv(86): truncated value with size 33 to match size of target (32)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112059 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(78) " "Verilog HDL assignment warning at data_output.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112059 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(79) " "Verilog HDL assignment warning at data_output.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112060 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(80) " "Verilog HDL assignment warning at data_output.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112061 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(81) " "Verilog HDL assignment warning at data_output.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112062 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(82) " "Verilog HDL assignment warning at data_output.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112063 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(83) " "Verilog HDL assignment warning at data_output.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112064 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(84) " "Verilog HDL assignment warning at data_output.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112066 "|teste|data_output:data_output_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_output.sv(85) " "Verilog HDL assignment warning at data_output.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "data_output.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/data_output.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112068 "|teste|data_output:data_output_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:display7seg_inst " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:display7seg_inst\"" {  } { { "teste.sv" "display7seg_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_screen red_screen:rs " "Elaborating entity \"red_screen\" for hierarchy \"red_screen:rs\"" {  } { { "teste.sv" "rs" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112224 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_X_d red_screen.sv(37) " "Verilog HDL or VHDL warning at red_screen.sv(37): object \"inicio_X_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_Y_d red_screen.sv(38) " "Verilog HDL or VHDL warning at red_screen.sv(38): object \"inicio_Y_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_X_d red_screen.sv(39) " "Verilog HDL or VHDL warning at red_screen.sv(39): object \"FB_X_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_Y_d red_screen.sv(40) " "Verilog HDL or VHDL warning at red_screen.sv(40): object \"FB_Y_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 red_screen.sv(44) " "Verilog HDL assignment warning at red_screen.sv(44): truncated value with size 10 to match size of target (8)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 red_screen.sv(45) " "Verilog HDL assignment warning at red_screen.sv(45): truncated value with size 10 to match size of target (9)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.sv(86) " "Verilog HDL assignment warning at red_screen.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.sv(89) " "Verilog HDL assignment warning at red_screen.sv(89): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112227 "|teste|red_screen:rs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_process red_screen:rs\|game_process:game_process " "Elaborating entity \"game_process\" for hierarchy \"red_screen:rs\|game_process:game_process\"" {  } { { "red_screen.sv" "game_process" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(138) " "Verilog HDL assignment warning at game_process.sv(138): truncated value with size 32 to match size of target (2)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112237 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(140) " "Verilog HDL assignment warning at game_process.sv(140): truncated value with size 32 to match size of target (2)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112237 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(142) " "Verilog HDL assignment warning at game_process.sv(142): truncated value with size 32 to match size of target (8)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112237 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(167) " "Verilog HDL assignment warning at game_process.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112237 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(180) " "Verilog HDL assignment warning at game_process.sv(180): truncated value with size 32 to match size of target (26)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112237 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(189) " "Verilog HDL assignment warning at game_process.sv(189): truncated value with size 32 to match size of target (3)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112237 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(191) " "Verilog HDL assignment warning at game_process.sv(191): truncated value with size 32 to match size of target (3)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112237 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(193) " "Verilog HDL assignment warning at game_process.sv(193): truncated value with size 32 to match size of target (26)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(199) " "Verilog HDL assignment warning at game_process.sv(199): truncated value with size 32 to match size of target (3)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(201) " "Verilog HDL assignment warning at game_process.sv(201): truncated value with size 32 to match size of target (26)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(208) " "Verilog HDL assignment warning at game_process.sv(208): truncated value with size 32 to match size of target (8)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(219) " "Verilog HDL assignment warning at game_process.sv(219): truncated value with size 32 to match size of target (8)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(222) " "Verilog HDL assignment warning at game_process.sv(222): truncated value with size 32 to match size of target (26)" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "game_process.sv(231) " "Verilog HDL Case Statement warning at game_process.sv(231): can't check case statement for completeness because the case expression has too many possible states" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 231 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 "|teste|red_screen:rs|game_process:game_process"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vram_enemy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vram_enemy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fb_number " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fb_number\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fb_enemy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fb_enemy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751482112238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_enemy red_screen:rs\|game_process:game_process\|random_enemy:re " "Elaborating entity \"random_enemy\" for hierarchy \"red_screen:rs\|game_process:game_process\|random_enemy:re\"" {  } { { "old/game_process.sv" "re" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112242 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random_enemy.sv(15) " "Verilog HDL assignment warning at random_enemy.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112243 "|teste|red_screen:rs|game_process:game_process|random_enemy:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 random_enemy.sv(19) " "Verilog HDL assignment warning at random_enemy.sv(19): truncated value with size 8 to match size of target (2)" {  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112244 "|teste|red_screen:rs|game_process:game_process|random_enemy:re"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM red_screen:rs\|VRAM:VR " "Elaborating entity \"VRAM\" for hierarchy \"red_screen:rs\|VRAM:VR\"" {  } { { "red_screen.sv" "VR" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\"" {  } { { "old/VRAM.v" "altsyncram_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\"" {  } { { "old/VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Instantiated megafunction \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file framebuffer_red.mif " "Parameter \"init_file\" = \"framebuffer_red.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112384 ""}  } { { "old/VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/VRAM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482112384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9a1 " "Found entity 1: altsyncram_r9a1" {  } { { "db/altsyncram_r9a1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482112472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482112472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9a1 red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated " "Elaborating entity \"altsyncram_r9a1\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482112550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482112550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_r9a1.tdf" "rden_decode" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cnb " "Found entity 1: mux_cnb" {  } { { "db/mux_cnb.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_cnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482112626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482112626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cnb red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|mux_cnb:mux2 " "Elaborating entity \"mux_cnb\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|mux_cnb:mux2\"" {  } { { "db/altsyncram_r9a1.tdf" "mux2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_test vga_test:inst_vga_test " "Elaborating entity \"vga_test\" for hierarchy \"vga_test:inst_vga_test\"" {  } { { "teste.sv" "inst_vga_test" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Inv_VGA_Clk vga_test.sv(32) " "Verilog HDL or VHDL warning at vga_test.sv(32): object \"Inv_VGA_Clk\" assigned a value but never read" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482112833 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Inv_Slow_Clock vga_test.sv(33) " "Verilog HDL or VHDL warning at vga_test.sv(33): object \"Inv_Slow_Clock\" assigned a value but never read" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482112833 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.sv(102) " "Verilog HDL assignment warning at vga_test.sv(102): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112833 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.sv(103) " "Verilog HDL assignment warning at vga_test.sv(103): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112833 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.sv(104) " "Verilog HDL assignment warning at vga_test.sv(104): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751482112833 "|teste|vga_test:inst_vga_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_test:inst_vga_test\|vga_sync:vga_sync_inst " "Elaborating entity \"vga_sync\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\"" {  } { { "vga_test.sv" "vga_sync_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\"" {  } { { "vga_sync.sv" "vga_pll" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\"" {  } { { "old/vga_pll.v" "altpll_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\"" {  } { { "old/vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482112932 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Instantiated megafunction \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 143 " "Parameter \"clk0_divide_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 49 " "Parameter \"clk0_duty_cycle\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 72 " "Parameter \"clk0_multiply_by\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482112932 ""}  } { { "old/vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/vga_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482112932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482113021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482113021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer vga_test:inst_vga_test\|FrameBuffer:FB " "Elaborating entity \"FrameBuffer\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\"" {  } { { "vga_test.sv" "FB" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\"" {  } { { "old/FrameBuffer.v" "altsyncram_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\"" {  } { { "old/FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482113075 ""}  } { { "old/FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/FrameBuffer.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482113075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoj1 " "Found entity 1: altsyncram_aoj1" {  } { { "db/altsyncram_aoj1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482113161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482113161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoj1 vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated " "Elaborating entity \"altsyncram_aoj1\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482113227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482113227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_aoj1.tdf" "decode2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482113300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482113300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_aoj1.tdf" "rden_decode_b" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482113378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482113378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|mux_6nb:mux3 " "Elaborating entity \"mux_6nb\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|mux_6nb:mux3\"" {  } { { "db/altsyncram_aoj1.tdf" "mux3" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_receiver ps2_receiver:PS2 " "Elaborating entity \"ps2_receiver\" for hierarchy \"ps2_receiver:PS2\"" {  } { { "teste.sv" "PS2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482113404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_code ps2_receiver.sv(6) " "Verilog HDL or VHDL warning at ps2_receiver.sv(6): object \"scan_code\" assigned a value but never read" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482113408 "|teste|ps2_receiver:PS2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_ready ps2_receiver.sv(7) " "Verilog HDL or VHDL warning at ps2_receiver.sv(7): object \"scan_ready\" assigned a value but never read" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751482113408 "|teste|ps2_receiver:PS2"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_data:ram_data_inst\|ram_rtl_0 " "Inferred dual-clock RAM node \"ram_data:ram_data_inst\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1751482115568 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ram_data:ram_data_inst\|ram_rtl_1 " "Inferred dual-clock RAM node \"ram_data:ram_data_inst\|ram_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1751482115568 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rom_instructions:rom_instructions_inst\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rom_instructions:rom_instructions_inst\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_data:ram_data_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_data:ram_data_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_data:ram_data_inst\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ram_data:ram_data_inst\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ps2_receiver:PS2\|acoes_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_receiver:PS2\|acoes_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE CPU.teste0.rtl.mif " "Parameter INIT_FILE set to CPU.teste0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751482120162 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120162 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751482120162 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ula:ula_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ula:ula_inst\|Div0\"" {  } { { "ula.sv" "Div0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ula:ula_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula:ula_inst\|Mult0\"" {  } { { "ula.sv" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ram_data:ram_data_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ram_data:ram_data_inst\|Mult2\"" {  } { { "ram_data.sv" "Mult2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ram_data:ram_data_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ram_data:ram_data_inst\|Mult1\"" {  } { { "ram_data.sv" "Mult1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "program_counter:program_counter_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"program_counter:program_counter_inst\|Mult0\"" {  } { { "program_counter.sv" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/program_counter.sv" 59 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod9\"" {  } { { "old/game_process.sv" "Mod9" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 338 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div9\"" {  } { { "old/game_process.sv" "Div9" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div7\"" {  } { { "old/game_process.sv" "Div7" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod5\"" {  } { { "old/game_process.sv" "Mod5" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 306 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div5\"" {  } { { "old/game_process.sv" "Div5" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod3\"" {  } { { "old/game_process.sv" "Mod3" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div3\"" {  } { { "old/game_process.sv" "Div3" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod1\"" {  } { { "old/game_process.sv" "Mod1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div1\"" {  } { { "old/game_process.sv" "Div1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 266 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod7\"" {  } { { "old/game_process.sv" "Mod7" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|Mod0\"" {  } { { "red_screen.sv" "Mod0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|random_enemy:re\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|random_enemy:re\|Mod0\"" {  } { { "old/random_enemy.sv" "Mod0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|random_enemy:re\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|random_enemy:re\|Div0\"" {  } { { "old/random_enemy.sv" "Div0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482120167 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751482120167 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_instructions:rom_instructions_inst\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"rom_instructions:rom_instructions_inst\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482120200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_instructions:rom_instructions_inst\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"rom_instructions:rom_instructions_inst\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_rom_instructions_9e2abac3.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120200 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482120200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bm71 " "Found entity 1: altsyncram_bm71" {  } { { "db/altsyncram_bm71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_bm71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482120278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482120278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_data:ram_data_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482120307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_data:ram_data_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram_data:ram_data_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 800 " "Parameter \"NUMWORDS_B\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120307 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482120307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5d1 " "Found entity 1: altsyncram_i5d1" {  } { { "db/altsyncram_i5d1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_i5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482120386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482120386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_data:ram_data_inst\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482120410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_data:ram_data_inst\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"ram_data:ram_data_inst\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 800 " "Parameter \"NUMWORDS_B\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120410 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482120410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vd1 " "Found entity 1: altsyncram_2vd1" {  } { { "db/altsyncram_2vd1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_2vd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482120491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482120491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_receiver:PS2\|altsyncram:acoes_rtl_0 " "Elaborated megafunction instantiation \"ps2_receiver:PS2\|altsyncram:acoes_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482120521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_receiver:PS2\|altsyncram:acoes_rtl_0 " "Instantiated megafunction \"ps2_receiver:PS2\|altsyncram:acoes_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE CPU.teste0.rtl.mif " "Parameter \"INIT_FILE\" = \"CPU.teste0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120521 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482120521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpv " "Found entity 1: altsyncram_fpv" {  } { { "db/altsyncram_fpv.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_fpv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482120597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482120597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:ula_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ula:ula_inst\|lpm_divide:Div0\"" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482120688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:ula_inst\|lpm_divide:Div0 " "Instantiated megafunction \"ula:ula_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482120688 ""}  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482120688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482120756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482120756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482120792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482120792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482120905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482120905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482121007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482121007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482121091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482121091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:ula_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ula:ula_inst\|lpm_mult:Mult0\"" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:ula_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ula:ula_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121210 ""}  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482121210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482121288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482121288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_data:ram_data_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\"" {  } { { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_data:ram_data_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"ram_data:ram_data_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121320 ""}  } { { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482121320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core ram_data:ram_data_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121473 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder ram_data:ram_data_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ram_data:ram_data_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482121746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482121746 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ram_data:ram_data_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ram_data:ram_data_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482121884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482121884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram_data:ram_data_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs ram_data:ram_data_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_data:ram_data_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ram_data:ram_data_inst\|lpm_mult:Mult1\"" {  } { { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482121961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_data:ram_data_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"ram_data:ram_data_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482121962 ""}  } { { "ram_data.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ram_data.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482121962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8ft " "Found entity 1: mult_8ft" {  } { { "db/mult_8ft.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_8ft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482122038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482122038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod9\"" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 338 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482122105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod9 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122105 ""}  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 338 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482122105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482122178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482122178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482122222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482122222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482122271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482122271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Div9\"" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 330 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482122334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Div9 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122334 ""}  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 330 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482122334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482122407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482122407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod1\"" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 274 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482122943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod1 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122943 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482122943 ""}  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 274 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482122943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Div1\"" {  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 266 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482123037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Div1 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123037 ""}  } { { "old/game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/game_process.sv" 266 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482123037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"red_screen:rs\|lpm_divide:Mod0\"" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482123210 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|lpm_divide:Mod0 " "Instantiated megafunction \"red_screen:rs\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123210 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123210 ""}  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482123210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mcm " "Found entity 1: lpm_divide_mcm" {  } { { "db/lpm_divide_mcm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_mcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_baf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_baf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_baf " "Found entity 1: alt_u_div_baf" {  } { { "db/alt_u_div_baf.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0\"" {  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482123527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123527 ""}  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482123527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0\"" {  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482123814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751482123814 ""}  } { { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751482123814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751482123989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482123989 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula:ula_inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ula:ula_inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } } { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482124481 "|teste|ula:ula_inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula:ula_inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ula:ula_inst\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } } { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482124481 "|teste|ula:ula_inst|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751482124481 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751482124481 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751482126614 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "156 " "Ignored 156 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "156 " "Ignored 156 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1751482126777 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1751482126777 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 76 -1 0 } } { "old/random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/old/random_enemy.sv" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1751482126898 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1751482126898 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\]\[0\] VCC " "Pin \"seg\[7\]\[0\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|seg[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\]\[1\] VCC " "Pin \"seg\[7\]\[1\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|seg[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\]\[2\] VCC " "Pin \"seg\[7\]\[2\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|seg[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\]\[3\] VCC " "Pin \"seg\[7\]\[3\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|seg[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\]\[4\] VCC " "Pin \"seg\[7\]\[4\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|seg[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\]\[5\] VCC " "Pin \"seg\[7\]\[5\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|seg[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync VCC " "Pin \"vga_sync\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751482136154 "|teste|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751482136154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751482136607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "45 " "45 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751482144270 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[4\]~24 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[4\]~24\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[4\]~24" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482144324 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[3\]~26 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[3\]~26\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[3\]~26" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482144324 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[2\]~28 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[2\]~28\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[2\]~28" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482144324 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[1\]~30 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[1\]~30\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[1\]~30" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482144324 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_32_result_int\[0\]~32 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_32_result_int\[0\]~32\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_32_result_int\[0\]~32" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751482144324 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1751482144324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482144651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751482145639 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751482145639 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8834 " "Implemented 8834 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751482146292 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751482146292 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8508 " "Implemented 8508 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751482146292 ""} { "Info" "ICUT_CUT_TM_RAMS" "199 " "Implemented 199 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751482146292 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1751482146292 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1751482146292 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751482146292 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751482146385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 15:49:06 2025 " "Processing ended: Wed Jul 02 15:49:06 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751482146385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751482146385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751482146385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751482146385 ""}
