#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x121e0f0e0 .scope module, "devision_tb" "devision_tb" 2 4;
 .timescale -9 -9;
v0x121e2cc70_0 .var "a", 15 0;
v0x121e2cd40_0 .var "b", 15 0;
v0x121e2cdd0_0 .var "clk", 0 0;
v0x121e2ce80_0 .net "done", 0 0, v0x121e2c7a0_0;  1 drivers
v0x121e2cf30_0 .net "remainder", 15 0, v0x121e2c840_0;  1 drivers
v0x121e2d000_0 .var "rst", 0 0;
v0x121e2d0b0_0 .var "start", 0 0;
v0x121e2d160_0 .net "y", 15 0, v0x121e2cb40_0;  1 drivers
E_0x121e1be80 .event anyedge, v0x121e2c7a0_0;
S_0x121e077d0 .scope module, "uut" "devision_seq" 2 15, 3 7 0, S_0x121e0f0e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 16 "a";
    .port_info 5 /INPUT 16 "b";
    .port_info 6 /OUTPUT 16 "y";
    .port_info 7 /OUTPUT 16 "remainder";
P_0x121e10970 .param/l "WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
v0x121e0f250_0 .var "Ra", 31 0;
v0x121e2c3c0_0 .var "Rb", 15 0;
v0x121e2c460_0 .var "Rc", 15 0;
v0x121e2c4f0_0 .net "a", 15 0, v0x121e2cc70_0;  1 drivers
v0x121e2c580_0 .net "b", 15 0, v0x121e2cd40_0;  1 drivers
v0x121e2c650_0 .net "clk", 0 0, v0x121e2cdd0_0;  1 drivers
v0x121e2c6f0_0 .var "count", 5 0;
v0x121e2c7a0_0 .var "done", 0 0;
v0x121e2c840_0 .var "remainder", 15 0;
v0x121e2c950_0 .net "rst", 0 0, v0x121e2d000_0;  1 drivers
v0x121e2c9f0_0 .net "start", 0 0, v0x121e2d0b0_0;  1 drivers
v0x121e2ca90_0 .var "state", 1 0;
v0x121e2cb40_0 .var "y", 15 0;
E_0x121e0f7e0 .event posedge, v0x121e2c950_0, v0x121e2c650_0;
    .scope S_0x121e077d0;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x121e2ca90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2c7a0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x121e077d0;
T_1 ;
    %wait E_0x121e0f7e0;
    %load/vec4 v0x121e2c950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x121e2ca90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x121e2c7a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e2cb40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e2c840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x121e0f250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e2c3c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x121e2c460_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x121e2ca90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x121e2c6f0_0, 0;
    %load/vec4 v0x121e2c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x121e2c4f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x121e0f250_0, 0, 32;
    %load/vec4 v0x121e2c580_0;
    %store/vec4 v0x121e2c3c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x121e2c460_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x121e2ca90_0, 0;
T_1.6 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x121e2c6f0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x121e0f250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x121e0f250_0, 0, 32;
    %load/vec4 v0x121e2c460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x121e2c460_0, 0, 16;
    %load/vec4 v0x121e2c3c0_0;
    %load/vec4 v0x121e0f250_0;
    %parti/s 16, 16, 6;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0x121e0f250_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x121e2c3c0_0;
    %sub;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x121e0f250_0, 4, 16;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x121e2c460_0, 4, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x121e2c460_0, 4, 1;
T_1.11 ;
    %load/vec4 v0x121e2c6f0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x121e2c6f0_0, 0;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x121e2c460_0;
    %store/vec4 v0x121e2cb40_0, 0, 16;
    %load/vec4 v0x121e0f250_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x121e2c840_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x121e2ca90_0, 0;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x121e2c7a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x121e2ca90_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x121e0f0e0;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x121e0f0e0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2cdd0_0, 0, 1;
T_2.0 ;
    %delay 10, 0;
    %load/vec4 v0x121e2cdd0_0;
    %inv;
    %store/vec4 v0x121e2cdd0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x121e0f0e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d0b0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x121e2cc70_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x121e2cd40_0, 0, 16;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x121e2cc70_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x121e2cd40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d0b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d0b0_0, 0, 1;
T_3.0 ;
    %load/vec4 v0x121e2ce80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.1, 6;
    %wait E_0x121e1be80;
    %jmp T_3.0;
T_3.1 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x121e2cc70_0, 0, 16;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x121e2cd40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d0b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d0b0_0, 0, 1;
T_3.2 ;
    %load/vec4 v0x121e2ce80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.3, 6;
    %wait E_0x121e1be80;
    %jmp T_3.2;
T_3.3 ;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d000_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1234, 0, 16;
    %store/vec4 v0x121e2cc70_0, 0, 16;
    %pushi/vec4 56, 0, 16;
    %store/vec4 v0x121e2cd40_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x121e2d0b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x121e2d0b0_0, 0, 1;
T_3.4 ;
    %load/vec4 v0x121e2ce80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_3.5, 6;
    %wait E_0x121e1be80;
    %jmp T_3.4;
T_3.5 ;
    %delay 100, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./test/devision_tb.v";
    "/Users/baijiale/Documents/Code/fpga-design-uestc/stage1/task6_uart/mod/devision.v";
