-i ./src/tb
-i ./src/tb/riscv_decoder_uvm/uvc
-i ./src/tb/riscv_decoder_uvm/uvc/riscv_decoder_agent
-i ./src/tb/riscv_decoder_uvm/env
-i ./src/tb/riscv_decoder_uvm/tests
-i ./src/tb/riscv_decoder_uvm/sequences
-i ./src/rtl
-i ./src/rtl/include
-i ./src/rtl/core
-i ./src/rtl/core/
-i ./src/rtl/core/arith
-i ./src/rtl/core/decoder
./src/rtl/include/riscv_opcodes.svh
./src/rtl/include/param_defs.sv
./src/rtl/include/instr_defs.sv
./src/rtl/core/decoder/riscv_decoder.sv
./src/rtl/core/decoder/riscv_decoder_j.sv
./src/rtl/core/decoder/riscv_decoder_gpr.sv
./src/rtl/core/decoder/riscv_decoder_ctl_imm.sv
./src/rtl/core/decoder/riscv_decoder_br.sv
./src/rtl/core/decoder/riscv_decoder_j_no_rr.sv
./src/rtl/core/decoder/riscv_decoder_j_no_rr_imm.sv
./src/rtl/core/reg_file.sv
./src/rtl/core/riscv_core.sv
./src/rtl/core/arith/alu.sv
./src/rtl/core/ifu/if_stage.sv
./src/rtl/core/id_stage_0.sv
./src/rtl/core/id_stage_1.sv
./src/rtl/core/ex_stage.sv
./src/rtl/core/mem_stage.sv
./src/dpi/svdpi_pkg.sv
./src/tb/riscv_decoder_uvm/uvc/riscv_decoder_pkg.sv 
./src/tb/riscv_decoder_uvm/env/riscv_decoder_ref_model_pkg.sv 
./src/tb/riscv_decoder_uvm/env/riscv_decoder_env_pkg.sv
./src/tb/riscv_decoder_uvm/sequences/riscv_decoder_seq_list.sv 
./src/tb/riscv_decoder_uvm/tests/riscv_decoder_test_list.sv 
./src/tb/riscv_decoder_uvm/top/riscv_decoder_if.sv
./src/tb/riscv_decoder_uvm/top/tb_riscv_decoder.sv
-i ./src/tb/uvm_top/tb/include/
-i ./src/tb/uvm_top/tb/riscv_core/sv
-i ./src/tb/uvm_top/tb/top/sv
-i ./src/tb/uvm_top/tb/top_test/sv
-i ./src/tb/uvm_top/tb/top_tb/sv
-i ./third_party/syoscb-1.0.2.4/src
./src/tb/uvm_top/tb/riscv_core/sv/riscv_core_pkg.sv
./src/tb/uvm_top/tb/riscv_core/sv/riscv_core_if.sv
./third_party/syoscb-1.0.2.4/src/pk_syoscb.sv
./src/tb/uvm_top/tb/top/sv/top_pkg.sv
./src/tb/uvm_top/tb/top_test/sv/top_test_pkg.sv
./src/tb/uvm_top/tb/top_test/sv/top_test.sv
./src/tb/uvm_top/tb/top_tb/sv/top_th.sv
./src/tb/uvm_top/tb/top_tb/sv/top_tb.sv
