#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Nov 11 11:00:51 2018
# Process ID: 18008
# Current directory: C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3292 C:\github\Senior-Project-Vivado\INTERRUPT_DRIVER\INTERRUPT_DRIVER.xpr
# Log file: C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/vivado.log
# Journal file: C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/Derek/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Derek/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/../AppData/Roaming/Xilinx/Vivado/users/taysm/onedrive/documents/github/senior-project-vivado/interrupt_driver', nor could it be found using path 'C:/Users/Derek/AppData/Roaming/Xilinx/Vivado/users/taysm/onedrive/documents/github/senior-project-vivado/interrupt_driver'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:AppData/Roaming/Xilinx/Vivado/users/taysm/onedrive/documents/github/senior-project-vivado/interrupt_driver'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interrupt_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interrupt_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fe2a9ccaf4ee4f8f9c98fd4f15bc26a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interrupt_sim_behav xil_defaultlib.interrupt_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.interrupt
Compiling module xil_defaultlib.interrupt_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot interrupt_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim/xsim.dir/interrupt_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim/xsim.dir/interrupt_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 11 11:02:53 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 11 11:02:53 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interrupt_sim_behav -key {Behavioral:sim_1:Functional:interrupt_sim} -tclbatch {interrupt_sim.tcl} -view {C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg
source interrupt_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interrupt_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 878.191 ; gain = 16.844
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interrupt_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interrupt_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fe2a9ccaf4ee4f8f9c98fd4f15bc26a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interrupt_sim_behav xil_defaultlib.interrupt_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.interrupt
Compiling module xil_defaultlib.interrupt_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot interrupt_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "interrupt_sim_behav -key {Behavioral:sim_1:Functional:interrupt_sim} -tclbatch {interrupt_sim.tcl} -view {C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg
source interrupt_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'interrupt_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interrupt_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interrupt_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fe2a9ccaf4ee4f8f9c98fd4f15bc26a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interrupt_sim_behav xil_defaultlib.interrupt_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 907.883 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'interrupt_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj interrupt_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fe2a9ccaf4ee4f8f9c98fd4f15bc26a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot interrupt_sim_behav xil_defaultlib.interrupt_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.interrupt
Compiling module xil_defaultlib.interrupt_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot interrupt_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
save_wave_config {C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg}
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-4308] Project file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File '../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File '../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File '../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_testbench (Test Bench)': File '../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
set_property type unknown [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
ipx::add_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v -of_objects [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.srcs/sim_1/new/interrupt_sim.v [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
ipx::remove_file ../../../../../../../Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/INTERRUPT_DRIVER/interrupt_sim_behav.wcfg [ipx::get_file_groups xilinx_testbench -of_objects [ipx::current_core]]
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'
close_project
open_project C:/github/Senior-Project-Vivado/mean_machine/mean_machine.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/mean_machine' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new/component.xml' ignored by IP packager.
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new/component.xml' ignored by IP packager.
INFO: [IP_Flow 7-560]  
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'
close_project
open_project C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Sout_Module' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/component.xml' ignored by IP packager.
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Derek/Documents/GitHub/Senior-Project-Vivado/driver_module' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'driver_block_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
driver_block_design_mean_machine_module_0_0
driver_block_design_interrupt_0_0

update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
Adding cell -- xilinx.com:user:mean_machine_module:1.0 - mean_machine_module_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_1
Adding cell -- xilinx.com:user:interrupt:1.0 - interrupt_0
Successfully read diagram <driver_block_design> from BD file <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1065.738 ; gain = 83.844
report_ip_status -name ip_status 
upgrade_ip [get_ips  {driver_block_design_mean_machine_module_0_0 driver_block_design_interrupt_0_0}] -log ip_upgrade.log
Upgrading 'C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd'
INFO: [IP_Flow 19-3422] Upgraded driver_block_design_interrupt_0_0 (interrupt_v1_0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'reset' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'driver_block_design_interrupt_0_0'.
WARNING: [IP_Flow 19-4698] Upgrade has added port 'reset'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'driver_block_design_interrupt_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3422] Upgraded driver_block_design_mean_machine_module_0_0 (mean_machine_module_v1_0 1.0) from revision 2 to revision 3
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'driver_block_design_interrupt_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/github/Senior-Project-Vivado/driver_module/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/ui/bd_af2758e7.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/Senior-Project-Vivado/driver_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {driver_block_design_mean_machine_module_0_0 driver_block_design_interrupt_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
WARNING: [BD 41-927] Following properties on pin /sout_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /sout_module_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/interrupt_0/reset

Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/sim/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hdl/driver_block_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mean_machine_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_0 .
Exporting to file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.hwdef
catch { config_ip_cache -export [get_ips -all driver_block_design_mean_machine_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_interrupt_0_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
launch_runs -jobs 8 {driver_block_design_mean_machine_module_0_0_synth_1 driver_block_design_interrupt_0_0_synth_1}
[Sun Nov 11 11:18:46 2018] Launched driver_block_design_mean_machine_module_0_0_synth_1, driver_block_design_interrupt_0_0_synth_1...
Run output will be captured here:
driver_block_design_mean_machine_module_0_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_mean_machine_module_0_0_synth_1/runme.log
driver_block_design_interrupt_0_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_interrupt_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -directory C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_ports reset_0] [get_bd_pins interrupt_0/reset]
ipx::package_project -root_dir C:/github/Senior-Project-Vivado/ip_repo/DRIVER -vendor xilinx.com -library user -taxonomy /UserIP -module driver_block_design -import_files -force
WARNING: [BD 41-927] Following properties on pin /sout_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /sout_module_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/ui/bd_af2758e7.ui> 
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/sim/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hdl/driver_block_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mean_machine_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_0 .
Exporting to file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.hwdef
WARNING: [IP_Flow 19-4963] driver_block_design_mean_machine_module_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:arty-z7-20:part0:1.0'
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK.CLK_0': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3157] Bus Interface 'RST.RESET_0': Bus parameter POLARITY is ACTIVE_LOW but port 'reset_0' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'
close_project
open_project C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Vision_Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'VISION.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
VISION_driver_block_design_0_0

open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.719 ; gain = 63.480
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - driver_block_design_0_bram
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - driver_block_design_0_bram_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:user:driver_block_design:1.0 - driver_block_design_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <VISION> from BD file <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1355.137 ; gain = 66.121
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
Upgrading 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd'
INFO: [IP_Flow 19-1972] Upgraded VISION_driver_block_design_0_0 from driver_block_design_v1_0 1.0 to driver_block_design_v1_0 1.0
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/Senior-Project-Vivado/Vision_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Device 21-403] Loading part xc7z020clg400-1
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_0/SLOT_0_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_0/SLOT_1_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
generate_target: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1879.914 ; gain = 501.316
catch { config_ip_cache -export [get_ips -all VISION_driver_block_design_0_0] }
catch { config_ip_cache -export [get_ips -all VISION_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 42.355 MB.
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
launch_runs -jobs 8 VISION_driver_block_design_0_0_synth_1
[Sun Nov 11 11:24:02 2018] Launched VISION_driver_block_design_0_0_synth_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { driver_block_design_0_data_in_0 } ]
disconnect_bd_intf_net [get_bd_intf_net driver_block_design_0_data_in_0] [get_bd_intf_pins system_ila_0/SLOT_0_BRAM]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'BRAM utilization count(C_BRAM_CNT)' with value '187' for BD Cell 'system_ila_0'. The maximum BRAM utilization cannot exceed 140 BRAMs in this device
INFO: [IP_Flow 19-3438] Customization errors found on 'system_ila_0'. Restoring to previous valid configuration.
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]'
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_intf_nets { driver_block_design_0_data_in_1 } ]
disconnect_bd_intf_net [get_bd_intf_net driver_block_design_0_data_in_1] [get_bd_intf_pins system_ila_0/SLOT_1_BRAM]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {200}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
set_property HDL_ATTRIBUTE.DEBUG false [get_bd_nets { processing_system7_0_FCLK_CLK0 } ]
disconnect_bd_net [get_bd_net processing_system7_0_FCLK_CLK0] [get_bd_pins system_ila_0/probe6]
apply_bd_automation -rule xilinx.com:bd_rule:resize [get_bd_cells system_ila_0]
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_EN_CLK1_PORT {0}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1684] Pin /processing_system7_0/FCLK_CLK1 is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins system_ila_0/clk]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {rst_ps7_0_100M_peripheral_aresetn }]
true
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Re-customizing System ILA block '/system_ila_0' to mode NATIVE, with 0 new slot interface pins and 1 new probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /rst_ps7_0_100M_peripheral_aresetn, to System ILA probe pin /system_ila_0/probe6 for debug.
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
reset_run synth_1
reset_run VISION_processing_system7_0_0_synth_1
reset_run VISION_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 42.585 MB.
[Sun Nov 11 11:35:50 2018] Launched VISION_processing_system7_0_0_synth_1, VISION_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
VISION_processing_system7_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_processing_system7_0_0_synth_1/runme.log
VISION_system_ila_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1/runme.log
synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1/runme.log
[Sun Nov 11 11:35:50 2018] Launched impl_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 2383.078 ; gain = 191.148
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

launch_sdk -workspace C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_project C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2476.242 ; gain = 90.965
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.sdk -hwspec C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.sdk -hwspec C:/Users/Derek/Desktop/Vivado/BRAM_TEST/BRAM_TEST.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
close_project
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z020 (JTAG device index = 1) and the probes file(s) C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx.
 The device core at location uuid_DCDB34E9ACF758079657EAE36BE7A862, has 15 ILA Input port(s), but the core in the probes file(s) have 7 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z020 (JTAG device index = 1) and the probes file(s) C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx.
 The device core at location uuid_DCDB34E9ACF758079657EAE36BE7A862, has 15 ILA Input port(s), but the core in the probes file(s) have 7 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_bram_ctrl_0_0/VISION_axi_bram_ctrl_0_0.dcp' for cell 'VISION_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_bram_ctrl_0_1/VISION_axi_bram_ctrl_0_1.dcp' for cell 'VISION_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_cdma_0_0/VISION_axi_cdma_0_0.dcp' for cell 'VISION_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0.dcp' for cell 'VISION_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/VISION_axi_smc_0.dcp' for cell 'VISION_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/VISION_driver_block_design_0_0.dcp' for cell 'VISION_i/driver_block_design_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_bram_0/VISION_driver_block_design_0_bram_0.dcp' for cell 'VISION_i/driver_block_design_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_bram_0_0/VISION_driver_block_design_0_bram_0_0.dcp' for cell 'VISION_i/driver_block_design_0_bram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_processing_system7_0_0/VISION_processing_system7_0_0.dcp' for cell 'VISION_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0.dcp' for cell 'VISION_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/VISION_system_ila_0_0.dcp' for cell 'VISION_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_xbar_0/VISION_xbar_0.dcp' for cell 'VISION_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0.dcp' for cell 'VISION_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: VISION_i/system_ila_0/inst/ila_lib UUID: dcdb34e9-acf7-5807-9657-eae36be7a862 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_processing_system7_0_0/VISION_processing_system7_0_0.xdc] for cell 'VISION_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_processing_system7_0_0/VISION_processing_system7_0_0.xdc] for cell 'VISION_i/processing_system7_0/inst'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_cdma_0_0/VISION_axi_cdma_0_0.xdc] for cell 'VISION_i/axi_cdma_0/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_cdma_0_0/VISION_axi_cdma_0_0.xdc] for cell 'VISION_i/axi_cdma_0/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0_board.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0_board.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0_board.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0_board.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0_board.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0_board.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/constrs_1/new/arty_z7_constraints.xdc]
Finished Parsing XDC File [C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/constrs_1/new/arty_z7_constraints.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 442 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 56 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 375 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 11 instances

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 3928.465 ; gain = 845.328
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_bram_ctrl_0_0/VISION_axi_bram_ctrl_0_0.dcp' for cell 'VISION_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_bram_ctrl_0_1/VISION_axi_bram_ctrl_0_1.dcp' for cell 'VISION_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_cdma_0_0/VISION_axi_cdma_0_0.dcp' for cell 'VISION_i/axi_cdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0.dcp' for cell 'VISION_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/VISION_axi_smc_0.dcp' for cell 'VISION_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_0/VISION_driver_block_design_0_0.dcp' for cell 'VISION_i/driver_block_design_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_bram_0/VISION_driver_block_design_0_bram_0.dcp' for cell 'VISION_i/driver_block_design_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_driver_block_design_0_bram_0_0/VISION_driver_block_design_0_bram_0_0.dcp' for cell 'VISION_i/driver_block_design_0_bram_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_processing_system7_0_0/VISION_processing_system7_0_0.dcp' for cell 'VISION_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0.dcp' for cell 'VISION_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/VISION_system_ila_0_0.dcp' for cell 'VISION_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_xbar_0/VISION_xbar_0.dcp' for cell 'VISION_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0.dcp' for cell 'VISION_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 607 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: VISION_i/system_ila_0/inst/ila_lib UUID: dcdb34e9-acf7-5807-9657-eae36be7a862 
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
WARNING: [Chipscope 16-359] Could not find a valid clock port for hub dbg_hub. C_CLK_INPUT_FREQ_HZ will get an empty value in the LTX file
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_processing_system7_0_0/VISION_processing_system7_0_0.xdc] for cell 'VISION_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_processing_system7_0_0/VISION_processing_system7_0_0.xdc] for cell 'VISION_i/processing_system7_0/inst'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_cdma_0_0/VISION_axi_cdma_0_0.xdc] for cell 'VISION_i/axi_cdma_0/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_cdma_0_0/VISION_axi_cdma_0_0.xdc] for cell 'VISION_i/axi_cdma_0/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0_board.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0_board.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/ip/ip_1/bd_a547_psr_aclk_0.xdc] for cell 'VISION_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0_board.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0_board.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_rst_ps7_0_100M_0/VISION_rst_ps7_0_100M_0.xdc] for cell 'VISION_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0_board.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0_board.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_gpio_0_0/VISION_axi_gpio_0_0.xdc] for cell 'VISION_i/axi_gpio_0/U0'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'VISION_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/constrs_1/new/arty_z7_constraints.xdc]
Finished Parsing XDC File [C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/constrs_1/new/arty_z7_constraints.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'VISION_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 442 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 56 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 375 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 11 instances

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 4003.625 ; gain = 72.480
write_debug_probes VISION_wrapper.ltx
INFO: [Timing 38-35] Done setting XDC timing constraints.
c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/VISION_wrapper.ltx
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1973] Mismatch between the design programmed into the device xc7z020 (JTAG device index = 1) and the probes file(s) C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx.
 The device core at location uuid_DCDB34E9ACF758079657EAE36BE7A862, has 15 ILA Input port(s), but the core in the probes file(s) have 7 ILA Input port(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_0_BRAM_en_1 was not found in the design.
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_0_BRAM_rst_1 was not found in the design.
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_0_BRAM_dout_1 was not found in the design.
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_0_BRAM_addr_1 was not found in the design.
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_1_BRAM_en_1 was not found in the design.
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_1_BRAM_rst_1 was not found in the design.
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_1_BRAM_dout_1 was not found in the design.
WARNING: Simulation object VISION_i/system_ila_0/inst/SLOT_1_BRAM_addr_1 was not found in the design.
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
ERROR: [Xicom 50-38] xicom: Corrupt data read from ILA core. Make sure design timing requirements are met. Try a slower target connection speed
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 11:55:11
ERROR: [Common 17-39] 'run_hw_ila' failed due to earlier errors.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
ERROR: [Xicom 50-38] xicom: Corrupt data read from ILA core. Make sure design timing requirements are met. Try a slower target connection speed
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 11:55:19
ERROR: [Common 17-39] 'run_hw_ila' failed due to earlier errors.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
ERROR: [Xicom 50-38] xicom: Corrupt data read from ILA core. Make sure design timing requirements are met. Try a slower target connection speed
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 11:55:24
ERROR: [Common 17-39] 'run_hw_ila' failed due to earlier errors.
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 11:55:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 11:55:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 11:56:17
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 11:56:17
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
current_project Vision_Project
close_project
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_1
Adding cell -- xilinx.com:user:interrupt:1.0 - interrupt_0
Adding cell -- xilinx.com:user:mean_machine_module:1.0 - mean_machine_module_0
Successfully read diagram <driver_block_design> from BD file <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd>
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset_0]
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
ipx::package_project -root_dir C:/github/Senior-Project-Vivado/ip_repo/DRIVER -vendor xilinx.com -library user -taxonomy /UserIP -module driver_block_design -import_files -force
WARNING: [BD 41-927] Following properties on pin /sout_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /sout_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /sout_module_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /sout_module_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /interrupt_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /interrupt_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /mean_machine_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /mean_machine_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/sim/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hdl/driver_block_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mean_machine_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_0 .
Exporting to file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.hwdef
WARNING: [IP_Flow 19-4963] driver_block_design_mean_machine_module_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:arty-z7-20:part0:1.0'
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK.CLK_0': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'
close_project
open_project C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'VISION.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
VISION_driver_block_design_0_0

open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4051.496 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_cdma:4.1 - axi_cdma_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - driver_block_design_0_bram
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - driver_block_design_0_bram_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:user:driver_block_design:1.0 - driver_block_design_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <VISION> from BD file <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd>
disconnect_bd_net /rst_ps7_0_100M_peripheral_aresetn [get_bd_pins driver_block_design_0/reset_0]
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
Upgrading 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded VISION_driver_block_design_0_0 from driver_block_design_v1_0 1.0 to driver_block_design_v1_0 1.0
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/Senior-Project-Vivado/Vision_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/driver_block_design_0/reset_0

Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 4088.000 ; gain = 36.504
catch { config_ip_cache -export [get_ips -all VISION_driver_block_design_0_0] }
catch { config_ip_cache -export [get_ips -all VISION_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 49.985 MB.
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
launch_runs -jobs 8 VISION_driver_block_design_0_0_synth_1
[Sun Nov 11 12:04:05 2018] Launched VISION_driver_block_design_0_0_synth_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
connect_bd_net [get_bd_pins rst_ps7_0_100M/peripheral_reset] [get_bd_pins driver_block_design_0/reset_0]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {rst_ps7_0_100M_peripheral_reset }]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_nets rst_ps7_0_100M_peripheral_reset] {PROBE_TYPE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Re-customizing System ILA block '/system_ila_0' to mode NATIVE, with 0 new slot interface pins and 1 new probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting net /rst_ps7_0_100M_peripheral_reset, to System ILA probe pin /system_ila_0/probe7 for debug.
endgroup
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1

reset_run VISION_system_ila_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 50.214 MB.
[Sun Nov 11 12:07:51 2018] Launched VISION_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
VISION_system_ila_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1/runme.log
synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1/runme.log
[Sun Nov 11 12:07:51 2018] Launched impl_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 4202.992 ; gain = 113.906
report_ip_status -name ip_status 
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 12:14:48
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 12:14:48
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
delete_bd_objs [get_bd_cells axi_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
delete_bd_objs [get_bd_cells clk_wiz_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins driver_block_design_0/clk_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins driver_block_design_0/clk_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_1
Adding cell -- xilinx.com:user:interrupt:1.0 - interrupt_0
Adding cell -- xilinx.com:user:mean_machine_module:1.0 - mean_machine_module_0
Successfully read diagram <driver_block_design> from BD file <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd>
set_property CONFIG.FREQ_HZ 50000000 [get_bd_ports clk_0]
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
close_project
open_project C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/INTERRUPT_DRIVER.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/../AppData/Roaming/Xilinx/Vivado/users/taysm/onedrive/documents/github/senior-project-vivado/interrupt_driver'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:AppData/Roaming/Xilinx/Vivado/users/taysm/onedrive/documents/github/senior-project-vivado/interrupt_driver'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER/component.xml' ignored by IP packager.
ipx::infer_bus_interface clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_1
Adding cell -- xilinx.com:user:interrupt:1.0 - interrupt_0
Adding cell -- xilinx.com:user:mean_machine_module:1.0 - mean_machine_module_0
Successfully read diagram <driver_block_design> from BD file <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd>
reset_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
export_ip_user_files -of_objects  [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
generate_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
WARNING: [BD 41-927] Following properties on pin /sout_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /sout_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /sout_module_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /sout_module_1/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /interrupt_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /interrupt_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /mean_machine_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /mean_machine_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/sim/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hdl/driver_block_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mean_machine_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_0 .
Exporting to file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.hwdef
catch { config_ip_cache -export [get_ips -all driver_block_design_mean_machine_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_1_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_xlconstant_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP driver_block_design_xlconstant_0_0, cache-ID = 63517018707a66f0; cache size = 0.363 MB.
catch { config_ip_cache -export [get_ips -all driver_block_design_interrupt_0_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
launch_runs -jobs 8 {driver_block_design_mean_machine_module_0_0_synth_1 driver_block_design_sout_module_0_0_synth_1 driver_block_design_sout_module_1_0_synth_1 driver_block_design_interrupt_0_0_synth_1}
[Sun Nov 11 12:33:09 2018] Launched driver_block_design_mean_machine_module_0_0_synth_1, driver_block_design_sout_module_0_0_synth_1, driver_block_design_sout_module_1_0_synth_1, driver_block_design_interrupt_0_0_synth_1...
Run output will be captured here:
driver_block_design_mean_machine_module_0_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_mean_machine_module_0_0_synth_1/runme.log
driver_block_design_sout_module_0_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_sout_module_0_0_synth_1/runme.log
driver_block_design_sout_module_1_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_sout_module_1_0_synth_1/runme.log
driver_block_design_interrupt_0_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_interrupt_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -directory C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/github/Senior-Project-Vivado/ip_repo/DRIVER -vendor xilinx.com -library user -taxonomy /UserIP -module driver_block_design -import_files -force
INFO: [BD 41-1637] Generated targets are already up-to-date for bd-design 'driver_block_design' - hence not re-generating.
WARNING: [IP_Flow 19-4963] driver_block_design_mean_machine_module_0_0 has board value specified. The packaged IP will be restricted to usage with board 'digilentinc.com:arty-z7-20:part0:1.0'
WARNING: [IP_Flow 19-3153] Bus Interface 'CLK.CLK_0': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
ipx::save_core [ipx::find_open_core xilinx.com:user:driver_block_design:1.0]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'
close_project
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
Upgrading 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded VISION_driver_block_design_0_0 from driver_block_design_v1_0 1.0 to driver_block_design_v1_0 1.0
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/Senior-Project-Vivado/Vision_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/driver_block_design_0/clk_0

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (50 MHz)" }  [get_bd_pins driver_block_design_0/clk_0]
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1

reset_run VISION_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_processing_system7_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1343] Reset pin /driver_block_design_0/reset_0 (associated clock /driver_block_design_0/clk_0) is connected to reset source /rst_ps7_0_100M/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 56.974 MB.
[Sun Nov 11 12:47:39 2018] Launched VISION_processing_system7_0_0_synth_1, VISION_driver_block_design_0_0_synth_1, synth_1...
Run output will be captured here:
VISION_processing_system7_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_processing_system7_0_0_synth_1/runme.log
VISION_driver_block_design_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/runme.log
synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1/runme.log
[Sun Nov 11 12:47:39 2018] Launched impl_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 4740.613 ; gain = 158.430
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 12:54:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 12:54:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 12:54:10
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 12:54:10
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
report_ip_status -name ip_status 
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 12:55:13
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 12:55:13
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 13:05:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 13:05:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A703B2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 13:09:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 13:09:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A703B2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A703B2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A703B2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
startgroup
set_property -dict [list CONFIG.C_TRIGIN_EN {true}] [get_bd_cells system_ila_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {2} CONFIG.DIN_FROM {2} CONFIG.DIN_WIDTH {3} CONFIG.DIN_FROM {2} CONFIG.DOUT_WIDTH {1}] [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins system_ila_0/TRIG_IN_trig]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_0/TRIG_IN_trig is being overridden by the user. This pin will not be connected as a part of interface connection TRIG_IN
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1

reset_run VISION_system_ila_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1343] Reset pin /driver_block_design_0/reset_0 (associated clock /driver_block_design_0/clk_0) is connected to reset source /rst_ps7_0_100M/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 57.977 MB.
[Sun Nov 11 13:17:25 2018] Launched VISION_system_ila_0_0_synth_1, VISION_xlslice_0_0_synth_1, synth_1...
Run output will be captured here:
VISION_system_ila_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1/runme.log
VISION_xlslice_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_xlslice_0_0_synth_1/runme.log
synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1/runme.log
[Sun Nov 11 13:17:25 2018] Launched impl_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 4952.723 ; gain = 170.430
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1

reset_run VISION_system_ila_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1

set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {driver_block_design_0_data_in_0 }]
true
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {driver_block_design_0_data_in_1 }]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_0] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_1] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode INTERFACE, 2 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK1 to the following sink clock pins :
/system_ila_1/clk
Debug Automation : Connecting interface connection /driver_block_design_0_data_in_0, to System ILA slot interface pin /system_ila_1/SLOT_0_BRAM for debug.
Debug Automation : Connecting interface connection /driver_block_design_0_data_in_1, to System ILA slot interface pin /system_ila_1/SLOT_1_BRAM for debug.
endgroup
delete_bd_objs [get_bd_cells system_ila_1]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_0] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_1] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_1' with mode INTERFACE, 2 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK1 to the following sink clock pins :
/system_ila_1/clk
Debug Automation : Connecting interface connection /driver_block_design_0_data_in_0, to System ILA slot interface pin /system_ila_1/SLOT_0_BRAM for debug.
Debug Automation : Connecting interface connection /driver_block_design_0_data_in_1, to System ILA slot interface pin /system_ila_1/SLOT_1_BRAM for debug.
endgroup
startgroup
set_property -dict [list CONFIG.C_TRIGIN_EN {true}] [get_bd_cells system_ila_1]
endgroup
connect_bd_net [get_bd_pins system_ila_1/TRIG_IN_trig] [get_bd_pins system_ila_1/TRIG_IN_ack]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_1/TRIG_IN_trig is being overridden by the user. This pin will not be connected as a part of interface connection TRIG_IN
WARNING: [BD 41-1306] The connection to interface pin /system_ila_1/TRIG_IN_ack is being overridden by the user. This pin will not be connected as a part of interface connection TRIG_IN
delete_bd_objs [get_bd_nets system_ila_1_TRIG_IN_ack]
connect_bd_net [get_bd_pins system_ila_1/TRIG_IN_trig] [get_bd_pins xlslice_0/Dout]
WARNING: [BD 41-1306] The connection to interface pin /system_ila_1/TRIG_IN_trig is being overridden by the user. This pin will not be connected as a part of interface connection TRIG_IN
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1343] Reset pin /driver_block_design_0/reset_0 (associated clock /driver_block_design_0/clk_0) is connected to reset source /rst_ps7_0_100M/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_1/SLOT_0_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_1/SLOT_1_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_1_1/bd_0/hw_handoff/VISION_system_ila_1_1.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_1_1/bd_0/hw_handoff/VISION_system_ila_1_1_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_1_1/bd_0/synth/VISION_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 58.009 MB.
[Sun Nov 11 13:22:33 2018] Launched VISION_system_ila_0_0_synth_1, VISION_system_ila_1_1_synth_1, synth_1...
Run output will be captured here:
VISION_system_ila_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1/runme.log
VISION_system_ila_1_1_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_1_1_synth_1/runme.log
synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1/runme.log
[Sun Nov 11 13:22:33 2018] Launched impl_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 5344.605 ; gain = 232.430
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file [C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx]. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
ERROR: [Common 17-48] File not found: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx
close_hw
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property CONTROL.TRIGGER_MODE TRIG_IN_ONLY [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
set_property CONTROL.TRIGGER_MODE TRIG_IN_ONLY [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 13:32:48
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Nov-11 13:32:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 13:34:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_1/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2018-Nov-11 13:34:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_project C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/TaySm/OneDrive/Documents/GitHub/Senior-Project-Vivado/Sout_Module' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sout_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sout_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/sout_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sout_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sim_1/new/sout_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sout_test
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sim_1/new/sout_test.v:51]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sim_1/new/sout_test.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 425af38c54b94aebb8ea93129ce36913 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sout_test_behav xil_defaultlib.sout_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sout_module
Compiling module xil_defaultlib.sout_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot sout_test_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.sim/sim_1/behav/xsim/xsim.dir/sout_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.sim/sim_1/behav/xsim/xsim.dir/sout_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Nov 11 13:48:14 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 11 13:48:14 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sout_test_behav -key {Behavioral:sim_1:Functional:sout_test} -tclbatch {sout_test.tcl} -view {C:/github/Senior-Project-Vivado/Sout_Module/sout_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/github/Senior-Project-Vivado/Sout_Module/sout_test_behav.wcfg
source sout_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sout_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5375.262 ; gain = 0.000
current_project Vision_Project
current_project Sout_Module
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 5375.262 ; gain = 0.000
ipx::open_ipxact_file C:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new/component.xml' ignored by IP packager.
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'
close_project
open_project C:/github/Senior-Project-Vivado/driver_module/driver_module.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'driver_block_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
driver_block_design_sout_module_0_0
driver_block_design_sout_module_1_0

update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'driver_block_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj driver_block_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ipshared/65d9/mean_machine_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_machine_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_mean_machine_module_0_0/sim/driver_block_design_mean_machine_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_mean_machine_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ipshared/183e/sout_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sout_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_sout_module_0_0/sim/driver_block_design_sout_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_sout_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_sout_module_1_0/sim/driver_block_design_sout_module_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_sout_module_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_xlconstant_0_0/sim/driver_block_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_interrupt_0_0/sim/driver_block_design_interrupt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_interrupt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/sim/driver_block_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sim_1/new/driver_block_design_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5d5b98a0f9d4cb6b48017b5231fd76b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot driver_block_design_test_behav xil_defaultlib.driver_block_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.interrupt
Compiling module xil_defaultlib.driver_block_design_interrupt_0_...
Compiling module xil_defaultlib.mean_machine_module
Compiling module xil_defaultlib.driver_block_design_mean_machine...
Compiling module xil_defaultlib.sout_module
Compiling module xil_defaultlib.driver_block_design_sout_module_...
Compiling module xil_defaultlib.driver_block_design_sout_module_...
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.driver_block_design_xlconstant_0...
Compiling module xil_defaultlib.driver_block_design
Compiling module xil_defaultlib.driver_block_design_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot driver_block_design_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "driver_block_design_test_behav -key {Behavioral:sim_1:Functional:driver_block_design_test} -tclbatch {driver_block_design_test.tcl} -view {C:/github/Senior-Project-Vivado/driver_module/driver_block_design_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/github/Senior-Project-Vivado/driver_module/driver_block_design_test_behav.wcfg
source driver_block_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'driver_block_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
open_bd_design {C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd}
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_0
Adding cell -- xilinx.com:user:sout_module:1.0 - sout_module_1
Adding cell -- xilinx.com:user:interrupt:1.0 - interrupt_0
Adding cell -- xilinx.com:user:mean_machine_module:1.0 - mean_machine_module_0
Successfully read diagram <driver_block_design> from BD file <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd>
report_ip_status -name ip_status 
upgrade_ip [get_ips  {driver_block_design_sout_module_0_0 driver_block_design_sout_module_1_0}] -log ip_upgrade.log
Upgrading 'C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_sout_module_0_0_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_sout_module_1_0_synth_1

INFO: [IP_Flow 19-3422] Upgraded driver_block_design_sout_module_0_0 (sout_module_v1_0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded driver_block_design_sout_module_1_0 (sout_module_v1_0 1.0) from revision 3 to revision 4
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/Senior-Project-Vivado/driver_module/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips {driver_block_design_sout_module_0_0 driver_block_design_sout_module_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
WARNING: [BD 41-927] Following properties on pin /interrupt_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
WARNING: [BD 41-927] Following properties on pin /interrupt_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /mean_machine_module_0/reset have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_HIGH 
WARNING: [BD 41-927] Following properties on pin /mean_machine_module_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=driver_block_design_clk_0 
Wrote  : <C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd> 
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/sim/driver_block_design.v
VHDL Output written to : C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hdl/driver_block_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mean_machine_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sout_module_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interrupt_0 .
Exporting to file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/hw_handoff/driver_block_design_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/synth/driver_block_design.hwdef
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_0_0] }
catch { config_ip_cache -export [get_ips -all driver_block_design_sout_module_1_0] }
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd]
launch_runs -jobs 8 {driver_block_design_sout_module_0_0_synth_1 driver_block_design_sout_module_1_0_synth_1}
[Sun Nov 11 13:54:48 2018] Launched driver_block_design_sout_module_0_0_synth_1, driver_block_design_sout_module_1_0_synth_1...
Run output will be captured here:
driver_block_design_sout_module_0_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_sout_module_0_0_synth_1/runme.log
driver_block_design_sout_module_1_0_synth_1: C:/github/Senior-Project-Vivado/driver_module/driver_module.runs/driver_block_design_sout_module_1_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/driver_block_design.bd] -directory C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/driver_module/driver_module.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'driver_block_design_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj driver_block_design_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ipshared/65d9/mean_machine_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mean_machine_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_mean_machine_module_0_0/sim/driver_block_design_mean_machine_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_mean_machine_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ipshared/9a03/sout_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sout_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_sout_module_0_0/sim/driver_block_design_sout_module_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_sout_module_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_sout_module_1_0/sim/driver_block_design_sout_module_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_sout_module_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_xlconstant_0_0/sim/driver_block_design_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sources_1/bd/driver_block_design/ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/ip/driver_block_design_interrupt_0_0/sim/driver_block_design_interrupt_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_interrupt_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.ip_user_files/bd/driver_block_design/sim/driver_block_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/github/Senior-Project-Vivado/driver_module/driver_module.srcs/sim_1/new/driver_block_design_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module driver_block_design_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5d5b98a0f9d4cb6b48017b5231fd76b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconstant_v1_1_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot driver_block_design_test_behav xil_defaultlib.driver_block_design_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.interrupt
Compiling module xil_defaultlib.driver_block_design_interrupt_0_...
Compiling module xil_defaultlib.mean_machine_module
Compiling module xil_defaultlib.driver_block_design_mean_machine...
Compiling module xil_defaultlib.sout_module
Compiling module xil_defaultlib.driver_block_design_sout_module_...
Compiling module xil_defaultlib.driver_block_design_sout_module_...
Compiling module xlconstant_v1_1_5.xlconstant_v1_1_5_xlconstant(CON...
Compiling module xil_defaultlib.driver_block_design_xlconstant_0...
Compiling module xil_defaultlib.driver_block_design
Compiling module xil_defaultlib.driver_block_design_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot driver_block_design_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/github/Senior-Project-Vivado/driver_module/driver_module.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "driver_block_design_test_behav -key {Behavioral:sim_1:Functional:driver_block_design_test} -tclbatch {driver_block_design_test.tcl} -view {C:/github/Senior-Project-Vivado/driver_module/driver_block_design_test_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/github/Senior-Project-Vivado/driver_module/driver_block_design_test_behav.wcfg
source driver_block_design_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'driver_block_design_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/INTERRUPT_DRIVER'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/mean_machine/mean_machine.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/github/Senior-Project-Vivado/Sout_Module/Sout_Module.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:driver_block_design:1.0 [get_ips  VISION_driver_block_design_0_0] -log ip_upgrade.log
Upgrading 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded VISION_driver_block_design_0_0 from driver_block_design_v1_0 1.0 to driver_block_design_v1_0 1.0
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/github/Senior-Project-Vivado/Vision_Project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips VISION_driver_block_design_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1343] Reset pin /driver_block_design_0/reset_0 (associated clock /driver_block_design_0/clk_0) is connected to reset source /rst_ps7_0_100M/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_1/SLOT_0_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_1/SLOT_1_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [IP_Flow 19-3422] Upgraded driver_block_design_sout_module_0_0 (sout_module_v1_0 1.0) from revision 3 to revision 4
INFO: [IP_Flow 19-3422] Upgraded driver_block_design_sout_module_1_0 (sout_module_v1_0 1.0) from revision 3 to revision 4
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagesynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "../../ipshared/445d/INTERRUPT_DRIVER.srcs/sources_1/new/interrupt.v" already exists in file group "xilinx_anylanguagebehavioralsimulation", cannot add it again.
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_1_1/bd_0/hw_handoff/VISION_system_ila_1_1.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_1_1/bd_0/hw_handoff/VISION_system_ila_1_1_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_1_1/bd_0/synth/VISION_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 5544.195 ; gain = 168.934
catch { config_ip_cache -export [get_ips -all VISION_driver_block_design_0_0] }
catch { config_ip_cache -export [get_ips -all VISION_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 73.989 MB.
export_ip_user_files -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd]
launch_runs -jobs 8 VISION_driver_block_design_0_0_synth_1
[Sun Nov 11 13:57:22 2018] Launched VISION_driver_block_design_0_0_synth_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_driver_block_design_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd] -directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/sim_scripts -ip_user_files_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files -ipstatic_source_dir C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/modelsim} {questa=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/questa} {riviera=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/riviera} {activehdl=C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins system_ila_0/clk]
delete_bd_objs [get_bd_cells system_ila_1]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK1 (50 MHz)" }  [get_bd_pins system_ila_0/clk]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_0] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                          [get_bd_intf_nets driver_block_design_0_data_in_1] {NON_AXI_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK1" SYSTEM_ILA "Auto" } \
                                                         ]
Debug Automation : Re-customizing System ILA block '/system_ila_0' to mode MIX, with 2 new slot interface pins and 0 new probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting interface connection /driver_block_design_0_data_in_0, to System ILA slot interface pin /system_ila_0/SLOT_0_BRAM for debug.
Debug Automation : Connecting interface connection /driver_block_design_0_data_in_1, to System ILA slot interface pin /system_ila_0/SLOT_1_BRAM for debug.
endgroup
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {84} CONFIG.C_DATA_DEPTH {65536}] [get_bd_cells system_ila_0]
endgroup
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ui/bd_eb2c87a8.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1

reset_run VISION_system_ila_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
ERROR: [xilinx.com:ip:system_ila:1.1-1] VISION_system_ila_0_0: This configuration of System ILA utilizes 252.5 BRAM slices. The maximum BRAM utilization cannot exceed 140 BRAMs for this device.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'c:/Xilinx/Vivado/2018.2/data/ip/xilinx/system_ila_v1_1/elaborate/bd.xit': 
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3541] IP Elaboration error: Failed to generate IP 'system_ila_0'. Failed to generate 'Elaborate BD' outputs: Failed to elaborate IP.
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
startgroup
set_property -dict [list CONFIG.C_BRAM_CNT {42} CONFIG.C_DATA_DEPTH {32768}] [get_bd_cells system_ila_0]
endgroup
save_bd_design
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [BD 41-1343] Reset pin /driver_block_design_0/reset_0 (associated clock /driver_block_design_0/clk_0) is connected to reset source /rst_ps7_0_100M/peripheral_reset (synchronous to clock source /processing_system7_0/FCLK_CLK0).
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /processing_system7_0/FCLK_CLK1.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_0/SLOT_0_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_0(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /driver_block_design_0_bram_0/BRAM_PORTA(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /system_ila_0/SLOT_1_BRAM(BRAM_CTRL) and /driver_block_design_0/data_in_1(OTHER)
Wrote  : <C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram/addrb'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/driver_block_design_0_bram_0/addrb'(32) to net 'axi_bram_ctrl_1_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/sim/VISION.v
VHDL Output written to : C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hdl/VISION_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cdma_0 .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/hw_handoff/VISION_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_axi_smc_0/bd_0/synth/VISION_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block driver_block_design_0_bram_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
Exporting to file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0.hwh
Generated Block Design Tcl file c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/hw_handoff/VISION_system_ila_0_0_bd.tcl
Generated Hardware Definition File c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_system_ila_0_0/bd_0/synth/VISION_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/ip/VISION_auto_pc_0/VISION_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION.hwh
Generated Block Design Tcl file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/hw_handoff/VISION_bd.tcl
Generated Hardware Definition File C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/synth/VISION.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP VISION_auto_pc_0, cache-ID = 3eefd1cce6b2fda1; cache size = 74.221 MB.
[Sun Nov 11 14:01:47 2018] Launched VISION_system_ila_0_0_synth_1, synth_1...
Run output will be captured here:
VISION_system_ila_0_0_synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/VISION_system_ila_0_0_synth_1/runme.log
synth_1: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/synth_1/runme.log
[Sun Nov 11 14:01:47 2018] Launched impl_1...
Run output will be captured here: C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 5721.133 ; gain = 161.605
file copy -force C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.sysdef C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf

open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 14:16:22
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 14:16:32
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_bd_design {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.srcs/sources_1/bd/VISION/VISION.bd}
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A703B2A
set_property PROGRAM.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.runs/impl_1/VISION_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {VISION_i/system_ila_0/inst/SLOT_0_BRAM_addr_1} {VISION_i/system_ila_0/inst/SLOT_0_BRAM_dout_1} {VISION_i/system_ila_0/inst/SLOT_0_BRAM_en_1} {VISION_i/system_ila_0/inst/SLOT_0_BRAM_rst_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_addr_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_dout_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_en_1} {VISION_i/system_ila_0/inst/SLOT_1_BRAM_rst_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 14:20:57
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Unable to connect to debug core(s) on the target device. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 14:21:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 14:21:45
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Nov-11 14:39:12
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"VISION_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Nov-11 14:39:23
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
