
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+145 (git sha1 59404f8ce, g++ 13.2.0-23ubuntu4 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module reg_file_assertions.
Found 0 SCCs in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reg_file_assertions..
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Removed 51 unused cells and 51 unused wires.
<suppressed ~53 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file...
Checking module reg_file_assertions...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file.
Optimizing module reg_file_assertions.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file'.
Finding identical cells in module `\reg_file_assertions'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$c3cf32d945d693997c80f8f87eaba470b83ac8a1\reg_file..
Finding unused cells or wires in module \reg_file_assertions..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: 6bb7547682, CPU: user 0.03s system 0.00s, MEM: 16.33 MB peak
Yosys 0.45+145 (git sha1 59404f8ce, g++ 13.2.0-23ubuntu4 -fPIC -O3)
Time spent: 37% 4x opt_clean (0 sec), 14% 2x read_ilang (0 sec), ...
