#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Oct 24 19:11:02 2024
# Process ID: 18816
# Current directory: D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1604 D:\RISC-Processor\Non-Pipelined-Processor\non_pipelined_processor_vivado\non_pipelined_processor.xpr
# Log file: D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/vivado.log
# Journal file: D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
oexit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 24 19:12:24 2024...
ssor_vivado/non_pipelined_processor.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
WARNING: [Project 1-231] Project 'non_pipelined_processor.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 893.895 ; gain = 152.328
update_compile_order -fileset sources_1
save_project_as non_pipelined_processor_vivado D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado'
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_pkg.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv" into library xilinx_vip
WARNING: [VRFC 10-998] macro ARESET_XCHECK redefined [D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv:79]
WARNING: [VRFC 10-998] macro ARESET_XCHECK_SOL redefined [D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/axi_vip_if.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/clk_vip_if.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Xilinx/Vivado/2018.1/data/xilinx_vip/hdl/rst_vip_if.sv" into library xilinx_vip
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xsim.dir/processor_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 24 19:13:31 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 928.848 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 934.379 ; gain = 7.977
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 955.402 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 959.266 ; gain = 3.863
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-1412] syntax error near or [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:46]
ERROR: [VRFC 10-2790] Verilog 2000 keyword or used in incorrect context [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:46]
ERROR: [VRFC 10-2787] module control ignored due to previous errors [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-1280] procedural assignment to a non-register zero_branch is not permitted, left-hand side should be reg/integer/time/genvar [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc_src is not permitted, left-hand side should be reg/integer/time/genvar [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:27]
ERROR: [VRFC 10-2787] module control ignored due to previous errors [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
ERROR: [VRFC 10-1280] procedural assignment to a non-register pc_src is not permitted, left-hand side should be reg/integer/time/genvar [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:27]
ERROR: [VRFC 10-2787] module control ignored due to previous errors [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
ERROR: [VRFC 10-529] concurrent assignment to a non-net branch is not permitted [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:32]
ERROR: [VRFC 10-529] concurrent assignment to a non-net jump is not permitted [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
ERROR: [VRFC 10-529] concurrent assignment to a non-net branch is not permitted [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:32]
ERROR: [VRFC 10-529] concurrent assignment to a non-net jump is not permitted [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v:39]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 984.469 ; gain = 7.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 987.500 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 988.168 ; gain = 0.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
ERROR: [VRFC 10-1412] syntax error near : [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v:32]
ERROR: [VRFC 10-2787] module control_alu_decoder ignored due to previous errors [D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port imm_src [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port imm_src [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:106]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 990.145 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port imm_src [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 3 for port imm_src [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:106]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 990.824 ; gain = 0.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 996.121 ; gain = 2.996
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.086 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'processor_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj processor_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/RISC-Processor/Non-Pipelined-Processor/source_files/imem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto afb0e97d897f434fb1e20c7ed4978e91 --incr --debug typical --relax --mt 2 -L xilinx_vip -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot processor_tb_behav xil_defaultlib.processor_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port pc_next [D:/RISC-Processor/Non-Pipelined-Processor/source_files/processor_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control.v" Line 1. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_main_decoder.v" Line 1. Module control_main_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/control_alu_decoder.v" Line 1. Module control_alu_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/RISC-Processor/Non-Pipelined-Processor/source_files/alu.v" Line 1. Module alu doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control_main_decoder
Compiling module xil_defaultlib.control_alu_decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.adder(BUS_WIDTH=32)
Compiling module xil_defaultlib.imem_default
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.processor_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/RISC-Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor_vivado/non_pipelined_processor_vivado.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "processor_tb_behav -key {Behavioral:sim_1:Functional:processor_tb} -tclbatch {processor_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source processor_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'processor_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1009.086 ; gain = 0.000
