

================================================================
== Vivado HLS Report for 'doImgproc'
================================================================
* Date:           Sun Dec  8 12:15:02 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        doImgproc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  691688|  691688|  691688|  691688|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  691203|  691203|        13|          9|          1|  76800|    yes   |
        |- Loop 2  |     482|     482|         2|          -|          -|    241|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      5|       -|      -|
|Expression       |        -|      0|       0|    920|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     146|    150|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    772|
|Register         |        -|      -|     858|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      5|    1004|   1842|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      2|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |doImgproc_CRTL_BUS_s_axi_U    |doImgproc_CRTL_BUS_s_axi    |        0|      0|   36|   40|
    |doImgproc_KERNEL_BUS_s_axi_U  |doImgproc_KERNEL_BUS_s_axi  |        2|      0|  110|  110|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        2|      0|  146|  150|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |doImgproc_mac_muleOg_U1  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_muleOg_U2  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_muleOg_U4  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_muleOg_U5  |doImgproc_mac_muleOg  | i0 + i1 * i2 |
    |doImgproc_mac_mulfYi_U3  |doImgproc_mac_mulfYi  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_val_0_U  |doImgproc_lineBufbkb  |        1|  0|   0|   240|    8|     1|         1920|
    |lineBuff_val_1_U  |doImgproc_lineBufbkb  |        1|  0|   0|   240|    8|     1|         1920|
    |lineBuff_val_2_U  |doImgproc_lineBufbkb  |        1|  0|   0|   240|    8|     1|         1920|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        3|  0|   0|   720|   24|     3|         5760|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_911_p2                        |     *    |      0|  0|  41|           8|           8|
    |window_val_0_0_fu_707_p2             |     *    |      0|  0|  41|           8|           8|
    |window_val_1_1_fu_693_p2             |     *    |      0|  0|  41|           8|           8|
    |window_val_2_1_fu_728_p2             |     *    |      0|  0|  41|           8|           8|
    |accumulator_2_2_2_i_fu_790_p2        |     +    |      0|  0|  16|          16|          16|
    |col_assign_1_0_2_fu_653_p2           |     +    |      0|  0|  39|           2|          32|
    |countWait_2_fu_891_p2                |     +    |      0|  0|  15|           8|           1|
    |idxCol_fu_582_p2                     |     +    |      0|  0|  39|           1|          32|
    |idxRow_2_fu_588_p2                   |     +    |      0|  0|  39|           1|          32|
    |phitmp_fu_769_p2                     |     +    |      0|  0|  24|          17|           1|
    |pixConvolved_3_fu_642_p2             |     +    |      0|  0|  39|           1|          32|
    |tmp4_fu_786_p2                       |     +    |      0|  0|  16|          16|          16|
    |tmp7_fu_782_p2                       |     +    |      0|  0|  23|          16|          16|
    |p_neg_fu_808_p2                      |     -    |      0|  0|  24|           1|          17|
    |tmp_1_fu_840_p2                      |     -    |      0|  0|  21|           1|          15|
    |ap_block_pp0_stage2_01001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0     |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1859                    |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_dest_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_id_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_keep_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_last_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_last_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_strb_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_user_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_570_p2                    |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_dest_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_id_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_keep_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_strb_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataOutSideChannel_l_fu_897_p2       |   icmp   |      0|  0|  11|           8|           6|
    |exitcond1_fu_526_p2                  |   icmp   |      0|  0|  18|          17|          17|
    |exitcond_fu_885_p2                   |   icmp   |      0|  0|  11|           8|           5|
    |icmp3_fu_564_p2                      |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_548_p2                       |   icmp   |      0|  0|  18|          31|           1|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_dest_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_id_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_keep_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_last_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_strb_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |inStream_V_user_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_dest_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_id_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_keep_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_strb_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_12_fu_576_p2                     |   icmp   |      0|  0|  18|          32|           8|
    |tmp_13_fu_602_p2                     |   icmp   |      0|  0|  18|          17|           8|
    |ap_block_pp0_stage2_11001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16                     |    or    |      0|  0|   2|           1|           1|
    |dataOutSideChannel_d_1_fu_877_p3     |  select  |      0|  0|   8|           1|           8|
    |idxCol_1_fu_672_p3                   |  select  |      0|  0|  32|           1|          32|
    |idxRow_1_fu_594_p3                   |  select  |      0|  0|  32|           1|          32|
    |phitmp1_fu_869_p3                    |  select  |      0|  0|   8|           1|           1|
    |pixConvolved_1_fu_665_p3             |  select  |      0|  0|  32|           1|          32|
    |pixConvolved_2_fu_678_p3             |  select  |      0|  0|  32|           1|          32|
    |valOutput_fu_850_p3                  |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 920|         331|         494|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                |  15|          3|    1|          3|
    |ap_phi_mux_col_assign_phi_fu_460_p4    |   9|          2|   32|         64|
    |ap_phi_mux_countWait_phi_fu_494_p4     |   9|          2|   17|         34|
    |ap_phi_mux_idxRow_phi_fu_471_p4        |   9|          2|   32|         64|
    |ap_phi_mux_pixConvolved_phi_fu_482_p4  |   9|          2|   32|         64|
    |col_assign_reg_456                     |   9|          2|   32|         64|
    |countWait_1_reg_502                    |   9|          2|    8|         16|
    |countWait_reg_490                      |   9|          2|   17|         34|
    |idxRow_reg_467                         |   9|          2|   32|         64|
    |inStream_TDATA_blk_n                   |   9|          2|    1|          2|
    |inStream_V_data_V_0_data_out           |   9|          2|    8|         16|
    |inStream_V_data_V_0_state              |  15|          3|    2|          6|
    |inStream_V_dest_V_0_data_out           |   9|          2|    6|         12|
    |inStream_V_dest_V_0_state              |  15|          3|    2|          6|
    |inStream_V_id_V_0_data_out             |   9|          2|    5|         10|
    |inStream_V_id_V_0_state                |  15|          3|    2|          6|
    |inStream_V_keep_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_keep_V_0_state              |  15|          3|    2|          6|
    |inStream_V_last_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_last_V_0_state              |  15|          3|    2|          6|
    |inStream_V_strb_V_0_data_out           |   9|          2|    1|          2|
    |inStream_V_strb_V_0_state              |  15|          3|    2|          6|
    |inStream_V_user_V_0_data_out           |   9|          2|    2|          4|
    |inStream_V_user_V_0_state              |  15|          3|    2|          6|
    |kernel_address0                        |  47|         10|    4|         40|
    |lineBuff_val_0_address0                |  15|          3|    8|         24|
    |lineBuff_val_0_address1                |  15|          3|    8|         24|
    |lineBuff_val_1_address0                |  21|          4|    8|         32|
    |lineBuff_val_1_address1                |  15|          3|    8|         24|
    |lineBuff_val_2_address0                |  21|          4|    8|         32|
    |lineBuff_val_2_address1                |  15|          3|    8|         24|
    |outStream_TDATA_blk_n                  |   9|          2|    1|          2|
    |outStream_V_data_V_1_data_in           |  15|          3|    8|         24|
    |outStream_V_data_V_1_data_out          |   9|          2|    8|         16|
    |outStream_V_data_V_1_state             |  15|          3|    2|          6|
    |outStream_V_dest_V_1_data_in           |  15|          3|    6|         18|
    |outStream_V_dest_V_1_data_out          |   9|          2|    6|         12|
    |outStream_V_dest_V_1_state             |  15|          3|    2|          6|
    |outStream_V_id_V_1_data_in             |  15|          3|    5|         15|
    |outStream_V_id_V_1_data_out            |   9|          2|    5|         10|
    |outStream_V_id_V_1_state               |  15|          3|    2|          6|
    |outStream_V_keep_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_keep_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_keep_V_1_state             |  15|          3|    2|          6|
    |outStream_V_last_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_last_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_last_V_1_state             |  15|          3|    2|          6|
    |outStream_V_strb_V_1_data_in           |  15|          3|    1|          3|
    |outStream_V_strb_V_1_data_out          |   9|          2|    1|          2|
    |outStream_V_strb_V_1_state             |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_in           |  15|          3|    2|          6|
    |outStream_V_user_V_1_data_out          |   9|          2|    2|          4|
    |outStream_V_user_V_1_state             |  15|          3|    2|          6|
    |pixConvolved_reg_478                   |   9|          2|   32|         64|
    |reg_517                                |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 772|        162|  398|        957|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |col_assign_reg_456                 |  32|   0|   32|          0|
    |countWait_1_reg_502                |   8|   0|    8|          0|
    |countWait_2_reg_1230               |   8|   0|    8|          0|
    |countWait_reg_490                  |  17|   0|   17|          0|
    |dataOutSideChannel_d_reg_443       |   6|   0|    6|          0|
    |dataOutSideChannel_i_reg_391       |   5|   0|    5|          0|
    |dataOutSideChannel_k_reg_430       |   1|   0|    1|          0|
    |dataOutSideChannel_s_reg_417       |   1|   0|    1|          0|
    |dataOutSideChannel_u_reg_404       |   2|   0|    2|          0|
    |exitcond1_reg_985                  |   1|   0|    1|          0|
    |exitcond1_reg_985_pp0_iter1_reg    |   1|   0|    1|          0|
    |idxCol_1_reg_1107                  |  32|   0|   32|          0|
    |idxCol_reg_1016                    |  32|   0|   32|          0|
    |idxRow_1_reg_1021                  |  32|   0|   32|          0|
    |idxRow_reg_467                     |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_A      |   8|   0|    8|          0|
    |inStream_V_data_V_0_payload_B      |   8|   0|    8|          0|
    |inStream_V_data_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_data_V_0_state          |   2|   0|    2|          0|
    |inStream_V_dest_V_0_payload_A      |   6|   0|    6|          0|
    |inStream_V_dest_V_0_payload_B      |   6|   0|    6|          0|
    |inStream_V_dest_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_dest_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_dest_V_0_state          |   2|   0|    2|          0|
    |inStream_V_id_V_0_payload_A        |   5|   0|    5|          0|
    |inStream_V_id_V_0_payload_B        |   5|   0|    5|          0|
    |inStream_V_id_V_0_sel_rd           |   1|   0|    1|          0|
    |inStream_V_id_V_0_sel_wr           |   1|   0|    1|          0|
    |inStream_V_id_V_0_state            |   2|   0|    2|          0|
    |inStream_V_keep_V_0_payload_A      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_payload_B      |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_keep_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_keep_V_0_state          |   2|   0|    2|          0|
    |inStream_V_last_V_0_payload_A      |   1|   0|    1|          0|
    |inStream_V_last_V_0_payload_B      |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_last_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_last_V_0_state          |   2|   0|    2|          0|
    |inStream_V_strb_V_0_payload_A      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_payload_B      |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_strb_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_strb_V_0_state          |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_A      |   2|   0|    2|          0|
    |inStream_V_user_V_0_payload_B      |   2|   0|    2|          0|
    |inStream_V_user_V_0_sel_rd         |   1|   0|    1|          0|
    |inStream_V_user_V_0_sel_wr         |   1|   0|    1|          0|
    |inStream_V_user_V_0_state          |   2|   0|    2|          0|
    |kernel_load_7_reg_1102             |   8|   0|    8|          0|
    |lineBuff_val_0_load_2_reg_1122     |   8|   0|    8|          0|
    |lineBuff_val_1_addr_reg_994        |   8|   0|    8|          0|
    |lineBuff_val_1_load_1_reg_1157     |   8|   0|    8|          0|
    |lineBuff_val_1_load_3_reg_1137     |   8|   0|    8|          0|
    |lineBuff_val_2_addr_reg_999        |   8|   0|    8|          0|
    |lineBuff_val_2_load_1_reg_1162     |   8|   0|    8|          0|
    |or_cond_reg_1004                   |   1|   0|    1|          0|
    |or_cond_reg_1004_pp0_iter1_reg     |   1|   0|    1|          0|
    |outStream_V_data_V_1_payload_A     |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_B     |   8|   0|    8|          0|
    |outStream_V_data_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_data_V_1_state         |   2|   0|    2|          0|
    |outStream_V_dest_V_1_payload_A     |   6|   0|    6|          0|
    |outStream_V_dest_V_1_payload_B     |   6|   0|    6|          0|
    |outStream_V_dest_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_dest_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state         |   2|   0|    2|          0|
    |outStream_V_id_V_1_payload_A       |   5|   0|    5|          0|
    |outStream_V_id_V_1_payload_B       |   5|   0|    5|          0|
    |outStream_V_id_V_1_sel_rd          |   1|   0|    1|          0|
    |outStream_V_id_V_1_sel_wr          |   1|   0|    1|          0|
    |outStream_V_id_V_1_state           |   2|   0|    2|          0|
    |outStream_V_keep_V_1_payload_A     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_payload_B     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_keep_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state         |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A     |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_last_V_1_state         |   2|   0|    2|          0|
    |outStream_V_strb_V_1_payload_A     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_payload_B     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_strb_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state         |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_A     |   2|   0|    2|          0|
    |outStream_V_user_V_1_payload_B     |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd        |   1|   0|    1|          0|
    |outStream_V_user_V_1_sel_wr        |   1|   0|    1|          0|
    |outStream_V_user_V_1_state         |   2|   0|    2|          0|
    |phitmp_reg_1197                    |  17|   0|   17|          0|
    |pixConvolved_2_reg_1112            |  32|   0|   32|          0|
    |pixConvolved_reg_478               |  32|   0|   32|          0|
    |reg_513                            |   8|   0|    8|          0|
    |reg_517                            |   8|   0|    8|          0|
    |reg_522                            |   8|   0|    8|          0|
    |tmp1_reg_1177                      |  16|   0|   16|          0|
    |tmp2_reg_1182                      |  16|   0|   16|          0|
    |tmp3_reg_1187                      |  16|   0|   16|          0|
    |tmp8_reg_1202                      |  16|   0|   16|          0|
    |tmp9_reg_1192                      |  16|   0|   16|          0|
    |tmp_12_reg_1010                    |   1|   0|    1|          0|
    |tmp_13_reg_1026                    |   1|   0|    1|          0|
    |tmp_13_reg_1026_pp0_iter1_reg      |   1|   0|    1|          0|
    |tmp_20_0_1_reg_1076                |  32|   0|   64|         32|
    |tmp_20_0_2_reg_1082                |  32|   0|   64|         32|
    |tmp_5_reg_1207                     |   1|   0|    1|          0|
    |tmp_6_reg_1065                     |  32|   0|   64|         32|
    |tmp_7_reg_1212                     |  14|   0|   14|          0|
    |tmp_8_reg_1217                     |  13|   0|   13|          0|
    |tmp_dest_V_reg_1059                |   6|   0|    6|          0|
    |tmp_dest_V_reg_1059_pp0_iter1_reg  |   6|   0|    6|          0|
    |tmp_id_V_reg_1053                  |   5|   0|    5|          0|
    |tmp_id_V_reg_1053_pp0_iter1_reg    |   5|   0|    5|          0|
    |tmp_keep_V_reg_1030                |   1|   0|    1|          0|
    |tmp_keep_V_reg_1030_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_last_V_reg_1048                |   1|   0|    1|          0|
    |tmp_s_reg_989                      |  32|   0|   64|         32|
    |tmp_strb_V_reg_1036                |   1|   0|    1|          0|
    |tmp_strb_V_reg_1036_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_user_V_reg_1042                |   2|   0|    2|          0|
    |tmp_user_V_reg_1042_pp0_iter1_reg  |   2|   0|    2|          0|
    |window_val_0_0_reg_1152            |  16|   0|   16|          0|
    |window_val_1_1_reg_1132            |  16|   0|   16|          0|
    |window_val_2_1_reg_1172            |  16|   0|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 858|   0|  986|        128|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID    |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_AWREADY    | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_AWADDR     |  in |    4|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WVALID     |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WREADY     | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WDATA      |  in |   32|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_WSTRB      |  in |    4|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_ARVALID    |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_ARREADY    | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_ARADDR     |  in |    4|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RVALID     | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RREADY     |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RDATA      | out |   32|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_RRESP      | out |    2|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_BVALID     | out |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_BREADY     |  in |    1|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_CRTL_BUS_BRESP      | out |    2|    s_axi   |      CRTL_BUS      |  return void |
|s_axi_KERNEL_BUS_AWVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_AWADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WVALID   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WREADY   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WDATA    |  in |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_WSTRB    |  in |    4|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARVALID  |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARREADY  | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_ARADDR   |  in |    5|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RDATA    | out |   32|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_RRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BVALID   | out |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BREADY   |  in |    1|    s_axi   |     KERNEL_BUS     |     array    |
|s_axi_KERNEL_BUS_BRESP    | out |    2|    s_axi   |     KERNEL_BUS     |     array    |
|ap_clk                    |  in |    1| ap_ctrl_hs |      doImgproc     | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |      doImgproc     | return value |
|interrupt                 | out |    1| ap_ctrl_hs |      doImgproc     | return value |
|inStream_TDATA            |  in |    8|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID           |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY           | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST            |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP            |  in |    1|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB            |  in |    1|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER            |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST            |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID              |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA           | out |    8|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID          | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TREADY          |  in |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST           | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP           | out |    1|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB           | out |    1|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER           | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST           | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID             | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

