

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_s'
================================================================
* Date:           Fri Oct 31 14:49:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.300 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                       |                                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                        Instance                       |                   Module                   |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169  |lzBooster_255_16384_64_Pipeline_lz_booster  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster_left_bytes  |       64|       64|         1|          -|          -|    64|        no|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 7 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outValue_loc = alloca i64 1"   --->   Operation 8 'alloca' 'outValue_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] ( I:3.15ns O:3.15ns )   --->   "%input_size_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 11 'read' 'input_size_1' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_1"   --->   Operation 13 'write' 'write_ln0' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%local_mem = alloca i64 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602]   --->   Operation 17 'alloca' 'local_mem' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln601 = icmp_eq  i32 %input_size_1, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:601]   --->   Operation 18 'icmp' 'icmp_ln601' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln601 = br i1 %icmp_ln601, void %if.end, void %return" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:601]   --->   Operation 19 'br' 'br_ln601' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln603 = specmemcore void @_ssdm_op_SpecMemCore, i8 %local_mem, i64 666, i64 22, i64 18446744073709551615" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:603]   --->   Operation 20 'specmemcore' 'specmemcore_ln603' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load = load i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 21 'load' 'guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%nextMatchCh_load = load i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:662]   --->   Operation 22 'load' 'nextMatchCh_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln614 = br i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load, void %init.check11, void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 23 'br' 'br_ln614' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%match_loc_reg_load = load i32 %match_loc_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 24 'load' 'match_loc_reg_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln614 = trunc i32 %match_loc_reg_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 25 'trunc' 'trunc_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i14 %trunc_ln614" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 26 'zext' 'zext_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln614" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 27 'getelementptr' 'local_mem_addr' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 28 'load' 'local_mem_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 29 'load' 'local_mem_load' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln614 = store i1 1, i1 %guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 30 'store' 'store_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%br_ln614 = br void %lz_booster" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 31 'br' 'br_ln614' <Predicate = (!guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load)> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%fence_ln617 = fence void @_ssdm_op_Fence, i32 %input_size, i32 %input_size_c, i32 4294967295, i32 %bestMatchStream, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 32 'fence' 'fence_ln617' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.10>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%nextMatchCh_loc_0 = phi i8 %local_mem_load, void %init.check11, i8 %nextMatchCh_load, void %if.end" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 33 'phi' 'nextMatchCh_loc_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.55ns)   --->   "%sub = add i32 %input_size_1, i32 4294967232"   --->   Operation 34 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (2.55ns)   --->   "%icmp_ln617 = icmp_eq  i32 %sub, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 35 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [2/2] (2.55ns)   --->   "%call_ln614 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i8 %nextMatchCh_loc_0, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i8 %p_loc, i32 %outValue_loc, i16 %skip_len_reg, i32 %match_loc_reg, i1 %matchFlag_reg, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 36 'call' 'call_ln614' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln614 = call void @lzBooster<255, 16384, 64>_Pipeline_lz_booster, i8 %nextMatchCh_loc_0, i32 %sub, i8 %local_mem, i32 %bestMatchStream, i32 %boosterStream, i8 %p_loc, i32 %outValue_loc, i16 %skip_len_reg, i32 %match_loc_reg, i1 %matchFlag_reg, i8 %match_len_reg" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 37 'call' 'call_ln614' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 3.15>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node or_ln617)   --->   "%nextMatchCh_flag_0 = phi i1 1, void %init.check11, i1 0, void %if.end"   --->   Operation 38 'phi' 'nextMatchCh_flag_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 39 'load' 'p_loc_load' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%outValue_loc_load = load i32 %outValue_loc"   --->   Operation 40 'load' 'outValue_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node or_ln617)   --->   "%xor_ln617 = xor i1 %icmp_ln617, i1 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 41 'xor' 'xor_ln617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln617 = or i1 %nextMatchCh_flag_0, i1 %xor_ln617" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 42 'or' 'or_ln617' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (1.24ns)   --->   "%select_ln617 = select i1 %icmp_ln617, i8 %nextMatchCh_loc_0, i8 %p_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 43 'select' 'select_ln617' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 44 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln667 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_loc_load" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:667]   --->   Operation 44 'write' 'write_ln667' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln617 = br i1 %or_ln617, void %for.end.new, void %mergeST" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617]   --->   Operation 45 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln614 = store i8 %select_ln617, i8 %nextMatchCh" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:614]   --->   Operation 46 'store' 'store_ln614' <Predicate = (or_ln617)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end.new"   --->   Operation 47 'br' 'br_ln0' <Predicate = (or_ln617)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 48 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln669 = store i7 0, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 49 'store' 'store_ln669' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln669 = br void %for.inc73" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 50 'br' 'br_ln669' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.30>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%i = load i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 51 'load' 'i' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.87ns)   --->   "%icmp_ln669 = icmp_eq  i7 %i, i7 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 52 'icmp' 'icmp_ln669' <Predicate = (!icmp_ln601)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.87ns)   --->   "%i_6 = add i7 %i, i7 1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 53 'add' 'i_6' <Predicate = (!icmp_ln601)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln669 = br i1 %icmp_ln669, void %for.inc73.split, void %return.loopexit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 54 'br' 'br_ln669' <Predicate = (!icmp_ln601)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln670 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:670]   --->   Operation 55 'specpipeline' 'specpipeline_ln670' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln669 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln669 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 57 'specloopname' 'specloopname_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] ( I:3.15ns O:3.15ns )   --->   "%bestMatchStream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671]   --->   Operation 58 'read' 'bestMatchStream_read' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_7 : Operation 59 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln671 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %bestMatchStream_read" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:671]   --->   Operation 59 'write' 'write_ln671' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_7 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln669 = store i7 %i_6, i7 %i_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 60 'store' 'store_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 1.58>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln669 = br void %for.inc73" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669]   --->   Operation 61 'br' 'br_ln669' <Predicate = (!icmp_ln601 & !icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln601 & icmp_ln669)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln673 = ret" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:673]   --->   Operation 63 'ret' 'ret_ln673' <Predicate = (icmp_ln669) | (icmp_ln601)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ input_size_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ nextMatchCh]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ match_loc_reg]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ skip_len_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ matchFlag_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ match_len_reg]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outValue_loc                                                                  (alloca           ) [ 00111110]
p_loc                                                                         (alloca           ) [ 00111110]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
input_size_1                                                                  (read             ) [ 00111000]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
write_ln0                                                                     (write            ) [ 00000000]
specmemcore_ln0                                                               (specmemcore      ) [ 00000000]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
specinterface_ln0                                                             (specinterface    ) [ 00000000]
local_mem                                                                     (alloca           ) [ 00111100]
icmp_ln601                                                                    (icmp             ) [ 01111111]
br_ln601                                                                      (br               ) [ 00000000]
specmemcore_ln603                                                             (specmemcore      ) [ 00000000]
guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load (load             ) [ 00110000]
nextMatchCh_load                                                              (load             ) [ 00111000]
br_ln614                                                                      (br               ) [ 00111110]
match_loc_reg_load                                                            (load             ) [ 00000000]
trunc_ln614                                                                   (trunc            ) [ 00000000]
zext_ln614                                                                    (zext             ) [ 00000000]
local_mem_addr                                                                (getelementptr    ) [ 00010000]
local_mem_load                                                                (load             ) [ 00111000]
store_ln614                                                                   (store            ) [ 00000000]
br_ln614                                                                      (br               ) [ 00111110]
fence_ln617                                                                   (fence            ) [ 00000000]
nextMatchCh_loc_0                                                             (phi              ) [ 00001110]
sub                                                                           (add              ) [ 00000100]
icmp_ln617                                                                    (icmp             ) [ 00000110]
call_ln614                                                                    (call             ) [ 00000000]
nextMatchCh_flag_0                                                            (phi              ) [ 00000010]
p_loc_load                                                                    (load             ) [ 00000000]
outValue_loc_load                                                             (load             ) [ 00000000]
xor_ln617                                                                     (xor              ) [ 00000000]
or_ln617                                                                      (or               ) [ 00000010]
select_ln617                                                                  (select           ) [ 00000000]
write_ln667                                                                   (write            ) [ 00000000]
br_ln617                                                                      (br               ) [ 00000000]
store_ln614                                                                   (store            ) [ 00000000]
br_ln0                                                                        (br               ) [ 00000000]
i_4                                                                           (alloca           ) [ 00000011]
store_ln669                                                                   (store            ) [ 00000000]
br_ln669                                                                      (br               ) [ 00000000]
i                                                                             (load             ) [ 00000000]
icmp_ln669                                                                    (icmp             ) [ 00000001]
i_6                                                                           (add              ) [ 00000000]
br_ln669                                                                      (br               ) [ 00000000]
specpipeline_ln670                                                            (specpipeline     ) [ 00000000]
speclooptripcount_ln669                                                       (speclooptripcount) [ 00000000]
specloopname_ln669                                                            (specloopname     ) [ 00000000]
bestMatchStream_read                                                          (read             ) [ 00000000]
write_ln671                                                                   (write            ) [ 00000000]
store_ln669                                                                   (store            ) [ 00000000]
br_ln669                                                                      (br               ) [ 00000000]
br_ln0                                                                        (br               ) [ 00000000]
ret_ln673                                                                     (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bestMatchStream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="boosterStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_size_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_size_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nextMatchCh">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nextMatchCh"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="match_loc_reg">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_loc_reg"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="skip_len_reg">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_len_reg"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="matchFlag_reg">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matchFlag_reg"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="match_len_reg">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="match_len_reg"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lzBooster<255, 16384, 64>_Pipeline_lz_booster"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="outValue_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="local_mem_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_mem/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_4_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_size_1_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_size_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln0_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="32" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln667/6 write_ln671/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bestMatchStream_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bestMatchStream_read/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="local_mem_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="14" slack="0"/>
<pin id="138" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="14" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_mem_load/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="nextMatchCh_loc_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="nextMatchCh_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="nextMatchCh_loc_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_loc_0/4 "/>
</bind>
</comp>

<comp id="156" class="1005" name="nextMatchCh_flag_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="3"/>
<pin id="158" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="nextMatchCh_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="nextMatchCh_flag_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="3"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="4"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextMatchCh_flag_0/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="8" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="174" dir="0" index="4" bw="32" slack="0"/>
<pin id="175" dir="0" index="5" bw="32" slack="0"/>
<pin id="176" dir="0" index="6" bw="8" slack="3"/>
<pin id="177" dir="0" index="7" bw="32" slack="3"/>
<pin id="178" dir="0" index="8" bw="16" slack="0"/>
<pin id="179" dir="0" index="9" bw="32" slack="0"/>
<pin id="180" dir="0" index="10" bw="1" slack="0"/>
<pin id="181" dir="0" index="11" bw="8" slack="0"/>
<pin id="182" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln614/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln601_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln601/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="nextMatchCh_load_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nextMatchCh_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="match_loc_reg_load_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_loc_reg_load/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln614_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln614/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln614_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln614_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln614/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="fence_ln617_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="0" index="3" bw="1" slack="0"/>
<pin id="229" dir="0" index="4" bw="32" slack="0"/>
<pin id="230" dir="0" index="5" bw="32" slack="0"/>
<pin id="231" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln617/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sub_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="3"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln617_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_loc_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="5"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="outValue_loc_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="5"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_loc_load/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="xor_ln617_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="2"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln617/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln617_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln617/6 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln617_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="2"/>
<pin id="270" dir="0" index="1" bw="8" slack="2"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln617/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln614_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="8" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln614/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln669_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln669/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="1"/>
<pin id="288" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln669_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="7" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln669/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_6_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/7 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln669_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="1"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln669/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="outValue_loc_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="3"/>
<pin id="308" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="outValue_loc "/>
</bind>
</comp>

<comp id="312" class="1005" name="p_loc_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="3"/>
<pin id="314" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="318" class="1005" name="input_size_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="3"/>
<pin id="320" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_size_1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln601_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="6"/>
<pin id="325" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln601 "/>
</bind>
</comp>

<comp id="327" class="1005" name="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load "/>
</bind>
</comp>

<comp id="334" class="1005" name="local_mem_addr_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="14" slack="1"/>
<pin id="336" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr "/>
</bind>
</comp>

<comp id="339" class="1005" name="local_mem_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="sub_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="349" class="1005" name="icmp_ln617_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="2"/>
<pin id="351" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln617 "/>
</bind>
</comp>

<comp id="358" class="1005" name="i_4_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="7" slack="0"/>
<pin id="360" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="106" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="88" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="133"><net_src comp="127" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="139"><net_src comp="56" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="149" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="156" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="156" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="183"><net_src comp="64" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="149" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="169" pin=5"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="169" pin=8"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="169" pin=9"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="169" pin=10"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="169" pin=11"/></net>

<net id="195"><net_src comp="106" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="10" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="222"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="232"><net_src comp="60" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="236"><net_src comp="0" pin="0"/><net_sink comp="224" pin=4"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="224" pin=5"/></net>

<net id="242"><net_src comp="62" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="243"><net_src comp="238" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="26" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="161" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="146" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="250" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="10" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="72" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="74" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="295" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="90" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="169" pin=7"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="315"><net_src comp="94" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="169" pin=6"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="321"><net_src comp="106" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="326"><net_src comp="191" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="197" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="134" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="342"><net_src comp="140" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="347"><net_src comp="238" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="352"><net_src comp="244" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="361"><net_src comp="102" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="301" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: boosterStream | {4 5 6 7 }
	Port: input_size_c | {1 }
	Port: guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {3 }
	Port: nextMatchCh | {6 }
	Port: match_loc_reg | {4 5 }
	Port: skip_len_reg | {4 5 }
	Port: matchFlag_reg | {4 5 }
	Port: match_len_reg | {4 5 }
 - Input state : 
	Port: lzBooster<255, 16384, 64> : bestMatchStream | {4 5 7 }
	Port: lzBooster<255, 16384, 64> : input_size | {1 }
	Port: lzBooster<255, 16384, 64> : guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh | {2 }
	Port: lzBooster<255, 16384, 64> : nextMatchCh | {2 }
	Port: lzBooster<255, 16384, 64> : match_loc_reg | {2 4 5 }
	Port: lzBooster<255, 16384, 64> : skip_len_reg | {4 5 }
	Port: lzBooster<255, 16384, 64> : matchFlag_reg | {4 5 }
	Port: lzBooster<255, 16384, 64> : match_len_reg | {4 5 }
  - Chain level:
	State 1
		br_ln601 : 1
	State 2
		br_ln614 : 1
		trunc_ln614 : 1
		zext_ln614 : 2
		local_mem_addr : 3
		local_mem_load : 4
	State 3
	State 4
		icmp_ln617 : 1
		call_ln614 : 1
	State 5
	State 6
		select_ln617 : 1
		write_ln667 : 1
		store_ln614 : 2
		store_ln669 : 1
	State 7
		icmp_ln669 : 1
		i_6 : 1
		br_ln669 : 2
		store_ln669 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|---------|
| Operation|                    Functional Unit                    |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|---------|
|   call   | grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169 |  2.0652 |   280   |   369   |
|----------|-------------------------------------------------------|---------|---------|---------|
|          |                   icmp_ln601_fu_191                   |    0    |    0    |    39   |
|   icmp   |                   icmp_ln617_fu_244                   |    0    |    0    |    39   |
|          |                   icmp_ln669_fu_289                   |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|
|    add   |                       sub_fu_238                      |    0    |    0    |    39   |
|          |                       i_6_fu_295                      |    0    |    0    |    14   |
|----------|-------------------------------------------------------|---------|---------|---------|
|  select  |                  select_ln617_fu_268                  |    0    |    0    |    8    |
|----------|-------------------------------------------------------|---------|---------|---------|
|    xor   |                    xor_ln617_fu_257                   |    0    |    0    |    2    |
|----------|-------------------------------------------------------|---------|---------|---------|
|    or    |                    or_ln617_fu_262                    |    0    |    0    |    2    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   read   |                input_size_1_read_fu_106               |    0    |    0    |    0    |
|          |            bestMatchStream_read_read_fu_127           |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   write  |                 write_ln0_write_fu_112                |    0    |    0    |    0    |
|          |                    grp_write_fu_120                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   trunc  |                   trunc_ln614_fu_209                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   zext   |                   zext_ln614_fu_213                   |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   fence  |                   fence_ln617_fu_224                  |    0    |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|---------|
|   Total  |                                                       |  2.0652 |   280   |   526   |
|----------|-------------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_mem|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-------------------------------------------------------------------------------------+--------+
|                                                                                     |   FF   |
+-------------------------------------------------------------------------------------+--------+
|guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh_load_reg_327|    1   |
|                                     i_4_reg_358                                     |    7   |
|                                  icmp_ln601_reg_323                                 |    1   |
|                                  icmp_ln617_reg_349                                 |    1   |
|                                 input_size_1_reg_318                                |   32   |
|                                local_mem_addr_reg_334                               |   14   |
|                                local_mem_load_reg_339                               |    8   |
|                              nextMatchCh_flag_0_reg_156                             |    1   |
|                              nextMatchCh_loc_0_reg_146                              |    8   |
|                                 outValue_loc_reg_306                                |   32   |
|                                    p_loc_reg_312                                    |    8   |
|                                     sub_reg_344                                     |   32   |
+-------------------------------------------------------------------------------------+--------+
|                                        Total                                        |   145  |
+-------------------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    grp_write_fu_120                   |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|                   grp_access_fu_140                   |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|               nextMatchCh_flag_0_reg_156              |  p0  |   2  |   1  |    2   |
| grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169 |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                         Total                         |      |      |      |   158  ||  6.352  ||    0    ||    27   |
|-------------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    2   |   280  |   526  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    0   |   27   |
|  Register |    -   |    -   |   145  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    8   |   425  |   553  |
+-----------+--------+--------+--------+--------+
