Flow report for display7segmentos
Tue Jul 05 17:35:24 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-------------------------+----------------------------------------------+
; Flow Status             ; Successful - Tue Jul 05 17:35:24 2022        ;
; Quartus II Version      ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name           ; display7segmentos                            ;
; Top-level Entity Name   ; display7segmentos                            ;
; Family                  ; FLEX10K                                      ;
; Device                  ; EPF10K20RC240-4                              ;
; Timing Models           ; Final                                        ;
; Met timing requirements ; Yes                                          ;
; Total logic elements    ; 7 / 1,152 ( < 1 % )                          ;
; Total pins              ; 11 / 189 ( 6 % )                             ;
; Total memory bits       ; 0 / 12,288 ( 0 % )                           ;
+-------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/05/2022 17:35:17 ;
; Main task         ; Compilation         ;
; Revision Name     ; display7segmentos   ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                   ;
+------------------------------------+----------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                                                          ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+----------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 264216235998280.165705331707500                                ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                                                    ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim-Altera (Verilog)                                      ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                     ; 1 ps                                                           ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP             ; 85                                                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                                                              ; --            ; --          ; --             ;
; MISC_FILE                          ; C:/Users/Bruno/Desktop/Display7Segmentos/display7segmentos.dpf ; --            ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                            ; --            ; --          ; eda_blast_fpga ;
+------------------------------------+----------------------------------------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:00     ; 1.0                     ; 276 MB              ; 00:00:00                           ;
; Fitter                  ; 00:00:01     ; 1.0                     ; 278 MB              ; 00:00:00                           ;
; Assembler               ; 00:00:00     ; 1.0                     ; 259 MB              ; 00:00:00                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 229 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 211 MB              ; 00:00:00                           ;
; Total                   ; 00:00:02     ; --                      ; --                  ; 00:00:00                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; DCC05-B03        ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; DCC05-B03        ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; DCC05-B03        ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; DCC05-B03        ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer      ; DCC05-B03        ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off display7segmentos -c display7segmentos
quartus_fit --read_settings_files=off --write_settings_files=off display7segmentos -c display7segmentos
quartus_asm --read_settings_files=off --write_settings_files=off display7segmentos -c display7segmentos
quartus_tan --read_settings_files=off --write_settings_files=off display7segmentos -c display7segmentos
quartus_eda --read_settings_files=off --write_settings_files=off display7segmentos -c display7segmentos



