{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1527696133335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1527696133335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 19:02:12 2018 " "Processing started: Wed May 30 19:02:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1527696133335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1527696133335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1527696133335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1527696133662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_gate-rtl " "Found design unit 1: xor_gate-rtl" {  } { { "../VHDL/xor_gate.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/xor_gate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134146 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "../VHDL/xor_gate.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/xor_gate.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swap-rtl " "Found design unit 1: swap-rtl" {  } { { "../VHDL/swap.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/swap.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134162 ""} { "Info" "ISGN_ENTITY_NAME" "1 swap " "Found entity 1: swap" {  } { { "../VHDL/swap.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/swap.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/sub_and_bias.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/sub_and_bias.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sub_and_bias-rt " "Found design unit 1: Sub_and_bias-rt" {  } { { "../VHDL/sub_and_bias.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/sub_and_bias.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134162 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sub_and_bias " "Found entity 1: Sub_and_bias" {  } { { "../VHDL/sub_and_bias.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/sub_and_bias.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/signtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/signtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signTag-rtl " "Found design unit 1: signTag-rtl" {  } { { "../VHDL/signTag.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/signTag.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134177 ""} { "Info" "ISGN_ENTITY_NAME" "1 signTag " "Found entity 1: signTag" {  } { { "../VHDL/signTag.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/signTag.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/sign_computation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/sign_computation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sign_computation-rt " "Found design unit 1: Sign_computation-rt" {  } { { "../VHDL/Sign_computation.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Sign_computation.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134177 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sign_computation " "Found entity 1: Sign_computation" {  } { { "../VHDL/Sign_computation.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Sign_computation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/select_exp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/select_exp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Select_exp-rt " "Found design unit 1: Select_exp-rt" {  } { { "../VHDL/Select_exp.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Select_exp.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Select_exp " "Found entity 1: Select_exp" {  } { { "../VHDL/Select_exp.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Select_exp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/second_swap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/second_swap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Second_Swap-rtl " "Found design unit 1: Second_Swap-rtl" {  } { { "../VHDL/Second_Swap.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Second_Swap.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134193 ""} { "Info" "ISGN_ENTITY_NAME" "1 Second_Swap " "Found entity 1: Second_Swap" {  } { { "../VHDL/Second_Swap.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Second_Swap.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-rtl " "Found design unit 1: or_gate-rtl" {  } { { "../VHDL/or_gate.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/or_gate.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134208 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "../VHDL/or_gate.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/or_gate.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/nandr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/nandr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NandR-rtl " "Found design unit 1: NandR-rtl" {  } { { "../VHDL/NandR.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/NandR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134208 ""} { "Info" "ISGN_ENTITY_NAME" "1 NandR " "Found entity 1: NandR" {  } { { "../VHDL/NandR.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/NandR.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS-structure " "Found design unit 1: MIPS-structure" {  } { { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134208 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/lead_zeros.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/lead_zeros.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lead_zeros_counter-rt " "Found design unit 1: Lead_zeros_counter-rt" {  } { { "../VHDL/lead_zeros.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/lead_zeros.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134224 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lead_zeros_counter " "Found entity 1: Lead_zeros_counter" {  } { { "../VHDL/lead_zeros.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/lead_zeros.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/ifetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/ifetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ifetch-behavior " "Found design unit 1: Ifetch-behavior" {  } { { "../VHDL/IFETCH.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IFETCH.VHD" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134224 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ifetch " "Found entity 1: Ifetch" {  } { { "../VHDL/IFETCH.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IFETCH.VHD" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/ieee_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/ieee_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IEEE_Mult-rtl " "Found design unit 1: IEEE_Mult-rtl" {  } { { "../VHDL/IEEE_Mult.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Mult.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134240 ""} { "Info" "ISGN_ENTITY_NAME" "1 IEEE_Mult " "Found entity 1: IEEE_Mult" {  } { { "../VHDL/IEEE_Mult.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Mult.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/ieee_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/ieee_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IEEE_Adder-rt " "Found design unit 1: IEEE_Adder-rt" {  } { { "../VHDL/IEEE_Adder.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134240 ""} { "Info" "ISGN_ENTITY_NAME" "1 IEEE_Adder " "Found entity 1: IEEE_Adder" {  } { { "../VHDL/IEEE_Adder.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/idecode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/idecode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Idecode-behavior " "Found design unit 1: Idecode-behavior" {  } { { "../VHDL/IDECODE.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IDECODE.VHD" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Idecode " "Found entity 1: Idecode" {  } { { "../VHDL/IDECODE.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IDECODE.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard_Unit-BEHAVIORAL " "Found design unit 1: Hazard_Unit-BEHAVIORAL" {  } { { "../VHDL/Hazard_Unit.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Hazard_Unit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134255 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "../VHDL/Hazard_Unit.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Hazard_Unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-structural " "Found design unit 1: full_adder-structural" {  } { { "../VHDL/fullAdder.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/fullAdder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134256 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../VHDL/fullAdder.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/fullAdder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/exp_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/exp_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exp_sub-rt " "Found design unit 1: exp_sub-rt" {  } { { "../VHDL/exp_sub.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/exp_sub.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134256 ""} { "Info" "ISGN_ENTITY_NAME" "1 exp_sub " "Found entity 1: exp_sub" {  } { { "../VHDL/exp_sub.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/exp_sub.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/execute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execute-behavior " "Found design unit 1: Execute-behavior" {  } { { "../VHDL/EXECUTE.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/EXECUTE.VHD" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134256 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execute " "Found entity 1: Execute" {  } { { "../VHDL/EXECUTE.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/EXECUTE.VHD" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/dmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/dmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmemory-behavior " "Found design unit 1: dmemory-behavior" {  } { { "../VHDL/DMEMORY.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DMEMORY.VHD" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134290 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmemory " "Found entity 1: dmemory" {  } { { "../VHDL/DMEMORY.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DMEMORY.VHD" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/dff_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/dff_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_Register-rtl " "Found design unit 1: DFF_Register-rtl" {  } { { "../VHDL/DFF_Register.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DFF_Register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134290 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_Register " "Found entity 1: DFF_Register" {  } { { "../VHDL/DFF_Register.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DFF_Register.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior " "Found design unit 1: control-behavior" {  } { { "../VHDL/CONTROL.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/CONTROL.VHD" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134290 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../VHDL/CONTROL.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/CONTROL.VHD" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_gate-rtl " "Found design unit 1: and_gate-rtl" {  } { { "../VHDL/and_gate.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/and_gate.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134306 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "../VHDL/and_gate.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/and_gate.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/aligment_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/aligment_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aligment_Shifter-rtl " "Found design unit 1: Aligment_Shifter-rtl" {  } { { "../VHDL/Aligment_Shifter.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Aligment_Shifter.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134306 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aligment_Shifter " "Found entity 1: Aligment_Shifter" {  } { { "../VHDL/Aligment_Shifter.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/Aligment_Shifter.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/einik.bgu-users/desktop/201553245/vhdl/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/einik.bgu-users/desktop/201553245/vhdl/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-str " "Found design unit 1: adder-str" {  } { { "../VHDL/adder.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/adder.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1527696134306 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../VHDL/adder.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/adder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS " "Elaborating entity \"MIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1527696134353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ifetch Ifetch:IFE " "Elaborating entity \"Ifetch\" for hierarchy \"Ifetch:IFE\"" {  } { { "../VHDL/MIPS.vhd" "IFE" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696134400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Ifetch:IFE\|altsyncram:inst_memory " "Elaborating entity \"altsyncram\" for hierarchy \"Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../VHDL/IFETCH.VHD" "inst_memory" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IFETCH.VHD" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696134743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Ifetch:IFE\|altsyncram:inst_memory " "Elaborated megafunction instantiation \"Ifetch:IFE\|altsyncram:inst_memory\"" {  } { { "../VHDL/IFETCH.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IFETCH.VHD" 30 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1527696134774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Ifetch:IFE\|altsyncram:inst_memory " "Instantiated megafunction \"Ifetch:IFE\|altsyncram:inst_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/einik.BGU-USERS/Desktop/program.hex " "Parameter \"init_file\" = \"C:/Users/einik.BGU-USERS/Desktop/program.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 0 " "Parameter \"numwords_a\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696134774 ""}  } { { "../VHDL/IFETCH.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IFETCH.VHD" 30 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1527696134774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mq3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mq3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mq3 " "Found entity 1: altsyncram_6mq3" {  } { { "db/altsyncram_6mq3.tdf" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/db/altsyncram_6mq3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696134868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696134868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mq3 Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_6mq3:auto_generated " "Elaborating entity \"altsyncram_6mq3\" for hierarchy \"Ifetch:IFE\|altsyncram:inst_memory\|altsyncram_6mq3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696134868 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "program.hex " "Byte addressed memory initialization file \"program.hex\" was read in the word-addressed format" {  } { { "C:/Users/einik.BGU-USERS/Desktop/program.hex" "" { Text "C:/Users/einik.BGU-USERS/Desktop/program.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1 1527696134868 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 141 C:/Users/einik.BGU-USERS/Desktop/program.hex " "Memory depth (256) in the design file differs from memory depth (141) in the Memory Initialization File \"C:/Users/einik.BGU-USERS/Desktop/program.hex\" -- setting initial value for remaining addresses to 0" {  } { { "../VHDL/IFETCH.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IFETCH.VHD" 30 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1 1527696134868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Register DFF_Register:DF1 " "Elaborating entity \"DFF_Register\" for hierarchy \"DFF_Register:DF1\"" {  } { { "../VHDL/MIPS.vhd" "DF1" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696134961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Idecode Idecode:ID " "Elaborating entity \"Idecode\" for hierarchy \"Idecode:ID\"" {  } { { "../VHDL/MIPS.vhd" "ID" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696134977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:CTL " "Elaborating entity \"control\" for hierarchy \"control:CTL\"" {  } { { "../VHDL/MIPS.vhd" "CTL" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Register DFF_Register:DF2 " "Elaborating entity \"DFF_Register\" for hierarchy \"DFF_Register:DF2\"" {  } { { "../VHDL/MIPS.vhd" "DF2" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute Execute:EXE " "Elaborating entity \"Execute\" for hierarchy \"Execute:EXE\"" {  } { { "../VHDL/MIPS.vhd" "EXE" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135242 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SLT EXECUTE.VHD(129) " "VHDL Process Statement warning at EXECUTE.VHD(129): signal \"SLT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VHDL/EXECUTE.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/EXECUTE.VHD" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1527696135242 "|MIPS|Execute:EXE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IEEE_Adder Execute:EXE\|IEEE_Adder:IEEE_ADD " "Elaborating entity \"IEEE_Adder\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\"" {  } { { "../VHDL/EXECUTE.VHD" "IEEE_ADD" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/EXECUTE.VHD" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exp_sub Execute:EXE\|IEEE_Adder:IEEE_ADD\|exp_sub:exp_sub_uu " "Elaborating entity \"exp_sub\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|exp_sub:exp_sub_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "exp_sub_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap Execute:EXE\|IEEE_Adder:IEEE_ADD\|swap:swap_uu " "Elaborating entity \"swap\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|swap:swap_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "swap_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aligment_Shifter Execute:EXE\|IEEE_Adder:IEEE_ADD\|Aligment_Shifter:Alignment_shifter_uu " "Elaborating entity \"Aligment_Shifter\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|Aligment_Shifter:Alignment_shifter_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "Alignment_shifter_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Second_Swap Execute:EXE\|IEEE_Adder:IEEE_ADD\|Second_Swap:swap2_uu " "Elaborating entity \"Second_Swap\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|Second_Swap:swap2_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "swap2_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_computation Execute:EXE\|IEEE_Adder:IEEE_ADD\|Sign_computation:Sign_computation_uu " "Elaborating entity \"Sign_computation\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|Sign_computation:Sign_computation_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "Sign_computation_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu " "Elaborating entity \"adder\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "adder_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|xor_gate:\\Array_Of_Xor:0:xor_gatej " "Elaborating entity \"xor_gate\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|xor_gate:\\Array_Of_Xor:0:xor_gatej\"" {  } { { "../VHDL/adder.vhd" "\\Array_Of_Xor:0:xor_gatej" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/adder.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|full_adder:\\Array_Of_FAs:0:full_adderi " "Elaborating entity \"full_adder\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|full_adder:\\Array_Of_FAs:0:full_adderi\"" {  } { { "../VHDL/adder.vhd" "\\Array_Of_FAs:0:full_adderi" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/adder.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|full_adder:\\Array_Of_FAs:0:full_adderi\|and_gate:and0 " "Elaborating entity \"and_gate\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|full_adder:\\Array_Of_FAs:0:full_adderi\|and_gate:and0\"" {  } { { "../VHDL/fullAdder.vhd" "and0" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/fullAdder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|full_adder:\\Array_Of_FAs:0:full_adderi\|or_gate:or0 " "Elaborating entity \"or_gate\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|adder:adder_uu\|full_adder:\\Array_Of_FAs:0:full_adderi\|or_gate:or0\"" {  } { { "../VHDL/fullAdder.vhd" "or0" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/fullAdder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696135616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signTag Execute:EXE\|IEEE_Adder:IEEE_ADD\|signTag:signTag_uu " "Elaborating entity \"signTag\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|signTag:signTag_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "signTag_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_exp Execute:EXE\|IEEE_Adder:IEEE_ADD\|Select_exp:Select_exp_uu " "Elaborating entity \"Select_exp\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|Select_exp:Select_exp_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "Select_exp_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lead_zeros_counter Execute:EXE\|IEEE_Adder:IEEE_ADD\|Lead_zeros_counter:Lead_zeros_counter_uu " "Elaborating entity \"Lead_zeros_counter\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|Lead_zeros_counter:Lead_zeros_counter_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "Lead_zeros_counter_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NandR Execute:EXE\|IEEE_Adder:IEEE_ADD\|NandR:NandR_uu " "Elaborating entity \"NandR\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|NandR:NandR_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "NandR_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sub_and_bias Execute:EXE\|IEEE_Adder:IEEE_ADD\|Sub_and_bias:Sub_and_bias_uu " "Elaborating entity \"Sub_and_bias\" for hierarchy \"Execute:EXE\|IEEE_Adder:IEEE_ADD\|Sub_and_bias:Sub_and_bias_uu\"" {  } { { "../VHDL/IEEE_Adder.vhd" "Sub_and_bias_uu" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/IEEE_Adder.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IEEE_Mult Execute:EXE\|IEEE_Mult:IEEE_MUL " "Elaborating entity \"IEEE_Mult\" for hierarchy \"Execute:EXE\|IEEE_Mult:IEEE_MUL\"" {  } { { "../VHDL/EXECUTE.VHD" "IEEE_MUL" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/EXECUTE.VHD" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Register DFF_Register:DF3 " "Elaborating entity \"DFF_Register\" for hierarchy \"DFF_Register:DF3\"" {  } { { "../VHDL/MIPS.vhd" "DF3" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmemory dmemory:MEM " "Elaborating entity \"dmemory\" for hierarchy \"dmemory:MEM\"" {  } { { "../VHDL/MIPS.vhd" "MEM" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmemory:MEM\|altsyncram:data_memory " "Elaborating entity \"altsyncram\" for hierarchy \"dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../VHDL/DMEMORY.VHD" "data_memory" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DMEMORY.VHD" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmemory:MEM\|altsyncram:data_memory " "Elaborated megafunction instantiation \"dmemory:MEM\|altsyncram:data_memory\"" {  } { { "../VHDL/DMEMORY.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DMEMORY.VHD" 23 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1527696136724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmemory:MEM\|altsyncram:data_memory " "Instantiated megafunction \"dmemory:MEM\|altsyncram:data_memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/einik.BGU-USERS/Desktop/dmemory.hex " "Parameter \"init_file\" = \"C:/Users/einik.BGU-USERS/Desktop/dmemory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 0 " "Parameter \"numwords_a\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696136724 ""}  } { { "../VHDL/DMEMORY.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DMEMORY.VHD" 23 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1527696136724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pps3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pps3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pps3 " "Found entity 1: altsyncram_pps3" {  } { { "db/altsyncram_pps3.tdf" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/db/altsyncram_pps3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696136802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696136802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pps3 dmemory:MEM\|altsyncram:data_memory\|altsyncram_pps3:auto_generated " "Elaborating entity \"altsyncram_pps3\" for hierarchy \"dmemory:MEM\|altsyncram:data_memory\|altsyncram_pps3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136802 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "256 4093 C:/Users/einik.BGU-USERS/Desktop/dmemory.hex " "Memory depth (256) in the design file differs from memory depth (4093) in the Memory Initialization File \"C:/Users/einik.BGU-USERS/Desktop/dmemory.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "../VHDL/DMEMORY.VHD" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/DMEMORY.VHD" 23 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1 1527696136849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_Register DFF_Register:DF4 " "Elaborating entity \"DFF_Register\" for hierarchy \"DFF_Register:DF4\"" {  } { { "../VHDL/MIPS.vhd" "DF4" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:HU " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:HU\"" {  } { { "../VHDL/MIPS.vhd" "HU" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1527696136958 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Execute:EXE\|IEEE_Mult:IEEE_MUL\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Execute:EXE\|IEEE_Mult:IEEE_MUL\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1527696141181 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1527696141181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Execute:EXE\|IEEE_Mult:IEEE_MUL\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Execute:EXE\|IEEE_Mult:IEEE_MUL\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1527696141540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Execute:EXE\|IEEE_Mult:IEEE_MUL\|lpm_mult:Mult0 " "Instantiated megafunction \"Execute:EXE\|IEEE_Mult:IEEE_MUL\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 48 " "Parameter \"LPM_WIDTHR\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1527696141540 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/12.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1527696141540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p8t " "Found entity 1: mult_p8t" {  } { { "db/mult_p8t.tdf" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/db/mult_p8t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1527696141634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1527696141634 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "153 " "Ignored 153 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "153 " "Ignored 153 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1527696142523 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1527696142523 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[0\] GND " "Pin \"PC\[0\]\" is stuck at GND" {  } { { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1527696144504 "|MIPS|PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC\[1\] GND " "Pin \"PC\[1\]\" is stuck at GND" {  } { { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1527696144504 "|MIPS|PC[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1527696144504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1527696147562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1527696147562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4269 " "Implemented 4269 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1527696147920 ""} { "Info" "ICUT_CUT_TM_OPINS" "174 " "Implemented 174 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1527696147920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4022 " "Implemented 4022 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1527696147920 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1527696147920 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1527696147920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1527696147920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "523 " "Peak virtual memory: 523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1527696147983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 19:02:27 2018 " "Processing ended: Wed May 30 19:02:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1527696147983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1527696147983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1527696147983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1527696147983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1527696149231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1527696149231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 19:02:28 2018 " "Processing started: Wed May 30 19:02:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1527696149231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1527696149231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1527696149231 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1527696149356 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3 EP2C20F484C6 " "Selected device EP2C20F484C6 for design \"lab3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1527696149636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1527696149668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1527696149668 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1527696149870 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C6 " "Device EP2C15AF484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1527696150245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C6 " "Device EP2C35F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1527696150245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C6 " "Device EP2C50F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1527696150245 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1527696150245 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 6801 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1527696150245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 6802 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1527696150245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 6803 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1527696150245 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1527696150245 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1527696150276 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "176 176 " "No exact pin location assignment(s) for 176 pins of 176 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[0] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 506 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[1] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 507 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[2] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 508 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[3] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 509 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[4] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 510 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[5] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 511 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[6] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 512 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[7] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 513 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[8] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 514 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { PC[9] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 515 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[0\] " "Pin ALU_result_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[0] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 516 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[1\] " "Pin ALU_result_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[1] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 517 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[2\] " "Pin ALU_result_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[2] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 518 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[3\] " "Pin ALU_result_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[3] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 519 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[4\] " "Pin ALU_result_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[4] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 520 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[5\] " "Pin ALU_result_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[5] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 521 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[6\] " "Pin ALU_result_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[6] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 522 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[7\] " "Pin ALU_result_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[7] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 523 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[8\] " "Pin ALU_result_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[8] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 524 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[9\] " "Pin ALU_result_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[9] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 525 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[10\] " "Pin ALU_result_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[10] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 526 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[11\] " "Pin ALU_result_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[11] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 527 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[12\] " "Pin ALU_result_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[12] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 528 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[13\] " "Pin ALU_result_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[13] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 529 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[14\] " "Pin ALU_result_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[14] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 530 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[15\] " "Pin ALU_result_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[15] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 531 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[16\] " "Pin ALU_result_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[16] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 532 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[17\] " "Pin ALU_result_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[17] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 533 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[18\] " "Pin ALU_result_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[18] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 534 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[19\] " "Pin ALU_result_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[19] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 535 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[20\] " "Pin ALU_result_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[20] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 536 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[21\] " "Pin ALU_result_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[21] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 537 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[22\] " "Pin ALU_result_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[22] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 538 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[23\] " "Pin ALU_result_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[23] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 539 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[24\] " "Pin ALU_result_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[24] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 540 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[25\] " "Pin ALU_result_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[25] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 541 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[26\] " "Pin ALU_result_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[26] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 542 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[27\] " "Pin ALU_result_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[27] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 543 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[28\] " "Pin ALU_result_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[28] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 544 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[29\] " "Pin ALU_result_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[29] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 545 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[30\] " "Pin ALU_result_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[30] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 546 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_result_out\[31\] " "Pin ALU_result_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ALU_result_out[31] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_result_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 547 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[0\] " "Pin read_data_1_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[0] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 548 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[1\] " "Pin read_data_1_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[1] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 549 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[2\] " "Pin read_data_1_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[2] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 550 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[3\] " "Pin read_data_1_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[3] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 551 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[4\] " "Pin read_data_1_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[4] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 552 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[5\] " "Pin read_data_1_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[5] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 553 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[6\] " "Pin read_data_1_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[6] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 554 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[7\] " "Pin read_data_1_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[7] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 555 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[8\] " "Pin read_data_1_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[8] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 556 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[9\] " "Pin read_data_1_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[9] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 557 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[10\] " "Pin read_data_1_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[10] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 558 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[11\] " "Pin read_data_1_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[11] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 559 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[12\] " "Pin read_data_1_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[12] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 560 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[13\] " "Pin read_data_1_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[13] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 561 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[14\] " "Pin read_data_1_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[14] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 562 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[15\] " "Pin read_data_1_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[15] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 563 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[16\] " "Pin read_data_1_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[16] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 564 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[17\] " "Pin read_data_1_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[17] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 565 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[18\] " "Pin read_data_1_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[18] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 566 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[19\] " "Pin read_data_1_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[19] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 567 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[20\] " "Pin read_data_1_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[20] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 568 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[21\] " "Pin read_data_1_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[21] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 569 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[22\] " "Pin read_data_1_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[22] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 570 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[23\] " "Pin read_data_1_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[23] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 571 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[24\] " "Pin read_data_1_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[24] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 572 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[25\] " "Pin read_data_1_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[25] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 573 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[26\] " "Pin read_data_1_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[26] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 574 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[27\] " "Pin read_data_1_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[27] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 575 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[28\] " "Pin read_data_1_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[28] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 576 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[29\] " "Pin read_data_1_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[29] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 577 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[30\] " "Pin read_data_1_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[30] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 578 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_1_out\[31\] " "Pin read_data_1_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_1_out[31] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_1_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 579 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[0\] " "Pin read_data_2_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[0] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 580 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[1\] " "Pin read_data_2_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[1] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 581 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[2\] " "Pin read_data_2_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[2] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 582 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[3\] " "Pin read_data_2_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[3] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 583 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[4\] " "Pin read_data_2_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[4] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 584 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[5\] " "Pin read_data_2_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[5] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 585 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[6\] " "Pin read_data_2_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[6] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 586 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[7\] " "Pin read_data_2_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[7] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 587 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[8\] " "Pin read_data_2_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[8] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 588 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[9\] " "Pin read_data_2_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[9] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 589 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[10\] " "Pin read_data_2_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[10] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 590 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[11\] " "Pin read_data_2_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[11] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 591 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[12\] " "Pin read_data_2_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[12] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 592 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[13\] " "Pin read_data_2_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[13] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 593 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[14\] " "Pin read_data_2_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[14] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 594 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[15\] " "Pin read_data_2_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[15] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 595 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[16\] " "Pin read_data_2_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[16] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 596 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[17\] " "Pin read_data_2_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[17] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 597 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[18\] " "Pin read_data_2_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[18] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 598 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[19\] " "Pin read_data_2_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[19] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 599 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[20\] " "Pin read_data_2_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[20] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 600 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[21\] " "Pin read_data_2_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[21] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 601 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[22\] " "Pin read_data_2_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[22] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 602 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[23\] " "Pin read_data_2_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[23] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 603 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[24\] " "Pin read_data_2_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[24] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 604 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[25\] " "Pin read_data_2_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[25] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 605 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[26\] " "Pin read_data_2_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[26] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 606 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[27\] " "Pin read_data_2_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[27] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 607 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[28\] " "Pin read_data_2_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[28] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 608 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[29\] " "Pin read_data_2_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[29] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 609 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[30\] " "Pin read_data_2_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[30] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 610 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read_data_2_out\[31\] " "Pin read_data_2_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { read_data_2_out[31] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read_data_2_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 611 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[0\] " "Pin write_data_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[0] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 612 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[1\] " "Pin write_data_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[1] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 613 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[2\] " "Pin write_data_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[2] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 614 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[3\] " "Pin write_data_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[3] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 615 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[4\] " "Pin write_data_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[4] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 616 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[5\] " "Pin write_data_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[5] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 617 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[6\] " "Pin write_data_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[6] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 618 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[7\] " "Pin write_data_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[7] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 619 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[8\] " "Pin write_data_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[8] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 620 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[9\] " "Pin write_data_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[9] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 621 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[10\] " "Pin write_data_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[10] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 622 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[11\] " "Pin write_data_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[11] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 623 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[12\] " "Pin write_data_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[12] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 624 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[13\] " "Pin write_data_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[13] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 625 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[14\] " "Pin write_data_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[14] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 626 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[15\] " "Pin write_data_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[15] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 627 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[16\] " "Pin write_data_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[16] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 628 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[17\] " "Pin write_data_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[17] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 629 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[18\] " "Pin write_data_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[18] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 630 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[19\] " "Pin write_data_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[19] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 631 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[20\] " "Pin write_data_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[20] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 632 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[21\] " "Pin write_data_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[21] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 633 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[22\] " "Pin write_data_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[22] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 634 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[23\] " "Pin write_data_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[23] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 635 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[24\] " "Pin write_data_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[24] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 636 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[25\] " "Pin write_data_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[25] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 637 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[26\] " "Pin write_data_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[26] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 638 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[27\] " "Pin write_data_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[27] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 639 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[28\] " "Pin write_data_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[28] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 640 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[29\] " "Pin write_data_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[29] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 641 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[30\] " "Pin write_data_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[30] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 642 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_data_out\[31\] " "Pin write_data_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { write_data_out[31] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write_data_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 643 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[0\] " "Pin Instruction_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[0] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 644 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[1\] " "Pin Instruction_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[1] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 645 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[2\] " "Pin Instruction_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[2] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 646 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[3\] " "Pin Instruction_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[3] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 647 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[4\] " "Pin Instruction_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[4] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 648 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[5\] " "Pin Instruction_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[5] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 649 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[6\] " "Pin Instruction_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[6] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 650 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[7\] " "Pin Instruction_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[7] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 651 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[8\] " "Pin Instruction_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[8] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 652 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[9\] " "Pin Instruction_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[9] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 653 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[10\] " "Pin Instruction_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[10] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 654 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[11\] " "Pin Instruction_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[11] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 655 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[12\] " "Pin Instruction_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[12] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 656 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[13\] " "Pin Instruction_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[13] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 657 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[14\] " "Pin Instruction_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[14] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 658 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[15\] " "Pin Instruction_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[15] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 659 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[16\] " "Pin Instruction_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[16] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 660 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[17\] " "Pin Instruction_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[17] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 661 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[18\] " "Pin Instruction_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[18] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 662 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[19\] " "Pin Instruction_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[19] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 663 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[20\] " "Pin Instruction_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[20] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 664 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[21\] " "Pin Instruction_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[21] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 665 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[22\] " "Pin Instruction_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[22] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 666 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[23\] " "Pin Instruction_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[23] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 667 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[24\] " "Pin Instruction_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[24] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 668 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[25\] " "Pin Instruction_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[25] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 669 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[26\] " "Pin Instruction_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[26] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 670 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[27\] " "Pin Instruction_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[27] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 671 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[28\] " "Pin Instruction_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[28] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 672 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[29\] " "Pin Instruction_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[29] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 673 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[30\] " "Pin Instruction_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[30] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 674 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instruction_out\[31\] " "Pin Instruction_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Instruction_out[31] } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instruction_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 675 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Branch_out " "Pin Branch_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Branch_out } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Branch_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 678 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero_out " "Pin Zero_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Zero_out } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Zero_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 679 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Memwrite_out " "Pin Memwrite_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Memwrite_out } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 14 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Memwrite_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 680 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Regwrite_out " "Pin Regwrite_out not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { Regwrite_out } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Regwrite_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 681 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "nreset " "Pin nreset not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { nreset } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 8 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nreset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 676 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 677 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1527696150432 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1527696150432 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS.out.sdc " "Reading SDC File: 'MIPS.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1527696150760 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1527696150838 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1527696150838 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1527696150838 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000        clock " " 100.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1527696150838 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1527696150838 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1527696151181 ""}  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clock } } } { "../VHDL/MIPS.vhd" "" { Text "C:/Users/einik.BGU-USERS/Desktop/201553245/VHDL/MIPS.vhd" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 0 { 0 ""} 0 677 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1527696151181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1527696151555 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1527696151571 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1527696151571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1527696151571 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1527696151586 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1527696151586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1527696151883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1527696152226 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1527696152226 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1527696152226 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "175 unused 3.3V 1 174 0 " "Number of I/O pins in group: 175 (unused VREF, 3.3V VCCIO, 1 input, 174 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1527696152242 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1527696152242 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1527696152242 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1527696152242 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1527696152242 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1527696152242 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1527696152382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1527696153349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1527696154722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1527696154753 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1527696156656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1527696156656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1527696157421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1527696160275 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1527696160275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1527696161352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1527696161414 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1527696161414 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1527696161414 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1527696161539 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "174 " "Found 174 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[0\] 0 " "Pin \"ALU_result_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[1\] 0 " "Pin \"ALU_result_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[2\] 0 " "Pin \"ALU_result_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[3\] 0 " "Pin \"ALU_result_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[4\] 0 " "Pin \"ALU_result_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[5\] 0 " "Pin \"ALU_result_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[6\] 0 " "Pin \"ALU_result_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[7\] 0 " "Pin \"ALU_result_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[8\] 0 " "Pin \"ALU_result_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[9\] 0 " "Pin \"ALU_result_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[10\] 0 " "Pin \"ALU_result_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[11\] 0 " "Pin \"ALU_result_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[12\] 0 " "Pin \"ALU_result_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[13\] 0 " "Pin \"ALU_result_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[14\] 0 " "Pin \"ALU_result_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[15\] 0 " "Pin \"ALU_result_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[16\] 0 " "Pin \"ALU_result_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[17\] 0 " "Pin \"ALU_result_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[18\] 0 " "Pin \"ALU_result_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[19\] 0 " "Pin \"ALU_result_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[20\] 0 " "Pin \"ALU_result_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[21\] 0 " "Pin \"ALU_result_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[22\] 0 " "Pin \"ALU_result_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[23\] 0 " "Pin \"ALU_result_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[24\] 0 " "Pin \"ALU_result_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[25\] 0 " "Pin \"ALU_result_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[26\] 0 " "Pin \"ALU_result_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[27\] 0 " "Pin \"ALU_result_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[28\] 0 " "Pin \"ALU_result_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[29\] 0 " "Pin \"ALU_result_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[30\] 0 " "Pin \"ALU_result_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALU_result_out\[31\] 0 " "Pin \"ALU_result_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[0\] 0 " "Pin \"read_data_1_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[1\] 0 " "Pin \"read_data_1_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[2\] 0 " "Pin \"read_data_1_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[3\] 0 " "Pin \"read_data_1_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[4\] 0 " "Pin \"read_data_1_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[5\] 0 " "Pin \"read_data_1_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[6\] 0 " "Pin \"read_data_1_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[7\] 0 " "Pin \"read_data_1_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[8\] 0 " "Pin \"read_data_1_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[9\] 0 " "Pin \"read_data_1_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[10\] 0 " "Pin \"read_data_1_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[11\] 0 " "Pin \"read_data_1_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[12\] 0 " "Pin \"read_data_1_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[13\] 0 " "Pin \"read_data_1_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[14\] 0 " "Pin \"read_data_1_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[15\] 0 " "Pin \"read_data_1_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[16\] 0 " "Pin \"read_data_1_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[17\] 0 " "Pin \"read_data_1_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[18\] 0 " "Pin \"read_data_1_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[19\] 0 " "Pin \"read_data_1_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[20\] 0 " "Pin \"read_data_1_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[21\] 0 " "Pin \"read_data_1_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[22\] 0 " "Pin \"read_data_1_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[23\] 0 " "Pin \"read_data_1_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[24\] 0 " "Pin \"read_data_1_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[25\] 0 " "Pin \"read_data_1_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[26\] 0 " "Pin \"read_data_1_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[27\] 0 " "Pin \"read_data_1_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[28\] 0 " "Pin \"read_data_1_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[29\] 0 " "Pin \"read_data_1_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[30\] 0 " "Pin \"read_data_1_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_1_out\[31\] 0 " "Pin \"read_data_1_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[0\] 0 " "Pin \"read_data_2_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[1\] 0 " "Pin \"read_data_2_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[2\] 0 " "Pin \"read_data_2_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[3\] 0 " "Pin \"read_data_2_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[4\] 0 " "Pin \"read_data_2_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[5\] 0 " "Pin \"read_data_2_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[6\] 0 " "Pin \"read_data_2_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[7\] 0 " "Pin \"read_data_2_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[8\] 0 " "Pin \"read_data_2_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[9\] 0 " "Pin \"read_data_2_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[10\] 0 " "Pin \"read_data_2_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[11\] 0 " "Pin \"read_data_2_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[12\] 0 " "Pin \"read_data_2_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[13\] 0 " "Pin \"read_data_2_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[14\] 0 " "Pin \"read_data_2_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[15\] 0 " "Pin \"read_data_2_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[16\] 0 " "Pin \"read_data_2_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[17\] 0 " "Pin \"read_data_2_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[18\] 0 " "Pin \"read_data_2_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[19\] 0 " "Pin \"read_data_2_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[20\] 0 " "Pin \"read_data_2_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[21\] 0 " "Pin \"read_data_2_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[22\] 0 " "Pin \"read_data_2_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[23\] 0 " "Pin \"read_data_2_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[24\] 0 " "Pin \"read_data_2_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[25\] 0 " "Pin \"read_data_2_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[26\] 0 " "Pin \"read_data_2_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[27\] 0 " "Pin \"read_data_2_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[28\] 0 " "Pin \"read_data_2_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[29\] 0 " "Pin \"read_data_2_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[30\] 0 " "Pin \"read_data_2_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_data_2_out\[31\] 0 " "Pin \"read_data_2_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[0\] 0 " "Pin \"write_data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[1\] 0 " "Pin \"write_data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[2\] 0 " "Pin \"write_data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[3\] 0 " "Pin \"write_data_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[4\] 0 " "Pin \"write_data_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[5\] 0 " "Pin \"write_data_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[6\] 0 " "Pin \"write_data_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[7\] 0 " "Pin \"write_data_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[8\] 0 " "Pin \"write_data_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[9\] 0 " "Pin \"write_data_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[10\] 0 " "Pin \"write_data_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[11\] 0 " "Pin \"write_data_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[12\] 0 " "Pin \"write_data_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[13\] 0 " "Pin \"write_data_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[14\] 0 " "Pin \"write_data_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[15\] 0 " "Pin \"write_data_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[16\] 0 " "Pin \"write_data_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[17\] 0 " "Pin \"write_data_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[18\] 0 " "Pin \"write_data_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[19\] 0 " "Pin \"write_data_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[20\] 0 " "Pin \"write_data_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[21\] 0 " "Pin \"write_data_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[22\] 0 " "Pin \"write_data_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[23\] 0 " "Pin \"write_data_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[24\] 0 " "Pin \"write_data_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[25\] 0 " "Pin \"write_data_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[26\] 0 " "Pin \"write_data_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[27\] 0 " "Pin \"write_data_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[28\] 0 " "Pin \"write_data_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[29\] 0 " "Pin \"write_data_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[30\] 0 " "Pin \"write_data_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "write_data_out\[31\] 0 " "Pin \"write_data_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[0\] 0 " "Pin \"Instruction_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[1\] 0 " "Pin \"Instruction_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[2\] 0 " "Pin \"Instruction_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[3\] 0 " "Pin \"Instruction_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[4\] 0 " "Pin \"Instruction_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[5\] 0 " "Pin \"Instruction_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[6\] 0 " "Pin \"Instruction_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[7\] 0 " "Pin \"Instruction_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[8\] 0 " "Pin \"Instruction_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[9\] 0 " "Pin \"Instruction_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[10\] 0 " "Pin \"Instruction_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[11\] 0 " "Pin \"Instruction_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[12\] 0 " "Pin \"Instruction_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[13\] 0 " "Pin \"Instruction_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[14\] 0 " "Pin \"Instruction_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[15\] 0 " "Pin \"Instruction_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[16\] 0 " "Pin \"Instruction_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[17\] 0 " "Pin \"Instruction_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[18\] 0 " "Pin \"Instruction_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[19\] 0 " "Pin \"Instruction_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[20\] 0 " "Pin \"Instruction_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[21\] 0 " "Pin \"Instruction_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[22\] 0 " "Pin \"Instruction_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[23\] 0 " "Pin \"Instruction_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[24\] 0 " "Pin \"Instruction_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[25\] 0 " "Pin \"Instruction_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[26\] 0 " "Pin \"Instruction_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[27\] 0 " "Pin \"Instruction_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[28\] 0 " "Pin \"Instruction_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[29\] 0 " "Pin \"Instruction_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[30\] 0 " "Pin \"Instruction_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instruction_out\[31\] 0 " "Pin \"Instruction_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Branch_out 0 " "Pin \"Branch_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero_out 0 " "Pin \"Zero_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Memwrite_out 0 " "Pin \"Memwrite_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Regwrite_out 0 " "Pin \"Regwrite_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1527696161633 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1527696161633 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1527696162257 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1527696162553 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1527696163208 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1527696163567 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1527696163614 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1527696163785 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/output_files/lab3.fit.smsg " "Generated suppressed messages file C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/output_files/lab3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1527696164160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1527696165002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 19:02:45 2018 " "Processing ended: Wed May 30 19:02:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1527696165002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1527696165002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1527696165002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1527696165002 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1527696167545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1527696167545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 19:02:47 2018 " "Processing started: Wed May 30 19:02:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1527696167545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1527696167545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1527696167545 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1527696168774 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1527696168805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1527696169569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 19:02:49 2018 " "Processing ended: Wed May 30 19:02:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1527696169569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1527696169569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1527696169569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1527696169569 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1527696170193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1527696170973 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1527696170973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 19:02:50 2018 " "Processing started: Wed May 30 19:02:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1527696170973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1527696170973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1527696170973 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1527696171082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1527696171316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1527696171348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1527696171348 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS.out.sdc " "Reading SDC File: 'MIPS.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1527696171676 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1527696171723 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1527696171879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 20.831 " "Worst-case setup slack is 20.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696171957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696171957 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.831         0.000 clock  " "   20.831         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696171957 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1527696171957 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696171973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696171973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clock  " "    0.391         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696171973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1527696171973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1527696171988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1527696172004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 27.500 " "Worst-case minimum pulse width slack is 27.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.500         0.000 clock  " "   27.500         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1527696172019 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1527696172269 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1527696172269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 25.617 " "Worst-case setup slack is 25.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.617         0.000 clock  " "   25.617         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1527696172425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clock  " "    0.215         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1527696172456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1527696172472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1527696172487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 27.500 " "Worst-case minimum pulse width slack is 27.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.500         0.000 clock  " "   27.500         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1527696172503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1527696172503 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1527696172659 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1527696172753 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1527696172768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1527696172940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 19:02:52 2018 " "Processing ended: Wed May 30 19:02:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1527696172940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1527696172940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1527696172940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1527696172940 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1527696174328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1527696174328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 19:02:53 2018 " "Processing started: Wed May 30 19:02:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1527696174328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1527696174328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1527696174328 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lab3.vho\", \"lab3_fast.vho lab3_vhd.sdo lab3_vhd_fast.sdo C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/simulation/modelsim/ simulation " "Generated files \"lab3.vho\", \"lab3_fast.vho\", \"lab3_vhd.sdo\" and \"lab3_vhd_fast.sdo\" in directory \"C:/Users/einik.BGU-USERS/Desktop/201553245/Quatrus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1527696176592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "437 " "Peak virtual memory: 437 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1527696176764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 30 19:02:56 2018 " "Processing ended: Wed May 30 19:02:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1527696176764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1527696176764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1527696176764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1527696176764 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1527696177388 ""}
