Analysis & Synthesis report for Smart_traffic_light
Fri Dec  6 13:51:53 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Smart_traffic_light|YW_next_state
  9. State Machine - |Smart_traffic_light|act_state
 10. State Machine - |Smart_traffic_light|ADC_0804LCN:c_ADC_TEMP|act_state
 11. State Machine - |Smart_traffic_light|ADC_0804LCN:c_ADC_POT|act_state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: Top-level Entity: |Smart_traffic_light
 16. Parameter Settings for User Entity Instance: CLK_DIV:c_STL_CLK
 17. Parameter Settings for User Entity Instance: PWM:PTL_NS_0
 18. Parameter Settings for User Entity Instance: PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK
 19. Parameter Settings for User Entity Instance: PWM:PTL_NS_1
 20. Parameter Settings for User Entity Instance: PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK
 21. Parameter Settings for User Entity Instance: PWM:TRLH_NS_0
 22. Parameter Settings for User Entity Instance: PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK
 23. Parameter Settings for User Entity Instance: PWM:TRLH_NS_1
 24. Parameter Settings for User Entity Instance: PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK
 25. Parameter Settings for User Entity Instance: PWM:TRLH_NS_2
 26. Parameter Settings for User Entity Instance: PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK
 27. Parameter Settings for User Entity Instance: PWM:TRLH_NS_3
 28. Parameter Settings for User Entity Instance: PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK
 29. Parameter Settings for User Entity Instance: PWM:PTL_EW_0
 30. Parameter Settings for User Entity Instance: PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK
 31. Parameter Settings for User Entity Instance: PWM:PTL_EW_1
 32. Parameter Settings for User Entity Instance: PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK
 33. Parameter Settings for User Entity Instance: PWM:TRLH_EW_0
 34. Parameter Settings for User Entity Instance: PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK
 35. Parameter Settings for User Entity Instance: PWM:TRLH_EW_1
 36. Parameter Settings for User Entity Instance: PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK
 37. Parameter Settings for User Entity Instance: PWM:TRLH_EW_2
 38. Parameter Settings for User Entity Instance: PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK
 39. Parameter Settings for User Entity Instance: PWM:TRLH_EW_3
 40. Parameter Settings for User Entity Instance: PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK
 41. Parameter Settings for User Entity Instance: DISPLAY_BCD:c_DISPLAY_BCD
 42. Parameter Settings for User Entity Instance: DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK
 43. Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_POT
 44. Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK
 45. Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_TEMP
 46. Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK
 47. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 48. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 49. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 50. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 51. lpm_mult Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK"
 53. Port Connectivity Checks: "DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK"
 54. Port Connectivity Checks: "DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_3"
 55. Port Connectivity Checks: "DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_0"
 56. Port Connectivity Checks: "PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK"
 57. Port Connectivity Checks: "CLK_DIV:c_STL_CLK"
 58. Post-Synthesis Netlist Statistics for Top Partition
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec  6 13:51:53 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Smart_traffic_light                            ;
; Top-level Entity Name              ; Smart_traffic_light                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 1,574                                          ;
;     Total combinational functions  ; 1,555                                          ;
;     Dedicated logic registers      ; 410                                            ;
; Total registers                    ; 410                                            ;
; Total pins                         ; 67                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+------------------------------------------------------------------+---------------------+---------------------+
; Option                                                           ; Setting             ; Default Value       ;
+------------------------------------------------------------------+---------------------+---------------------+
; Device                                                           ; EP4CE6E22C8         ;                     ;
; Top-level entity name                                            ; Smart_traffic_light ; Smart_traffic_light ;
; Family name                                                      ; Cyclone IV E        ; Cyclone V           ;
; Use smart compilation                                            ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                  ; On                  ;
; Enable compact report table                                      ; Off                 ; Off                 ;
; Restructure Multiplexers                                         ; Auto                ; Auto                ;
; Create Debugging Nodes for IP Cores                              ; Off                 ; Off                 ;
; Preserve fewer node names                                        ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                    ; Enable              ; Enable              ;
; Verilog Version                                                  ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                     ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                         ; Auto                ; Auto                ;
; Safe State Machine                                               ; Off                 ; Off                 ;
; Extract Verilog State Machines                                   ; On                  ; On                  ;
; Extract VHDL State Machines                                      ; On                  ; On                  ;
; Ignore Verilog initial constructs                                ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                       ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                   ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                        ; On                  ; On                  ;
; Parallel Synthesis                                               ; On                  ; On                  ;
; DSP Block Balancing                                              ; Auto                ; Auto                ;
; NOT Gate Push-Back                                               ; On                  ; On                  ;
; Power-Up Don't Care                                              ; On                  ; On                  ;
; Remove Redundant Logic Cells                                     ; Off                 ; Off                 ;
; Remove Duplicate Registers                                       ; On                  ; On                  ;
; Ignore CARRY Buffers                                             ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                           ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                            ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                        ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                             ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                              ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                   ; Off                 ; Off                 ;
; Optimization Technique                                           ; Balanced            ; Balanced            ;
; Carry Chain Length                                               ; 70                  ; 70                  ;
; Auto Carry Chains                                                ; On                  ; On                  ;
; Auto Open-Drain Pins                                             ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                 ; Off                 ;
; Auto ROM Replacement                                             ; On                  ; On                  ;
; Auto RAM Replacement                                             ; On                  ; On                  ;
; Auto DSP Block Replacement                                       ; On                  ; On                  ;
; Auto Shift Register Replacement                                  ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                    ; On                  ; On                  ;
; Strict RAM Replacement                                           ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                           ; Off                 ; Off                 ;
; Auto RAM Block Balancing                                         ; On                  ; On                  ;
; Auto RAM to Logic Cell Conversion                                ; Off                 ; Off                 ;
; Auto Resource Sharing                                            ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                               ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                    ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing              ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                          ; On                  ; On                  ;
; Report Parameter Settings                                        ; On                  ; On                  ;
; Report Source Assignments                                        ; On                  ; On                  ;
; Report Connectivity Checks                                       ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                               ; Off                 ; Off                 ;
; Synchronization Register Chain Length                            ; 2                   ; 2                   ;
; Power Optimization During Synthesis                              ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                  ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                 ; 100                 ;
; Clock MUX Protection                                             ; On                  ; On                  ;
; Auto Gated Clock Conversion                                      ; Off                 ; Off                 ;
; Block Design Naming                                              ; Auto                ; Auto                ;
; SDC constraint protection                                        ; Off                 ; Off                 ;
; Synthesis Effort                                                 ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                             ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                               ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                      ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                           ; On                  ; On                  ;
+------------------------------------------------------------------+---------------------+---------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                            ;
+----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                  ; Library ;
+----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Components/PWM.vhd                     ; yes             ; User VHDL File               ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/PWM.vhd                     ;         ;
; Components/Flow_counter.vhd            ; yes             ; User VHDL File               ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Flow_counter.vhd            ;         ;
; Components/Display_BCD/DISPLAY_BCD.vhd ; yes             ; User VHDL File               ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/DISPLAY_BCD.vhd ;         ;
; Components/Display_BCD/BCD_4bit.vhd    ; yes             ; User VHDL File               ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/BCD_4bit.vhd    ;         ;
; Components/CLK_DIV.vhd                 ; yes             ; User VHDL File               ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd                 ;         ;
; Components/ADC_0804LCN.vhd             ; yes             ; User VHDL File               ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/ADC_0804LCN.vhd             ;         ;
; Smart_traffic_light.vhd                ; yes             ; User VHDL File               ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd                ;         ;
; lpm_mult.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                        ;         ;
; aglobal231.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc                                                                      ;         ;
; lpm_add_sub.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                     ;         ;
; multcore.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.inc                                                                        ;         ;
; bypassff.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/bypassff.inc                                                                        ;         ;
; altshift.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.inc                                                                        ;         ;
; multcore.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf                                                                        ;         ;
; csa_add.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/csa_add.inc                                                                         ;         ;
; mpar_add.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.inc                                                                        ;         ;
; muleabz.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/muleabz.inc                                                                         ;         ;
; mul_lfrg.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mul_lfrg.inc                                                                        ;         ;
; mul_boothc.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mul_boothc.inc                                                                      ;         ;
; alt_ded_mult.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                    ;         ;
; alt_ded_mult_y.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                  ;         ;
; dffpipe.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                         ;         ;
; mpar_add.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf                                                                        ;         ;
; lpm_add_sub.tdf                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                     ;         ;
; addcore.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/addcore.inc                                                                         ;         ;
; look_add.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/look_add.inc                                                                        ;         ;
; alt_stratix_add_sub.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                             ;         ;
; db/add_sub_mgh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_mgh.tdf                     ;         ;
; altshift.tdf                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altshift.tdf                                                                        ;         ;
; lpm_divide.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                      ;         ;
; abs_divider.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                     ;         ;
; sign_div_unsign.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                 ;         ;
; db/lpm_divide_7jm.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_7jm.tdf                  ;         ;
; db/sign_div_unsign_vlh.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_vlh.tdf             ;         ;
; db/alt_u_div_i7f.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_i7f.tdf                   ;         ;
; db/add_sub_7pc.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_7pc.tdf                     ;         ;
; db/add_sub_8pc.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_8pc.tdf                     ;         ;
; db/add_sub_kgh.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_kgh.tdf                     ;         ;
; db/lpm_divide_6jm.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_6jm.tdf                  ;         ;
; db/sign_div_unsign_ulh.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_ulh.tdf             ;         ;
; db/alt_u_div_g7f.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_g7f.tdf                   ;         ;
+----------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,574       ;
;                                             ;             ;
; Total combinational functions               ; 1555        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 294         ;
;     -- 3 input functions                    ; 536         ;
;     -- <=2 input functions                  ; 725         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 790         ;
;     -- arithmetic mode                      ; 765         ;
;                                             ;             ;
; Total registers                             ; 410         ;
;     -- Dedicated logic registers            ; 410         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 67          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_RST~input ;
; Maximum fan-out                             ; 205         ;
; Total fan-out                               ; 5615        ;
; Average fan-out                             ; 2.68        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                    ; Entity Name         ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |Smart_traffic_light                        ; 1555 (266)          ; 410 (51)                  ; 0           ; 0            ; 0       ; 0         ; 67   ; 0            ; |Smart_traffic_light                                                                                                   ; Smart_traffic_light ; work         ;
;    |ADC_0804LCN:c_ADC_POT|                  ; 52 (9)              ; 50 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|ADC_0804LCN:c_ADC_POT                                                                             ; ADC_0804LCN         ; work         ;
;       |CLK_DIV:c_ADC_CLK|                   ; 43 (43)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK                                                           ; CLK_DIV             ; work         ;
;    |ADC_0804LCN:c_ADC_TEMP|                 ; 10 (9)              ; 18 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|ADC_0804LCN:c_ADC_TEMP                                                                            ; ADC_0804LCN         ; work         ;
;       |CLK_DIV:c_ADC_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK                                                          ; CLK_DIV             ; work         ;
;    |CLK_DIV:c_STL_CLK|                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|CLK_DIV:c_STL_CLK                                                                                 ; CLK_DIV             ; work         ;
;    |DISPLAY_BCD:c_DISPLAY_BCD|              ; 54 (30)             ; 14 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD                                                                         ; DISPLAY_BCD         ; work         ;
;       |BCD_4bit:BCD_4bit_0|                 ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_0                                                     ; BCD_4bit            ; work         ;
;       |BCD_4bit:BCD_4bit_1|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_1                                                     ; BCD_4bit            ; work         ;
;       |BCD_4bit:BCD_4bit_2|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_2                                                     ; BCD_4bit            ; work         ;
;       |BCD_4bit:BCD_4bit_3|                 ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_3                                                     ; BCD_4bit            ; work         ;
;       |BCD_4bit:BCD_4bit_4|                 ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_4                                                     ; BCD_4bit            ; work         ;
;       |BCD_4bit:BCD_4bit_5|                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_5                                                     ; BCD_4bit            ; work         ;
;       |BCD_4bit:BCD_4bit_6|                 ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_6                                                     ; BCD_4bit            ; work         ;
;       |CLK_DIV:c_DISP_CLK|                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK                                                      ; CLK_DIV             ; work         ;
;    |Flow_counter:EAST_WEST|                 ; 114 (114)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|Flow_counter:EAST_WEST                                                                            ; Flow_counter        ; work         ;
;    |Flow_counter:NORTH_SOUTH|               ; 114 (114)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|Flow_counter:NORTH_SOUTH                                                                          ; Flow_counter        ; work         ;
;    |Flow_counter:SOUTH_NORTH|               ; 114 (114)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|Flow_counter:SOUTH_NORTH                                                                          ; Flow_counter        ; work         ;
;    |Flow_counter:WEST_EAST|                 ; 114 (114)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|Flow_counter:WEST_EAST                                                                            ; Flow_counter        ; work         ;
;    |PWM:PTL_EW_0|                           ; 53 (20)             ; 41 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_EW_0                                                                                      ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 33 (33)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK                                                                    ; CLK_DIV             ; work         ;
;    |PWM:PTL_EW_1|                           ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_EW_1                                                                                      ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK                                                                    ; CLK_DIV             ; work         ;
;    |PWM:PTL_NS_0|                           ; 32 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_NS_0                                                                                      ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK                                                                    ; CLK_DIV             ; work         ;
;    |PWM:PTL_NS_1|                           ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_NS_1                                                                                      ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK                                                                    ; CLK_DIV             ; work         ;
;    |PWM:TRLH_EW_0|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_0                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |PWM:TRLH_EW_1|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_1                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |PWM:TRLH_EW_2|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_2                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |PWM:TRLH_EW_3|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_3                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |PWM:TRLH_NS_0|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_0                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |PWM:TRLH_NS_1|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_1                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |PWM:TRLH_NS_2|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_2                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |PWM:TRLH_NS_3|                          ; 21 (20)             ; 9 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_3                                                                                     ; PWM                 ; work         ;
;       |CLK_DIV:c_PWM_CLK|                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK                                                                   ; CLK_DIV             ; work         ;
;    |lpm_divide:Div0|                        ; 149 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div0                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_6jm:auto_generated|       ; 149 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div0|lpm_divide_6jm:auto_generated                                                     ; lpm_divide_6jm      ; work         ;
;          |sign_div_unsign_ulh:divider|      ; 149 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider                         ; sign_div_unsign_ulh ; work         ;
;             |alt_u_div_g7f:divider|         ; 149 (149)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div0|lpm_divide_6jm:auto_generated|sign_div_unsign_ulh:divider|alt_u_div_g7f:divider   ; alt_u_div_g7f       ; work         ;
;    |lpm_divide:Div1|                        ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div1                                                                                   ; lpm_divide          ; work         ;
;       |lpm_divide_7jm:auto_generated|       ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div1|lpm_divide_7jm:auto_generated                                                     ; lpm_divide_7jm      ; work         ;
;          |sign_div_unsign_vlh:divider|      ; 221 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider                         ; sign_div_unsign_vlh ; work         ;
;             |alt_u_div_i7f:divider|         ; 221 (221)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider   ; alt_u_div_i7f       ; work         ;
;    |lpm_mult:Mult0|                         ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult0                                                                                    ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 21 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult0|multcore:mult_core                                                                 ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                |add_sub_kgh:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated ; add_sub_kgh         ; work         ;
;    |lpm_mult:Mult1|                         ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult1                                                                                    ; lpm_mult            ; work         ;
;       |multcore:mult_core|                  ; 30 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult1|multcore:mult_core                                                                 ; multcore            ; work         ;
;          |mpar_add:padder|                  ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                 ; mpar_add            ; work         ;
;             |lpm_add_sub:adder[0]|          ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                |add_sub_mgh:auto_generated| ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Smart_traffic_light|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_mgh:auto_generated ; add_sub_mgh         ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Smart_traffic_light|YW_next_state                                                                                       ;
+-------------------------------+----------------------+------------------------------+-------------------------------+--------------------+
; Name                          ; YW_next_state.YELLOW ; YW_next_state.FLOW_EAST_WEST ; YW_next_state.FLOW_NORT_SOUTH ; YW_next_state.STOP ;
+-------------------------------+----------------------+------------------------------+-------------------------------+--------------------+
; YW_next_state.STOP            ; 0                    ; 0                            ; 0                             ; 0                  ;
; YW_next_state.FLOW_NORT_SOUTH ; 0                    ; 0                            ; 1                             ; 1                  ;
; YW_next_state.FLOW_EAST_WEST  ; 0                    ; 1                            ; 0                             ; 1                  ;
; YW_next_state.YELLOW          ; 1                    ; 0                            ; 0                             ; 1                  ;
+-------------------------------+----------------------+------------------------------+-------------------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |Smart_traffic_light|act_state                                                                       ;
+---------------------------+------------------+--------------------------+---------------------------+----------------+
; Name                      ; act_state.YELLOW ; act_state.FLOW_EAST_WEST ; act_state.FLOW_NORT_SOUTH ; act_state.STOP ;
+---------------------------+------------------+--------------------------+---------------------------+----------------+
; act_state.STOP            ; 0                ; 0                        ; 0                         ; 0              ;
; act_state.FLOW_NORT_SOUTH ; 0                ; 0                        ; 1                         ; 1              ;
; act_state.FLOW_EAST_WEST  ; 0                ; 1                        ; 0                         ; 1              ;
; act_state.YELLOW          ; 1                ; 0                        ; 0                         ; 1              ;
+---------------------------+------------------+--------------------------+---------------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Smart_traffic_light|ADC_0804LCN:c_ADC_TEMP|act_state                                                                                 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+
; Name                ; act_state.READ_ADC2 ; act_state.READ_ADC1 ; act_state.READ_ADC0 ; act_state.WAIT_INTR ; act_state.GET_ADC1 ; act_state.GET_ADC0 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+
; act_state.GET_ADC0  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ;
; act_state.GET_ADC1  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 1                  ;
; act_state.WAIT_INTR ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 1                  ;
; act_state.READ_ADC0 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 1                  ;
; act_state.READ_ADC1 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 1                  ;
; act_state.READ_ADC2 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Smart_traffic_light|ADC_0804LCN:c_ADC_POT|act_state                                                                                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+
; Name                ; act_state.READ_ADC2 ; act_state.READ_ADC1 ; act_state.READ_ADC0 ; act_state.WAIT_INTR ; act_state.GET_ADC1 ; act_state.GET_ADC0 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+
; act_state.GET_ADC0  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                  ;
; act_state.GET_ADC1  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 1                  ;
; act_state.WAIT_INTR ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 1                  ;
; act_state.READ_ADC0 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 1                  ;
; act_state.READ_ADC1 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 1                  ;
; act_state.READ_ADC2 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+-------------------------------------------------------+--------------------------------------------------------------+
; Register name                                         ; Reason for Removal                                           ;
+-------------------------------------------------------+--------------------------------------------------------------+
; DISPLAY_BCD:c_DISPLAY_BCD|o_DISP_SEG[7]               ; Stuck at VCC due to stuck port data_in                       ;
; TRLH_NS_EN[3]                                         ; Merged with PTL_NS_EN[0]                                     ;
; TRLH_NS_EN[1]                                         ; Merged with TRLH_NS_EN[0]                                    ;
; TRLH_EW_EN[3]                                         ; Merged with PTL_EW_EN[0]                                     ;
; TRLH_EW_EN[1]                                         ; Merged with TRLH_EW_EN[0]                                    ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[31]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ;
; CLK_DIV:c_STL_CLK|clks[31]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[31] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[31] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[30]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ;
; CLK_DIV:c_STL_CLK|clks[30]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[30] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[30] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[29]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ;
; CLK_DIV:c_STL_CLK|clks[29]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[29] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[29] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[28]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ;
; CLK_DIV:c_STL_CLK|clks[28]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[28] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[28] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[27]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ;
; CLK_DIV:c_STL_CLK|clks[27]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[27] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[27] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[26]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ;
; CLK_DIV:c_STL_CLK|clks[26]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[26] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[26] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[25]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ;
; CLK_DIV:c_STL_CLK|clks[25]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[25] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[25] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[24]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ;
; CLK_DIV:c_STL_CLK|clks[24]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[24] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[24] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[23]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ;
; CLK_DIV:c_STL_CLK|clks[23]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[23] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[23] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[22]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ;
; CLK_DIV:c_STL_CLK|clks[22]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[22] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[22] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[21]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ;
; CLK_DIV:c_STL_CLK|clks[21]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[21] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[21] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[20]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ;
; CLK_DIV:c_STL_CLK|clks[20]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[20] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[20] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[19]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ;
; CLK_DIV:c_STL_CLK|clks[19]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[19] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[19] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[18]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ;
; CLK_DIV:c_STL_CLK|clks[18]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[18] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[18] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[17]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ;
; CLK_DIV:c_STL_CLK|clks[17]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[17] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[17] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[16]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ;
; CLK_DIV:c_STL_CLK|clks[16]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[16] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[16] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[15]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[15] ;
; CLK_DIV:c_STL_CLK|clks[15]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[15] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[15] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[15] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[14]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ;
; CLK_DIV:c_STL_CLK|clks[14]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[14] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[14] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[13]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ;
; CLK_DIV:c_STL_CLK|clks[13]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[13] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[13] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[12]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ;
; CLK_DIV:c_STL_CLK|clks[12]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[12] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[12] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[11]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ;
; CLK_DIV:c_STL_CLK|clks[11]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[11] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[11] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[10]     ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ;
; CLK_DIV:c_STL_CLK|clks[10]                            ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[10] ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[10] ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[9]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ;
; CLK_DIV:c_STL_CLK|clks[9]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[9]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[9]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[8]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ;
; CLK_DIV:c_STL_CLK|clks[8]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[8]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[8]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[7]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ;
; CLK_DIV:c_STL_CLK|clks[7]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[7]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[7]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[6]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ;
; CLK_DIV:c_STL_CLK|clks[6]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[6]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[6]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[5]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ;
; CLK_DIV:c_STL_CLK|clks[5]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[5]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[5]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[4]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ;
; CLK_DIV:c_STL_CLK|clks[4]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[4]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[4]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[3]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ;
; CLK_DIV:c_STL_CLK|clks[3]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[3]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[3]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[2]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ;
; CLK_DIV:c_STL_CLK|clks[2]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[2]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[2]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[1]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ;
; CLK_DIV:c_STL_CLK|clks[1]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[1]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[1]  ;
; ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK|clks[0]      ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ;
; CLK_DIV:c_STL_CLK|clks[0]                             ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ;
; DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK|clks[0]  ; Merged with ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK|clks[0]  ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[31]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[31]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[31]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[31]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[31]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[30]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[30]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[30]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[30]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[30]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[29]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[29]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[29]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[29]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[29]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[28]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[28]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[28]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[28]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[28]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[27]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[27]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[27]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[27]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[27]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[26]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[26]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[26]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[26]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[26]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[25]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[25]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[25]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[25]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[25]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[24]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[24]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[24]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[24]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[24]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[23]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[23]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[23]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[23]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[23]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[22]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[22]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[22]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[22]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[22]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[21]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[21]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[21]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[21]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[21]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[20]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[20]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[20]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[20]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[20]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[19]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[19]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[19]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[19]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[19]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[18]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[18]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[18]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[18]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[18]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[17]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[17]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[17]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[17]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[17]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[16]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[16]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[16]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[16]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[16]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[15]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[15]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[15]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[15]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[15]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[14]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[14]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[14]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[14]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[14]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[13]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[13]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[13]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[13]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[13]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[12]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[12]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[12]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[12]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[12]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[11]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[11]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[11]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[11]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[11]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[10]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[10]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[10]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[10]              ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[10]          ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[9]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[9]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[9]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[9]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[9]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[8]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[8]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[8]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[8]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[8]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[7]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[7]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[7]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[7]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[7]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[6]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[6]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[6]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[6]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[6]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[5]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[5]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[5]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[5]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[5]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[4]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[4]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[4]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[4]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[4]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[3]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[3]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[3]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[3]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[3]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[2]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[2]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[2]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[2]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[2]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[1]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[1]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[1]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[1]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[1]           ;
; PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK|clks[0]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK|clks[0]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK|clks[0]                ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK|clks[0]               ; Merged with PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK|clks[0]           ;
; DISPLAY_BCD:c_DISPLAY_BCD|comun_index[2]              ; Lost fanout                                                  ;
; YW_next_state.YELLOW                                  ; Stuck at GND due to stuck port data_in                       ;
; Total Number of Removed Registers = 455               ;                                                              ;
+-------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 410   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 120   ;
; Number of registers using Asynchronous Clear ; 184   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Smart_traffic_light|Flow_counter:SOUTH_NORTH|CAR_FLOW[13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Smart_traffic_light|Flow_counter:NORTH_SOUTH|CAR_FLOW[31] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Smart_traffic_light|Flow_counter:WEST_EAST|CAR_FLOW[11]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Smart_traffic_light|Flow_counter:EAST_WEST|CAR_FLOW[21]   ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |Smart_traffic_light|clks[13]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Smart_traffic_light|DISPLAY_BCD:c_DISPLAY_BCD|Mux4        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Smart_traffic_light|YW_next_state.YELLOW                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Smart_traffic_light ;
+----------------+----------+---------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                    ;
+----------------+----------+---------------------------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                                          ;
+----------------+----------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CLK_DIV:c_STL_CLK ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_NS_0 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                ;
; pwm_freq       ; 1000     ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_NS_1 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                ;
; pwm_freq       ; 1000     ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_NS_1|CLK_DIV:c_PWM_CLK ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_0 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_0|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_1 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_1|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_2 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_2|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_3 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_NS_3|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_EW_0 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                ;
; pwm_freq       ; 1000     ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_EW_0|CLK_DIV:c_PWM_CLK ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_EW_1 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                ;
; pwm_freq       ; 1000     ; Signed Integer                ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PTL_EW_1|CLK_DIV:c_PWM_CLK ;
+----------------+----------+-------------------------------------------------+
; Parameter Name ; Value    ; Type                                            ;
+----------------+----------+-------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                  ;
+----------------+----------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_0 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_0|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_1 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_1|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_2 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_2|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_3 ;
+----------------+----------+--------------------------------+
; Parameter Name ; Value    ; Type                           ;
+----------------+----------+--------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                 ;
; pwm_freq       ; 1000     ; Signed Integer                 ;
+----------------+----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:TRLH_EW_3|CLK_DIV:c_PWM_CLK ;
+----------------+----------+--------------------------------------------------+
; Parameter Name ; Value    ; Type                                             ;
+----------------+----------+--------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                   ;
+----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DISPLAY_BCD:c_DISPLAY_BCD ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK ;
+----------------+----------+---------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                          ;
+----------------+----------+---------------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                                ;
+----------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_POT ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                         ;
; sampling_freq  ; 1000     ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_TEMP ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                          ;
; sampling_freq  ; 1000     ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADC_0804LCN:c_ADC_TEMP|CLK_DIV:c_ADC_CLK ;
+----------------+----------+-----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                      ;
+----------------+----------+-----------------------------------------------------------+
; clk_freq       ; 50000000 ; Signed Integer                                            ;
+----------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 9            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 17             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6jm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 2              ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 9              ;
;     -- LPM_WIDTHP                     ; 17             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 15             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_0804LCN:c_ADC_POT|CLK_DIV:c_ADC_CLK" ;
+--------------------+-------+----------+-----------------------------+
; Port               ; Type  ; Severity ; Details                     ;
+--------------------+-------+----------+-----------------------------+
; i_out_freq[9..5]   ; Input ; Info     ; Stuck at VCC                ;
; i_out_freq[31..10] ; Input ; Info     ; Stuck at GND                ;
; i_out_freq[2..0]   ; Input ; Info     ; Stuck at GND                ;
; i_out_freq[4]      ; Input ; Info     ; Stuck at GND                ;
; i_out_freq[3]      ; Input ; Info     ; Stuck at VCC                ;
+--------------------+-------+----------+-----------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "DISPLAY_BCD:c_DISPLAY_BCD|CLK_DIV:c_DISP_CLK" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; i_out_freq[9..5]   ; Input ; Info     ; Stuck at VCC                     ;
; i_out_freq[31..10] ; Input ; Info     ; Stuck at GND                     ;
; i_out_freq[2..0]   ; Input ; Info     ; Stuck at GND                     ;
; i_out_freq[4]      ; Input ; Info     ; Stuck at GND                     ;
; i_out_freq[3]      ; Input ; Info     ; Stuck at VCC                     ;
+--------------------+-------+----------+----------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_3" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; i_data[3] ; Input ; Info     ; Stuck at GND                               ;
+-----------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_0" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; i_data[3] ; Input ; Info     ; Stuck at GND                               ;
+-----------+-------+----------+--------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "PWM:PTL_NS_0|CLK_DIV:c_PWM_CLK" ;
+--------------------+-------+----------+--------------------+
; Port               ; Type  ; Severity ; Details            ;
+--------------------+-------+----------+--------------------+
; i_out_freq[16..15] ; Input ; Info     ; Stuck at VCC       ;
; i_out_freq[10..9]  ; Input ; Info     ; Stuck at VCC       ;
; i_out_freq[31..17] ; Input ; Info     ; Stuck at GND       ;
; i_out_freq[14..11] ; Input ; Info     ; Stuck at GND       ;
; i_out_freq[4..0]   ; Input ; Info     ; Stuck at GND       ;
; i_out_freq[8]      ; Input ; Info     ; Stuck at GND       ;
; i_out_freq[7]      ; Input ; Info     ; Stuck at VCC       ;
; i_out_freq[6]      ; Input ; Info     ; Stuck at GND       ;
; i_out_freq[5]      ; Input ; Info     ; Stuck at VCC       ;
+--------------------+-------+----------+--------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "CLK_DIV:c_STL_CLK"        ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; i_out_freq[9..5]   ; Input ; Info     ; Stuck at VCC ;
; i_out_freq[31..10] ; Input ; Info     ; Stuck at GND ;
; i_out_freq[2..0]   ; Input ; Info     ; Stuck at GND ;
; i_out_freq[4]      ; Input ; Info     ; Stuck at GND ;
; i_out_freq[3]      ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 410                         ;
;     CLR               ; 52                          ;
;     CLR SLD           ; 120                         ;
;     ENA               ; 53                          ;
;     ENA CLR           ; 12                          ;
;     SCLR              ; 64                          ;
;     plain             ; 109                         ;
; cycloneiii_lcell_comb ; 1557                        ;
;     arith             ; 765                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 448                         ;
;         3 data inputs ; 316                         ;
;     normal            ; 792                         ;
;         0 data inputs ; 20                          ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 201                         ;
;         3 data inputs ; 220                         ;
;         4 data inputs ; 294                         ;
;                       ;                             ;
; Max LUT depth         ; 32.60                       ;
; Average LUT depth     ; 11.09                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Fri Dec  6 13:51:43 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Smart_traffic_light -c Smart_traffic_light
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file components/uart/uart_tx_string.vhd
    Info (12022): Found design unit 1: UART_TX_string-transmit File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_string.vhd Line: 26
    Info (12023): Found entity 1: UART_TX_string File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_string.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/uart/uart_tx_byte.vhd
    Info (12022): Found design unit 1: UART_TX_byte-TX_BYTE File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_byte.vhd Line: 26
    Info (12023): Found entity 1: UART_TX_byte File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_TX_byte.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/uart/uart_rx_byte.vhd
    Info (12022): Found design unit 1: UART_RX_byte-Reception File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_RX_byte.vhd Line: 26
    Info (12023): Found entity 1: UART_RX_byte File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/UART/UART_RX_byte.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file components/pwm.vhd
    Info (12022): Found design unit 1: PWM-rtl File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/PWM.vhd Line: 25
    Info (12023): Found entity 1: PWM File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/PWM.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file components/flow_counter.vhd
    Info (12022): Found design unit 1: Flow_counter-rtl File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Flow_counter.vhd Line: 25
    Info (12023): Found entity 1: Flow_counter File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Flow_counter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file components/display_bcd/display_bcd.vhd
    Info (12022): Found design unit 1: DISPLAY_BCD-rtl File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/DISPLAY_BCD.vhd Line: 25
    Info (12023): Found entity 1: DISPLAY_BCD File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/DISPLAY_BCD.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file components/display_bcd/bcd_4bit.vhd
    Info (12022): Found design unit 1: BCD_4bit-rtl File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/BCD_4bit.vhd Line: 13
    Info (12023): Found entity 1: BCD_4bit File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/BCD_4bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file components/clk_div.vhd
    Info (12022): Found design unit 1: CLK_DIV-DIV File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd Line: 21
    Info (12023): Found entity 1: CLK_DIV File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file components/adc_0804lcn.vhd
    Info (12022): Found design unit 1: ADC_0804LCN-rtl File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/ADC_0804LCN.vhd Line: 38
    Info (12023): Found entity 1: ADC_0804LCN File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/ADC_0804LCN.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file smart_traffic_light.vhd
    Info (12022): Found design unit 1: Smart_traffic_light-rtl File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 68
    Info (12023): Found entity 1: Smart_traffic_light File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 12
Info (12127): Elaborating entity "Smart_traffic_light" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Smart_traffic_light.vhd(64): used implicit default value for signal "o_BUZZER" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 64
Info (12128): Elaborating entity "CLK_DIV" for hierarchy "CLK_DIV:c_STL_CLK" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 186
Warning (10540): VHDL Signal Declaration warning at CLK_DIV.vhd(24): used explicit default value for signal "clks_max" because signal was never assigned a value File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/CLK_DIV.vhd Line: 24
Info (12128): Elaborating entity "Flow_counter" for hierarchy "Flow_counter:NORTH_SOUTH" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 193
Info (12128): Elaborating entity "PWM" for hierarchy "PWM:PTL_NS_0" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 210
Info (12128): Elaborating entity "DISPLAY_BCD" for hierarchy "DISPLAY_BCD:c_DISPLAY_BCD" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 365
Info (12128): Elaborating entity "BCD_4bit" for hierarchy "DISPLAY_BCD:c_DISPLAY_BCD|BCD_4bit:BCD_4bit_0" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Components/Display_BCD/DISPLAY_BCD.vhd Line: 94
Info (12128): Elaborating entity "ADC_0804LCN" for hierarchy "ADC_0804LCN:c_ADC_POT" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 372
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 380
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 380
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 208
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 380
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 380
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf
    Info (12023): Found entity 1: add_sub_mgh File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_mgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 380
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 380
    Info (12134): Parameter "LPM_WIDTHN" = "17"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf
    Info (12023): Found entity 1: lpm_divide_7jm File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_7jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_vlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf
    Info (12023): Found entity 1: alt_u_div_i7f File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_i7f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/23.1std/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/add_sub_kgh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 208
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 208
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf
    Info (12023): Found entity 1: lpm_divide_6jm File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/lpm_divide_6jm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ulh File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/sign_div_unsign_ulh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf
    Info (12023): Found entity 1: alt_u_div_g7f File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/db/alt_u_div_g7f.tdf Line: 27
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "o_DISP_SEG[7]" is stuck at VCC File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 45
    Warning (13410): Pin "o_BUZZER" is stuck at GND File: C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Semaforo_inteligente/Code/Smart_traffic_light.vhd Line: 64
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1642 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 1575 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Fri Dec  6 13:51:53 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


