{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669775825093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669775825093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 17:37:04 2022 " "Processing started: Tue Nov 29 17:37:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669775825093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669775825093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9attp2 -c lab9attp2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9attp2 -c lab9attp2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669775825093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669775825562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669775825562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex4to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex4to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex4to7-behavior " "Found design unit 1: hex4to7-behavior" {  } { { "hex4to7.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/hex4to7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669775833872 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex4to7 " "Found entity 1: hex4to7" {  } { { "hex4to7.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/hex4to7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669775833872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669775833872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behavior " "Found design unit 1: Counter-behavior" {  } { { "counter.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669775833872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "counter.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669775833872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669775833872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab9attp2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab9attp2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab9attp2 " "Found entity 1: lab9attp2" {  } { { "lab9attp2.bdf" "" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669775833872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669775833872 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab9attp2 " "Elaborating entity \"lab9attp2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669775833919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex4to7 hex4to7:inst21 " "Elaborating entity \"hex4to7\" for hierarchy \"hex4to7:inst21\"" {  } { { "lab9attp2.bdf" "inst21" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -224 608 768 -144 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst2 " "Elaborating entity \"74163\" for hierarchy \"74163:inst2\"" {  } { { "lab9attp2.bdf" "inst2" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -504 -416 -296 -320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst2 " "Elaborated megafunction instantiation \"74163:inst2\"" {  } { { "lab9attp2.bdf" "" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -504 -416 -296 -320 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst2\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst2\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga/18.0/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833966 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst2\|f74163:sub 74163:inst2 " "Elaborated megafunction instantiation \"74163:inst2\|f74163:sub\", which is child of megafunction instantiation \"74163:inst2\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "lab9attp2.bdf" "" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -504 -416 -296 -320 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst23 " "Elaborating entity \"Counter\" for hierarchy \"Counter:inst23\"" {  } { { "lab9attp2.bdf" "inst23" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -208 -808 -648 -128 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst4 " "Elaborating entity \"74163\" for hierarchy \"74163:inst4\"" {  } { { "lab9attp2.bdf" "inst4" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -496 -112 8 -312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst4 " "Elaborated megafunction instantiation \"74163:inst4\"" {  } { { "lab9attp2.bdf" "" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -496 -112 8 -312 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74377 74377:inst9 " "Elaborating entity \"74377\" for hierarchy \"74377:inst9\"" {  } { { "lab9attp2.bdf" "inst9" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -56 -328 -224 136 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74377:inst9 " "Elaborated megafunction instantiation \"74377:inst9\"" {  } { { "lab9attp2.bdf" "" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab_9_attp2/lab9attp2.bdf" { { -56 -328 -224 136 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775833997 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "15 " "Ignored 15 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "15 " "Ignored 15 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1669775834138 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1669775834138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669775834435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669775834825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669775834825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669775834856 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669775834856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669775834856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669775834856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669775834872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 17:37:14 2022 " "Processing ended: Tue Nov 29 17:37:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669775834872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669775834872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669775834872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669775834872 ""}
