<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>First: Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">First
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_8a47de0d9a7b537f24e8ff521c06cbd3.html">STM32L4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_79464964bc38874f394d0a750525cdb3.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l4xx_ll_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32l4xx__ll__rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef STM32L4xx_LL_RCC_H</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define STM32L4xx_LL_RCC_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32l4xx_8h.html">stm32l4xx.h</a>&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#if defined(RCC)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* Defines used to perform offsets*/</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Offset used to access to RCC_CCIPR and RCC_CCIPR2 registers */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define RCC_OFFSET_CCIPR        0U</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define RCC_OFFSET_CCIPR2       0x14U</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/*USE_FULL_LL_DRIVER*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;{</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  uint32_t SYSCLK_Frequency;        </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  uint32_t HCLK_Frequency;          </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  uint32_t PCLK1_Frequency;         </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  uint32_t PCLK2_Frequency;         </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;} LL_RCC_ClocksTypeDef;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define HSE_VALUE    8000000U   </span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define HSI_VALUE    16000000U  </span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160; </div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#if !defined  (LSE_VALUE)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define LSE_VALUE    32768U     </span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSE_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#if !defined  (LSI_VALUE)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define LSI_VALUE    32000U     </span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LSI_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#if !defined  (HSI48_VALUE)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define HSI48_VALUE  48000000U  </span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI48_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#if !defined  (EXTERNAL_SAI1_CLOCK_VALUE)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define EXTERNAL_SAI1_CLOCK_VALUE    48000U </span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_SAI1_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#if !defined  (EXTERNAL_SAI2_CLOCK_VALUE)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define EXTERNAL_SAI2_CLOCK_VALUE    48000U </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* EXTERNAL_SAI2_CLOCK_VALUE */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC     </span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     </span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     </span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     </span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     </span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_HSI48RDYC              RCC_CICR_HSI48RDYC   </span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_PLLSAI1RDYC            RCC_CICR_PLLSAI1RDYC </span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_PLLSAI2RDYC            RCC_CICR_PLLSAI2RDYC </span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     </span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        </span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     </span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     </span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     </span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     </span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     </span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     </span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_HSI48RDYF              RCC_CIFR_HSI48RDYF   </span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_PLLSAI1RDYF            RCC_CIFR_PLLSAI1RDYF </span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_PLLSAI2RDYF            RCC_CIFR_PLLSAI2RDYF </span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     </span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        </span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_FWRSTF                  RCC_CSR_FWRSTF     </span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   </span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF    </span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    </span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    </span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   </span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   </span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    </span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      </span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      </span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      </span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      </span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      </span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      </span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_HSI48RDYIE             RCC_CIER_HSI48RDYIE    </span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_PLLSAI1RDYIE           RCC_CIER_PLLSAI1RDYIE  </span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_PLLSAI2RDYIE           RCC_CIER_PLLSAI2RDYIE  </span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      </span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_LOW                0x00000000U             </span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       </span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       </span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         </span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  </span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  </span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  </span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  </span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  </span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  </span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  </span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  </span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  </span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  </span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 </span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 </span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_4                 RCC_CSR_MSISRANGE_1  </span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_5                 RCC_CSR_MSISRANGE_2  </span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_6                 RCC_CSR_MSISRANGE_4  </span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define LL_RCC_MSISRANGE_7                 RCC_CSR_MSISRANGE_8  </span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U                 </span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      </span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_MSI           RCC_CFGR_SW_MSI    </span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    </span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    </span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    </span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    RCC_CFGR_SWS_MSI   </span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   </span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   </span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   </span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   </span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   </span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   </span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   </span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  </span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  </span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 </span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 </span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 </span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  </span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  </span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  </span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  </span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 </span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  </span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  </span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  </span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  </span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 </span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             </span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       </span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                            </span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                      </span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                      </span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) </span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                      </span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)  </span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_LSE              (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) </span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1SOURCE_HSI48            RCC_CFGR_MCOSEL_3                      </span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_1                  RCC_CFGR_MCOPRE_DIV1       </span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_DIV2       </span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_DIV4       </span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_8                  RCC_CFGR_MCOPRE_DIV8       </span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">#define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_DIV16      </span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 </span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 </span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_0) </span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL_1) </span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL &lt;&lt; 16U) | RCC_CCIPR_USART1SEL)   </span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_0) </span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL_1) </span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL &lt;&lt; 16U) | RCC_CCIPR_USART2SEL)   </span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_USART3SEL)</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_PCLK1      (RCC_CCIPR_USART3SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_0) </span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_HSI        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL_1) </span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE_LSE        ((RCC_CCIPR_USART3SEL &lt;&lt; 16U) | RCC_CCIPR_USART3SEL)   </span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART3SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160; </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_PCLK1       (RCC_CCIPR_UART4SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_0)  </span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_HSI         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL_1)  </span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE_LSE         ((RCC_CCIPR_UART4SEL &lt;&lt; 16U) | RCC_CCIPR_UART4SEL)    </span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_PCLK1       (RCC_CCIPR_UART5SEL &lt;&lt; 16U)                           </span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_SYSCLK      ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_0)  </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_HSI         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL_1)  </span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE_LSE         ((RCC_CCIPR_UART5SEL &lt;&lt; 16U) | RCC_CCIPR_UART5SEL)    </span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160; </div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U                     </span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0          </span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1          </span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL            </span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U))                                                  </span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_0 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL_1 &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_I2C2SEL)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U))                                                  </span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_0 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL_1 &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_I2C2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U))                                                  </span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_0 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL_1 &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_PCLK1        (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U))                                                    </span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_SYSCLK       (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_0 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE_HSI          (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL_1 &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      RCC_CCIPR_LPTIM1SEL                                    </span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      RCC_CCIPR_LPTIM2SEL                                    </span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_HSI        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 &gt;&gt; 16U)) </span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE_LSE        (RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      (RCC_CCIPR2_SAI1SEL &lt;&lt; 16U)                          </span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI2      ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI1SEL_0) </span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL          ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI1SEL_1) </span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | (RCC_CCIPR2_SAI1SEL_1 | RCC_CCIPR2_SAI1SEL_0))  </span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_HSI          ((RCC_CCIPR2_SAI1SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI1SEL_2) </span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#elif defined(RCC_CCIPR_SAI1SEL)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI1      RCC_CCIPR_SAI1SEL                                    </span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLLSAI2      (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_0 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PLL          (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL_1 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE_PIN          (RCC_CCIPR_SAI1SEL | (RCC_CCIPR_SAI1SEL &gt;&gt; 16U))     </span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI2SEL)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI1      (RCC_CCIPR2_SAI2SEL &lt;&lt; 16U)                          </span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI2      ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI2SEL_0) </span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL          ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI2SEL_1) </span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PIN          ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | (RCC_CCIPR2_SAI2SEL_1 | RCC_CCIPR2_SAI2SEL_0))  </span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_HSI          ((RCC_CCIPR2_SAI2SEL &lt;&lt; 16U) | RCC_CCIPR2_SAI2SEL_2) </span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#elif defined(RCC_CCIPR_SAI2SEL)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI1      RCC_CCIPR_SAI2SEL                                    </span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLLSAI2      (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_0 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PLL          (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL_1 &gt;&gt; 16U))   </span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE_PIN          (RCC_CCIPR_SAI2SEL | (RCC_CCIPR_SAI2SEL &gt;&gt; 16U))     </span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_KERNELCLKSOURCE_48CLK  0x00000000U          </span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_KERNELCLKSOURCE_PLLP   RCC_CCIPR2_SDMMCSEL  </span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160; </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_HSI48      0x00000000U          </span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_NONE       0x00000000U          </span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_PLLSAI1    RCC_CCIPR_CLK48SEL_0 </span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_PLL        RCC_CCIPR_CLK48SEL_1 </span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE_MSI        RCC_CCIPR_CLK48SEL   </span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_HSI48         0x00000000U          </span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_NONE          0x00000000U          </span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLLSAI1       RCC_CCIPR_CLK48SEL_0 </span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_PLL           RCC_CCIPR_CLK48SEL_1 </span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE_MSI           RCC_CCIPR_CLK48SEL   </span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160; </div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_HSI48         0x00000000U          </span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_NONE          0x00000000U          </span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLLSAI1       RCC_CCIPR_CLK48SEL_0 </span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_PLL           RCC_CCIPR_CLK48SEL_1 </span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE_MSI           RCC_CCIPR_CLK48SEL   </span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_NONE          0x00000000U          </span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_PLLSAI1       RCC_CCIPR_ADCSEL_0   </span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT) &amp;&amp; !defined(LTDC)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_PLLSAI2       RCC_CCIPR_ADCSEL_1   </span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_SYSCLK        RCC_CCIPR_ADCSEL     </span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE_SYSCLK        0x30000000U          </span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE_PCLK1      0x00000000U          </span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE_HSI        RCC_CCIPR_SWPMI1SEL  </span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160; </div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_SAI1 0x00000000U             </span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_HSI  RCC_CCIPR2_ADFSDM1SEL_0 </span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_MSI  RCC_CCIPR2_ADFSDM1SEL_1 </span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2      0x00000000U          </span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK     RCC_CCIPR2_DFSDM1SEL </span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2      0x00000000U          </span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK     RCC_CCIPR_DFSDM1SEL  </span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160; </div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U           </span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE_PLL          RCC_CCIPR2_DSISEL     </span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160; </div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV2  0x00000000U              </span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV4  RCC_CCIPR2_PLLSAI2DIVR_0 </span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV8  RCC_CCIPR2_PLLSAI2DIVR_1 </span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE_PLLSAI2R_DIV16 RCC_CCIPR2_PLLSAI2DIVR   </span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE_SYSCLK    0x00000000U           </span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE_MSI       RCC_CCIPR2_OSPISEL_0  </span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE_PLL       RCC_CCIPR2_OSPISEL_1  </span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160; </div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL </span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL </span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_USART3SEL)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define LL_RCC_USART3_CLKSOURCE            RCC_CCIPR_USART3SEL </span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_USART3SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL) || defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART4SEL)</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LL_RCC_UART4_CLKSOURCE             RCC_CCIPR_UART4SEL </span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_UART5SEL)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define LL_RCC_UART5_CLKSOURCE             RCC_CCIPR_UART5SEL </span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_UART4SEL || RCC_CCIPR_UART5SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160; </div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL </span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define LL_RCC_I2C1_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C1SEL &gt;&gt; RCC_CCIPR_I2C1SEL_Pos)) </span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_I2C2SEL)</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define LL_RCC_I2C2_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C2SEL &gt;&gt; RCC_CCIPR_I2C2SEL_Pos)) </span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_I2C2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">#define LL_RCC_I2C3_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR_I2C3SEL &gt;&gt; RCC_CCIPR_I2C3SEL_Pos)) </span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_I2C4SEL)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define LL_RCC_I2C4_CLKSOURCE              (((uint32_t)RCC_OFFSET_CCIPR2 &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR2_I2C4SEL_Pos &lt;&lt; 16U) | (RCC_CCIPR2_I2C4SEL &gt;&gt; RCC_CCIPR2_I2C4SEL_Pos)) </span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_I2C4SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL </span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL </span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR2_SAI1SEL </span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_RCC_SAI1_CLKSOURCE              RCC_CCIPR_SAI1SEL </span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI2SEL)</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE              RCC_CCIPR2_SAI2SEL </span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#elif defined(RCC_CCIPR_SAI2SEL)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define LL_RCC_SAI2_CLKSOURCE              RCC_CCIPR_SAI2SEL </span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI2SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160; </div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; </div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_KERNELCLKSOURCE      RCC_CCIPR2_SDMMCSEL </span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define LL_RCC_SDMMC1_CLKSOURCE            RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define LL_RCC_USB_CLKSOURCE               RCC_CCIPR_CLK48SEL </span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL </span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define LL_RCC_ADC_CLKSOURCE               0x30000000U </span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160; </div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE            RCC_CCIPR_SWPMI1SEL </span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160; </div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_CCIPR2_ADFSDM1SEL </span><span class="comment">/* DFSDM1 Audio Clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160; </div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE            RCC_CCIPR2_DFSDM1SEL </span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE            RCC_CCIPR_DFSDM1SEL </span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; </div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define LL_RCC_DSI_CLKSOURCE               RCC_CCIPR2_DSISEL      </span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160; </div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160; </div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define LL_RCC_LTDC_CLKSOURCE              RCC_CCIPR2_PLLSAI2DIVR </span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define LL_RCC_OCTOSPI_CLKSOURCE           RCC_CCIPR2_OSPISEL    </span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160; </div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   </span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       </span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       </span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL         </span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_NONE              0x00000000U             </span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_MSI  </span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  </span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  </span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_1                  0x00000000U                                                    </span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                                           </span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                                           </span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)                      </span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                                           </span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)                      </span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)                      </span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#if defined(RCC_PLLM_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3)                                           </span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0)                      </span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1)                      </span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2)                      </span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) </span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) </span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLM_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160; </div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_2                  0x00000000U            </span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_0)   </span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_1)   </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)     </span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160; </div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLPDIV_1)                                              </span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLPDIV_2)                                              </span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLPDIV_3)                                              </span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)                        </span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLPDIV_4)                                              </span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_0)                        </span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1)                        </span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2)                        </span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3)                        </span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_0)  </span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1)  </span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2)  </span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1) </span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLPDIV_4|RCC_PLLCFGR_PLLPDIV_3|RCC_PLLCFGR_PLLPDIV_2|RCC_PLLCFGR_PLLPDIV_1|RCC_PLLCFGR_PLLPDIV_0) </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_7                  0x00000000U            </span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP)     </span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160; </div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_2                  0x00000000U             </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_0)    </span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_1)    </span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)      </span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160; </div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_1              0x00000000U                                             </span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_2              (RCC_PLLSAI1CFGR_PLLSAI1M_0)                            </span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_3              (RCC_PLLSAI1CFGR_PLLSAI1M_1)                            </span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_5              (RCC_PLLSAI1CFGR_PLLSAI1M_2)                            </span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_7              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1) </span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_9              (RCC_PLLSAI1CFGR_PLLSAI1M_3)                            </span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_10             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_11             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1) </span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_12             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_13             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2) </span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_14             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_15             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1) </span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1M_DIV_16             (RCC_PLLSAI1CFGR_PLLSAI1M_3|RCC_PLLSAI1CFGR_PLLSAI1M_2|RCC_PLLSAI1CFGR_PLLSAI1M_1|RCC_PLLSAI1CFGR_PLLSAI1M_0) </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160; </div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160; </div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1Q_0) </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1Q_1) </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1Q_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1Q)   </span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_2              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1)                               </span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_3              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2)                               </span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_5              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_7              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3)                               </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_9              (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_10             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_11             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_12             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_13             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_14             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_15             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_16             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4)                               </span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_17             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_18             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_19             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_20             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_21             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_22             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_23             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_24             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3) </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_25             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_26             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_27             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_28             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2) </span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_29             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_30             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1) </span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_31             (RCC_PLLSAI1CFGR_PLLSAI1PDIV_4|RCC_PLLSAI1CFGR_PLLSAI1PDIV_3|RCC_PLLSAI1CFGR_PLLSAI1PDIV_2|RCC_PLLSAI1CFGR_PLLSAI1PDIV_1|RCC_PLLSAI1CFGR_PLLSAI1PDIV_0) </span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_7              0x00000000U                </span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1P_DIV_17             (RCC_PLLSAI1CFGR_PLLSAI1P) </span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160; </div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_4              (RCC_PLLSAI1CFGR_PLLSAI1R_0) </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_6              (RCC_PLLSAI1CFGR_PLLSAI1R_1) </span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI1R_DIV_8              (RCC_PLLSAI1CFGR_PLLSAI1R)   </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160; </div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160; </div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_1              0x00000000U                                             </span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_2              (RCC_PLLSAI2CFGR_PLLSAI2M_0)                            </span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_3              (RCC_PLLSAI2CFGR_PLLSAI2M_1)                            </span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_5              (RCC_PLLSAI2CFGR_PLLSAI2M_2)                            </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_7              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1) </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_9              (RCC_PLLSAI2CFGR_PLLSAI2M_3)                            </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_10             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_11             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1) </span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_12             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_13             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2) </span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_14             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_15             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1) </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2M_DIV_16             (RCC_PLLSAI2CFGR_PLLSAI2M_3|RCC_PLLSAI2CFGR_PLLSAI2M_2|RCC_PLLSAI2CFGR_PLLSAI2M_1|RCC_PLLSAI2CFGR_PLLSAI2M_0) </span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160; </div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160; </div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2Q_0) </span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2Q_1) </span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2Q_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2Q)   </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2Q_DIV_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160; </div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_2              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1)                               </span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_3              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2)                               </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_5              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_7              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3)                               </span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_9              (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_10             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_11             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_12             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) </span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_13             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_14             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_15             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_16             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4)                               </span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_17             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_18             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_19             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_20             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) </span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_21             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_22             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_23             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_24             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3) </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_25             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_26             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_27             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_28             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2) </span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_29             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_30             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1) </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_31             (RCC_PLLSAI2CFGR_PLLSAI2PDIV_4|RCC_PLLSAI2CFGR_PLLSAI2PDIV_3|RCC_PLLSAI2CFGR_PLLSAI2PDIV_2|RCC_PLLSAI2CFGR_PLLSAI2PDIV_1|RCC_PLLSAI2CFGR_PLLSAI2PDIV_0) </span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_7              0x00000000U                </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2P_DIV_17             (RCC_PLLSAI2CFGR_PLLSAI2P) </span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160; </div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_2              0x00000000U                  </span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_4              (RCC_PLLSAI2CFGR_PLLSAI2R_0) </span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_6              (RCC_PLLSAI2CFGR_PLLSAI2R_1) </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2R_DIV_8              (RCC_PLLSAI2CFGR_PLLSAI2R)   </span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_PLLSAI2DIVR)</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160; </div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_2           0x00000000U                     </span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_4           RCC_CCIPR2_PLLSAI2DIVR_0        </span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_8           RCC_CCIPR2_PLLSAI2DIVR_1        </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define LL_RCC_PLLSAI2DIVR_DIV_16          (RCC_CCIPR2_PLLSAI2DIVR_1 | RCC_CCIPR2_PLLSAI2DIVR_0) </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_PLLSAI2DIVR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160; </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGESEL_STANDBY         0U                  </span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#define LL_RCC_MSIRANGESEL_RUN             1U                  </span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#if defined(RCC_CSR_LSIPREDIV)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160; </div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define LL_RCC_LSI_PREDIV_1                0x00000000U         </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define LL_RCC_LSI_PREDIV_128              RCC_CSR_LSIPREDIV   </span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_LSIPREDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160; </div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM1_CLKSOURCE_PCLK       LL_RCC_DFSDM1_CLKSOURCE_PCLK2</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM_CLKSOURCE_PCLK        LL_RCC_DFSDM1_CLKSOURCE_PCLK2</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM_CLKSOURCE_SYSCLK      LL_RCC_DFSDM1_CLKSOURCE_SYSCLK</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define LL_RCC_DFSDM_CLKSOURCE             LL_RCC_DFSDM1_CLKSOURCE</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define LL_RCC_SWPMI1_CLKSOURCE_PCLK       LL_RCC_SWPMI1_CLKSOURCE_PCLK1</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160; </div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160; </div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define LL_RCC_ReadReg(__REG__) READ_REG(RCC-&gt;__REG__)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160; </div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">                   ((((__PLLR__) &gt;&gt; RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U))</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160; </div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160; </div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">                   ((__PLLP__) &gt;&gt; RCC_PLLCFGR_PLLPDIV_Pos))</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160; </div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160; </div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">                   (((__PLLP__) == LL_RCC_PLLP_DIV_7) ? 7U : 17U))</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160; </div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160; </div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLN__) / \</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">                   ((((__PLLQ__) &gt;&gt; RCC_PLLCFGR_PLLQ_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160; </div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160; </div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1P__) \</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI1M__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">                    ((__PLLSAI1P__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160; </div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160; </div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="preprocessor">                    ((__PLLSAI1P__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos))</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160; </div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160; </div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">                    (((__PLLSAI1P__) == LL_RCC_PLLSAI1P_DIV_7) ? 7U : 17U))</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160; </div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160; </div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160; </div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1Q__) \</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI1M__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1Q__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160; </div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160; </div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1Q__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160; </div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160; </div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160; </div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLSAI1M__, __PLLSAI1N__, __PLLSAI1R__) \</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI1M__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1R__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160; </div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160; </div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI1N__) / \</span></div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="preprocessor">                    ((((__PLLSAI1R__) &gt;&gt; RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160; </div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160; </div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160; </div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2P__) \</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI2M__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;<span class="preprocessor">                    ((__PLLSAI2P__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160; </div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160; </div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">                    ((__PLLSAI2P__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos))</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160; </div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160; </div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2P__) \</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor">                    (((__PLLSAI2P__) == LL_RCC_PLLSAI2P_DIV_7) ? 7U : 17U))</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160; </div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160; </div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160; </div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_LTDC_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2R__, __PLLSAI2DIVR__) \</span></div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor">                   (((__INPUTFREQ__) / (((__PLLSAI2M__)&gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor">                    (((((__PLLSAI2R__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) &lt;&lt; 1U) * (2UL &lt;&lt; ((__PLLSAI2DIVR__) &gt;&gt; RCC_CCIPR2_PLLSAI2DIVR_Pos))))</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160; </div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI2N__, __PLLSAI2R__) \</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLM__)&gt;&gt; RCC_PLLCFGR_PLLM_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">                    ((((__PLLSAI2R__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2R_Pos ) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160; </div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160; </div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160; </div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PLLSAI2_DSI_FREQ(__INPUTFREQ__, __PLLSAI2M__, __PLLSAI2N__, __PLLSAI2Q__) \</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor">                   ((__INPUTFREQ__) / ((((__PLLSAI2M__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U)) * (__PLLSAI2N__) / \</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">                    ((((__PLLSAI2Q__) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) + 1U) &lt;&lt; 1U))</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160; </div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160; </div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160; </div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) &gt;&gt; AHBPrescTable[((__AHBPRESCALER__) &amp; RCC_CFGR_HPRE) &gt;&gt;  RCC_CFGR_HPRE_Pos])</span></div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160; </div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB1PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE1_Pos])</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160; </div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) &gt;&gt; APBPrescTable[(__APB2PRESCALER__) &gt;&gt;  RCC_CFGR_PPRE2_Pos])</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160; </div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">#define __LL_RCC_CALC_MSI_FREQ(__MSISEL__, __MSIRANGE__)   (((__MSISEL__) == LL_RCC_MSIRANGESEL_STANDBY) ? \</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">                           (MSIRangeTable[(__MSIRANGE__) &gt;&gt; 8U]) : \</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">                           (MSIRangeTable[(__MSIRANGE__) &gt;&gt; 4U]))</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160; </div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;{</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>);</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;}</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;{</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;}</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160; </div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;{</div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>);</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;}</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160; </div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;{</div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;}</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160; </div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;{</div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>);</div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;}</div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160; </div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;{</div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;}</div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160; </div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;{</div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;}</div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160; </div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;{</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>);</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;}</div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160; </div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsEnabledInStopMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;{</div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;}</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160; </div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;{</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;}</div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160; </div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;{</div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>);</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;}</div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160; </div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;{</div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;}</div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160; </div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_EnableAutoFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;{</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a>);</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;}</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160; </div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_DisableAutoFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;{</div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a>);</div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;}</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;{</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a>);</div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;}</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160; </div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;{</div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, Value &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;}</div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160; </div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;{</div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>);</div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;}</div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160; </div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160; </div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;{</div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a>);</div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;}</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160; </div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_HSI48_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;{</div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a>);</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;}</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160; </div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;{</div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;}</div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160; </div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_HSI48_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;{</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CRRCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a>);</div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;}</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160; </div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160; </div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;{</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;}</div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160; </div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;{</div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>);</div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;}</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160; </div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;{</div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;}</div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160; </div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableBypass(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;{</div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>);</div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;}</div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160; </div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;{</div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>, LSEDrive);</div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;}</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160; </div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_GetDriveCapability(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;{</div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a>));</div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;}</div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160; </div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;{</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;}</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160; </div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisableCSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;{</div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>);</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;}</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160; </div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;{</div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;}</div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160; </div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsCSSDetected(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;{</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;}</div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160; </div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;<span class="preprocessor">#if defined(RCC_BDCR_LSESYSDIS)</span></div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160; </div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_DisablePropagation(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;{</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, RCC_BDCR_LSESYSDIS);</div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;}</div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160; </div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSE_EnablePropagation(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;{</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, RCC_BDCR_LSESYSDIS);</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;}</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160; </div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSE_IsPropagationEnabled(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;{</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, RCC_BDCR_LSESYSDIS) == 0U) ? 1UL : 0UL);</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;}</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_BDCR_LSESYSDIS */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160; </div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;{</div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;}</div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160; </div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;{</div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>);</div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;}</div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160; </div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;{</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;}</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160; </div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#if defined(RCC_CSR_LSIPREDIV)</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160; </div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSI_SetPrediv(uint32_t LSI_PREDIV)</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;{</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, RCC_CSR_LSIPREDIV, LSI_PREDIV);</div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;}</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160; </div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSI_GetPrediv(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;{</div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, RCC_CSR_LSIPREDIV));</div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;}</div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CSR_LSIPREDIV */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160; </div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;{</div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>);</div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;}</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160; </div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;{</div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>);</div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;}</div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160; </div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;{</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;}</div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160; </div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_EnablePLLMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;{</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga284cff3de5ace8d67ac612240c20421f">RCC_CR_MSIPLLEN</a>);</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;}</div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160; </div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_DisablePLLMode(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;{</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga284cff3de5ace8d67ac612240c20421f">RCC_CR_MSIPLLEN</a>);</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;}</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160; </div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_EnableRangeSelection(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;{</div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>);</div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;}</div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160; </div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_IsEnabledRangeSelect(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;{</div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;}</div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160; </div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetRange(uint32_t Range)</div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;{</div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a>, Range);</div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;}</div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160; </div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetRange(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;{</div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a>));</div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;}</div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160; </div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetRangeAfterStandby(uint32_t Range)</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;{</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a>, Range);</div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;}</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160; </div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetRangeAfterStandby(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;{</div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a>));</div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;}</div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160; </div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetCalibration(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;{</div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a>);</div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;}</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160; </div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_MSI_SetCalibTrimming(uint32_t Value)</div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;{</div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>, Value &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>);</div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;}</div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160; </div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_MSI_GetCalibTrimming(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;{</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>);</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;}</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160; </div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;{</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;}</div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160; </div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;{</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a>);</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;}</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160; </div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_LSCO_SetSource(uint32_t Source)</div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;{</div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>, Source);</div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;}</div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160; </div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_LSCO_GetSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;{</div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a>));</div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;}</div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160; </div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSysClkSource(uint32_t Source)</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;{</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, Source);</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;}</div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160; </div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSysClkSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;{</div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>));</div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;}</div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160; </div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAHBPrescaler(uint32_t Prescaler)</div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;{</div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>, Prescaler);</div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;}</div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160; </div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)</div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;{</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>, Prescaler);</div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;}</div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160; </div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)</div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;{</div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>, Prescaler);</div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;}</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160; </div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAHBPrescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;{</div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>));</div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;}</div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160; </div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB1Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;{</div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>));</div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;}</div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160; </div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetAPB2Prescaler(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;{</div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>));</div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;}</div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160; </div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)</div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;{</div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>, Clock);</div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;}</div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160; </div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetClkAfterWakeFromStop(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;{</div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a>));</div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;}</div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160; </div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)</div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;{</div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>, MCOxSource | MCOxPrescaler);</div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;}</div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160; </div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;{</div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (USARTxSource &gt;&gt; 16U), (USARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;}</div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160; </div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">#if defined(UART4) || defined(UART5)</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160; </div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUARTClockSource(uint32_t UARTxSource)</div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;{</div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (UARTxSource &gt;&gt; 16U), (UARTxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;}</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 || UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160; </div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)</div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;{</div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code" href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a>, LPUARTxSource);</div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;}</div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160; </div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetI2CClockSource(uint32_t I2CxSource)</div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;{</div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *reg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(<a class="code" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88U + (I2CxSource &gt;&gt; 24U));</div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(*reg, 3UL &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U), ((I2CxSource &amp; 0x000000FFU) &lt;&lt; ((I2CxSource &amp; 0x001F0000U) &gt;&gt; 16U)));</div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;}</div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160; </div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)</div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;{</div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (LPTIMxSource &amp; 0xFFFF0000U), (LPTIMxSource &lt;&lt; 16U));</div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;}</div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160; </div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160; </div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSAIClockSource(uint32_t SAIxSource)</div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;{</div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, (SAIxSource &gt;&gt; 16U), (SAIxSource &amp; 0x0000FFFFU));</div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, (SAIxSource &amp; 0xFFFF0000U), (SAIxSource &lt;&lt; 16U));</div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;}</div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160; </div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160; </div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSDMMCKernelClockSource(uint32_t SDMMCxSource)</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;{</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_SDMMCSEL, SDMMCxSource);</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;}</div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160; </div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSDMMCClockSource(uint32_t SDMMCxSource)</div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;{</div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, SDMMCxSource);</div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;}</div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160; </div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRNGClockSource(uint32_t RNGxSource)</div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;{</div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, RNGxSource);</div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;}</div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160; </div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160; </div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetUSBClockSource(uint32_t USBxSource)</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;{</div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a>, USBxSource);</div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;}</div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160; </div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160; </div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetADCClockSource(uint32_t ADCxSource)</div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;{</div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga29b65c3f939aa4de02340b35a065ee29">RCC_CCIPR_ADCSEL</a>, ADCxSource);</div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;}</div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160; </div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160; </div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetSWPMIClockSource(uint32_t SWPMIxSource)</div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;{</div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa771fef533c2d70c397e1dd29c302014">RCC_CCIPR_SWPMI1SEL</a>, SWPMIxSource);</div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;}</div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160; </div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160; </div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)</div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;{</div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_ADFSDM1SEL, Source);</div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;}</div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160; </div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetDFSDMClockSource(uint32_t DFSDMxSource)</div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;{</div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_DFSDM1SEL, DFSDMxSource);</div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, RCC_CCIPR_DFSDM1SEL, DFSDMxSource);</div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;}</div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160; </div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160; </div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetDSIClockSource(uint32_t Source)</div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;{</div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_DSISEL, Source);</div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;}</div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160; </div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160; </div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetLTDCClockSource(uint32_t Source)</div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;{</div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, Source);</div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;}</div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160; </div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160; </div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetOCTOSPIClockSource(uint32_t Source)</div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;{</div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_OSPISEL, Source);</div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;}</div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160; </div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)</div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;{</div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, USARTx) | (USARTx &lt;&lt; 16U));</div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;}</div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160; </div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#if defined(UART4) || defined(UART5)</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160; </div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)</div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;{</div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, UARTx) | (UARTx &lt;&lt; 16U));</div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;}</div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 || UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160; </div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)</div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;{</div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPUARTx));</div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;}</div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160; </div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)</div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;{</div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <span class="keyword">const</span> uint32_t *reg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)(uint32_t)(<a class="code" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88U + (I2Cx &gt;&gt; 24U));</div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(*reg, 3UL &lt;&lt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) &gt;&gt; ((I2Cx &amp; 0x001F0000U) &gt;&gt; 16U)) | (I2Cx &amp; 0xFFFF0000U));</div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;}</div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160; </div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;{</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;  <span class="keywordflow">return</span> (uint32_t)((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, LPTIMx) &gt;&gt; 16U) | LPTIMx);</div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;}</div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160; </div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_SAI1SEL) || defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160; </div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)</div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;{</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SAI1SEL)</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, SAIx) | (SAIx &lt;&lt; 16U));</div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, SAIx) &gt;&gt; 16U | SAIx);</div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;}</div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_SAI1SEL || RCC_CCIPR2_SAI1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160; </div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160; </div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSDMMCKernelClockSource(uint32_t SDMMCx)</div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;{</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, SDMMCx));</div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;}</div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_SDMMCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160; </div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSDMMCClockSource(uint32_t SDMMCx)</div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;{</div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, SDMMCx));</div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;}</div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160; </div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;{</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, RNGx));</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;}</div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160; </div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160; </div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)</div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;{</div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, USBx));</div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;}</div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160; </div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)</div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;{</div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR_ADCSEL)</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, ADCx));</div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;  (void)ADCx;  <span class="comment">/* unused */</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga572deae1bb34ec7cd8a2a432c001c666">RCC_AHB2ENR_ADCEN</a>) != 0U) ? LL_RCC_ADC_CLKSOURCE_SYSCLK : LL_RCC_ADC_CLKSOURCE_NONE);</div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR_ADCSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;}</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160; </div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160; </div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetSWPMIClockSource(uint32_t SPWMIx)</div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;{</div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, SPWMIx));</div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;}</div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160; </div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_ADFSDM1SEL)</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160; </div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;{</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, DFSDMx));</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;}</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_ADFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160; </div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)</div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;{</div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, DFSDMx));</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR, DFSDMx));</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;}</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160; </div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160; </div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)</div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160;{</div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, DSIx));</div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;}</div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160; </div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160; </div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetLTDCClockSource(uint32_t LTDCx)</div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;{</div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, LTDCx));</div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;}</div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160; </div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160; </div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetOCTOSPIClockSource(uint32_t OCTOSPIx)</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;{</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, OCTOSPIx));</div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;}</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160; </div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_SetRTCClockSource(uint32_t Source)</div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;{</div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, Source);</div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;}</div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160; </div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_GetRTCClockSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;{</div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;}</div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160; </div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;{</div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;}</div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160; </div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160;{</div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>);</div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;}</div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160; </div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledRTC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;{</div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;}</div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160; </div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ForceBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;{</div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;}</div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160; </div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ReleaseBackupDomainReset(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;{</div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>);</div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;}</div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160; </div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;{</div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;}</div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160; </div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160;{</div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>);</div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;}</div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160; </div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;{</div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;}</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160; </div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;{</div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>,</div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;             Source | PLLM | (PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLR);</div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;}</div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160; </div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160; </div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160; </div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160;{</div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923">RCC_PLLCFGR_PLLPDIV</a>,</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;             Source | PLLM | (PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLP);</div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>,</div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;             Source | PLLM | (PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLP);</div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160;}</div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160; </div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;{</div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>,</div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;             Source | PLLM | (PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>) | PLLQ);</div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;}</div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160; </div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_SetMainSource(uint32_t PLLSource)</div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;{</div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, PLLSource);</div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;}</div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160; </div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetMainSource(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;{</div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>));</div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;}</div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160; </div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetN(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;{</div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>) &gt;&gt;  <a class="code" href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a>);</div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;}</div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160; </div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160; </div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;{</div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923">RCC_PLLCFGR_PLLPDIV</a>));</div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;}</div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160; </div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;{</div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>));</div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;}</div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160; </div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetQ(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;{</div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>));</div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;}</div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160; </div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetR(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;{</div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a>));</div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;}</div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160; </div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_GetDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160;{</div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>));</div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;}</div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160; </div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;<span class="preprocessor">#if defined(RCC_PLLP_SUPPORT)</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160; </div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_EnableDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;{</div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>);</div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;}</div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160; </div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_DisableDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;{</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>);</div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;}</div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160; </div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsEnabledDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;{</div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;}</div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160; </div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLP_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160; </div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_EnableDomain_48M(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;{</div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;}</div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160; </div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_DisableDomain_48M(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;{</div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>);</div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;}</div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160; </div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsEnabledDomain_48M(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;{</div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;}</div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160; </div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_EnableDomain_SYS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;{</div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>);</div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;}</div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160; </div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLL_DisableDomain_SYS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160;{</div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>);</div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;}</div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160; </div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLL_IsEnabledDomain_SYS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;{</div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;}</div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160; </div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160; </div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;{</div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad">RCC_CR_PLLSAI1ON</a>);</div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;}</div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160; </div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;{</div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad">RCC_CR_PLLSAI1ON</a>);</div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;}</div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160; </div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;{</div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga03f945af02fdacbf4f32c4ee9879c608">RCC_CR_PLLSAI1RDY</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga03f945af02fdacbf4f32c4ee9879c608">RCC_CR_PLLSAI1RDY</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;}</div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160; </div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160; </div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160;{</div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, Source);</div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2fb9fc77252482f9a1e0180d264bb92d">RCC_PLLSAI1CFGR_PLLSAI1Q</a>,</div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;             PLLM | (PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a>) | PLLQ);</div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;}</div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160; </div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;{</div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga2fb9fc77252482f9a1e0180d264bb92d">RCC_PLLSAI1CFGR_PLLSAI1Q</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a> | PLLQ);</div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160;}</div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160; </div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160; </div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;{</div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, Source);</div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga8bd3672aec9a03488bd2d283b22e1d9a">RCC_PLLSAI1CFGR_PLLSAI1PDIV</a>,</div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;             PLLM | (PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a>) | PLLP);</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;}</div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160; </div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;{</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga8bd3672aec9a03488bd2d283b22e1d9a">RCC_PLLSAI1CFGR_PLLSAI1PDIV</a>,</div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;             PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a> | PLLP);</div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;}</div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160; </div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;{</div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga864b9d0786102b060a1853493277a86d">RCC_PLLSAI1CFGR_PLLSAI1P</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a> | PLLP);</div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;}</div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT &amp;&amp; RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160; </div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160; </div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;{</div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, Source);</div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M | <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaae37b7138cc9d3bae062e584b9dbdce6">RCC_PLLSAI1CFGR_PLLSAI1R</a>,</div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;             PLLM | (PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a>) | PLLR);</div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;}</div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160; </div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160;{</div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#gaae37b7138cc9d3bae062e584b9dbdce6">RCC_PLLSAI1CFGR_PLLSAI1R</a>, PLLN &lt;&lt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a> | PLLR);</div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;}</div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160; </div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_GetN(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;{</div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a>) &gt;&gt; <a class="code" href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a>);</div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;}</div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160; </div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160; </div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;{</div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga8bd3672aec9a03488bd2d283b22e1d9a">RCC_PLLSAI1CFGR_PLLSAI1PDIV</a>));</div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160;}</div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160; </div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160;{</div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga864b9d0786102b060a1853493277a86d">RCC_PLLSAI1CFGR_PLLSAI1P</a>));</div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;}</div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160; </div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_GetQ(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;{</div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2fb9fc77252482f9a1e0180d264bb92d">RCC_PLLSAI1CFGR_PLLSAI1Q</a>));</div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;}</div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160; </div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_GetR(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;{</div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaae37b7138cc9d3bae062e584b9dbdce6">RCC_PLLSAI1CFGR_PLLSAI1R</a>));</div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;}</div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160; </div>
<div class="line"><a name="l04708"></a><span class="lineno"> 4708</span>&#160;<span class="preprocessor">#if  defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160; </div>
<div class="line"><a name="l04730"></a><span class="lineno"> 4730</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_GetDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04731"></a><span class="lineno"> 4731</span>&#160;{</div>
<div class="line"><a name="l04732"></a><span class="lineno"> 4732</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M));</div>
<div class="line"><a name="l04733"></a><span class="lineno"> 4733</span>&#160;}</div>
<div class="line"><a name="l04734"></a><span class="lineno"> 4734</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04735"></a><span class="lineno"> 4735</span>&#160; </div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_EnableDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;{</div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3d5b93c87a7545904c2bf703c667984">RCC_PLLSAI1CFGR_PLLSAI1PEN</a>);</div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160;}</div>
<div class="line"><a name="l04745"></a><span class="lineno"> 4745</span>&#160; </div>
<div class="line"><a name="l04753"></a><span class="lineno"> 4753</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_DisableDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04754"></a><span class="lineno"> 4754</span>&#160;{</div>
<div class="line"><a name="l04755"></a><span class="lineno"> 4755</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3d5b93c87a7545904c2bf703c667984">RCC_PLLSAI1CFGR_PLLSAI1PEN</a>);</div>
<div class="line"><a name="l04756"></a><span class="lineno"> 4756</span>&#160;}</div>
<div class="line"><a name="l04757"></a><span class="lineno"> 4757</span>&#160; </div>
<div class="line"><a name="l04763"></a><span class="lineno"> 4763</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04764"></a><span class="lineno"> 4764</span>&#160;{</div>
<div class="line"><a name="l04765"></a><span class="lineno"> 4765</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaa3d5b93c87a7545904c2bf703c667984">RCC_PLLSAI1CFGR_PLLSAI1PEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#gaa3d5b93c87a7545904c2bf703c667984">RCC_PLLSAI1CFGR_PLLSAI1PEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04766"></a><span class="lineno"> 4766</span>&#160;}</div>
<div class="line"><a name="l04767"></a><span class="lineno"> 4767</span>&#160; </div>
<div class="line"><a name="l04773"></a><span class="lineno"> 4773</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_EnableDomain_48M(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;{</div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga17eca530b26aacc8a76d82f0844e49db">RCC_PLLSAI1CFGR_PLLSAI1QEN</a>);</div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;}</div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160; </div>
<div class="line"><a name="l04785"></a><span class="lineno"> 4785</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_DisableDomain_48M(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04786"></a><span class="lineno"> 4786</span>&#160;{</div>
<div class="line"><a name="l04787"></a><span class="lineno"> 4787</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga17eca530b26aacc8a76d82f0844e49db">RCC_PLLSAI1CFGR_PLLSAI1QEN</a>);</div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;}</div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160; </div>
<div class="line"><a name="l04795"></a><span class="lineno"> 4795</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_48M(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04796"></a><span class="lineno"> 4796</span>&#160;{</div>
<div class="line"><a name="l04797"></a><span class="lineno"> 4797</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga17eca530b26aacc8a76d82f0844e49db">RCC_PLLSAI1CFGR_PLLSAI1QEN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga17eca530b26aacc8a76d82f0844e49db">RCC_PLLSAI1CFGR_PLLSAI1QEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04798"></a><span class="lineno"> 4798</span>&#160;}</div>
<div class="line"><a name="l04799"></a><span class="lineno"> 4799</span>&#160; </div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_EnableDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04806"></a><span class="lineno"> 4806</span>&#160;{</div>
<div class="line"><a name="l04807"></a><span class="lineno"> 4807</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bfc677d29a4df71e4668302c1a13985">RCC_PLLSAI1CFGR_PLLSAI1REN</a>);</div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;}</div>
<div class="line"><a name="l04809"></a><span class="lineno"> 4809</span>&#160; </div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI1_DisableDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160;{</div>
<div class="line"><a name="l04819"></a><span class="lineno"> 4819</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bfc677d29a4df71e4668302c1a13985">RCC_PLLSAI1CFGR_PLLSAI1REN</a>);</div>
<div class="line"><a name="l04820"></a><span class="lineno"> 4820</span>&#160;}</div>
<div class="line"><a name="l04821"></a><span class="lineno"> 4821</span>&#160; </div>
<div class="line"><a name="l04827"></a><span class="lineno"> 4827</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI1_IsEnabledDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04828"></a><span class="lineno"> 4828</span>&#160;{</div>
<div class="line"><a name="l04829"></a><span class="lineno"> 4829</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI1CFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3bfc677d29a4df71e4668302c1a13985">RCC_PLLSAI1CFGR_PLLSAI1REN</a>) == (<a class="code" href="group___peripheral___registers___bits___definition.html#ga3bfc677d29a4df71e4668302c1a13985">RCC_PLLSAI1CFGR_PLLSAI1REN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04830"></a><span class="lineno"> 4830</span>&#160;}</div>
<div class="line"><a name="l04831"></a><span class="lineno"> 4831</span>&#160; </div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160; </div>
<div class="line"><a name="l04837"></a><span class="lineno"> 4837</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l04838"></a><span class="lineno"> 4838</span>&#160; </div>
<div class="line"><a name="l04847"></a><span class="lineno"> 4847</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;{</div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, RCC_CR_PLLSAI2ON);</div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;}</div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160; </div>
<div class="line"><a name="l04857"></a><span class="lineno"> 4857</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04858"></a><span class="lineno"> 4858</span>&#160;{</div>
<div class="line"><a name="l04859"></a><span class="lineno"> 4859</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, RCC_CR_PLLSAI2ON);</div>
<div class="line"><a name="l04860"></a><span class="lineno"> 4860</span>&#160;}</div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160; </div>
<div class="line"><a name="l04867"></a><span class="lineno"> 4867</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_IsReady(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l04868"></a><span class="lineno"> 4868</span>&#160;{</div>
<div class="line"><a name="l04869"></a><span class="lineno"> 4869</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, RCC_CR_PLLSAI2RDY) == RCC_CR_PLLSAI2RDY) ? 1UL : 0UL);</div>
<div class="line"><a name="l04870"></a><span class="lineno"> 4870</span>&#160;}</div>
<div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160; </div>
<div class="line"><a name="l04872"></a><span class="lineno"> 4872</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) &amp;&amp; defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04873"></a><span class="lineno"> 4873</span>&#160; </div>
<div class="line"><a name="l04938"></a><span class="lineno"> 4938</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;{</div>
<div class="line"><a name="l04940"></a><span class="lineno"> 4940</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, Source);</div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,</div>
<div class="line"><a name="l04942"></a><span class="lineno"> 4942</span>&#160;             PLLM | (PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLP);</div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;}</div>
<div class="line"><a name="l04944"></a><span class="lineno"> 4944</span>&#160;<span class="preprocessor">#elif defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160; </div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l05004"></a><span class="lineno"> 5004</span>&#160;{</div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div>
<div class="line"><a name="l05006"></a><span class="lineno"> 5006</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV, PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLP);</div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;}</div>
<div class="line"><a name="l05008"></a><span class="lineno"> 5008</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160; </div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)</div>
<div class="line"><a name="l05040"></a><span class="lineno"> 5040</span>&#160;{</div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P, PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLP);</div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;}</div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2M_DIV_1_16_SUPPORT &amp;&amp; RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160; </div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160; </div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_ConfigDomain_DSI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)</div>
<div class="line"><a name="l05087"></a><span class="lineno"> 5087</span>&#160;{</div>
<div class="line"><a name="l05088"></a><span class="lineno"> 5088</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, Source);</div>
<div class="line"><a name="l05089"></a><span class="lineno"> 5089</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q,</div>
<div class="line"><a name="l05090"></a><span class="lineno"> 5090</span>&#160;             (PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLQ | PLLM);</div>
<div class="line"><a name="l05091"></a><span class="lineno"> 5091</span>&#160;}</div>
<div class="line"><a name="l05092"></a><span class="lineno"> 5092</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05093"></a><span class="lineno"> 5093</span>&#160; </div>
<div class="line"><a name="l05094"></a><span class="lineno"> 5094</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l05095"></a><span class="lineno"> 5095</span>&#160; </div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)</div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;{</div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>, Source);</div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M | RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,</div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160;             (PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos) | PLLR | PLLM);</div>
<div class="line"><a name="l05145"></a><span class="lineno"> 5145</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_PLLSAI2DIVR, PLLDIVR);</div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;}</div>
<div class="line"><a name="l05147"></a><span class="lineno"> 5147</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05148"></a><span class="lineno"> 5148</span>&#160; </div>
<div class="line"><a name="l05180"></a><span class="lineno"> 5180</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)</div>
<div class="line"><a name="l05181"></a><span class="lineno"> 5181</span>&#160;{</div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>, Source | PLLM);</div>
<div class="line"><a name="l05183"></a><span class="lineno"> 5183</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R, PLLN &lt;&lt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos | PLLR);</div>
<div class="line"><a name="l05184"></a><span class="lineno"> 5184</span>&#160;}</div>
<div class="line"><a name="l05185"></a><span class="lineno"> 5185</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05186"></a><span class="lineno"> 5186</span>&#160; </div>
<div class="line"><a name="l05192"></a><span class="lineno"> 5192</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_GetN(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05193"></a><span class="lineno"> 5193</span>&#160;{</div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) &gt;&gt; RCC_PLLSAI2CFGR_PLLSAI2N_Pos);</div>
<div class="line"><a name="l05195"></a><span class="lineno"> 5195</span>&#160;}</div>
<div class="line"><a name="l05196"></a><span class="lineno"> 5196</span>&#160; </div>
<div class="line"><a name="l05197"></a><span class="lineno"> 5197</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)</span></div>
<div class="line"><a name="l05198"></a><span class="lineno"> 5198</span>&#160; </div>
<div class="line"><a name="l05234"></a><span class="lineno"> 5234</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05235"></a><span class="lineno"> 5235</span>&#160;{</div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV));</div>
<div class="line"><a name="l05237"></a><span class="lineno"> 5237</span>&#160;}</div>
<div class="line"><a name="l05238"></a><span class="lineno"> 5238</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05239"></a><span class="lineno"> 5239</span>&#160; </div>
<div class="line"><a name="l05247"></a><span class="lineno"> 5247</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_GetP(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;{</div>
<div class="line"><a name="l05249"></a><span class="lineno"> 5249</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P));</div>
<div class="line"><a name="l05250"></a><span class="lineno"> 5250</span>&#160;}</div>
<div class="line"><a name="l05251"></a><span class="lineno"> 5251</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2P_DIV_2_31_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05252"></a><span class="lineno"> 5252</span>&#160; </div>
<div class="line"><a name="l05253"></a><span class="lineno"> 5253</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160; </div>
<div class="line"><a name="l05264"></a><span class="lineno"> 5264</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_GetQ(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05265"></a><span class="lineno"> 5265</span>&#160;{</div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q));</div>
<div class="line"><a name="l05267"></a><span class="lineno"> 5267</span>&#160;}</div>
<div class="line"><a name="l05268"></a><span class="lineno"> 5268</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2Q_DIV_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05269"></a><span class="lineno"> 5269</span>&#160; </div>
<div class="line"><a name="l05280"></a><span class="lineno"> 5280</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_GetR(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05281"></a><span class="lineno"> 5281</span>&#160;{</div>
<div class="line"><a name="l05282"></a><span class="lineno"> 5282</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R));</div>
<div class="line"><a name="l05283"></a><span class="lineno"> 5283</span>&#160;}</div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160; </div>
<div class="line"><a name="l05285"></a><span class="lineno"> 5285</span>&#160;<span class="preprocessor">#if  defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)</span></div>
<div class="line"><a name="l05286"></a><span class="lineno"> 5286</span>&#160; </div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_GetDivider(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;{</div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M));</div>
<div class="line"><a name="l05310"></a><span class="lineno"> 5310</span>&#160;}</div>
<div class="line"><a name="l05311"></a><span class="lineno"> 5311</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2M_DIV_1_16_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05312"></a><span class="lineno"> 5312</span>&#160; </div>
<div class="line"><a name="l05313"></a><span class="lineno"> 5313</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_PLLSAI2DIVR)</span></div>
<div class="line"><a name="l05314"></a><span class="lineno"> 5314</span>&#160; </div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_GetDIVR(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05325"></a><span class="lineno"> 5325</span>&#160;{</div>
<div class="line"><a name="l05326"></a><span class="lineno"> 5326</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CCIPR2, RCC_CCIPR2_PLLSAI2DIVR));</div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;}</div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_PLLSAI2DIVR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05329"></a><span class="lineno"> 5329</span>&#160; </div>
<div class="line"><a name="l05335"></a><span class="lineno"> 5335</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_EnableDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05336"></a><span class="lineno"> 5336</span>&#160;{</div>
<div class="line"><a name="l05337"></a><span class="lineno"> 5337</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PEN);</div>
<div class="line"><a name="l05338"></a><span class="lineno"> 5338</span>&#160;}</div>
<div class="line"><a name="l05339"></a><span class="lineno"> 5339</span>&#160; </div>
<div class="line"><a name="l05347"></a><span class="lineno"> 5347</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_DisableDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05348"></a><span class="lineno"> 5348</span>&#160;{</div>
<div class="line"><a name="l05349"></a><span class="lineno"> 5349</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PEN);</div>
<div class="line"><a name="l05350"></a><span class="lineno"> 5350</span>&#160;}</div>
<div class="line"><a name="l05351"></a><span class="lineno"> 5351</span>&#160; </div>
<div class="line"><a name="l05357"></a><span class="lineno"> 5357</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_IsEnabledDomain_SAI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;{</div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PEN) == (RCC_PLLSAI2CFGR_PLLSAI2PEN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;}</div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160; </div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160; </div>
<div class="line"><a name="l05368"></a><span class="lineno"> 5368</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_EnableDomain_DSI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;{</div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2QEN);</div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;}</div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160; </div>
<div class="line"><a name="l05380"></a><span class="lineno"> 5380</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_DisableDomain_DSI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05381"></a><span class="lineno"> 5381</span>&#160;{</div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2QEN);</div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;}</div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160; </div>
<div class="line"><a name="l05390"></a><span class="lineno"> 5390</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_IsEnabledDomain_DSI(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;{</div>
<div class="line"><a name="l05392"></a><span class="lineno"> 5392</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2QEN) == (RCC_PLLSAI2CFGR_PLLSAI2QEN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;}</div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160; </div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160; </div>
<div class="line"><a name="l05402"></a><span class="lineno"> 5402</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_EnableDomain_LTDC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;{</div>
<div class="line"><a name="l05404"></a><span class="lineno"> 5404</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05405"></a><span class="lineno"> 5405</span>&#160;}</div>
<div class="line"><a name="l05406"></a><span class="lineno"> 5406</span>&#160; </div>
<div class="line"><a name="l05414"></a><span class="lineno"> 5414</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_DisableDomain_LTDC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;{</div>
<div class="line"><a name="l05416"></a><span class="lineno"> 5416</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;}</div>
<div class="line"><a name="l05418"></a><span class="lineno"> 5418</span>&#160; </div>
<div class="line"><a name="l05424"></a><span class="lineno"> 5424</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_IsEnabledDomain_LTDC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;{</div>
<div class="line"><a name="l05426"></a><span class="lineno"> 5426</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN) == (RCC_PLLSAI2CFGR_PLLSAI2REN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;}</div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160; </div>
<div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_EnableDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;{</div>
<div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;}</div>
<div class="line"><a name="l05438"></a><span class="lineno"> 5438</span>&#160; </div>
<div class="line"><a name="l05446"></a><span class="lineno"> 5446</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_PLLSAI2_DisableDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;{</div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN);</div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;}</div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160; </div>
<div class="line"><a name="l05456"></a><span class="lineno"> 5456</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_PLLSAI2_IsEnabledDomain_ADC(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05457"></a><span class="lineno"> 5457</span>&#160;{</div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2REN) == (RCC_PLLSAI2CFGR_PLLSAI2REN)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;}</div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160; </div>
<div class="line"><a name="l05465"></a><span class="lineno"> 5465</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05466"></a><span class="lineno"> 5466</span>&#160; </div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l05468"></a><span class="lineno"> 5468</span>&#160; </div>
<div class="line"><a name="l05478"></a><span class="lineno"> 5478</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_OCTOSPI1_DelayConfig(uint32_t Delay)</div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;{</div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DLYCFGR, RCC_DLYCFGR_OCTOSPI1_DLY, Delay);</div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;}</div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160; </div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;<span class="preprocessor">#if defined(OCTOSPI2)</span></div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160; </div>
<div class="line"><a name="l05490"></a><span class="lineno"> 5490</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_OCTOSPI2_DelayConfig(uint32_t Delay)</div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;{</div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;  <a class="code" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;DLYCFGR, RCC_DLYCFGR_OCTOSPI2_DLY, (Delay &lt;&lt; RCC_DLYCFGR_OCTOSPI2_DLY_Pos));</div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;}</div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160; </div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05500"></a><span class="lineno"> 5500</span>&#160; </div>
<div class="line"><a name="l05510"></a><span class="lineno"> 5510</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05511"></a><span class="lineno"> 5511</span>&#160;{</div>
<div class="line"><a name="l05512"></a><span class="lineno"> 5512</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a>);</div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;}</div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160; </div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05521"></a><span class="lineno"> 5521</span>&#160;{</div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a>);</div>
<div class="line"><a name="l05523"></a><span class="lineno"> 5523</span>&#160;}</div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160; </div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05531"></a><span class="lineno"> 5531</span>&#160;{</div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">RCC_CICR_MSIRDYC</a>);</div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;}</div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160; </div>
<div class="line"><a name="l05540"></a><span class="lineno"> 5540</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05541"></a><span class="lineno"> 5541</span>&#160;{</div>
<div class="line"><a name="l05542"></a><span class="lineno"> 5542</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a>);</div>
<div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;}</div>
<div class="line"><a name="l05544"></a><span class="lineno"> 5544</span>&#160; </div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05551"></a><span class="lineno"> 5551</span>&#160;{</div>
<div class="line"><a name="l05552"></a><span class="lineno"> 5552</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a>);</div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;}</div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160; </div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;{</div>
<div class="line"><a name="l05562"></a><span class="lineno"> 5562</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a>);</div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;}</div>
<div class="line"><a name="l05564"></a><span class="lineno"> 5564</span>&#160; </div>
<div class="line"><a name="l05565"></a><span class="lineno"> 5565</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05566"></a><span class="lineno"> 5566</span>&#160; </div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160;{</div>
<div class="line"><a name="l05573"></a><span class="lineno"> 5573</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a>);</div>
<div class="line"><a name="l05574"></a><span class="lineno"> 5574</span>&#160;}</div>
<div class="line"><a name="l05575"></a><span class="lineno"> 5575</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05576"></a><span class="lineno"> 5576</span>&#160; </div>
<div class="line"><a name="l05577"></a><span class="lineno"> 5577</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05578"></a><span class="lineno"> 5578</span>&#160; </div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLSAI1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;{</div>
<div class="line"><a name="l05585"></a><span class="lineno"> 5585</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga37ae65002cf46376f1214d7def72ecd4">RCC_CICR_PLLSAI1RDYC</a>);</div>
<div class="line"><a name="l05586"></a><span class="lineno"> 5586</span>&#160;}</div>
<div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05588"></a><span class="lineno"> 5588</span>&#160; </div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160; </div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_PLLSAI2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05596"></a><span class="lineno"> 5596</span>&#160;{</div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, RCC_CICR_PLLSAI2RDYC);</div>
<div class="line"><a name="l05598"></a><span class="lineno"> 5598</span>&#160;}</div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05600"></a><span class="lineno"> 5600</span>&#160; </div>
<div class="line"><a name="l05606"></a><span class="lineno"> 5606</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05607"></a><span class="lineno"> 5607</span>&#160;{</div>
<div class="line"><a name="l05608"></a><span class="lineno"> 5608</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a>);</div>
<div class="line"><a name="l05609"></a><span class="lineno"> 5609</span>&#160;}</div>
<div class="line"><a name="l05610"></a><span class="lineno"> 5610</span>&#160; </div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearFlag_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05617"></a><span class="lineno"> 5617</span>&#160;{</div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR, <a class="code" href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a>);</div>
<div class="line"><a name="l05619"></a><span class="lineno"> 5619</span>&#160;}</div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160; </div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160;{</div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;}</div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160; </div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;{</div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05639"></a><span class="lineno"> 5639</span>&#160;}</div>
<div class="line"><a name="l05640"></a><span class="lineno"> 5640</span>&#160; </div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;{</div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;}</div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160; </div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;{</div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;}</div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160; </div>
<div class="line"><a name="l05666"></a><span class="lineno"> 5666</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;{</div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;}</div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160; </div>
<div class="line"><a name="l05676"></a><span class="lineno"> 5676</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05677"></a><span class="lineno"> 5677</span>&#160;{</div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;}</div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160; </div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160; </div>
<div class="line"><a name="l05687"></a><span class="lineno"> 5687</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;{</div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;}</div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160; </div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160; </div>
<div class="line"><a name="l05699"></a><span class="lineno"> 5699</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLLSAI1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05700"></a><span class="lineno"> 5700</span>&#160;{</div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac34294bfbeda24a1223564ab7e682d2d">RCC_CIFR_PLLSAI1RDYF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gac34294bfbeda24a1223564ab7e682d2d">RCC_CIFR_PLLSAI1RDYF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;}</div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160; </div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05706"></a><span class="lineno"> 5706</span>&#160; </div>
<div class="line"><a name="l05711"></a><span class="lineno"> 5711</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PLLSAI2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;{</div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, RCC_CIFR_PLLSAI2RDYF) == RCC_CIFR_PLLSAI2RDYF) ? 1UL : 0UL);</div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;}</div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160; </div>
<div class="line"><a name="l05722"></a><span class="lineno"> 5722</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_HSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05723"></a><span class="lineno"> 5723</span>&#160;{</div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;}</div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160; </div>
<div class="line"><a name="l05732"></a><span class="lineno"> 5732</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05733"></a><span class="lineno"> 5733</span>&#160;{</div>
<div class="line"><a name="l05734"></a><span class="lineno"> 5734</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;}</div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160; </div>
<div class="line"><a name="l05742"></a><span class="lineno"> 5742</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_FWRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05743"></a><span class="lineno"> 5743</span>&#160;{</div>
<div class="line"><a name="l05744"></a><span class="lineno"> 5744</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">RCC_CSR_FWRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">RCC_CSR_FWRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;}</div>
<div class="line"><a name="l05746"></a><span class="lineno"> 5746</span>&#160; </div>
<div class="line"><a name="l05752"></a><span class="lineno"> 5752</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_IWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;{</div>
<div class="line"><a name="l05754"></a><span class="lineno"> 5754</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;}</div>
<div class="line"><a name="l05756"></a><span class="lineno"> 5756</span>&#160; </div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_LPWRRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05763"></a><span class="lineno"> 5763</span>&#160;{</div>
<div class="line"><a name="l05764"></a><span class="lineno"> 5764</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;}</div>
<div class="line"><a name="l05766"></a><span class="lineno"> 5766</span>&#160; </div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_OBLRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;{</div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05775"></a><span class="lineno"> 5775</span>&#160;}</div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160; </div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_PINRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;{</div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160;}</div>
<div class="line"><a name="l05786"></a><span class="lineno"> 5786</span>&#160; </div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_SFTRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;{</div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;}</div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160; </div>
<div class="line"><a name="l05802"></a><span class="lineno"> 5802</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_WWDGRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;{</div>
<div class="line"><a name="l05804"></a><span class="lineno"> 5804</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;}</div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160; </div>
<div class="line"><a name="l05812"></a><span class="lineno"> 5812</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsActiveFlag_BORRST(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05813"></a><span class="lineno"> 5813</span>&#160;{</div>
<div class="line"><a name="l05814"></a><span class="lineno"> 5814</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l05815"></a><span class="lineno"> 5815</span>&#160;}</div>
<div class="line"><a name="l05816"></a><span class="lineno"> 5816</span>&#160; </div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_ClearResetFlags(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05823"></a><span class="lineno"> 5823</span>&#160;{</div>
<div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="code" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>);</div>
<div class="line"><a name="l05825"></a><span class="lineno"> 5825</span>&#160;}</div>
<div class="line"><a name="l05826"></a><span class="lineno"> 5826</span>&#160; </div>
<div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05841"></a><span class="lineno"> 5841</span>&#160;{</div>
<div class="line"><a name="l05842"></a><span class="lineno"> 5842</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;}</div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160; </div>
<div class="line"><a name="l05850"></a><span class="lineno"> 5850</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05851"></a><span class="lineno"> 5851</span>&#160;{</div>
<div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a name="l05853"></a><span class="lineno"> 5853</span>&#160;}</div>
<div class="line"><a name="l05854"></a><span class="lineno"> 5854</span>&#160; </div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;{</div>
<div class="line"><a name="l05862"></a><span class="lineno"> 5862</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>);</div>
<div class="line"><a name="l05863"></a><span class="lineno"> 5863</span>&#160;}</div>
<div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160; </div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;{</div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;}</div>
<div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160; </div>
<div class="line"><a name="l05880"></a><span class="lineno"> 5880</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;{</div>
<div class="line"><a name="l05882"></a><span class="lineno"> 5882</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;}</div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160; </div>
<div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;{</div>
<div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;}</div>
<div class="line"><a name="l05894"></a><span class="lineno"> 5894</span>&#160; </div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160; </div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05902"></a><span class="lineno"> 5902</span>&#160;{</div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;}</div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05906"></a><span class="lineno"> 5906</span>&#160; </div>
<div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l05908"></a><span class="lineno"> 5908</span>&#160; </div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLSAI1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;{</div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4bfa4103d5045aaea550ba4c1ed3b414">RCC_CIER_PLLSAI1RDYIE</a>);</div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;}</div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05918"></a><span class="lineno"> 5918</span>&#160; </div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l05920"></a><span class="lineno"> 5920</span>&#160; </div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_PLLSAI2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;{</div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, RCC_CIER_PLLSAI2RDYIE);</div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;}</div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05930"></a><span class="lineno"> 5930</span>&#160; </div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_EnableIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;{</div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;  <a class="code" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160;}</div>
<div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160; </div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;{</div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>);</div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;}</div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160; </div>
<div class="line"><a name="l05956"></a><span class="lineno"> 5956</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;{</div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>);</div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;}</div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160; </div>
<div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;{</div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>);</div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;}</div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160; </div>
<div class="line"><a name="l05976"></a><span class="lineno"> 5976</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05977"></a><span class="lineno"> 5977</span>&#160;{</div>
<div class="line"><a name="l05978"></a><span class="lineno"> 5978</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>);</div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;}</div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160; </div>
<div class="line"><a name="l05986"></a><span class="lineno"> 5986</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05987"></a><span class="lineno"> 5987</span>&#160;{</div>
<div class="line"><a name="l05988"></a><span class="lineno"> 5988</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>);</div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;}</div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160; </div>
<div class="line"><a name="l05996"></a><span class="lineno"> 5996</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l05997"></a><span class="lineno"> 5997</span>&#160;{</div>
<div class="line"><a name="l05998"></a><span class="lineno"> 5998</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>);</div>
<div class="line"><a name="l05999"></a><span class="lineno"> 5999</span>&#160;}</div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160; </div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160; </div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;{</div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>);</div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;}</div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160; </div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160; </div>
<div class="line"><a name="l06019"></a><span class="lineno"> 6019</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLSAI1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06020"></a><span class="lineno"> 6020</span>&#160;{</div>
<div class="line"><a name="l06021"></a><span class="lineno"> 6021</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4bfa4103d5045aaea550ba4c1ed3b414">RCC_CIER_PLLSAI1RDYIE</a>);</div>
<div class="line"><a name="l06022"></a><span class="lineno"> 6022</span>&#160;}</div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160; </div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160; </div>
<div class="line"><a name="l06031"></a><span class="lineno"> 6031</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_PLLSAI2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06032"></a><span class="lineno"> 6032</span>&#160;{</div>
<div class="line"><a name="l06033"></a><span class="lineno"> 6033</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, RCC_CIER_PLLSAI2RDYIE);</div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;}</div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160; </div>
<div class="line"><a name="l06042"></a><span class="lineno"> 6042</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> LL_RCC_DisableIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06043"></a><span class="lineno"> 6043</span>&#160;{</div>
<div class="line"><a name="l06044"></a><span class="lineno"> 6044</span>&#160;  <a class="code" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>);</div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;}</div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160; </div>
<div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06053"></a><span class="lineno"> 6053</span>&#160;{</div>
<div class="line"><a name="l06054"></a><span class="lineno"> 6054</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06055"></a><span class="lineno"> 6055</span>&#160;}</div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160; </div>
<div class="line"><a name="l06062"></a><span class="lineno"> 6062</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06063"></a><span class="lineno"> 6063</span>&#160;{</div>
<div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;}</div>
<div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160; </div>
<div class="line"><a name="l06072"></a><span class="lineno"> 6072</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_MSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06073"></a><span class="lineno"> 6073</span>&#160;{</div>
<div class="line"><a name="l06074"></a><span class="lineno"> 6074</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06075"></a><span class="lineno"> 6075</span>&#160;}</div>
<div class="line"><a name="l06076"></a><span class="lineno"> 6076</span>&#160; </div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSIRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06083"></a><span class="lineno"> 6083</span>&#160;{</div>
<div class="line"><a name="l06084"></a><span class="lineno"> 6084</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06085"></a><span class="lineno"> 6085</span>&#160;}</div>
<div class="line"><a name="l06086"></a><span class="lineno"> 6086</span>&#160; </div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSERDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160;{</div>
<div class="line"><a name="l06094"></a><span class="lineno"> 6094</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06095"></a><span class="lineno"> 6095</span>&#160;}</div>
<div class="line"><a name="l06096"></a><span class="lineno"> 6096</span>&#160; </div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLLRDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;{</div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06105"></a><span class="lineno"> 6105</span>&#160;}</div>
<div class="line"><a name="l06106"></a><span class="lineno"> 6106</span>&#160; </div>
<div class="line"><a name="l06107"></a><span class="lineno"> 6107</span>&#160;<span class="preprocessor">#if defined(RCC_HSI48_SUPPORT)</span></div>
<div class="line"><a name="l06108"></a><span class="lineno"> 6108</span>&#160; </div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_HSI48RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;{</div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06116"></a><span class="lineno"> 6116</span>&#160;}</div>
<div class="line"><a name="l06117"></a><span class="lineno"> 6117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_HSI48_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06118"></a><span class="lineno"> 6118</span>&#160; </div>
<div class="line"><a name="l06119"></a><span class="lineno"> 6119</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI1_SUPPORT)</span></div>
<div class="line"><a name="l06120"></a><span class="lineno"> 6120</span>&#160; </div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLLSAI1RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;{</div>
<div class="line"><a name="l06127"></a><span class="lineno"> 6127</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga4bfa4103d5045aaea550ba4c1ed3b414">RCC_CIER_PLLSAI1RDYIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga4bfa4103d5045aaea550ba4c1ed3b414">RCC_CIER_PLLSAI1RDYIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06128"></a><span class="lineno"> 6128</span>&#160;}</div>
<div class="line"><a name="l06129"></a><span class="lineno"> 6129</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI1_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06130"></a><span class="lineno"> 6130</span>&#160; </div>
<div class="line"><a name="l06131"></a><span class="lineno"> 6131</span>&#160;<span class="preprocessor">#if defined(RCC_PLLSAI2_SUPPORT)</span></div>
<div class="line"><a name="l06132"></a><span class="lineno"> 6132</span>&#160; </div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_PLLSAI2RDY(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;{</div>
<div class="line"><a name="l06139"></a><span class="lineno"> 6139</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, RCC_CIER_PLLSAI2RDYIE) == RCC_CIER_PLLSAI2RDYIE) ? 1UL : 0UL);</div>
<div class="line"><a name="l06140"></a><span class="lineno"> 6140</span>&#160;}</div>
<div class="line"><a name="l06141"></a><span class="lineno"> 6141</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_PLLSAI2_SUPPORT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06142"></a><span class="lineno"> 6142</span>&#160; </div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160;<a class="code" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> uint32_t LL_RCC_IsEnabledIT_LSECSS(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l06149"></a><span class="lineno"> 6149</span>&#160;{</div>
<div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, <a class="code" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>) == <a class="code" href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a>) ? 1UL : 0UL);</div>
<div class="line"><a name="l06151"></a><span class="lineno"> 6151</span>&#160;}</div>
<div class="line"><a name="l06152"></a><span class="lineno"> 6152</span>&#160; </div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160; </div>
<div class="line"><a name="l06161"></a><span class="lineno"> 6161</span>&#160;<a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a> LL_RCC_DeInit(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;<span class="keywordtype">void</span>        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);</div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160;uint32_t    LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource);</div>
<div class="line"><a name="l06171"></a><span class="lineno"> 6171</span>&#160;<span class="preprocessor">#if defined(UART4) || defined(UART5)</span></div>
<div class="line"><a name="l06172"></a><span class="lineno"> 6172</span>&#160;uint32_t    LL_RCC_GetUARTClockFreq(uint32_t UARTxSource);</div>
<div class="line"><a name="l06173"></a><span class="lineno"> 6173</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* UART4 || UART5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;uint32_t    LL_RCC_GetI2CClockFreq(uint32_t I2CxSource);</div>
<div class="line"><a name="l06175"></a><span class="lineno"> 6175</span>&#160;uint32_t    LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource);</div>
<div class="line"><a name="l06176"></a><span class="lineno"> 6176</span>&#160;uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);</div>
<div class="line"><a name="l06177"></a><span class="lineno"> 6177</span>&#160;<span class="preprocessor">#if defined(SAI1)</span></div>
<div class="line"><a name="l06178"></a><span class="lineno"> 6178</span>&#160;uint32_t    LL_RCC_GetSAIClockFreq(uint32_t SAIxSource);</div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SAI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;<span class="preprocessor">#if defined(SDMMC1)</span></div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_SDMMCSEL)</span></div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;uint32_t    LL_RCC_GetSDMMCKernelClockFreq(uint32_t SDMMCxSource);</div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06184"></a><span class="lineno"> 6184</span>&#160;uint32_t    LL_RCC_GetSDMMCClockFreq(uint32_t SDMMCxSource);</div>
<div class="line"><a name="l06185"></a><span class="lineno"> 6185</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SDMMC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);</div>
<div class="line"><a name="l06187"></a><span class="lineno"> 6187</span>&#160;<span class="preprocessor">#if defined(USB_OTG_FS) || defined(USB)</span></div>
<div class="line"><a name="l06188"></a><span class="lineno"> 6188</span>&#160;uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);</div>
<div class="line"><a name="l06189"></a><span class="lineno"> 6189</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USB_OTG_FS || USB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06190"></a><span class="lineno"> 6190</span>&#160;uint32_t    LL_RCC_GetADCClockFreq(uint32_t ADCxSource);</div>
<div class="line"><a name="l06191"></a><span class="lineno"> 6191</span>&#160;<span class="preprocessor">#if defined(SWPMI1)</span></div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;uint32_t    LL_RCC_GetSWPMIClockFreq(uint32_t SWPMIxSource);</div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SWPMI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;<span class="preprocessor">#if defined(DFSDM1_Channel0)</span></div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;uint32_t    LL_RCC_GetDFSDMClockFreq(uint32_t DFSDMxSource);</div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160;<span class="preprocessor">#if defined(RCC_CCIPR2_DFSDM1SEL)</span></div>
<div class="line"><a name="l06197"></a><span class="lineno"> 6197</span>&#160;uint32_t    LL_RCC_GetDFSDMAudioClockFreq(uint32_t DFSDMxSource);</div>
<div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* RCC_CCIPR2_DFSDM1SEL */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06199"></a><span class="lineno"> 6199</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DFSDM1_Channel0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06200"></a><span class="lineno"> 6200</span>&#160;<span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a name="l06201"></a><span class="lineno"> 6201</span>&#160;uint32_t    LL_RCC_GetLTDCClockFreq(uint32_t LTDCxSource);</div>
<div class="line"><a name="l06202"></a><span class="lineno"> 6202</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06203"></a><span class="lineno"> 6203</span>&#160;<span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a name="l06204"></a><span class="lineno"> 6204</span>&#160;uint32_t    LL_RCC_GetDSIClockFreq(uint32_t DSIxSource);</div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;<span class="preprocessor">#if defined(OCTOSPI1)</span></div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;uint32_t    LL_RCC_GetOCTOSPIClockFreq(uint32_t OCTOSPIxSource);</div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160; </div>
<div class="line"><a name="l06212"></a><span class="lineno"> 6212</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06213"></a><span class="lineno"> 6213</span>&#160; </div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* defined(RCC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06223"></a><span class="lineno"> 6223</span>&#160; </div>
<div class="line"><a name="l06228"></a><span class="lineno"> 6228</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l06229"></a><span class="lineno"> 6229</span>&#160;}</div>
<div class="line"><a name="l06230"></a><span class="lineno"> 6230</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160; </div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32L4xx_LL_RCC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae7ae21eb98c76d77916109c378bd1bfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae7ae21eb98c76d77916109c378bd1bfe">RCC_CCIPR_LPUART1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_LPUART1SEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09664">stm32l432xx.h:9664</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadb8228c9020595b4cf9995137b8c9a7d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></div><div class="ttdeci">#define RCC_CR_HSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08882">stm32l432xx.h:8882</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09100">stm32l432xx.h:9100</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c21ea94e557cddcb31e69b7e5e190c7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c21ea94e557cddcb31e69b7e5e190c7">RCC_CICR_PLLRDYC</a></div><div class="ttdeci">#define RCC_CICR_PLLRDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09254">stm32l432xx.h:9254</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga03f945af02fdacbf4f32c4ee9879c608"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga03f945af02fdacbf4f32c4ee9879c608">RCC_CR_PLLSAI1RDY</a></div><div class="ttdeci">#define RCC_CR_PLLSAI1RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08904">stm32l432xx.h:8904</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7a77e3588bfc97b548db842429f4f450"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7a77e3588bfc97b548db842429f4f450">RCC_CIER_LSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09181">stm32l432xx.h:9181</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga623e4f1eb613f4793d3d500c1cfd746a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga623e4f1eb613f4793d3d500c1cfd746a">RCC_CFGR_STOPWUCK</a></div><div class="ttdeci">#define RCC_CFGR_STOPWUCK</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09030">stm32l432xx.h:9030</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab79c333962d5bd80636eca9997759804"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08949">stm32l432xx.h:8949</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga04599fc122337e5f3ee8979df0c822c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga04599fc122337e5f3ee8979df0c822c5">RCC_PLLCFGR_PLLPEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLPEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09097">stm32l432xx.h:9097</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac87846f04143aeef0fabf04ca6453f1a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac87846f04143aeef0fabf04ca6453f1a">RCC_CIER_LSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_LSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09178">stm32l432xx.h:9178</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaf5d47df7a135422c9e10d570d6299a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaf5d47df7a135422c9e10d570d6299a6">RCC_CIER_MSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_MSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09184">stm32l432xx.h:9184</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9e6e956551977ee6154c4079a2991ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9e6e956551977ee6154c4079a2991ba">RCC_CIER_PLLRDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLLRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09193">stm32l432xx.h:9193</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20addbd1cf09917e081bd3cb0280c41e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20addbd1cf09917e081bd3cb0280c41e">RCC_CRRCR_HSI48ON</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09804">stm32l432xx.h:9804</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga326fa3b1563f38925e2a02f641a8d553"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga326fa3b1563f38925e2a02f641a8d553">RCC_CSR_FWRSTF</a></div><div class="ttdeci">#define RCC_CSR_FWRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09778">stm32l432xx.h:9778</a></div></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__armv81mml_8h_source.html#l00277">core_armv81mml.h:277</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9172ae30b26b2daad9442579b8e2dd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9172ae30b26b2daad9442579b8e2dd0">RCC_CR_HSIKERON</a></div><div class="ttdeci">#define RCC_CR_HSIKERON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08872">stm32l432xx.h:8872</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga92cb53ea81d2c47537eb217cc6659a2e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09065">stm32l432xx.h:9065</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeb0c561e89a201a4f7b3e3e2d06ef962"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeb0c561e89a201a4f7b3e3e2d06ef962">RCC_CIER_HSERDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSERDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09190">stm32l432xx.h:9190</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2e81eaf8f995c70817eeb4bc56a91bc1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2e81eaf8f995c70817eeb4bc56a91bc1">RCC_CIFR_HSI48RDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSI48RDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09234">stm32l432xx.h:9234</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b85b3ab656dfa2809b15e6e530c17a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a></div><div class="ttdeci">#define RCC_BDCR_BDRST</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09749">stm32l432xx.h:9749</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga914c0fb2b7bf0723cce7acb83a7026b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga914c0fb2b7bf0723cce7acb83a7026b3">RCC_CICR_MSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_MSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09245">stm32l432xx.h:9245</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaee09fff7bffaaabc64d99627f2249795"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a></div><div class="ttdeci">#define RCC_CR_MSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08839">stm32l432xx.h:8839</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga78a5913e3fc53a740fe874ece04b2d84"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga78a5913e3fc53a740fe874ece04b2d84">RCC_PLLCFGR_PLLN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09084">stm32l432xx.h:9084</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx_8h_source.html#l00198">stm32l4xx.h:198</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga37ae65002cf46376f1214d7def72ecd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga37ae65002cf46376f1214d7def72ecd4">RCC_CICR_PLLSAI1RDYC</a></div><div class="ttdeci">#define RCC_CICR_PLLSAI1RDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09257">stm32l432xx.h:9257</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b3873e100ebe8a67fe148de1c8a9caf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b3873e100ebe8a67fe148de1c8a9caf">RCC_CICR_LSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_LSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09239">stm32l432xx.h:9239</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7322dea74a1902218faade21090a3209"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09733">stm32l432xx.h:9733</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4fcacf94a97f7d49a70e089b39cf474"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></div><div class="ttdeci">#define RCC_CR_HSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08869">stm32l432xx.h:8869</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae37b7138cc9d3bae062e584b9dbdce6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae37b7138cc9d3bae062e584b9dbdce6">RCC_PLLSAI1CFGR_PLLSAI1R</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1R</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09162">stm32l432xx.h:9162</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac160361e00b75ce6f2b146aa28a9b1f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac160361e00b75ce6f2b146aa28a9b1f3">RCC_CIER_HSIRDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSIRDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09187">stm32l432xx.h:9187</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16e89534934436ee8958440882b71e6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a></div><div class="ttdeci">#define RCC_CSR_SFTRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09790">stm32l432xx.h:9790</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab569110e757aee573ebf9ad80812e8bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a></div><div class="ttdeci">#define RCC_CSR_LSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09763">stm32l432xx.h:9763</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac7ca64b3739a65df1bdb70cec7be93d9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac7ca64b3739a65df1bdb70cec7be93d9">RCC_CIFR_CSSF</a></div><div class="ttdeci">#define RCC_CIFR_CSSF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09228">stm32l432xx.h:9228</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bfc677d29a4df71e4668302c1a13985"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bfc677d29a4df71e4668302c1a13985">RCC_PLLSAI1CFGR_PLLSAI1REN</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1REN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09159">stm32l432xx.h:9159</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx_8h_source.html#l00224">stm32l4xx.h:224</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09740">stm32l432xx.h:9740</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76304e842d0244575776a28f82cafcfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a></div><div class="ttdeci">#define RCC_CFGR_MCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09035">stm32l432xx.h:9035</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga546495f69f570cb4b81d4a59054c7ed1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09107">stm32l432xx.h:9107</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga07ad83eab3b62a51d110572d0a78c833"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga07ad83eab3b62a51d110572d0a78c833">RCC_CR_MSIRANGE</a></div><div class="ttdeci">#define RCC_CR_MSIRANGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08853">stm32l432xx.h:8853</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14163f80ac0b005217eb318d0639afef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a></div><div class="ttdeci">#define RCC_CSR_OBLRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09781">stm32l432xx.h:9781</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08972">stm32l432xx.h:8972</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga05b6fa91ff6f0b1264ccb75c1943a4f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_MSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08921">stm32l432xx.h:8921</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf94ebe400d76dd3d34e78244a8ceb050"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf94ebe400d76dd3d34e78244a8ceb050">RCC_PLLCFGR_PLLR</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLR</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09116">stm32l432xx.h:9116</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8bd3672aec9a03488bd2d283b22e1d9a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8bd3672aec9a03488bd2d283b22e1d9a">RCC_PLLSAI1CFGR_PLLSAI1PDIV</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1PDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09168">stm32l432xx.h:9168</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadf62bbb54fc82f48b9bf1667e1b78d5a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadf62bbb54fc82f48b9bf1667e1b78d5a">RCC_PLLSAI1CFGR_PLLSAI1N</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1N</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09132">stm32l432xx.h:9132</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga284cff3de5ace8d67ac612240c20421f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga284cff3de5ace8d67ac612240c20421f">RCC_CR_MSIPLLEN</a></div><div class="ttdeci">#define RCC_CR_MSIPLLEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08845">stm32l432xx.h:8845</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34b99cbd2871381ebf6bac5a5980c0bd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34b99cbd2871381ebf6bac5a5980c0bd">RCC_CIER_LSECSSIE</a></div><div class="ttdeci">#define RCC_CIER_LSECSSIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09199">stm32l432xx.h:9199</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc05308869ad055e1e6f2c32d738aecd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a></div><div class="ttdeci">#define RCC_CR_CSSON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08891">stm32l432xx.h:8891</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1559f0774dd54852c12a02bf7b867b93"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09210">stm32l432xx.h:9210</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga035d773e029fec439d29551774b9304a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09216">stm32l432xx.h:9216</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f50f7bc98c719172190873cc10bf5b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f50f7bc98c719172190873cc10bf5b5">RCC_CIFR_LSECSSF</a></div><div class="ttdeci">#define RCC_CIFR_LSECSSF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09231">stm32l432xx.h:9231</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga815d38932ab8c6f6447e2a880b816660"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga815d38932ab8c6f6447e2a880b816660">RCC_ICSCR_MSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_MSICAL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08908">stm32l432xx.h:8908</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad0e73d5b0a4883e074d40029b49ee47e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a></div><div class="ttdeci">#define RCC_CR_PLLON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08895">stm32l432xx.h:8895</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac98dfeb8365fd0b721394fc6a503b40b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac98dfeb8365fd0b721394fc6a503b40b">RCC_ICSCR_HSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08936">stm32l432xx.h:8936</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga864b9d0786102b060a1853493277a86d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga864b9d0786102b060a1853493277a86d">RCC_PLLSAI1CFGR_PLLSAI1P</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1P</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09146">stm32l432xx.h:9146</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga17eca530b26aacc8a76d82f0844e49db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga17eca530b26aacc8a76d82f0844e49db">RCC_PLLSAI1CFGR_PLLSAI1QEN</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1QEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09150">stm32l432xx.h:9150</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaafca81172ed857ce6b94582fcaada87c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a></div><div class="ttdeci">#define RCC_BDCR_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09720">stm32l432xx.h:9720</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga542dffd7f8dc4da5401b54d822a22af0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a></div><div class="ttdeci">#define RCC_BDCR_LSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09723">stm32l432xx.h:9723</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5d12419149aa1342fc0d0a79ae380c50"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a></div><div class="ttdeci">#define RCC_CIFR_HSERDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09219">stm32l432xx.h:9219</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08875">stm32l432xx.h:8875</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ded016a4d2c8fa1f96dcc4e353d8138"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ded016a4d2c8fa1f96dcc4e353d8138">RCC_CRRCR_HSI48CAL</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09812">stm32l432xx.h:9812</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga55399cf055b6581bc74be6059cab2cf0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga55399cf055b6581bc74be6059cab2cf0">RCC_BDCR_LSCOSEL</a></div><div class="ttdeci">#define RCC_BDCR_LSCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09755">stm32l432xx.h:9755</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5effadce798e53ab37c5aea9300b3b23"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5effadce798e53ab37c5aea9300b3b23">RCC_CICR_CSSC</a></div><div class="ttdeci">#define RCC_CICR_CSSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09260">stm32l432xx.h:9260</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga054a1764497165e83c364efc148f42f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga054a1764497165e83c364efc148f42f0">RCC_CSR_MSISRANGE</a></div><div class="ttdeci">#define RCC_CSR_MSISRANGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09767">stm32l432xx.h:9767</a></div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga0e681b03f364532055d88f63fec0d99d"><div class="ttname"><a href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a></div><div class="ttdeci">#define RCC_BASE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l00989">stm32l432xx.h:989</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga824ec5f6e246d5f6afd128a65638caa9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga824ec5f6e246d5f6afd128a65638caa9">RCC_CCIPR_CLK48SEL</a></div><div class="ttdeci">#define RCC_CCIPR_CLK48SEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09700">stm32l432xx.h:9700</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7882efbe2dc19dceff4e6fdc7330923"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7882efbe2dc19dceff4e6fdc7330923">RCC_PLLCFGR_PLLPDIV</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLPDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09122">stm32l432xx.h:9122</a></div></div>
<div class="ttc" id="astm32l4xx_8h_html"><div class="ttname"><a href="stm32l4xx_8h.html">stm32l4xx.h</a></div><div class="ttdoc">CMSIS STM32L4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga81cc940b56c46a5e448f7c84263b6be5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga81cc940b56c46a5e448f7c84263b6be5">RCC_PLLCFGR_PLLQEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09103">stm32l432xx.h:9103</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadfa9da7446c63cd5b888d03a80171562"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadfa9da7446c63cd5b888d03a80171562">RCC_PLLCFGR_PLLREN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLREN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09113">stm32l432xx.h:9113</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3288090671af5a959aae4d7f7696d55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a></div><div class="ttdeci">#define RCC_CR_HSEBYP</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08888">stm32l432xx.h:8888</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9e761cf5e09906a38e9c7e8e750514c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c">RCC_BDCR_LSEDRV</a></div><div class="ttdeci">#define RCC_BDCR_LSEDRV</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09727">stm32l432xx.h:9727</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b17e828992b1b4984b39e47e5e20f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_MSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09213">stm32l432xx.h:9213</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga734bf919eac6ea39bd9fcc6716088885"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga734bf919eac6ea39bd9fcc6716088885">RCC_CICR_HSI48RDYC</a></div><div class="ttdeci">#define RCC_CICR_HSI48RDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09266">stm32l432xx.h:9266</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c94d3d31335b664ca2b85830b1ecc8d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c94d3d31335b664ca2b85830b1ecc8d">RCC_CIER_HSI48RDYIE</a></div><div class="ttdeci">#define RCC_CIER_HSI48RDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09202">stm32l432xx.h:9202</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx_8h_source.html#l00214">stm32l4xx.h:214</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac34294bfbeda24a1223564ab7e682d2d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac34294bfbeda24a1223564ab7e682d2d">RCC_CIFR_PLLSAI1RDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLLSAI1RDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09225">stm32l432xx.h:9225</a></div></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definition:</b> <a href="cmsis__armcc_8h_source.html#l00063">cmsis_armcc.h:63</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57fbc919674f1d2bb9614c2d1b641813"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57fbc919674f1d2bb9614c2d1b641813">RCC_PLLSAI1CFGR_PLLSAI1N_Pos</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1N_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09130">stm32l432xx.h:9130</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f0aba1e728b2409378cda9d59e6a506"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f0aba1e728b2409378cda9d59e6a506">RCC_CR_HSIASFS</a></div><div class="ttdeci">#define RCC_CR_HSIASFS</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08878">stm32l432xx.h:8878</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1f597c9d40c025a6695824b5da27c13"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a></div><div class="ttdeci">#define RCC_CIFR_LSIRDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09207">stm32l432xx.h:9207</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0c463351fe85650ed1f8e1fc9a1ce79d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0c463351fe85650ed1f8e1fc9a1ce79d">RCC_CICR_HSIRDYC</a></div><div class="ttdeci">#define RCC_CICR_HSIRDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09248">stm32l432xx.h:9248</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac38ef564d136d79b5e22b564db8d2b07"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a></div><div class="ttdeci">#define RCC_CR_MSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08842">stm32l432xx.h:8842</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l01085">stm32l432xx.h:1085</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2fb9fc77252482f9a1e0180d264bb92d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fb9fc77252482f9a1e0180d264bb92d">RCC_PLLSAI1CFGR_PLLSAI1Q</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1Q</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09153">stm32l432xx.h:9153</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc26c5996b14005a70afbeaa29aae716"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a></div><div class="ttdeci">#define RCC_CSR_RMVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09775">stm32l432xx.h:9775</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08885">stm32l432xx.h:8885</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa12d7ac6a7f0f91d066aeb2c6071888"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a></div><div class="ttdeci">#define RCC_CR_PLLRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08898">stm32l432xx.h:8898</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53e576cf6ef12380199803654b9afd52"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53e576cf6ef12380199803654b9afd52">RCC_CRRCR_HSI48CAL_Pos</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48CAL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09810">stm32l432xx.h:9810</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a></div><div class="ttdeci">#define RCC_CIFR_PLLRDYF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09222">stm32l432xx.h:9222</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22a7079ba87dd7acd5ed7fe7b704e85f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_IWDGRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09793">stm32l432xx.h:9793</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a42e8b9ee60126976d9be056e5e66b1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09079">stm32l432xx.h:9079</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga93a9d7d137fc8b7e01af7aabc3d6d42a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93a9d7d137fc8b7e01af7aabc3d6d42a">RCC_CICR_HSERDYC</a></div><div class="ttdeci">#define RCC_CICR_HSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09251">stm32l432xx.h:9251</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga79ea6f2df75f09b17df9582037ed6a53"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a></div><div class="ttdeci">#define RCC_BDCR_RTCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09746">stm32l432xx.h:9746</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa771fef533c2d70c397e1dd29c302014"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa771fef533c2d70c397e1dd29c302014">RCC_CCIPR_SWPMI1SEL</a></div><div class="ttdeci">#define RCC_CCIPR_SWPMI1SEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09712">stm32l432xx.h:9712</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e26d2902d11e638cd0b702332f53ab1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a></div><div class="ttdeci">#define RCC_CSR_PINRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09784">stm32l432xx.h:9784</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga572deae1bb34ec7cd8a2a432c001c666"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga572deae1bb34ec7cd8a2a432c001c666">RCC_AHB2ENR_ADCEN</a></div><div class="ttdeci">#define RCC_AHB2ENR_ADCEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09420">stm32l432xx.h:9420</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx_8h_source.html#l00212">stm32l4xx.h:212</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3d5b93c87a7545904c2bf703c667984"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3d5b93c87a7545904c2bf703c667984">RCC_PLLSAI1CFGR_PLLSAI1PEN</a></div><div class="ttdeci">#define RCC_PLLSAI1CFGR_PLLSAI1PEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09143">stm32l432xx.h:9143</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga675455250b91f125d52f5d347c2c0fbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a></div><div class="ttdeci">#define RCC_CSR_LPWRRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09799">stm32l432xx.h:9799</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09003">stm32l432xx.h:9003</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4bfa4103d5045aaea550ba4c1ed3b414"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4bfa4103d5045aaea550ba4c1ed3b414">RCC_CIER_PLLSAI1RDYIE</a></div><div class="ttdeci">#define RCC_CIER_PLLSAI1RDYIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09196">stm32l432xx.h:9196</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08960">stm32l432xx.h:8960</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae18406d77831ffad4799394913ca472c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae18406d77831ffad4799394913ca472c">RCC_ICSCR_MSICAL</a></div><div class="ttdeci">#define RCC_ICSCR_MSICAL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08910">stm32l432xx.h:8910</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ab791dab5d2c0e53094c7150e96eb33"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ab791dab5d2c0e53094c7150e96eb33">RCC_CICR_LSERDYC</a></div><div class="ttdeci">#define RCC_CICR_LSERDYC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09242">stm32l432xx.h:9242</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga00145f8814cb9a5b180d76499d97aead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a></div><div class="ttdeci">#define RCC_BDCR_LSEON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09717">stm32l432xx.h:9717</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga709edde62af6d51899f6ee5b4d71fd92"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga709edde62af6d51899f6ee5b4d71fd92">RCC_ICSCR_HSICAL_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSICAL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08934">stm32l432xx.h:8934</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab72447408a3717dfabcde1f577d336f3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab72447408a3717dfabcde1f577d336f3">RCC_CRRCR_HSI48RDY</a></div><div class="ttdeci">#define RCC_CRRCR_HSI48RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09807">stm32l432xx.h:9807</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08984">stm32l432xx.h:8984</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6685c7bd94a46c82c7ca69afa1707c39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a></div><div class="ttdeci">#define RCC_CSR_BORRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09787">stm32l432xx.h:9787</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga309cd200707f6f378f1370aa6d777d4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga309cd200707f6f378f1370aa6d777d4e">RCC_BDCR_LSECSSD</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSD</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09736">stm32l432xx.h:9736</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga49933766dd383651a6757d47f76649de"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga49933766dd383651a6757d47f76649de">RCC_CR_MSIRGSEL</a></div><div class="ttdeci">#define RCC_CR_MSIRGSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08848">stm32l432xx.h:8848</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09086">stm32l432xx.h:9086</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacabd7bbde7e78c9c8f5fd46e34771826"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a></div><div class="ttdeci">#define RCC_CSR_WWDGRSTF</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09796">stm32l432xx.h:9796</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f1261416d104fe7cd9f5001ffbf8330"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a></div><div class="ttdeci">#define RCC_ICSCR_HSITRIM_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08947">stm32l432xx.h:8947</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f61335b01758a4336598e7fa97445e6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a></div><div class="ttdeci">#define RCC_ICSCR_MSITRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08923">stm32l432xx.h:8923</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2c2055812655d6acfda9a73dd2e94e10"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a></div><div class="ttdeci">#define RCC_CFGR_MCOPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09043">stm32l432xx.h:9043</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga29b65c3f939aa4de02340b35a065ee29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga29b65c3f939aa4de02340b35a065ee29">RCC_CCIPR_ADCSEL</a></div><div class="ttdeci">#define RCC_CCIPR_ADCSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09706">stm32l432xx.h:9706</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab489bcd8bef87f479cdcc3802240aa0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab489bcd8bef87f479cdcc3802240aa0a">RCC_BDCR_LSCOEN</a></div><div class="ttdeci">#define RCC_BDCR_LSCOEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09752">stm32l432xx.h:9752</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32l4xx_8h_source.html#l00216">stm32l4xx.h:216</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09017">stm32l432xx.h:9017</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06bc2db1b1f4c7ac0cfe6d20cca83dad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06bc2db1b1f4c7ac0cfe6d20cca83dad">RCC_CR_PLLSAI1ON</a></div><div class="ttdeci">#define RCC_CR_PLLSAI1ON</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l08901">stm32l432xx.h:8901</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed680945ce75921ac6e96daef1393250"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed680945ce75921ac6e96daef1393250">RCC_CICR_LSECSSC</a></div><div class="ttdeci">#define RCC_CICR_LSECSSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09263">stm32l432xx.h:9263</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga803cbf97bda1ebaf9afee2a3c9f0851b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></div><div class="ttdeci">#define RCC_CSR_LSION</div><div class="ttdef"><b>Definition:</b> <a href="stm32l432xx_8h_source.html#l09760">stm32l432xx.h:9760</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
