# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/prajwal/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/others/ROM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/others/ROM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package ROMPackage
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ROM
# -- Compiling architecture Struct of ROM
# End time: 00:20:55 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/others/register16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/others/register16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Register16Package
# -- Compiling entity Register16
# -- Compiling architecture Register_behavioral of Register16
# End time: 00:20:55 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/others/reg_bank.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/others/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RegisterBankPackage
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegisterBank
# -- Compiling architecture Struct of RegisterBank
# End time: 00:20:55 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/others/RAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/others/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RAMPackage
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RAM
# -- Compiling architecture Struct of RAM
# End time: 00:20:55 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:55 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/others/Gates.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Gates
# -- Compiling entity INVERTER
# -- Compiling architecture Equations of INVERTER
# -- Compiling entity AND_2
# -- Compiling architecture Equations of AND_2
# -- Compiling entity NAND_2
# -- Compiling architecture Equations of NAND_2
# -- Compiling entity OR_2
# -- Compiling architecture Equations of OR_2
# -- Compiling entity NOR_2
# -- Compiling architecture Equations of NOR_2
# -- Compiling entity XOR_2
# -- Compiling architecture Equations of XOR_2
# -- Compiling entity XNOR_2
# -- Compiling architecture Equations of XNOR_2
# -- Compiling entity HALF_ADDER
# -- Compiling architecture Equations of HALF_ADDER
# -- Compiling entity FULL_ADDER
# -- Compiling architecture Equations of FULL_ADDER
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package Write_BackPackage
# -- Loading package Register16Package
# -- Compiling entity Write_Back
# -- Compiling architecture Struct of Write_Back
# ** Warning: /home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd(36): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 12 is not equal to right length 3).
# ** Warning: /home/prajwal/Public/Acad/Pipeline/Stages/WriteBack.vhd(39): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 12 is not equal to right length 3).
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/Stages/RegRead.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/Stages/RegRead.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package RegisterReadPackage
# -- Loading package Register16Package
# -- Loading package RegisterBankPackage
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RegisterRead
# -- Compiling architecture Struct of RegisterRead
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/Stages/MemAccess.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/Stages/MemAccess.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package MemoryAccessPackage
# -- Loading package RAMPackage
# -- Loading package Register16Package
# -- Compiling entity MemoryAccess
# -- Compiling architecture Struct of MemoryAccess
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/others/Blocks.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package Blocks
# -- Loading package Gates
# -- Compiling entity Adder_16
# -- Compiling architecture Struct of Adder_16
# -- Compiling entity Nand_16
# -- Compiling architecture Struct of Nand_16
# -- Compiling entity XOR_16
# -- Compiling architecture Struct of XOR_16
# -- Compiling entity XOR_3
# -- Compiling architecture Struct_xor3 of XOR_3
# -- Compiling entity Plus1Adder
# -- Compiling architecture Struct of Plus1Adder
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/Stages/Fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package FetchPackage
# -- Loading package ROMPackage
# -- Loading package Blocks
# -- Loading package Register16Package
# -- Compiling entity Fetch
# -- Compiling architecture Struct of Fetch
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/Stages/Decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/Stages/Decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DecoderPackage
# -- Loading package Register16Package
# -- Loading package Blocks
# -- Compiling entity Decoder
# -- Compiling architecture Struct of Decoder
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:56 on Jan 03,2020
# vcom -reportprogress 300 -93 -work work /home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package ControllerPackage
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package Blocks
# -- Compiling entity Controller
# -- Compiling architecture Struct of Controller
# ** Error: /home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd(101): Cannot use null waveform in concurrent signal assignment.
# ** Error: /home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd(101): Cannot assign null waveform to non-guarded signal.
# ** Error: /home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd(138): VHDL Compiler exiting
# End time: 00:20:56 on Jan 03,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /home/prajwal/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./DUT_run_msim_rtl_vhdl.do line 19
# /home/prajwal/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/prajwal/Public/Acad/Pipeline/Stages/Controller.vhd}"
# 
# stdin: <EOF>
