,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_128_32_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/X_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/P<112>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<120>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<119>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<118>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<117>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<116>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<115>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<114>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,/TOP/RRAM_ANALOG/N<113>,,,,,,,,,,,,,,,
THESIS:TB_TOP_128_32_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_128_32_8:1,WRITE_1_7,< -2.31,-2.871,"< (-0.7 * VAR(""VDDW""))",,pass,-3.072,-2.606,< -2.31,-2.941,< -2.31,-2.814,< -2.31,-2.606,< -2.31,-3.072
THESIS:TB_TOP_128_32_8:1,WRITE_1_6,> 2.31,2.53,"> (0.7 * VAR(""VDDW""))",,pass,2.454,2.589,> 2.31,2.56,> 2.31,2.488,> 2.31,2.454,> 2.31,2.589
THESIS:TB_TOP_128_32_8:1,WRITE_1_5,< -2.31,-2.812,"< (-0.7 * VAR(""VDDW""))",,pass,-3.031,-2.503,< -2.31,-2.874,< -2.31,-2.747,< -2.31,-2.503,< -2.31,-3.031
THESIS:TB_TOP_128_32_8:1,WRITE_1_4,> 2.31,2.528,"> (0.7 * VAR(""VDDW""))",,pass,2.451,2.59,> 2.31,2.559,> 2.31,2.485,> 2.31,2.451,> 2.31,2.59
THESIS:TB_TOP_128_32_8:1,WRITE_1_3,< -2.31,-2.815,"< (-0.7 * VAR(""VDDW""))",,pass,-3.032,-2.509,< -2.31,-2.878,< -2.31,-2.75,< -2.31,-2.509,< -2.31,-3.032
THESIS:TB_TOP_128_32_8:1,WRITE_1_2,> 2.31,2.529,"> (0.7 * VAR(""VDDW""))",,pass,2.451,2.59,> 2.31,2.559,> 2.31,2.487,> 2.31,2.451,> 2.31,2.59
THESIS:TB_TOP_128_32_8:1,WRITE_1_1,< -2.31,-2.822,"< (-0.7 * VAR(""VDDW""))",,pass,-3.038,-2.53,< -2.31,-2.885,< -2.31,-2.76,< -2.31,-2.53,< -2.31,-3.038
THESIS:TB_TOP_128_32_8:1,WRITE_1_0,> 2.31,2.566,"> (0.7 * VAR(""VDDW""))",,pass,2.518,2.613,> 2.31,2.592,> 2.31,2.535,> 2.31,2.518,> 2.31,2.613
THESIS:TB_TOP_128_32_8:1,WRITE_2_7,> 2.31,2.583,"> (0.7 * VAR(""VDDW""))",,pass,2.511,2.613,> 2.31,2.601,> 2.31,2.55,> 2.31,2.511,> 2.31,2.613
THESIS:TB_TOP_128_32_8:1,WRITE_2_6,< -2.31,-2.886,"< (-0.7 * VAR(""VDDW""))",,pass,-3.074,-2.444,< -2.31,-2.903,< -2.31,-2.807,< -2.31,-2.444,< -2.31,-3.074
THESIS:TB_TOP_128_32_8:1,WRITE_2_5,> 2.31,2.555,"> (0.7 * VAR(""VDDW""))",,pass,2.429,2.6,> 2.31,2.576,> 2.31,2.503,> 2.31,2.429,> 2.31,2.6
THESIS:TB_TOP_128_32_8:1,WRITE_2_4,< -2.31,-2.881,"< (-0.7 * VAR(""VDDW""))",,pass,-3.077,-2.428,< -2.31,-2.901,< -2.31,-2.798,< -2.31,-2.428,< -2.31,-3.077
THESIS:TB_TOP_128_32_8:1,WRITE_2_3,> 2.31,2.556,"> (0.7 * VAR(""VDDW""))",,pass,2.435,2.602,> 2.31,2.577,> 2.31,2.504,> 2.31,2.435,> 2.31,2.602
THESIS:TB_TOP_128_32_8:1,WRITE_2_2,< -2.31,-2.887,"< (-0.7 * VAR(""VDDW""))",,pass,-3.08,-2.434,< -2.31,-2.908,< -2.31,-2.803,< -2.31,-2.434,< -2.31,-3.08
THESIS:TB_TOP_128_32_8:1,WRITE_2_1,> 2.31,2.562,"> (0.7 * VAR(""VDDW""))",,pass,2.455,2.604,> 2.31,2.583,> 2.31,2.512,> 2.31,2.455,> 2.31,2.604
THESIS:TB_TOP_128_32_8:1,WRITE_2_0,< -2.31,-2.947,"< (-0.7 * VAR(""VDDW""))",,pass,-3.114,-2.585,< -2.31,-2.994,< -2.31,-2.873,< -2.31,-2.585,< -2.31,-3.114
THESIS:TB_TOP_128_32_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_1,,-8.29e-6,< 0.3,,fail,-10.96e-6,1.799,,1.799,,-10.96e-6,,-3.353e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_3,,-9.238e-6,< 0.3,,fail,-15.57e-6,1.799,,1.799,,-989.9e-9,,-15.57e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_5,,2.013e-6,< 0.3,,pass,-20e-6,27.46e-6,,27.46e-6,,-5.399e-6,,-20e-6,,1.059e-6
THESIS:TB_TOP_128_32_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1_7,,1.206e-6,< 0.3,,pass,-4.504e-6,7.627e-6,,-3.24e-6,,7.627e-6,,-4.504e-6,,6.788e-6
THESIS:TB_TOP_128_32_8:1,READ_2_0,,-41.15e-6,< 0.3,,pass,-41.15e-6,44.96e-6,,-14.27e-6,,34.32e-6,,-16.9e-6,,44.96e-6
THESIS:TB_TOP_128_32_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_2,,67.47e-6,< 0.3,,fail,-31.39e-6,1.799,,-30.84e-6,,-31.39e-6,,9.782e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_4,,57.7e-6,< 0.3,,fail,-11.85e-6,1.799,,-4.715e-6,,49.85e-6,,-11.85e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_6,,-8.578e-6,< 0.3,,fail,-8.77e-6,1.799,,1.799,,-8.77e-6,,-1.995e-6,,1.799
THESIS:TB_TOP_128_32_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_128_32_8:1,READ_1,,5,,,,5,15,,15,,5,,5,,15

