{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664002593504 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664002593504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 14:56:33 2022 " "Processing started: Sat Sep 24 14:56:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664002593504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002593504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NumbLock -c NumbLock " "Command: quartus_map --read_settings_files=on --write_settings_files=off NumbLock -c NumbLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002593504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664002593636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664002593636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/seg_decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664002597686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002597686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/debounce.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664002597686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002597686 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 scan.v(73) " "Verilog HDL Expression warning at scan.v(73): truncated literal to match 7 bits" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664002597687 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 scan.v(114) " "Verilog HDL Expression warning at scan.v(114): truncated literal to match 7 bits" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1664002597687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664002597687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002597687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file numblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NumbLock " "Found entity 1: NumbLock" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664002597688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002597688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/plus7449.v 1 1 " "Found 1 design units, including 1 entities, in source file src/plus7449.v" { { "Info" "ISGN_ENTITY_NAME" "1 plus7449 " "Found entity 1: plus7449" {  } { { "src/plus7449.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/plus7449.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664002597689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002597689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NumbLock " "Elaborating entity \"NumbLock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664002597705 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ax_debounce inst " "Block or symbol \"ax_debounce\" of instance \"inst\" overlaps another block or symbol" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 56 640 840 168 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664002597708 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "seg_decoder inst9 " "Block or symbol \"seg_decoder\" of instance \"inst9\" overlaps another block or symbol" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 408 648 856 488 "inst9" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664002597708 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "ax_debounce inst13 " "Block or symbol \"ax_debounce\" of instance \"inst13\" overlaps another block or symbol" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 264 640 840 376 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664002597708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_scan:inst3 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_scan:inst3\"" {  } { { "NumbLock.bdf" "inst3" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 64 1744 1968 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:inst11 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:inst11\"" {  } { { "NumbLock.bdf" "inst11" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 560 648 856 640 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst19 " "Elaborating entity \"74157\" for hierarchy \"74157:inst19\"" {  } { { "NumbLock.bdf" "inst19" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 824 872 992 1016 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst19 " "Elaborated megafunction instantiation \"74157:inst19\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 824 872 992 1016 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst15 " "Elaborating entity \"7485\" for hierarchy \"7485:inst15\"" {  } { { "NumbLock.bdf" "inst15" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 328 2056 2176 536 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst15 " "Elaborated megafunction instantiation \"7485:inst15\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 328 2056 2176 536 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst15\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst15\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst15\|f7485:sub 7485:inst15 " "Elaborated megafunction instantiation \"7485:inst15\|f7485:sub\", which is child of megafunction instantiation \"7485:inst15\"" {  } { { "7485.tdf" "" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 328 2056 2176 536 "inst15" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst4 " "Elaborating entity \"74161\" for hierarchy \"74161:inst4\"" {  } { { "NumbLock.bdf" "inst4" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 64 1240 1360 248 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst4 " "Elaborated megafunction instantiation \"74161:inst4\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 64 1240 1360 248 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst4\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst4\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst4\|f74161:sub 74161:inst4 " "Elaborated megafunction instantiation \"74161:inst4\|f74161:sub\", which is child of megafunction instantiation \"74161:inst4\"" {  } { { "74161.tdf" "" { Text "a:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 64 1240 1360 248 "inst4" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:inst " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:inst\"" {  } { { "NumbLock.bdf" "inst" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 56 640 840 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst16 " "Elaborating entity \"7485\" for hierarchy \"7485:inst16\"" {  } { { "NumbLock.bdf" "inst16" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 392 1840 1960 600 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst16 " "Elaborated megafunction instantiation \"7485:inst16\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 392 1840 1960 600 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst17 " "Elaborating entity \"7485\" for hierarchy \"7485:inst17\"" {  } { { "NumbLock.bdf" "inst17" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 456 1624 1744 664 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst17 " "Elaborated megafunction instantiation \"7485:inst17\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 456 1624 1744 664 "inst17" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus7449 plus7449:inst7 " "Elaborating entity \"plus7449\" for hierarchy \"plus7449:inst7\"" {  } { { "NumbLock.bdf" "inst7" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1488 744 984 1568 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7449 7449:inst29 " "Elaborating entity \"7449\" for hierarchy \"7449:inst29\"" {  } { { "NumbLock.bdf" "inst29" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1344 744 864 1488 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7449:inst29 " "Elaborated megafunction instantiation \"7449:inst29\"" {  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 1344 744 864 1488 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002597750 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "12 " "Ignored 12 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "9 " "Ignored 9 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1664002597845 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "3 " "Ignored 3 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1664002597845 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1664002597845 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/scan.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/scan.v" 77 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1664002598052 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1664002598052 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664002598137 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664002598462 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664002598462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "381 " "Implemented 381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664002598487 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664002598487 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664002598487 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664002598487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664002598494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 14:56:38 2022 " "Processing ended: Sat Sep 24 14:56:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664002598494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664002598494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664002598494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664002598494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1664002599329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664002599329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 14:56:39 2022 " "Processing started: Sat Sep 24 14:56:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664002599329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1664002599329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NumbLock -c NumbLock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NumbLock -c NumbLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1664002599329 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1664002599363 ""}
{ "Info" "0" "" "Project  = NumbLock" {  } {  } 0 0 "Project  = NumbLock" 0 0 "Fitter" 0 0 1664002599363 ""}
{ "Info" "0" "" "Revision = NumbLock" {  } {  } 0 0 "Revision = NumbLock" 0 0 "Fitter" 0 0 1664002599363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1664002599398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1664002599398 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NumbLock EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"NumbLock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1664002599402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664002599434 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1664002599434 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1664002599490 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1664002599493 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664002599528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664002599528 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1664002599528 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1664002599528 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664002599529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664002599529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664002599529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664002599529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1664002599529 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1664002599529 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1664002599530 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NumbLock.sdc " "Synopsys Design Constraints File file not found: 'NumbLock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1664002599779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1664002599780 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1664002599782 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1664002599782 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1664002599782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664002599800 ""}  } { { "NumbLock.bdf" "" { Schematic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/NumbLock.bdf" { { 112 168 336 128 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664002599800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ax_debounce:inst12\|button_negedge  " "Automatically promoted node ax_debounce:inst12\|button_negedge " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664002599800 ""}  } { { "src/debounce.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/debounce.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664002599800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ax_debounce:inst13\|button_negedge  " "Automatically promoted node ax_debounce:inst13\|button_negedge " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664002599800 ""}  } { { "src/debounce.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/debounce.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664002599800 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ax_debounce:inst\|button_negedge  " "Automatically promoted node ax_debounce:inst\|button_negedge " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1664002599800 ""}  } { { "src/debounce.v" "" { Text "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/src/debounce.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1664002599800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1664002599911 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664002599912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1664002599912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664002599912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1664002599913 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1664002599913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1664002599913 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1664002599913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1664002599927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1664002599927 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1664002599927 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "equal " "Node \"equal\" is assigned to location or region, but does not exist in design" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "equal" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1664002599937 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "great " "Node \"great\" is assigned to location or region, but does not exist in design" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "great" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1664002599937 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "low " "Node \"low\" is assigned to location or region, but does not exist in design" {  } { { "a:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "low" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1664002599937 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1664002599937 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664002599937 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1664002599939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1664002600166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664002600215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1664002600222 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1664002600705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664002600705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1664002600840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1664002601085 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1664002601085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1664002601347 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1664002601347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664002601349 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1664002601418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664002601424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664002601513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1664002601513 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1664002601610 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1664002601834 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1664002601979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/output_files/NumbLock.fit.smsg " "Generated suppressed messages file C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/output_files/NumbLock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1664002602005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6113 " "Peak virtual memory: 6113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664002602181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 14:56:42 2022 " "Processing ended: Sat Sep 24 14:56:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664002602181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664002602181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664002602181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1664002602181 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1664002602974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664002602974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 14:56:42 2022 " "Processing started: Sat Sep 24 14:56:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664002602974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1664002602974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NumbLock -c NumbLock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NumbLock -c NumbLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1664002602974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1664002603101 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1664002603231 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1664002603240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664002603313 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 14:56:43 2022 " "Processing ended: Sat Sep 24 14:56:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664002603313 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664002603313 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664002603313 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1664002603313 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1664002603877 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1664002604155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664002604155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 14:56:44 2022 " "Processing started: Sat Sep 24 14:56:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664002604155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1664002604155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NumbLock -c NumbLock " "Command: quartus_sta NumbLock -c NumbLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1664002604155 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1664002604195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1664002604248 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1664002604248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604285 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NumbLock.sdc " "Synopsys Design Constraints File file not found: 'NumbLock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1664002604384 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604384 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664002604385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ax_debounce:inst12\|button_negedge ax_debounce:inst12\|button_negedge " "create_clock -period 1.000 -name ax_debounce:inst12\|button_negedge ax_debounce:inst12\|button_negedge" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664002604385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ax_debounce:inst13\|button_negedge ax_debounce:inst13\|button_negedge " "create_clock -period 1.000 -name ax_debounce:inst13\|button_negedge ax_debounce:inst13\|button_negedge" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664002604385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ax_debounce:inst\|button_negedge ax_debounce:inst\|button_negedge " "create_clock -period 1.000 -name ax_debounce:inst\|button_negedge ax_debounce:inst\|button_negedge" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1664002604385 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664002604385 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1664002604386 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664002604387 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1664002604387 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1664002604392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664002604406 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664002604406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.233 " "Worst-case setup slack is -4.233" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.233            -449.481 clk  " "   -4.233            -449.481 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -1.013 ax_debounce:inst\|button_negedge  " "   -0.512              -1.013 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -0.872 ax_debounce:inst13\|button_negedge  " "   -0.421              -0.872 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.405              -0.904 ax_debounce:inst12\|button_negedge  " "   -0.405              -0.904 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ax_debounce:inst12\|button_negedge  " "    0.454               0.000 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ax_debounce:inst13\|button_negedge  " "    0.454               0.000 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ax_debounce:inst\|button_negedge  " "    0.454               0.000 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664002604412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664002604413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -240.920 clk  " "   -3.000            -240.920 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 ax_debounce:inst12\|button_negedge  " "   -1.487              -5.948 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 ax_debounce:inst13\|button_negedge  " "   -1.487              -5.948 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 ax_debounce:inst\|button_negedge  " "   -1.487              -5.948 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604414 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664002604440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1664002604452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1664002604571 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664002604605 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664002604610 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664002604610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.756 " "Worst-case setup slack is -3.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.756            -400.210 clk  " "   -3.756            -400.210 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -0.652 ax_debounce:inst\|button_negedge  " "   -0.395              -0.652 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.279              -0.517 ax_debounce:inst13\|button_negedge  " "   -0.279              -0.517 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -0.519 ax_debounce:inst12\|button_negedge  " "   -0.264              -0.519 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ax_debounce:inst12\|button_negedge  " "    0.403               0.000 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ax_debounce:inst13\|button_negedge  " "    0.403               0.000 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 ax_debounce:inst\|button_negedge  " "    0.403               0.000 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604615 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664002604617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664002604619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -240.920 clk  " "   -3.000            -240.920 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 ax_debounce:inst12\|button_negedge  " "   -1.487              -5.948 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 ax_debounce:inst13\|button_negedge  " "   -1.487              -5.948 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -5.948 ax_debounce:inst\|button_negedge  " "   -1.487              -5.948 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604620 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1664002604650 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1664002604715 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1664002604716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1664002604716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.367 " "Worst-case setup slack is -1.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367            -105.626 clk  " "   -1.367            -105.626 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 ax_debounce:inst\|button_negedge  " "    0.327               0.000 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 ax_debounce:inst13\|button_negedge  " "    0.369               0.000 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 ax_debounce:inst12\|button_negedge  " "    0.379               0.000 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 ax_debounce:inst12\|button_negedge  " "    0.186               0.000 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ax_debounce:inst13\|button_negedge  " "    0.187               0.000 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 ax_debounce:inst\|button_negedge  " "    0.187               0.000 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664002604723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1664002604725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -173.775 clk  " "   -3.000            -173.775 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 ax_debounce:inst12\|button_negedge  " "   -1.000              -4.000 ax_debounce:inst12\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 ax_debounce:inst13\|button_negedge  " "   -1.000              -4.000 ax_debounce:inst13\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 ax_debounce:inst\|button_negedge  " "   -1.000              -4.000 ax_debounce:inst\|button_negedge " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1664002604727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1664002604727 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664002604952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1664002604952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664002604975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 14:56:44 2022 " "Processing ended: Sat Sep 24 14:56:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664002604975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664002604975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664002604975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1664002604975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1664002605738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664002605738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 24 14:56:45 2022 " "Processing started: Sat Sep 24 14:56:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664002605738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664002605738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NumbLock -c NumbLock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NumbLock -c NumbLock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1664002605738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1664002605904 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NumbLock.vo C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/simulation/qsim/ simulation " "Generated file NumbLock.vo in folder \"C:/Users/yccd/Desktop/AX301/MyDemo/NumbLock/simulation/qsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1664002605946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664002605957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 24 14:56:45 2022 " "Processing ended: Sat Sep 24 14:56:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664002605957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664002605957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664002605957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664002605957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1664002609942 ""}
