{"Kee Sup Kim": [0.9998562783002853, ["How to determine the necessity for emerging solutions", ["Nic Mokhoff", "Yervant Zorian", "Kamalesh N. Ruparel", "Hao Nham", "Francesco Pessolano", "Kee Sup Kim"], "https://doi.org/10.1145/1065579.1065581", 2, "dac", 2005]], "Yongseok Choi": [0.5, ["DC-DC converter-aware power management for battery-operated embedded systems", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6, "dac", 2005]], "E. Yeo": [0.5, ["A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3)", ["Pascal Urard", "L. Paumier", "P. Georgelin", "T. Michel", "V. Lebars", "E. Yeo", "B. Gupta"], "https://doi.org/10.1145/1065579.1065721", 2, "dac", 2005]], "Jungeun Kim": [0.9999466240406036, ["Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design", ["Jungeun Kim", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065611", 6, "dac", 2005]], "Dohyung Kim": [0.9988478124141693, ["Trace-driven HW/SW cosimulation using virtual synchronization technique", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4, "dac", 2005]], "Ho Young Kim": [0.9673327058553696, ["Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse", ["Ho Young Kim", "Tag Gon Kim"], "https://doi.org/10.1145/1065579.1065668", 4, "dac", 2005]], "Yongseok Cheon": [0.5, ["Power-aware placement", ["Yongseok Cheon", "Pei-Hsin Ho", "Andrew B. Kahng", "Sherief Reda", "Qinke Wang"], "https://doi.org/10.1145/1065579.1065791", 6, "dac", 2005]], "Dongkook Park": [0.9939965903759003, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005]], "Soo-Kwan Eo": [0.9888117909431458, ["ESL: building the bridge between systems to silicon", ["Francine Bacchini", "David Maliniak", "Terry Doherty", "Peter McShane", "Suhas A. Pai", "Sriram Sundararajan", "Soo-Kwan Eo", "Pascal Urard"], "https://doi.org/10.1145/1065579.1065602", 2, "dac", 2005]], "Jung Hoon Lee": [0.9955564737319946, ["Analysis of full-wave conductor system impedance over substrate using novel integration techniques", ["Xin Hu", "Jung Hoon Lee", "Jacob White", "Luca Daniel"], "https://doi.org/10.1145/1065579.1065620", 6, "dac", 2005]], "Taewhan Kim": [1, ["Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design", ["Jungeun Kim", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065611", 6, "dac", 2005], ["DC-DC converter-aware power management for battery-operated embedded systems", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6, "dac", 2005]], "HoonSang Jin": [0.9982872307300568, ["Prime clauses for fast enumeration of satisfying assignments to boolean circuits", ["HoonSang Jin", "Fabio Somenzi"], "https://doi.org/10.1145/1065579.1065775", 4, "dac", 2005]], "Won-Joon Choi": [0.9963349848985672, ["MIMO technology for advanced wireless local area networks", ["Jeffrey M. Gilbert", "Won-Joon Choi", "Qinfang Sun"], "https://doi.org/10.1145/1065579.1065689", 3, "dac", 2005]], "Naehyuck Chang": [0.999998927116394, ["DC-DC converter-aware power management for battery-operated embedded systems", ["Yongseok Choi", "Naehyuck Chang", "Taewhan Kim"], "https://doi.org/10.1145/1065579.1065814", 6, "dac", 2005]], "Young H. Cho": [0.7970728278160095, ["A pattern matching coprocessor for network security", ["Young H. Cho", "William H. Mangione-Smith"], "https://doi.org/10.1145/1065579.1065641", 6, "dac", 2005]], "Youngmin Kim": [0.9552860110998154, ["Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions", ["Puneet Gupta", "Andrew B. Kahng", "Youngmin Kim", "Dennis Sylvester"], "https://doi.org/10.1145/1065579.1065677", 4, "dac", 2005]], "Soonhoi Ha": [1, ["Trace-driven HW/SW cosimulation using virtual synchronization technique", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4, "dac", 2005]], "Youngmin Yi": [0.9552860110998154, ["Trace-driven HW/SW cosimulation using virtual synchronization technique", ["Dohyung Kim", "Youngmin Yi", "Soonhoi Ha"], "https://doi.org/10.1145/1065579.1065669", 4, "dac", 2005]], "Dong-U Lee": [0.8811586946249008, ["MiniBit: bit-width optimization via affine arithmetic", ["Dong-U Lee", "Altaf Abdul Gaffar", "Oskar Mencer", "Wayne Luk"], "https://doi.org/10.1145/1065579.1065799", 4, "dac", 2005]], "Jongman Kim": [0.9176241308450699, ["A low latency router supporting adaptivity for on-chip interconnects", ["Jongman Kim", "Dongkook Park", "Theo Theocharides", "Narayanan Vijaykrishnan", "Chita R. Das"], "https://doi.org/10.1145/1065579.1065726", 6, "dac", 2005]], "Taeweon Suh": [1, ["Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs", ["Taeweon Suh", "Daehyun Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1065579.1065725", 6, "dac", 2005]], "Daehyun Kim": [0.9972383975982666, ["Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs", ["Taeweon Suh", "Daehyun Kim", "Hsien-Hsin S. Lee"], "https://doi.org/10.1145/1065579.1065725", 6, "dac", 2005]]}