<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Single_Cycle_CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX8T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SCPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SCPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SCPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SCPU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SCPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="and32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="control.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="control.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="control.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="nor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="or32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="or_bit_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="overflow_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="single_pc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="slt32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="srl32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_CPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_CPU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="xor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1493623488" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1493623488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623643" xil_pn:in_ck="-2522176075326373906" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1493623643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Ext_imm16.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="SCPU.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="jump_addr.v"/>
      <outfile xil_pn:name="next_pc.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="overflow_32.v"/>
      <outfile xil_pn:name="regs.v"/>
      <outfile xil_pn:name="single_pc.v"/>
      <outfile xil_pn:name="slt32.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="test_CPU.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1493623488" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1737034311074710946" xil_pn:start_ts="1493623488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623488" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7382510724907754606" xil_pn:start_ts="1493623488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623488" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6892780588198476898" xil_pn:start_ts="1493623488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493623643" xil_pn:in_ck="-2522176075326373906" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1493623643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Ext_imm16.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="SCPU.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="jump_addr.v"/>
      <outfile xil_pn:name="next_pc.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="overflow_32.v"/>
      <outfile xil_pn:name="regs.v"/>
      <outfile xil_pn:name="single_pc.v"/>
      <outfile xil_pn:name="slt32.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="test_CPU.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1493623646" xil_pn:in_ck="-2522176075326373906" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4654145083629730026" xil_pn:start_ts="1493623643">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_CPU_beh.prj"/>
      <outfile xil_pn:name="test_CPU_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1493623646" xil_pn:in_ck="-7625054940705111175" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8763674030827064967" xil_pn:start_ts="1493623646">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_CPU_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1493619038" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7725328917153588966" xil_pn:start_ts="1493619038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493619038" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6892780588198476898" xil_pn:start_ts="1493619038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493619038" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1493619038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493619038" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1594255014073478670" xil_pn:start_ts="1493619038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493619038" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1493619038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493619038" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1259825142384683944" xil_pn:start_ts="1493619038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1493619060" xil_pn:in_ck="-181172230525974546" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="8164426630365900774" xil_pn:start_ts="1493619038">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCPU.lso"/>
      <outfile xil_pn:name="SCPU.ngc"/>
      <outfile xil_pn:name="SCPU.ngr"/>
      <outfile xil_pn:name="SCPU.prj"/>
      <outfile xil_pn:name="SCPU.stx"/>
      <outfile xil_pn:name="SCPU.syr"/>
      <outfile xil_pn:name="SCPU.xst"/>
      <outfile xil_pn:name="SCPU_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
