// Seed: 1410395639
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd26,
    parameter id_4 = 32'd22,
    parameter id_7 = 32'd65
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  inout tri id_8;
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  output supply1 id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_8,
      id_6,
      id_2,
      id_8
  );
  input wire _id_1;
  assign id_8 = -1;
  wire id_9;
  logic [id_4 : 1 'h0] id_10;
  ;
  assign id_2 = id_5 ? -1 ? 1 : id_8 : -1'h0;
  wire [id_7 : id_1] id_11;
  logic [1  ==  -1 : -1 'b0] id_12, id_13 = 1 - 1;
  wire id_14, id_15, id_16, id_17;
  logic [-1  ==  id_1 : -1] id_18;
  ;
  assign id_17 = ~id_6;
  assign id_2  = id_14;
endmodule
