{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 18:16:47 2010 " "Info: Processing started: Fri Feb 26 18:16:47 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ps2 -c ps2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ps2 -c ps2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_50MHz " "Info: Assuming node \"clock_50MHz\" is an undefined clock" {  } { { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "keyboard:u1\|ready_set " "Info: Detected ripple clock \"keyboard:u1\|ready_set\" as buffer" {  } { { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:u1\|ready_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:u1\|scan_ready " "Info: Detected ripple clock \"keyboard:u1\|scan_ready\" as buffer" {  } { { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:u1\|scan_ready" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboard:u1\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboard:u1\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard:u1\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_50MHz register keyboard:u1\|scan_ready register oneshot:pulser\|delay 223.36 MHz 4.477 ns Internal " "Info: Clock \"clock_50MHz\" has Internal fmax of 223.36 MHz between source register \"keyboard:u1\|scan_ready\" and destination register \"oneshot:pulser\|delay\" (period= 4.477 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.555 ns + Longest register register " "Info: + Longest register to register delay is 0.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:u1\|scan_ready 1 REG LCFF_X34_Y19_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y19_N27; Fanout = 4; REG Node = 'keyboard:u1\|scan_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:u1|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.150 ns) 0.471 ns oneshot:pulser\|delay~0 2 COMB LCCOMB_X34_Y19_N8 1 " "Info: 2: + IC(0.321 ns) + CELL(0.150 ns) = 0.471 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'oneshot:pulser\|delay~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { keyboard:u1|scan_ready oneshot:pulser|delay~0 } "NODE_NAME" } } { "oneshot.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/oneshot.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.555 ns oneshot:pulser\|delay 3 REG LCFF_X34_Y19_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.555 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 2; REG Node = 'oneshot:pulser\|delay'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { oneshot:pulser|delay~0 oneshot:pulser|delay } "NODE_NAME" } } { "oneshot.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/oneshot.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 42.16 % ) " "Info: Total cell delay = 0.234 ns ( 42.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.321 ns ( 57.84 % ) " "Info: Total interconnect delay = 0.321 ns ( 57.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { keyboard:u1|scan_ready oneshot:pulser|delay~0 oneshot:pulser|delay } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.555 ns" { keyboard:u1|scan_ready {} oneshot:pulser|delay~0 {} oneshot:pulser|delay {} } { 0.000ns 0.321ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.708 ns - Smallest " "Info: - Smallest clock skew is -3.708 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50MHz destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_50MHz\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50MHz } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50MHz~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clock_50MHz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50MHz clock_50MHz~clkctrl } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns oneshot:pulser\|delay 3 REG LCFF_X34_Y19_N9 2 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X34_Y19_N9; Fanout = 2; REG Node = 'oneshot:pulser\|delay'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_50MHz~clkctrl oneshot:pulser|delay } "NODE_NAME" } } { "oneshot.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/oneshot.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock_50MHz clock_50MHz~clkctrl oneshot:pulser|delay } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock_50MHz {} clock_50MHz~combout {} clock_50MHz~clkctrl {} oneshot:pulser|delay {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50MHz source 6.377 ns - Longest register " "Info: - Longest clock path from clock \"clock_50MHz\" to source register is 6.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50MHz } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.787 ns) 3.320 ns keyboard:u1\|keyboard_clk_filtered 2 REG LCFF_X28_Y16_N19 5 " "Info: 2: + IC(1.534 ns) + CELL(0.787 ns) = 3.320 ns; Loc. = LCFF_X28_Y16_N19; Fanout = 5; REG Node = 'keyboard:u1\|keyboard_clk_filtered'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.787 ns) 5.368 ns keyboard:u1\|ready_set 3 REG LCFF_X34_Y20_N17 2 " "Info: 3: + IC(1.261 ns) + CELL(0.787 ns) = 5.368 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 2; REG Node = 'keyboard:u1\|ready_set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.537 ns) 6.377 ns keyboard:u1\|scan_ready 4 REG LCFF_X34_Y19_N27 4 " "Info: 4: + IC(0.472 ns) + CELL(0.537 ns) = 6.377 ns; Loc. = LCFF_X34_Y19_N27; Fanout = 4; REG Node = 'keyboard:u1\|scan_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { keyboard:u1|ready_set keyboard:u1|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 48.77 % ) " "Info: Total cell delay = 3.110 ns ( 48.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.267 ns ( 51.23 % ) " "Info: Total interconnect delay = 3.267 ns ( 51.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock_50MHz clock_50MHz~clkctrl oneshot:pulser|delay } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock_50MHz {} clock_50MHz~combout {} clock_50MHz~clkctrl {} oneshot:pulser|delay {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "oneshot.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/oneshot.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.555 ns" { keyboard:u1|scan_ready oneshot:pulser|delay~0 oneshot:pulser|delay } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.555 ns" { keyboard:u1|scan_ready {} oneshot:pulser|delay~0 {} oneshot:pulser|delay {} } { 0.000ns 0.321ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { clock_50MHz clock_50MHz~clkctrl oneshot:pulser|delay } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { clock_50MHz {} clock_50MHz~combout {} clock_50MHz~clkctrl {} oneshot:pulser|delay {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.377 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.377 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_50MHz 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clock_50MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "keyboard:u1\|scan_code\[0\] history0\[0\] clock_50MHz 2.154 ns " "Info: Found hold time violation between source  pin or register \"keyboard:u1\|scan_code\[0\]\" and destination pin or register \"history0\[0\]\" for clock \"clock_50MHz\" (Hold time is 2.154 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.821 ns + Largest " "Info: + Largest clock skew is 2.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50MHz destination 9.767 ns + Longest register " "Info: + Longest clock path from clock \"clock_50MHz\" to destination register is 9.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50MHz } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.787 ns) 3.320 ns keyboard:u1\|keyboard_clk_filtered 2 REG LCFF_X28_Y16_N19 5 " "Info: 2: + IC(1.534 ns) + CELL(0.787 ns) = 3.320 ns; Loc. = LCFF_X28_Y16_N19; Fanout = 5; REG Node = 'keyboard:u1\|keyboard_clk_filtered'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.787 ns) 5.368 ns keyboard:u1\|ready_set 3 REG LCFF_X34_Y20_N17 2 " "Info: 3: + IC(1.261 ns) + CELL(0.787 ns) = 5.368 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 2; REG Node = 'keyboard:u1\|ready_set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 6.627 ns keyboard:u1\|scan_ready 4 REG LCFF_X34_Y19_N27 4 " "Info: 4: + IC(0.472 ns) + CELL(0.787 ns) = 6.627 ns; Loc. = LCFF_X34_Y19_N27; Fanout = 4; REG Node = 'keyboard:u1\|scan_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { keyboard:u1|ready_set keyboard:u1|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 8.196 ns keyboard:u1\|scan_ready~clkctrl 5 COMB CLKCTRL_G5 32 " "Info: 5: + IC(1.569 ns) + CELL(0.000 ns) = 8.196 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'keyboard:u1\|scan_ready~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:u1|scan_ready keyboard:u1|scan_ready~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 9.767 ns history0\[0\] 6 REG LCFF_X12_Y14_N1 2 " "Info: 6: + IC(1.034 ns) + CELL(0.537 ns) = 9.767 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 2; REG Node = 'history0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { keyboard:u1|scan_ready~clkctrl history0[0] } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 39.90 % ) " "Info: Total cell delay = 3.897 ns ( 39.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.870 ns ( 60.10 % ) " "Info: Total interconnect delay = 5.870 ns ( 60.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.767 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready keyboard:u1|scan_ready~clkctrl history0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.767 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} keyboard:u1|scan_ready~clkctrl {} history0[0] {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns 1.569ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50MHz source 6.946 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50MHz\" to source register is 6.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50MHz } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.787 ns) 3.320 ns keyboard:u1\|keyboard_clk_filtered 2 REG LCFF_X28_Y16_N19 5 " "Info: 2: + IC(1.534 ns) + CELL(0.787 ns) = 3.320 ns; Loc. = LCFF_X28_Y16_N19; Fanout = 5; REG Node = 'keyboard:u1\|keyboard_clk_filtered'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.000 ns) 5.377 ns keyboard:u1\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G14 22 " "Info: 3: + IC(2.057 ns) + CELL(0.000 ns) = 5.377 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'keyboard:u1\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { keyboard:u1|keyboard_clk_filtered keyboard:u1|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 6.946 ns keyboard:u1\|scan_code\[0\] 4 REG LCFF_X12_Y14_N9 2 " "Info: 4: + IC(1.032 ns) + CELL(0.537 ns) = 6.946 ns; Loc. = LCFF_X12_Y14_N9; Fanout = 2; REG Node = 'keyboard:u1\|scan_code\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:u1|keyboard_clk_filtered~clkctrl keyboard:u1|scan_code[0] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.44 % ) " "Info: Total cell delay = 2.323 ns ( 33.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.623 ns ( 66.56 % ) " "Info: Total interconnect delay = 4.623 ns ( 66.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|keyboard_clk_filtered~clkctrl keyboard:u1|scan_code[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|keyboard_clk_filtered~clkctrl {} keyboard:u1|scan_code[0] {} } { 0.000ns 0.000ns 1.534ns 2.057ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.767 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready keyboard:u1|scan_ready~clkctrl history0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.767 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} keyboard:u1|scan_ready~clkctrl {} history0[0] {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns 1.569ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|keyboard_clk_filtered~clkctrl keyboard:u1|scan_code[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|keyboard_clk_filtered~clkctrl {} keyboard:u1|scan_code[0] {} } { 0.000ns 0.000ns 1.534ns 2.057ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 76 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.683 ns - Shortest register register " "Info: - Shortest register to register delay is 0.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboard:u1\|scan_code\[0\] 1 REG LCFF_X12_Y14_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y14_N9; Fanout = 2; REG Node = 'keyboard:u1\|scan_code\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard:u1|scan_code[0] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.366 ns) 0.683 ns history0\[0\] 2 REG LCFF_X12_Y14_N1 2 " "Info: 2: + IC(0.317 ns) + CELL(0.366 ns) = 0.683 ns; Loc. = LCFF_X12_Y14_N1; Fanout = 2; REG Node = 'history0\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { keyboard:u1|scan_code[0] history0[0] } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 53.59 % ) " "Info: Total cell delay = 0.366 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.317 ns ( 46.41 % ) " "Info: Total interconnect delay = 0.317 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { keyboard:u1|scan_code[0] history0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { keyboard:u1|scan_code[0] {} history0[0] {} } { 0.000ns 0.317ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.767 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready keyboard:u1|scan_ready~clkctrl history0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.767 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} keyboard:u1|scan_ready~clkctrl {} history0[0] {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns 1.569ns 1.034ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|keyboard_clk_filtered~clkctrl keyboard:u1|scan_code[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.946 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|keyboard_clk_filtered~clkctrl {} keyboard:u1|scan_code[0] {} } { 0.000ns 0.000ns 1.534ns 2.057ns 1.032ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { keyboard:u1|scan_code[0] history0[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { keyboard:u1|scan_code[0] {} history0[0] {} } { 0.000ns 0.317ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyboard:u1\|filter\[7\] keyboard_clk clock_50MHz 4.545 ns register " "Info: tsu for register \"keyboard:u1\|filter\[7\]\" (data pin = \"keyboard_clk\", clock pin = \"clock_50MHz\") is 4.545 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.274 ns + Longest pin register " "Info: + Longest pin to register delay is 7.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.872 ns) 0.872 ns keyboard_clk 1 PIN PIN_D26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.872 ns) = 0.872 ns; Loc. = PIN_D26; Fanout = 1; PIN Node = 'keyboard_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_clk } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.169 ns) + CELL(0.149 ns) 7.190 ns keyboard:u1\|filter\[7\]~feeder 2 COMB LCCOMB_X28_Y16_N22 1 " "Info: 2: + IC(6.169 ns) + CELL(0.149 ns) = 7.190 ns; Loc. = LCCOMB_X28_Y16_N22; Fanout = 1; COMB Node = 'keyboard:u1\|filter\[7\]~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.318 ns" { keyboard_clk keyboard:u1|filter[7]~feeder } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.274 ns keyboard:u1\|filter\[7\] 3 REG LCFF_X28_Y16_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.274 ns; Loc. = LCFF_X28_Y16_N23; Fanout = 2; REG Node = 'keyboard:u1\|filter\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:u1|filter[7]~feeder keyboard:u1|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.105 ns ( 15.19 % ) " "Info: Total cell delay = 1.105 ns ( 15.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.169 ns ( 84.81 % ) " "Info: Total interconnect delay = 6.169 ns ( 84.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { keyboard_clk keyboard:u1|filter[7]~feeder keyboard:u1|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.274 ns" { keyboard_clk {} keyboard_clk~combout {} keyboard:u1|filter[7]~feeder {} keyboard:u1|filter[7] {} } { 0.000ns 0.000ns 6.169ns 0.000ns } { 0.000ns 0.872ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50MHz destination 2.693 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_50MHz\" to destination register is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50MHz } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clock_50MHz~clkctrl 2 COMB CLKCTRL_G2 11 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 11; COMB Node = 'clock_50MHz~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clock_50MHz clock_50MHz~clkctrl } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.537 ns) 2.693 ns keyboard:u1\|filter\[7\] 3 REG LCFF_X28_Y16_N23 2 " "Info: 3: + IC(1.039 ns) + CELL(0.537 ns) = 2.693 ns; Loc. = LCFF_X28_Y16_N23; Fanout = 2; REG Node = 'keyboard:u1\|filter\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { clock_50MHz~clkctrl keyboard:u1|filter[7] } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.04 % ) " "Info: Total cell delay = 1.536 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.157 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clock_50MHz clock_50MHz~clkctrl keyboard:u1|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clock_50MHz {} clock_50MHz~combout {} clock_50MHz~clkctrl {} keyboard:u1|filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.274 ns" { keyboard_clk keyboard:u1|filter[7]~feeder keyboard:u1|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.274 ns" { keyboard_clk {} keyboard_clk~combout {} keyboard:u1|filter[7]~feeder {} keyboard:u1|filter[7] {} } { 0.000ns 0.000ns 6.169ns 0.000ns } { 0.000ns 0.872ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { clock_50MHz clock_50MHz~clkctrl keyboard:u1|filter[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { clock_50MHz {} clock_50MHz~combout {} clock_50MHz~clkctrl {} keyboard:u1|filter[7] {} } { 0.000ns 0.000ns 0.118ns 1.039ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_50MHz hist2\[6\] history2\[6\] 17.506 ns register " "Info: tco from clock \"clock_50MHz\" to destination pin \"hist2\[6\]\" through register \"history2\[6\]\" is 17.506 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50MHz source 9.736 ns + Longest register " "Info: + Longest clock path from clock \"clock_50MHz\" to source register is 9.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50MHz } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.787 ns) 3.320 ns keyboard:u1\|keyboard_clk_filtered 2 REG LCFF_X28_Y16_N19 5 " "Info: 2: + IC(1.534 ns) + CELL(0.787 ns) = 3.320 ns; Loc. = LCFF_X28_Y16_N19; Fanout = 5; REG Node = 'keyboard:u1\|keyboard_clk_filtered'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.261 ns) + CELL(0.787 ns) 5.368 ns keyboard:u1\|ready_set 3 REG LCFF_X34_Y20_N17 2 " "Info: 3: + IC(1.261 ns) + CELL(0.787 ns) = 5.368 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 2; REG Node = 'keyboard:u1\|ready_set'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.048 ns" { keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 6.627 ns keyboard:u1\|scan_ready 4 REG LCFF_X34_Y19_N27 4 " "Info: 4: + IC(0.472 ns) + CELL(0.787 ns) = 6.627 ns; Loc. = LCFF_X34_Y19_N27; Fanout = 4; REG Node = 'keyboard:u1\|scan_ready'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { keyboard:u1|ready_set keyboard:u1|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.000 ns) 8.196 ns keyboard:u1\|scan_ready~clkctrl 5 COMB CLKCTRL_G5 32 " "Info: 5: + IC(1.569 ns) + CELL(0.000 ns) = 8.196 ns; Loc. = CLKCTRL_G5; Fanout = 32; COMB Node = 'keyboard:u1\|scan_ready~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { keyboard:u1|scan_ready keyboard:u1|scan_ready~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 9.736 ns history2\[6\] 6 REG LCFF_X2_Y23_N13 2 " "Info: 6: + IC(1.003 ns) + CELL(0.537 ns) = 9.736 ns; Loc. = LCFF_X2_Y23_N13; Fanout = 2; REG Node = 'history2\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { keyboard:u1|scan_ready~clkctrl history2[6] } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.897 ns ( 40.03 % ) " "Info: Total cell delay = 3.897 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.839 ns ( 59.97 % ) " "Info: Total interconnect delay = 5.839 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.736 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready keyboard:u1|scan_ready~clkctrl history2[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.736 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} keyboard:u1|scan_ready~clkctrl {} history2[6] {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns 1.569ns 1.003ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.520 ns + Longest register pin " "Info: + Longest register to pin delay is 7.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns history2\[6\] 1 REG LCFF_X2_Y23_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y23_N13; Fanout = 2; REG Node = 'history2\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { history2[6] } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.888 ns) + CELL(2.632 ns) 7.520 ns hist2\[6\] 2 PIN PIN_L23 0 " "Info: 2: + IC(4.888 ns) + CELL(2.632 ns) = 7.520 ns; Loc. = PIN_L23; Fanout = 0; PIN Node = 'hist2\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { history2[6] hist2[6] } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 35.00 % ) " "Info: Total cell delay = 2.632 ns ( 35.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 65.00 % ) " "Info: Total interconnect delay = 4.888 ns ( 65.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { history2[6] hist2[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { history2[6] {} hist2[6] {} } { 0.000ns 4.888ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.736 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|ready_set keyboard:u1|scan_ready keyboard:u1|scan_ready~clkctrl history2[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.736 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|ready_set {} keyboard:u1|scan_ready {} keyboard:u1|scan_ready~clkctrl {} history2[6] {} } { 0.000ns 0.000ns 1.534ns 1.261ns 0.472ns 1.569ns 1.003ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.520 ns" { history2[6] hist2[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.520 ns" { history2[6] {} hist2[6] {} } { 0.000ns 4.888ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "keyboard:u1\|READ_CHAR reset clock_50MHz 0.275 ns register " "Info: th for register \"keyboard:u1\|READ_CHAR\" (data pin = \"reset\", clock pin = \"clock_50MHz\") is 0.275 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_50MHz destination 6.913 ns + Longest register " "Info: + Longest clock path from clock \"clock_50MHz\" to destination register is 6.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clock_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50MHz'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50MHz } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.787 ns) 3.320 ns keyboard:u1\|keyboard_clk_filtered 2 REG LCFF_X28_Y16_N19 5 " "Info: 2: + IC(1.534 ns) + CELL(0.787 ns) = 3.320 ns; Loc. = LCFF_X28_Y16_N19; Fanout = 5; REG Node = 'keyboard:u1\|keyboard_clk_filtered'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.321 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.000 ns) 5.377 ns keyboard:u1\|keyboard_clk_filtered~clkctrl 3 COMB CLKCTRL_G14 22 " "Info: 3: + IC(2.057 ns) + CELL(0.000 ns) = 5.377 ns; Loc. = CLKCTRL_G14; Fanout = 22; COMB Node = 'keyboard:u1\|keyboard_clk_filtered~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.057 ns" { keyboard:u1|keyboard_clk_filtered keyboard:u1|keyboard_clk_filtered~clkctrl } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 6.913 ns keyboard:u1\|READ_CHAR 4 REG LCFF_X33_Y20_N17 6 " "Info: 4: + IC(0.999 ns) + CELL(0.537 ns) = 6.913 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 6; REG Node = 'keyboard:u1\|READ_CHAR'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { keyboard:u1|keyboard_clk_filtered~clkctrl keyboard:u1|READ_CHAR } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.60 % ) " "Info: Total cell delay = 2.323 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.590 ns ( 66.40 % ) " "Info: Total interconnect delay = 4.590 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|keyboard_clk_filtered~clkctrl keyboard:u1|READ_CHAR } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|keyboard_clk_filtered~clkctrl {} keyboard:u1|READ_CHAR {} } { 0.000ns 0.000ns 1.534ns 2.057ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.904 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns reset 1 PIN PIN_N23 10 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 10; PIN Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "ps2.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/ps2.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.540 ns) + CELL(0.438 ns) 6.820 ns keyboard:u1\|READ_CHAR~0 2 COMB LCCOMB_X33_Y20_N16 1 " "Info: 2: + IC(5.540 ns) + CELL(0.438 ns) = 6.820 ns; Loc. = LCCOMB_X33_Y20_N16; Fanout = 1; COMB Node = 'keyboard:u1\|READ_CHAR~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.978 ns" { reset keyboard:u1|READ_CHAR~0 } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.904 ns keyboard:u1\|READ_CHAR 3 REG LCFF_X33_Y20_N17 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.904 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 6; REG Node = 'keyboard:u1\|READ_CHAR'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { keyboard:u1|READ_CHAR~0 keyboard:u1|READ_CHAR } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Documents and Settings/ble973/Desktop/EECS355finalproject/zzzzz/ps2/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.364 ns ( 19.76 % ) " "Info: Total cell delay = 1.364 ns ( 19.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.540 ns ( 80.24 % ) " "Info: Total interconnect delay = 5.540 ns ( 80.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { reset keyboard:u1|READ_CHAR~0 keyboard:u1|READ_CHAR } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { reset {} reset~combout {} keyboard:u1|READ_CHAR~0 {} keyboard:u1|READ_CHAR {} } { 0.000ns 0.000ns 5.540ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.913 ns" { clock_50MHz keyboard:u1|keyboard_clk_filtered keyboard:u1|keyboard_clk_filtered~clkctrl keyboard:u1|READ_CHAR } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.913 ns" { clock_50MHz {} clock_50MHz~combout {} keyboard:u1|keyboard_clk_filtered {} keyboard:u1|keyboard_clk_filtered~clkctrl {} keyboard:u1|READ_CHAR {} } { 0.000ns 0.000ns 1.534ns 2.057ns 0.999ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { reset keyboard:u1|READ_CHAR~0 keyboard:u1|READ_CHAR } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { reset {} reset~combout {} keyboard:u1|READ_CHAR~0 {} keyboard:u1|READ_CHAR {} } { 0.000ns 0.000ns 5.540ns 0.000ns } { 0.000ns 0.842ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 18:16:48 2010 " "Info: Processing ended: Fri Feb 26 18:16:48 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
