<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2759" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2759{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_2759{left:625px;bottom:1141px;letter-spacing:-0.14px;}
#t3_2759{left:791px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4_2759{left:837px;bottom:68px;letter-spacing:0.1px;}
#t5_2759{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2759{left:70px;bottom:949px;letter-spacing:0.13px;}
#t7_2759{left:70px;bottom:924px;letter-spacing:-0.22px;word-spacing:-0.46px;}
#t8_2759{left:70px;bottom:907px;letter-spacing:-0.21px;word-spacing:-0.57px;}
#t9_2759{left:70px;bottom:891px;letter-spacing:-0.22px;word-spacing:-0.72px;}
#ta_2759{left:70px;bottom:874px;letter-spacing:-0.21px;word-spacing:-0.48px;}
#tb_2759{left:70px;bottom:849px;letter-spacing:-0.22px;word-spacing:-0.46px;}
#tc_2759{left:70px;bottom:833px;letter-spacing:-0.2px;word-spacing:-0.44px;}
#td_2759{left:197px;bottom:839px;}
#te_2759{left:212px;bottom:833px;letter-spacing:-0.22px;word-spacing:-0.47px;}
#tf_2759{left:70px;bottom:816px;letter-spacing:-0.25px;word-spacing:-0.33px;}
#tg_2759{left:70px;bottom:791px;letter-spacing:-0.19px;word-spacing:-1.26px;}
#th_2759{left:276px;bottom:798px;}
#ti_2759{left:290px;bottom:791px;letter-spacing:-0.25px;word-spacing:-1.23px;}
#tj_2759{left:70px;bottom:774px;letter-spacing:-0.21px;word-spacing:-0.45px;}
#tk_2759{left:70px;bottom:758px;letter-spacing:-0.21px;word-spacing:-0.46px;}
#tl_2759{left:70px;bottom:741px;letter-spacing:-0.32px;}
#tm_2759{left:70px;bottom:716px;letter-spacing:-0.2px;word-spacing:-0.53px;}
#tn_2759{left:70px;bottom:700px;letter-spacing:-0.21px;word-spacing:-0.48px;}
#to_2759{left:70px;bottom:683px;letter-spacing:-0.21px;word-spacing:-0.46px;}
#tp_2759{left:70px;bottom:666px;letter-spacing:-0.21px;word-spacing:-0.46px;}
#tq_2759{left:75px;bottom:1050px;letter-spacing:-0.14px;}
#tr_2759{left:185px;bottom:1050px;letter-spacing:-0.12px;}
#ts_2759{left:329px;bottom:1050px;letter-spacing:-0.12px;}
#tt_2759{left:75px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_2759{left:75px;bottom:1005px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_2759{left:185px;bottom:1027px;letter-spacing:-0.12px;}
#tw_2759{left:329px;bottom:1027px;letter-spacing:-0.11px;}
#tx_2759{left:329px;bottom:1005px;letter-spacing:-0.11px;}
#ty_2759{left:265px;bottom:623px;letter-spacing:0.11px;word-spacing:0.02px;}
#tz_2759{left:341px;bottom:623px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t10_2759{left:79px;bottom:591px;letter-spacing:-0.12px;}
#t11_2759{left:284px;bottom:591px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t12_2759{left:413px;bottom:591px;letter-spacing:-0.13px;}
#t13_2759{left:79px;bottom:562px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_2759{left:283px;bottom:562px;}
#t15_2759{left:413px;bottom:562px;letter-spacing:-0.11px;}
#t16_2759{left:79px;bottom:533px;letter-spacing:-0.13px;}
#t17_2759{left:284px;bottom:533px;}
#t18_2759{left:413px;bottom:533px;letter-spacing:-0.14px;}
#t19_2759{left:79px;bottom:504px;letter-spacing:-0.14px;}
#t1a_2759{left:284px;bottom:504px;}
#t1b_2759{left:414px;bottom:504px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_2759{left:79px;bottom:475px;letter-spacing:-0.14px;}
#t1d_2759{left:284px;bottom:475px;}
#t1e_2759{left:413px;bottom:475px;letter-spacing:-0.12px;}
#t1f_2759{left:79px;bottom:446px;letter-spacing:-0.15px;}
#t1g_2759{left:284px;bottom:446px;}
#t1h_2759{left:413px;bottom:446px;letter-spacing:-0.12px;}
#t1i_2759{left:79px;bottom:417px;letter-spacing:-0.13px;}
#t1j_2759{left:284px;bottom:417px;}
#t1k_2759{left:413px;bottom:417px;letter-spacing:-0.11px;}
#t1l_2759{left:79px;bottom:388px;letter-spacing:-0.17px;}
#t1m_2759{left:283px;bottom:388px;}
#t1n_2759{left:413px;bottom:388px;letter-spacing:-0.12px;}
#t1o_2759{left:79px;bottom:359px;letter-spacing:-0.15px;}
#t1p_2759{left:284px;bottom:359px;}
#t1q_2759{left:413px;bottom:359px;letter-spacing:-0.12px;}
#t1r_2759{left:79px;bottom:330px;letter-spacing:-0.15px;}
#t1s_2759{left:284px;bottom:330px;}
#t1t_2759{left:413px;bottom:330px;letter-spacing:-0.12px;}
#t1u_2759{left:79px;bottom:301px;letter-spacing:-0.13px;}
#t1v_2759{left:284px;bottom:301px;letter-spacing:-0.11px;}
#t1w_2759{left:413px;bottom:301px;letter-spacing:-0.14px;}
#t1x_2759{left:79px;bottom:272px;letter-spacing:-0.12px;}
#t1y_2759{left:284px;bottom:272px;letter-spacing:-0.12px;}
#t1z_2759{left:413px;bottom:272px;letter-spacing:-0.12px;word-spacing:0.01px;}

.s1_2759{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2759{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2759{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2759{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2759{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2759{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_2759{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_2759{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2759" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2759Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2759" style="-webkit-user-select: none;"><object width="935" height="1210" data="2759/2759.svg" type="image/svg+xml" id="pdf2759" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2759" class="t s1_2759">GETSEC[CAPABILITIES]—Report the SMX Capabilities </span>
<span id="t2_2759" class="t s2_2759">SAFER MODE EXTENSIONS REFERENCE </span>
<span id="t3_2759" class="t s1_2759">Vol. 2D </span><span id="t4_2759" class="t s1_2759">7-7 </span>
<span id="t5_2759" class="t s3_2759">GETSEC[CAPABILITIES]—Report the SMX Capabilities </span>
<span id="t6_2759" class="t s4_2759">Description </span>
<span id="t7_2759" class="t s5_2759">The GETSEC[CAPABILITIES] function returns a bit vector of supported GETSEC leaf functions. The CAPABILITIES </span>
<span id="t8_2759" class="t s5_2759">leaf of GETSEC is selected with EAX set to 0 at entry. EBX is used as the selector for returning the bit vector field in </span>
<span id="t9_2759" class="t s5_2759">EAX. GETSEC[CAPABILITIES] may be executed at all privilege levels, but the CR4.SMXE bit must be set or an unde- </span>
<span id="ta_2759" class="t s5_2759">fined opcode exception (#UD) is returned. </span>
<span id="tb_2759" class="t s5_2759">With EBX = 0 upon execution of GETSEC[CAPABILITIES], EAX returns the a bit vector representing status on the </span>
<span id="tc_2759" class="t s5_2759">presence of a Intel </span>
<span id="td_2759" class="t s6_2759">® </span>
<span id="te_2759" class="t s5_2759">TXT-capable chipset and the first 30 available GETSEC leaf functions. The format of the </span>
<span id="tf_2759" class="t s5_2759">returned bit vector is provided in Table 7-3. </span>
<span id="tg_2759" class="t s5_2759">If bit 0 is set to 1, then an Intel </span>
<span id="th_2759" class="t s6_2759">® </span>
<span id="ti_2759" class="t s5_2759">TXT-capable chipset has been sampled present by the processor. If bits in the range </span>
<span id="tj_2759" class="t s5_2759">of 1-30 are set, then the corresponding GETSEC leaf function is available. If the bit value at a given bit index is 0, </span>
<span id="tk_2759" class="t s5_2759">then the GETSEC leaf function corresponding to that index is unsupported and attempted execution results in a </span>
<span id="tl_2759" class="t s5_2759">#UD. </span>
<span id="tm_2759" class="t s5_2759">Bit 31 of EAX indicates if further leaf indexes are supported. If the Extended Leafs bit 31 is set, then additional leaf </span>
<span id="tn_2759" class="t s5_2759">functions are accessed by repeating GETSEC[CAPABILITIES] with EBX incremented by one. When the most signifi- </span>
<span id="to_2759" class="t s5_2759">cant bit of EAX is not set, then additional GETSEC leaf functions are not supported; indexing EBX to a higher value </span>
<span id="tp_2759" class="t s5_2759">results in EAX returning zero. </span>
<span id="tq_2759" class="t s7_2759">Opcode </span><span id="tr_2759" class="t s7_2759">Instruction </span><span id="ts_2759" class="t s7_2759">Description </span>
<span id="tt_2759" class="t s8_2759">NP 0F 37 </span>
<span id="tu_2759" class="t s8_2759">(EAX = 0) </span>
<span id="tv_2759" class="t s8_2759">GETSEC[CAPABILITIES] </span><span id="tw_2759" class="t s8_2759">Report the SMX capabilities. </span>
<span id="tx_2759" class="t s8_2759">The capabilities index is input in EBX with the result returned in EAX. </span>
<span id="ty_2759" class="t s4_2759">Table 7-3. </span><span id="tz_2759" class="t s4_2759">GETSEC Capability Result Encoding (EBX = 0) </span>
<span id="t10_2759" class="t s7_2759">Field </span><span id="t11_2759" class="t s7_2759">Bit position </span><span id="t12_2759" class="t s7_2759">Description </span>
<span id="t13_2759" class="t s8_2759">Chipset Present </span><span id="t14_2759" class="t s8_2759">0 </span><span id="t15_2759" class="t s8_2759">Intel® TXT-capable chipset is present. </span>
<span id="t16_2759" class="t s8_2759">Undefined </span><span id="t17_2759" class="t s8_2759">1 </span><span id="t18_2759" class="t s8_2759">Reserved </span>
<span id="t19_2759" class="t s8_2759">ENTERACCS </span><span id="t1a_2759" class="t s8_2759">2 </span><span id="t1b_2759" class="t s8_2759">GETSEC[ENTERACCS] is available. </span>
<span id="t1c_2759" class="t s8_2759">EXITAC </span><span id="t1d_2759" class="t s8_2759">3 </span><span id="t1e_2759" class="t s8_2759">GETSEC[EXITAC] is available. </span>
<span id="t1f_2759" class="t s8_2759">SENTER </span><span id="t1g_2759" class="t s8_2759">4 </span><span id="t1h_2759" class="t s8_2759">GETSEC[SENTER] is available. </span>
<span id="t1i_2759" class="t s8_2759">SEXIT </span><span id="t1j_2759" class="t s8_2759">5 </span><span id="t1k_2759" class="t s8_2759">GETSEC[SEXIT] is available. </span>
<span id="t1l_2759" class="t s8_2759">PARAMETERS </span><span id="t1m_2759" class="t s8_2759">6 </span><span id="t1n_2759" class="t s8_2759">GETSEC[PARAMETERS] is available. </span>
<span id="t1o_2759" class="t s8_2759">SMCTRL </span><span id="t1p_2759" class="t s8_2759">7 </span><span id="t1q_2759" class="t s8_2759">GETSEC[SMCTRL] is available. </span>
<span id="t1r_2759" class="t s8_2759">WAKEUP </span><span id="t1s_2759" class="t s8_2759">8 </span><span id="t1t_2759" class="t s8_2759">GETSEC[WAKEUP] is available. </span>
<span id="t1u_2759" class="t s8_2759">Undefined </span><span id="t1v_2759" class="t s8_2759">30:9 </span><span id="t1w_2759" class="t s8_2759">Reserved </span>
<span id="t1x_2759" class="t s8_2759">Extended Leafs </span><span id="t1y_2759" class="t s8_2759">31 </span><span id="t1z_2759" class="t s8_2759">Reserved for extended information reporting of GETSEC capabilities. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
