/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Sat Jul 16 03:09:59 2016
 *                 Full Compile MD5 Checksum  c67432c6c20f2afbcffe6eac2d8ee82b
 *                     (minus title and desc)
 *                 MD5 Checksum               4f55c4aac1500ad6cc55490046d0d006
 *
 * lock_release:   r15414
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1066
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_MSPI_H__
#define BCHP_MSPI_H__

/***************************************************************************
 *MSPI - Master SPI
 ***************************************************************************/
#define BCHP_MSPI_SPCR0_LSB                      0x00416000 /* [RW] SPCR0_LSB REGISTER */
#define BCHP_MSPI_SPCR0_MSB                      0x00416004 /* [RW] SPCR0_MSB Register */
#define BCHP_MSPI_SPCR1_LSB                      0x00416008 /* [RW] SPCR1_LSB REGISTER */
#define BCHP_MSPI_SPCR1_MSB                      0x0041600c /* [RW] SPCR1_MSB REGISTER */
#define BCHP_MSPI_NEWQP                          0x00416010 /* [RW] NEWQP REGISTER */
#define BCHP_MSPI_ENDQP                          0x00416014 /* [RW] ENDQP REGISTER */
#define BCHP_MSPI_SPCR2                          0x00416018 /* [RW] SPCR2 REGISTER */
#define BCHP_MSPI_MSPI_STATUS                    0x00416020 /* [RW] MSPI STATUS REGISTER */
#define BCHP_MSPI_CPTQP                          0x00416024 /* [RO] CPTQP REGISTER */
#define BCHP_MSPI_SPCR3                          0x00416028 /* [RW] SPCR3 REGISTER */
#define BCHP_MSPI_REVISION                       0x0041602c /* [RO] REVISION ID REGISTER */
#define BCHP_MSPI_TXRAM00                        0x00416040 /* [RW] Most significant byte of TXRAM[0] (queue pointer = 0) */
#define BCHP_MSPI_TXRAM01                        0x00416044 /* [RW] Least significant byte of TXRAM[0] (queue pointer = 0) */
#define BCHP_MSPI_TXRAM02                        0x00416048 /* [RW] Most significant byte of TXRAM[1] (queue pointer = 1) */
#define BCHP_MSPI_TXRAM03                        0x0041604c /* [RW] Least significant byte of TXRAM[1] (queue pointer = 1) */
#define BCHP_MSPI_TXRAM04                        0x00416050 /* [RW] Most significant byte of TXRAM[2] (queue pointer = 2) */
#define BCHP_MSPI_TXRAM05                        0x00416054 /* [RW] Least significant byte of TXRAM[2] (queue pointer = 2) */
#define BCHP_MSPI_TXRAM06                        0x00416058 /* [RW] Most significant byte of TXRAM[3] (queue pointer = 3) */
#define BCHP_MSPI_TXRAM07                        0x0041605c /* [RW] Least significant byte of TXRAM[3] (queue pointer = 3) */
#define BCHP_MSPI_TXRAM08                        0x00416060 /* [RW] Most significant byte of TXRAM[4] (queue pointer = 4) */
#define BCHP_MSPI_TXRAM09                        0x00416064 /* [RW] Least significant byte of TXRAM[4] (queue pointer = 4) */
#define BCHP_MSPI_TXRAM10                        0x00416068 /* [RW] Most significant byte of TXRAM[5] (queue pointer = 5) */
#define BCHP_MSPI_TXRAM11                        0x0041606c /* [RW] Least significant byte of TXRAM[5] (queue pointer = 5) */
#define BCHP_MSPI_TXRAM12                        0x00416070 /* [RW] Most significant byte of TXRAM[6] (queue pointer = 6) */
#define BCHP_MSPI_TXRAM13                        0x00416074 /* [RW] Least significant byte of TXRAM[6] (queue pointer = 6) */
#define BCHP_MSPI_TXRAM14                        0x00416078 /* [RW] Most significant byte of TXRAM[7] (queue pointer = 7) */
#define BCHP_MSPI_TXRAM15                        0x0041607c /* [RW] Least significant byte of TXRAM[7] (queue pointer = 7) */
#define BCHP_MSPI_TXRAM16                        0x00416080 /* [RW] Most significant byte of TXRAM[8] (queue pointer = 8) */
#define BCHP_MSPI_TXRAM17                        0x00416084 /* [RW] Least significant byte of TXRAM[8] (queue pointer = 8) */
#define BCHP_MSPI_TXRAM18                        0x00416088 /* [RW] Most significant byte of TXRAM[9] (queue pointer = 9) */
#define BCHP_MSPI_TXRAM19                        0x0041608c /* [RW] Least significant byte of TXRAM[9] (queue pointer = 9) */
#define BCHP_MSPI_TXRAM20                        0x00416090 /* [RW] Most significant byte of TXRAM[10] (queue pointer = 10) */
#define BCHP_MSPI_TXRAM21                        0x00416094 /* [RW] Least significant byte of TXRAM[10] (queue pointer = 10) */
#define BCHP_MSPI_TXRAM22                        0x00416098 /* [RW] Most significant byte of TXRAM[11] (queue pointer = 11) */
#define BCHP_MSPI_TXRAM23                        0x0041609c /* [RW] Least significant byte of TXRAM[11] (queue pointer = 11) */
#define BCHP_MSPI_TXRAM24                        0x004160a0 /* [RW] Most significant byte of TXRAM[12] (queue pointer = 12) */
#define BCHP_MSPI_TXRAM25                        0x004160a4 /* [RW] Least significant byte of TXRAM[12] (queue pointer = 12) */
#define BCHP_MSPI_TXRAM26                        0x004160a8 /* [RW] Most significant byte of TXRAM[13] (queue pointer = 13) */
#define BCHP_MSPI_TXRAM27                        0x004160ac /* [RW] Least significant byte of TXRAM[13] (queue pointer = 13) */
#define BCHP_MSPI_TXRAM28                        0x004160b0 /* [RW] Most significant byte of TXRAM[14] (queue pointer = 14) */
#define BCHP_MSPI_TXRAM29                        0x004160b4 /* [RW] Least significant byte of TXRAM[14] (queue pointer = 14) */
#define BCHP_MSPI_TXRAM30                        0x004160b8 /* [RW] Most significant byte of TXRAM[15] (queue pointer = 15) */
#define BCHP_MSPI_TXRAM31                        0x004160bc /* [RW] Least significant byte of TXRAM[15] (queue pointer = 15) */
#define BCHP_MSPI_RXRAM00                        0x004160c0 /* [RW] Most significant byte of RXRAM[0] (queue pointer = 0) */
#define BCHP_MSPI_RXRAM01                        0x004160c4 /* [RW] Least significant byte of RXRAM[0] (queue pointer = 0) */
#define BCHP_MSPI_RXRAM02                        0x004160c8 /* [RW] Most significant byte of RXRAM[1] (queue pointer = 1) */
#define BCHP_MSPI_RXRAM03                        0x004160cc /* [RW] Least significant byte of RXRAM[1] (queue pointer = 1) */
#define BCHP_MSPI_RXRAM04                        0x004160d0 /* [RW] Most significant byte of RXRAM[2] (queue pointer = 2) */
#define BCHP_MSPI_RXRAM05                        0x004160d4 /* [RW] Least significant byte of RXRAM[2] (queue pointer = 2) */
#define BCHP_MSPI_RXRAM06                        0x004160d8 /* [RW] Most significant byte of RXRAM[3] (queue pointer = 3) */
#define BCHP_MSPI_RXRAM07                        0x004160dc /* [RW] Least significant byte of RXRAM[3] (queue pointer = 3) */
#define BCHP_MSPI_RXRAM08                        0x004160e0 /* [RW] Most significant byte of RXRAM[4] (queue pointer = 4) */
#define BCHP_MSPI_RXRAM09                        0x004160e4 /* [RW] Least significant byte of RXRAM[4] (queue pointer = 4) */
#define BCHP_MSPI_RXRAM10                        0x004160e8 /* [RW] Most significant byte of RXRAM[5] (queue pointer = 5) */
#define BCHP_MSPI_RXRAM11                        0x004160ec /* [RW] Least significant byte of RXRAM[5] (queue pointer = 5) */
#define BCHP_MSPI_RXRAM12                        0x004160f0 /* [RW] Most significant byte of RXRAM[6] (queue pointer = 6) */
#define BCHP_MSPI_RXRAM13                        0x004160f4 /* [RW] Least significant byte of RXRAM[6] (queue pointer = 6) */
#define BCHP_MSPI_RXRAM14                        0x004160f8 /* [RW] Most significant byte of RXRAM[7] (queue pointer = 7) */
#define BCHP_MSPI_RXRAM15                        0x004160fc /* [RW] Least significant byte of RXRAM[7] (queue pointer = 7) */
#define BCHP_MSPI_RXRAM16                        0x00416100 /* [RW] Most significant byte of RXRAM[8] (queue pointer = 8) */
#define BCHP_MSPI_RXRAM17                        0x00416104 /* [RW] Least significant byte of RXRAM[8] (queue pointer = 8) */
#define BCHP_MSPI_RXRAM18                        0x00416108 /* [RW] Most significant byte of RXRAM[9] (queue pointer = 9) */
#define BCHP_MSPI_RXRAM19                        0x0041610c /* [RW] Least significant byte of RXRAM[9] (queue pointer = 9) */
#define BCHP_MSPI_RXRAM20                        0x00416110 /* [RW] Most significant byte of RXRAM[10] (queue pointer = 10) */
#define BCHP_MSPI_RXRAM21                        0x00416114 /* [RW] Least significant byte of RXRAM[10] (queue pointer = 10) */
#define BCHP_MSPI_RXRAM22                        0x00416118 /* [RW] Most significant byte of RXRAM[11] (queue pointer = 11) */
#define BCHP_MSPI_RXRAM23                        0x0041611c /* [RW] Least significant byte of RXRAM[11] (queue pointer = 11) */
#define BCHP_MSPI_RXRAM24                        0x00416120 /* [RW] Most significant byte of RXRAM[12] (queue pointer = 12) */
#define BCHP_MSPI_RXRAM25                        0x00416124 /* [RW] Least significant byte of RXRAM[12] (queue pointer = 12) */
#define BCHP_MSPI_RXRAM26                        0x00416128 /* [RW] Most significant byte of RXRAM[13] (queue pointer = 13) */
#define BCHP_MSPI_RXRAM27                        0x0041612c /* [RW] Least significant byte of RXRAM[13] (queue pointer = 13) */
#define BCHP_MSPI_RXRAM28                        0x00416130 /* [RW] Most significant byte of RXRAM[14] (queue pointer = 14) */
#define BCHP_MSPI_RXRAM29                        0x00416134 /* [RW] Least significant byte of RXRAM[14] (queue pointer = 14) */
#define BCHP_MSPI_RXRAM30                        0x00416138 /* [RW] Most significant byte of RXRAM[15] (queue pointer = 15) */
#define BCHP_MSPI_RXRAM31                        0x0041613c /* [RW] Least significant byte of RXRAM[15] (queue pointer = 15) */
#define BCHP_MSPI_CDRAM00                        0x00416140 /* [RW] 8-bit command (queue pointer = 0) */
#define BCHP_MSPI_CDRAM01                        0x00416144 /* [RW] 8-bit command (queue pointer = 1) */
#define BCHP_MSPI_CDRAM02                        0x00416148 /* [RW] 8-bit command (queue pointer = 2) */
#define BCHP_MSPI_CDRAM03                        0x0041614c /* [RW] 8-bit command (queue pointer = 3) */
#define BCHP_MSPI_CDRAM04                        0x00416150 /* [RW] 8-bit command (queue pointer = 4) */
#define BCHP_MSPI_CDRAM05                        0x00416154 /* [RW] 8-bit command (queue pointer = 5) */
#define BCHP_MSPI_CDRAM06                        0x00416158 /* [RW] 8-bit command (queue pointer = 6) */
#define BCHP_MSPI_CDRAM07                        0x0041615c /* [RW] 8-bit command (queue pointer = 7) */
#define BCHP_MSPI_CDRAM08                        0x00416160 /* [RW] 8-bit command (queue pointer = 8) */
#define BCHP_MSPI_CDRAM09                        0x00416164 /* [RW] 8-bit command (queue pointer = 9) */
#define BCHP_MSPI_CDRAM10                        0x00416168 /* [RW] 8-bit command (queue pointer = a) */
#define BCHP_MSPI_CDRAM11                        0x0041616c /* [RW] 8-bit command (queue pointer = b) */
#define BCHP_MSPI_CDRAM12                        0x00416170 /* [RW] 8-bit command (queue pointer = c) */
#define BCHP_MSPI_CDRAM13                        0x00416174 /* [RW] 8-bit command (queue pointer = d) */
#define BCHP_MSPI_CDRAM14                        0x00416178 /* [RW] 8-bit command (queue pointer = e) */
#define BCHP_MSPI_CDRAM15                        0x0041617c /* [RW] 8-bit command (queue pointer = f) */

/***************************************************************************
 *SPCR0_LSB - SPCR0_LSB REGISTER
 ***************************************************************************/
/* MSPI :: SPCR0_LSB :: reserved0 [31:08] */
#define BCHP_MSPI_SPCR0_LSB_reserved0_MASK                         0xffffff00
#define BCHP_MSPI_SPCR0_LSB_reserved0_SHIFT                        8

/* MSPI :: SPCR0_LSB :: SPBR [07:00] */
#define BCHP_MSPI_SPCR0_LSB_SPBR_MASK                              0x000000ff
#define BCHP_MSPI_SPCR0_LSB_SPBR_SHIFT                             0
#define BCHP_MSPI_SPCR0_LSB_SPBR_DEFAULT                           0x00000000

/***************************************************************************
 *SPCR0_MSB - SPCR0_MSB Register
 ***************************************************************************/
/* MSPI :: SPCR0_MSB :: reserved0 [31:08] */
#define BCHP_MSPI_SPCR0_MSB_reserved0_MASK                         0xffffff00
#define BCHP_MSPI_SPCR0_MSB_reserved0_SHIFT                        8

/* MSPI :: SPCR0_MSB :: BitS [07:02] */
#define BCHP_MSPI_SPCR0_MSB_BitS_MASK                              0x000000fc
#define BCHP_MSPI_SPCR0_MSB_BitS_SHIFT                             2
#define BCHP_MSPI_SPCR0_MSB_BitS_DEFAULT                           0x00000000

/* MSPI :: SPCR0_MSB :: CPOL [01:01] */
#define BCHP_MSPI_SPCR0_MSB_CPOL_MASK                              0x00000002
#define BCHP_MSPI_SPCR0_MSB_CPOL_SHIFT                             1
#define BCHP_MSPI_SPCR0_MSB_CPOL_DEFAULT                           0x00000000

/* MSPI :: SPCR0_MSB :: CPHA [00:00] */
#define BCHP_MSPI_SPCR0_MSB_CPHA_MASK                              0x00000001
#define BCHP_MSPI_SPCR0_MSB_CPHA_SHIFT                             0
#define BCHP_MSPI_SPCR0_MSB_CPHA_DEFAULT                           0x00000000

/***************************************************************************
 *SPCR1_LSB - SPCR1_LSB REGISTER
 ***************************************************************************/
/* MSPI :: SPCR1_LSB :: reserved0 [31:08] */
#define BCHP_MSPI_SPCR1_LSB_reserved0_MASK                         0xffffff00
#define BCHP_MSPI_SPCR1_LSB_reserved0_SHIFT                        8

/* MSPI :: SPCR1_LSB :: DTL [07:00] */
#define BCHP_MSPI_SPCR1_LSB_DTL_MASK                               0x000000ff
#define BCHP_MSPI_SPCR1_LSB_DTL_SHIFT                              0
#define BCHP_MSPI_SPCR1_LSB_DTL_DEFAULT                            0x00000000

/***************************************************************************
 *SPCR1_MSB - SPCR1_MSB REGISTER
 ***************************************************************************/
/* MSPI :: SPCR1_MSB :: reserved0 [31:08] */
#define BCHP_MSPI_SPCR1_MSB_reserved0_MASK                         0xffffff00
#define BCHP_MSPI_SPCR1_MSB_reserved0_SHIFT                        8

/* MSPI :: SPCR1_MSB :: RDSCLK [07:00] */
#define BCHP_MSPI_SPCR1_MSB_RDSCLK_MASK                            0x000000ff
#define BCHP_MSPI_SPCR1_MSB_RDSCLK_SHIFT                           0
#define BCHP_MSPI_SPCR1_MSB_RDSCLK_DEFAULT                         0x00000000

/***************************************************************************
 *NEWQP - NEWQP REGISTER
 ***************************************************************************/
/* MSPI :: NEWQP :: reserved0 [31:04] */
#define BCHP_MSPI_NEWQP_reserved0_MASK                             0xfffffff0
#define BCHP_MSPI_NEWQP_reserved0_SHIFT                            4

/* MSPI :: NEWQP :: newqp [03:00] */
#define BCHP_MSPI_NEWQP_newqp_MASK                                 0x0000000f
#define BCHP_MSPI_NEWQP_newqp_SHIFT                                0
#define BCHP_MSPI_NEWQP_newqp_DEFAULT                              0x00000000

/***************************************************************************
 *ENDQP - ENDQP REGISTER
 ***************************************************************************/
/* MSPI :: ENDQP :: reserved0 [31:04] */
#define BCHP_MSPI_ENDQP_reserved0_MASK                             0xfffffff0
#define BCHP_MSPI_ENDQP_reserved0_SHIFT                            4

/* MSPI :: ENDQP :: endqp [03:00] */
#define BCHP_MSPI_ENDQP_endqp_MASK                                 0x0000000f
#define BCHP_MSPI_ENDQP_endqp_SHIFT                                0
#define BCHP_MSPI_ENDQP_endqp_DEFAULT                              0x00000000

/***************************************************************************
 *SPCR2 - SPCR2 REGISTER
 ***************************************************************************/
/* MSPI :: SPCR2 :: reserved0 [31:08] */
#define BCHP_MSPI_SPCR2_reserved0_MASK                             0xffffff00
#define BCHP_MSPI_SPCR2_reserved0_SHIFT                            8

/* MSPI :: SPCR2 :: cont_after_cmd [07:07] */
#define BCHP_MSPI_SPCR2_cont_after_cmd_MASK                        0x00000080
#define BCHP_MSPI_SPCR2_cont_after_cmd_SHIFT                       7
#define BCHP_MSPI_SPCR2_cont_after_cmd_DEFAULT                     0x00000000

/* MSPI :: SPCR2 :: spe [06:06] */
#define BCHP_MSPI_SPCR2_spe_MASK                                   0x00000040
#define BCHP_MSPI_SPCR2_spe_SHIFT                                  6
#define BCHP_MSPI_SPCR2_spe_DEFAULT                                0x00000000

/* MSPI :: SPCR2 :: spifie [05:05] */
#define BCHP_MSPI_SPCR2_spifie_MASK                                0x00000020
#define BCHP_MSPI_SPCR2_spifie_SHIFT                               5
#define BCHP_MSPI_SPCR2_spifie_DEFAULT                             0x00000000

/* MSPI :: SPCR2 :: wren [04:04] */
#define BCHP_MSPI_SPCR2_wren_MASK                                  0x00000010
#define BCHP_MSPI_SPCR2_wren_SHIFT                                 4
#define BCHP_MSPI_SPCR2_wren_DEFAULT                               0x00000000

/* MSPI :: SPCR2 :: wrt0 [03:03] */
#define BCHP_MSPI_SPCR2_wrt0_MASK                                  0x00000008
#define BCHP_MSPI_SPCR2_wrt0_SHIFT                                 3
#define BCHP_MSPI_SPCR2_wrt0_DEFAULT                               0x00000000

/* MSPI :: SPCR2 :: loopq [02:02] */
#define BCHP_MSPI_SPCR2_loopq_MASK                                 0x00000004
#define BCHP_MSPI_SPCR2_loopq_SHIFT                                2
#define BCHP_MSPI_SPCR2_loopq_DEFAULT                              0x00000000

/* MSPI :: SPCR2 :: hie [01:01] */
#define BCHP_MSPI_SPCR2_hie_MASK                                   0x00000002
#define BCHP_MSPI_SPCR2_hie_SHIFT                                  1
#define BCHP_MSPI_SPCR2_hie_DEFAULT                                0x00000000

/* MSPI :: SPCR2 :: halt [00:00] */
#define BCHP_MSPI_SPCR2_halt_MASK                                  0x00000001
#define BCHP_MSPI_SPCR2_halt_SHIFT                                 0
#define BCHP_MSPI_SPCR2_halt_DEFAULT                               0x00000000

/***************************************************************************
 *MSPI_STATUS - MSPI STATUS REGISTER
 ***************************************************************************/
/* MSPI :: MSPI_STATUS :: reserved0 [31:02] */
#define BCHP_MSPI_MSPI_STATUS_reserved0_MASK                       0xfffffffc
#define BCHP_MSPI_MSPI_STATUS_reserved0_SHIFT                      2

/* MSPI :: MSPI_STATUS :: HALTA [01:01] */
#define BCHP_MSPI_MSPI_STATUS_HALTA_MASK                           0x00000002
#define BCHP_MSPI_MSPI_STATUS_HALTA_SHIFT                          1
#define BCHP_MSPI_MSPI_STATUS_HALTA_DEFAULT                        0x00000000

/* MSPI :: MSPI_STATUS :: SPIF [00:00] */
#define BCHP_MSPI_MSPI_STATUS_SPIF_MASK                            0x00000001
#define BCHP_MSPI_MSPI_STATUS_SPIF_SHIFT                           0
#define BCHP_MSPI_MSPI_STATUS_SPIF_DEFAULT                         0x00000000

/***************************************************************************
 *CPTQP - CPTQP REGISTER
 ***************************************************************************/
/* MSPI :: CPTQP :: reserved0 [31:04] */
#define BCHP_MSPI_CPTQP_reserved0_MASK                             0xfffffff0
#define BCHP_MSPI_CPTQP_reserved0_SHIFT                            4

/* MSPI :: CPTQP :: cptqp [03:00] */
#define BCHP_MSPI_CPTQP_cptqp_MASK                                 0x0000000f
#define BCHP_MSPI_CPTQP_cptqp_SHIFT                                0
#define BCHP_MSPI_CPTQP_cptqp_DEFAULT                              0x00000000

/***************************************************************************
 *SPCR3 - SPCR3 REGISTER
 ***************************************************************************/
/* MSPI :: SPCR3 :: reserved0 [31:10] */
#define BCHP_MSPI_SPCR3_reserved0_MASK                             0xfffffc00
#define BCHP_MSPI_SPCR3_reserved0_SHIFT                            10

/* MSPI :: SPCR3 :: cpharx [09:09] */
#define BCHP_MSPI_SPCR3_cpharx_MASK                                0x00000200
#define BCHP_MSPI_SPCR3_cpharx_SHIFT                               9
#define BCHP_MSPI_SPCR3_cpharx_DEFAULT                             0x00000000

/* MSPI :: SPCR3 :: data_reg_size [08:08] */
#define BCHP_MSPI_SPCR3_data_reg_size_MASK                         0x00000100
#define BCHP_MSPI_SPCR3_data_reg_size_SHIFT                        8
#define BCHP_MSPI_SPCR3_data_reg_size_DEFAULT                      0x00000000

/* MSPI :: SPCR3 :: hdouttype [07:07] */
#define BCHP_MSPI_SPCR3_hdouttype_MASK                             0x00000080
#define BCHP_MSPI_SPCR3_hdouttype_SHIFT                            7
#define BCHP_MSPI_SPCR3_hdouttype_DEFAULT                          0x00000000

/* MSPI :: SPCR3 :: halfduplex [06:06] */
#define BCHP_MSPI_SPCR3_halfduplex_MASK                            0x00000040
#define BCHP_MSPI_SPCR3_halfduplex_SHIFT                           6
#define BCHP_MSPI_SPCR3_halfduplex_DEFAULT                         0x00000000

/* MSPI :: SPCR3 :: txramdam [05:04] */
#define BCHP_MSPI_SPCR3_txramdam_MASK                              0x00000030
#define BCHP_MSPI_SPCR3_txramdam_SHIFT                             4
#define BCHP_MSPI_SPCR3_txramdam_DEFAULT                           0x00000000
#define BCHP_MSPI_SPCR3_txramdam_DAM_8B                            0
#define BCHP_MSPI_SPCR3_txramdam_DAM_16B                           1
#define BCHP_MSPI_SPCR3_txramdam_DAM_32B                           2

/* MSPI :: SPCR3 :: rxramdam [03:02] */
#define BCHP_MSPI_SPCR3_rxramdam_MASK                              0x0000000c
#define BCHP_MSPI_SPCR3_rxramdam_SHIFT                             2
#define BCHP_MSPI_SPCR3_rxramdam_DEFAULT                           0x00000000
#define BCHP_MSPI_SPCR3_rxramdam_DAM_8B                            0
#define BCHP_MSPI_SPCR3_rxramdam_DAM_16B                           1
#define BCHP_MSPI_SPCR3_rxramdam_DAM_32B                           2

/* MSPI :: SPCR3 :: fastdt [01:01] */
#define BCHP_MSPI_SPCR3_fastdt_MASK                                0x00000002
#define BCHP_MSPI_SPCR3_fastdt_SHIFT                               1
#define BCHP_MSPI_SPCR3_fastdt_DEFAULT                             0x00000000

/* MSPI :: SPCR3 :: fastbr [00:00] */
#define BCHP_MSPI_SPCR3_fastbr_MASK                                0x00000001
#define BCHP_MSPI_SPCR3_fastbr_SHIFT                               0
#define BCHP_MSPI_SPCR3_fastbr_DEFAULT                             0x00000000

/***************************************************************************
 *REVISION - REVISION ID REGISTER
 ***************************************************************************/
/* MSPI :: REVISION :: reserved0 [31:08] */
#define BCHP_MSPI_REVISION_reserved0_MASK                          0xffffff00
#define BCHP_MSPI_REVISION_reserved0_SHIFT                         8

/* MSPI :: REVISION :: major [07:04] */
#define BCHP_MSPI_REVISION_major_MASK                              0x000000f0
#define BCHP_MSPI_REVISION_major_SHIFT                             4
#define BCHP_MSPI_REVISION_major_DEFAULT                           0x00000001

/* MSPI :: REVISION :: minor [03:00] */
#define BCHP_MSPI_REVISION_minor_MASK                              0x0000000f
#define BCHP_MSPI_REVISION_minor_SHIFT                             0
#define BCHP_MSPI_REVISION_minor_DEFAULT                           0x00000005

/***************************************************************************
 *TXRAM00 - Most significant byte of TXRAM[0] (queue pointer = 0)
 ***************************************************************************/
/* MSPI :: TXRAM00 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM00_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM00_reserved0_SHIFT                          8

/* MSPI :: TXRAM00 :: txram [07:00] */
#define BCHP_MSPI_TXRAM00_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM00_txram_SHIFT                              0

/***************************************************************************
 *TXRAM01 - Least significant byte of TXRAM[0] (queue pointer = 0)
 ***************************************************************************/
/* MSPI :: TXRAM01 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM01_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM01_reserved0_SHIFT                          8

/* MSPI :: TXRAM01 :: txram [07:00] */
#define BCHP_MSPI_TXRAM01_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM01_txram_SHIFT                              0

/***************************************************************************
 *TXRAM02 - Most significant byte of TXRAM[1] (queue pointer = 1)
 ***************************************************************************/
/* MSPI :: TXRAM02 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM02_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM02_reserved0_SHIFT                          8

/* MSPI :: TXRAM02 :: txram [07:00] */
#define BCHP_MSPI_TXRAM02_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM02_txram_SHIFT                              0

/***************************************************************************
 *TXRAM03 - Least significant byte of TXRAM[1] (queue pointer = 1)
 ***************************************************************************/
/* MSPI :: TXRAM03 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM03_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM03_reserved0_SHIFT                          8

/* MSPI :: TXRAM03 :: txram [07:00] */
#define BCHP_MSPI_TXRAM03_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM03_txram_SHIFT                              0

/***************************************************************************
 *TXRAM04 - Most significant byte of TXRAM[2] (queue pointer = 2)
 ***************************************************************************/
/* MSPI :: TXRAM04 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM04_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM04_reserved0_SHIFT                          8

/* MSPI :: TXRAM04 :: txram [07:00] */
#define BCHP_MSPI_TXRAM04_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM04_txram_SHIFT                              0

/***************************************************************************
 *TXRAM05 - Least significant byte of TXRAM[2] (queue pointer = 2)
 ***************************************************************************/
/* MSPI :: TXRAM05 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM05_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM05_reserved0_SHIFT                          8

/* MSPI :: TXRAM05 :: txram [07:00] */
#define BCHP_MSPI_TXRAM05_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM05_txram_SHIFT                              0

/***************************************************************************
 *TXRAM06 - Most significant byte of TXRAM[3] (queue pointer = 3)
 ***************************************************************************/
/* MSPI :: TXRAM06 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM06_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM06_reserved0_SHIFT                          8

/* MSPI :: TXRAM06 :: txram [07:00] */
#define BCHP_MSPI_TXRAM06_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM06_txram_SHIFT                              0

/***************************************************************************
 *TXRAM07 - Least significant byte of TXRAM[3] (queue pointer = 3)
 ***************************************************************************/
/* MSPI :: TXRAM07 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM07_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM07_reserved0_SHIFT                          8

/* MSPI :: TXRAM07 :: txram [07:00] */
#define BCHP_MSPI_TXRAM07_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM07_txram_SHIFT                              0

/***************************************************************************
 *TXRAM08 - Most significant byte of TXRAM[4] (queue pointer = 4)
 ***************************************************************************/
/* MSPI :: TXRAM08 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM08_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM08_reserved0_SHIFT                          8

/* MSPI :: TXRAM08 :: txram [07:00] */
#define BCHP_MSPI_TXRAM08_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM08_txram_SHIFT                              0

/***************************************************************************
 *TXRAM09 - Least significant byte of TXRAM[4] (queue pointer = 4)
 ***************************************************************************/
/* MSPI :: TXRAM09 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM09_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM09_reserved0_SHIFT                          8

/* MSPI :: TXRAM09 :: txram [07:00] */
#define BCHP_MSPI_TXRAM09_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM09_txram_SHIFT                              0

/***************************************************************************
 *TXRAM10 - Most significant byte of TXRAM[5] (queue pointer = 5)
 ***************************************************************************/
/* MSPI :: TXRAM10 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM10_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM10_reserved0_SHIFT                          8

/* MSPI :: TXRAM10 :: txram [07:00] */
#define BCHP_MSPI_TXRAM10_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM10_txram_SHIFT                              0

/***************************************************************************
 *TXRAM11 - Least significant byte of TXRAM[5] (queue pointer = 5)
 ***************************************************************************/
/* MSPI :: TXRAM11 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM11_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM11_reserved0_SHIFT                          8

/* MSPI :: TXRAM11 :: txram [07:00] */
#define BCHP_MSPI_TXRAM11_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM11_txram_SHIFT                              0

/***************************************************************************
 *TXRAM12 - Most significant byte of TXRAM[6] (queue pointer = 6)
 ***************************************************************************/
/* MSPI :: TXRAM12 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM12_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM12_reserved0_SHIFT                          8

/* MSPI :: TXRAM12 :: txram [07:00] */
#define BCHP_MSPI_TXRAM12_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM12_txram_SHIFT                              0

/***************************************************************************
 *TXRAM13 - Least significant byte of TXRAM[6] (queue pointer = 6)
 ***************************************************************************/
/* MSPI :: TXRAM13 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM13_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM13_reserved0_SHIFT                          8

/* MSPI :: TXRAM13 :: txram [07:00] */
#define BCHP_MSPI_TXRAM13_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM13_txram_SHIFT                              0

/***************************************************************************
 *TXRAM14 - Most significant byte of TXRAM[7] (queue pointer = 7)
 ***************************************************************************/
/* MSPI :: TXRAM14 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM14_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM14_reserved0_SHIFT                          8

/* MSPI :: TXRAM14 :: txram [07:00] */
#define BCHP_MSPI_TXRAM14_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM14_txram_SHIFT                              0

/***************************************************************************
 *TXRAM15 - Least significant byte of TXRAM[7] (queue pointer = 7)
 ***************************************************************************/
/* MSPI :: TXRAM15 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM15_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM15_reserved0_SHIFT                          8

/* MSPI :: TXRAM15 :: txram [07:00] */
#define BCHP_MSPI_TXRAM15_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM15_txram_SHIFT                              0

/***************************************************************************
 *TXRAM16 - Most significant byte of TXRAM[8] (queue pointer = 8)
 ***************************************************************************/
/* MSPI :: TXRAM16 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM16_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM16_reserved0_SHIFT                          8

/* MSPI :: TXRAM16 :: txram [07:00] */
#define BCHP_MSPI_TXRAM16_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM16_txram_SHIFT                              0

/***************************************************************************
 *TXRAM17 - Least significant byte of TXRAM[8] (queue pointer = 8)
 ***************************************************************************/
/* MSPI :: TXRAM17 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM17_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM17_reserved0_SHIFT                          8

/* MSPI :: TXRAM17 :: txram [07:00] */
#define BCHP_MSPI_TXRAM17_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM17_txram_SHIFT                              0

/***************************************************************************
 *TXRAM18 - Most significant byte of TXRAM[9] (queue pointer = 9)
 ***************************************************************************/
/* MSPI :: TXRAM18 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM18_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM18_reserved0_SHIFT                          8

/* MSPI :: TXRAM18 :: txram [07:00] */
#define BCHP_MSPI_TXRAM18_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM18_txram_SHIFT                              0

/***************************************************************************
 *TXRAM19 - Least significant byte of TXRAM[9] (queue pointer = 9)
 ***************************************************************************/
/* MSPI :: TXRAM19 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM19_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM19_reserved0_SHIFT                          8

/* MSPI :: TXRAM19 :: txram [07:00] */
#define BCHP_MSPI_TXRAM19_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM19_txram_SHIFT                              0

/***************************************************************************
 *TXRAM20 - Most significant byte of TXRAM[10] (queue pointer = 10)
 ***************************************************************************/
/* MSPI :: TXRAM20 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM20_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM20_reserved0_SHIFT                          8

/* MSPI :: TXRAM20 :: txram [07:00] */
#define BCHP_MSPI_TXRAM20_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM20_txram_SHIFT                              0

/***************************************************************************
 *TXRAM21 - Least significant byte of TXRAM[10] (queue pointer = 10)
 ***************************************************************************/
/* MSPI :: TXRAM21 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM21_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM21_reserved0_SHIFT                          8

/* MSPI :: TXRAM21 :: txram [07:00] */
#define BCHP_MSPI_TXRAM21_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM21_txram_SHIFT                              0

/***************************************************************************
 *TXRAM22 - Most significant byte of TXRAM[11] (queue pointer = 11)
 ***************************************************************************/
/* MSPI :: TXRAM22 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM22_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM22_reserved0_SHIFT                          8

/* MSPI :: TXRAM22 :: txram [07:00] */
#define BCHP_MSPI_TXRAM22_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM22_txram_SHIFT                              0

/***************************************************************************
 *TXRAM23 - Least significant byte of TXRAM[11] (queue pointer = 11)
 ***************************************************************************/
/* MSPI :: TXRAM23 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM23_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM23_reserved0_SHIFT                          8

/* MSPI :: TXRAM23 :: txram [07:00] */
#define BCHP_MSPI_TXRAM23_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM23_txram_SHIFT                              0

/***************************************************************************
 *TXRAM24 - Most significant byte of TXRAM[12] (queue pointer = 12)
 ***************************************************************************/
/* MSPI :: TXRAM24 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM24_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM24_reserved0_SHIFT                          8

/* MSPI :: TXRAM24 :: txram [07:00] */
#define BCHP_MSPI_TXRAM24_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM24_txram_SHIFT                              0

/***************************************************************************
 *TXRAM25 - Least significant byte of TXRAM[12] (queue pointer = 12)
 ***************************************************************************/
/* MSPI :: TXRAM25 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM25_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM25_reserved0_SHIFT                          8

/* MSPI :: TXRAM25 :: txram [07:00] */
#define BCHP_MSPI_TXRAM25_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM25_txram_SHIFT                              0

/***************************************************************************
 *TXRAM26 - Most significant byte of TXRAM[13] (queue pointer = 13)
 ***************************************************************************/
/* MSPI :: TXRAM26 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM26_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM26_reserved0_SHIFT                          8

/* MSPI :: TXRAM26 :: txram [07:00] */
#define BCHP_MSPI_TXRAM26_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM26_txram_SHIFT                              0

/***************************************************************************
 *TXRAM27 - Least significant byte of TXRAM[13] (queue pointer = 13)
 ***************************************************************************/
/* MSPI :: TXRAM27 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM27_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM27_reserved0_SHIFT                          8

/* MSPI :: TXRAM27 :: txram [07:00] */
#define BCHP_MSPI_TXRAM27_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM27_txram_SHIFT                              0

/***************************************************************************
 *TXRAM28 - Most significant byte of TXRAM[14] (queue pointer = 14)
 ***************************************************************************/
/* MSPI :: TXRAM28 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM28_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM28_reserved0_SHIFT                          8

/* MSPI :: TXRAM28 :: txram [07:00] */
#define BCHP_MSPI_TXRAM28_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM28_txram_SHIFT                              0

/***************************************************************************
 *TXRAM29 - Least significant byte of TXRAM[14] (queue pointer = 14)
 ***************************************************************************/
/* MSPI :: TXRAM29 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM29_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM29_reserved0_SHIFT                          8

/* MSPI :: TXRAM29 :: txram [07:00] */
#define BCHP_MSPI_TXRAM29_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM29_txram_SHIFT                              0

/***************************************************************************
 *TXRAM30 - Most significant byte of TXRAM[15] (queue pointer = 15)
 ***************************************************************************/
/* MSPI :: TXRAM30 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM30_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM30_reserved0_SHIFT                          8

/* MSPI :: TXRAM30 :: txram [07:00] */
#define BCHP_MSPI_TXRAM30_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM30_txram_SHIFT                              0

/***************************************************************************
 *TXRAM31 - Least significant byte of TXRAM[15] (queue pointer = 15)
 ***************************************************************************/
/* MSPI :: TXRAM31 :: reserved0 [31:08] */
#define BCHP_MSPI_TXRAM31_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_TXRAM31_reserved0_SHIFT                          8

/* MSPI :: TXRAM31 :: txram [07:00] */
#define BCHP_MSPI_TXRAM31_txram_MASK                               0x000000ff
#define BCHP_MSPI_TXRAM31_txram_SHIFT                              0

/***************************************************************************
 *RXRAM00 - Most significant byte of RXRAM[0] (queue pointer = 0)
 ***************************************************************************/
/* MSPI :: RXRAM00 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM00_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM00_reserved0_SHIFT                          8

/* MSPI :: RXRAM00 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM00_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM00_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM01 - Least significant byte of RXRAM[0] (queue pointer = 0)
 ***************************************************************************/
/* MSPI :: RXRAM01 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM01_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM01_reserved0_SHIFT                          8

/* MSPI :: RXRAM01 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM01_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM01_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM02 - Most significant byte of RXRAM[1] (queue pointer = 1)
 ***************************************************************************/
/* MSPI :: RXRAM02 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM02_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM02_reserved0_SHIFT                          8

/* MSPI :: RXRAM02 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM02_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM02_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM03 - Least significant byte of RXRAM[1] (queue pointer = 1)
 ***************************************************************************/
/* MSPI :: RXRAM03 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM03_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM03_reserved0_SHIFT                          8

/* MSPI :: RXRAM03 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM03_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM03_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM04 - Most significant byte of RXRAM[2] (queue pointer = 2)
 ***************************************************************************/
/* MSPI :: RXRAM04 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM04_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM04_reserved0_SHIFT                          8

/* MSPI :: RXRAM04 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM04_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM04_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM05 - Least significant byte of RXRAM[2] (queue pointer = 2)
 ***************************************************************************/
/* MSPI :: RXRAM05 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM05_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM05_reserved0_SHIFT                          8

/* MSPI :: RXRAM05 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM05_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM05_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM06 - Most significant byte of RXRAM[3] (queue pointer = 3)
 ***************************************************************************/
/* MSPI :: RXRAM06 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM06_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM06_reserved0_SHIFT                          8

/* MSPI :: RXRAM06 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM06_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM06_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM07 - Least significant byte of RXRAM[3] (queue pointer = 3)
 ***************************************************************************/
/* MSPI :: RXRAM07 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM07_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM07_reserved0_SHIFT                          8

/* MSPI :: RXRAM07 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM07_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM07_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM08 - Most significant byte of RXRAM[4] (queue pointer = 4)
 ***************************************************************************/
/* MSPI :: RXRAM08 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM08_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM08_reserved0_SHIFT                          8

/* MSPI :: RXRAM08 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM08_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM08_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM09 - Least significant byte of RXRAM[4] (queue pointer = 4)
 ***************************************************************************/
/* MSPI :: RXRAM09 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM09_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM09_reserved0_SHIFT                          8

/* MSPI :: RXRAM09 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM09_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM09_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM10 - Most significant byte of RXRAM[5] (queue pointer = 5)
 ***************************************************************************/
/* MSPI :: RXRAM10 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM10_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM10_reserved0_SHIFT                          8

/* MSPI :: RXRAM10 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM10_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM10_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM11 - Least significant byte of RXRAM[5] (queue pointer = 5)
 ***************************************************************************/
/* MSPI :: RXRAM11 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM11_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM11_reserved0_SHIFT                          8

/* MSPI :: RXRAM11 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM11_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM11_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM12 - Most significant byte of RXRAM[6] (queue pointer = 6)
 ***************************************************************************/
/* MSPI :: RXRAM12 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM12_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM12_reserved0_SHIFT                          8

/* MSPI :: RXRAM12 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM12_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM12_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM13 - Least significant byte of RXRAM[6] (queue pointer = 6)
 ***************************************************************************/
/* MSPI :: RXRAM13 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM13_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM13_reserved0_SHIFT                          8

/* MSPI :: RXRAM13 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM13_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM13_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM14 - Most significant byte of RXRAM[7] (queue pointer = 7)
 ***************************************************************************/
/* MSPI :: RXRAM14 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM14_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM14_reserved0_SHIFT                          8

/* MSPI :: RXRAM14 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM14_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM14_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM15 - Least significant byte of RXRAM[7] (queue pointer = 7)
 ***************************************************************************/
/* MSPI :: RXRAM15 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM15_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM15_reserved0_SHIFT                          8

/* MSPI :: RXRAM15 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM15_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM15_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM16 - Most significant byte of RXRAM[8] (queue pointer = 8)
 ***************************************************************************/
/* MSPI :: RXRAM16 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM16_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM16_reserved0_SHIFT                          8

/* MSPI :: RXRAM16 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM16_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM16_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM17 - Least significant byte of RXRAM[8] (queue pointer = 8)
 ***************************************************************************/
/* MSPI :: RXRAM17 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM17_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM17_reserved0_SHIFT                          8

/* MSPI :: RXRAM17 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM17_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM17_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM18 - Most significant byte of RXRAM[9] (queue pointer = 9)
 ***************************************************************************/
/* MSPI :: RXRAM18 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM18_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM18_reserved0_SHIFT                          8

/* MSPI :: RXRAM18 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM18_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM18_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM19 - Least significant byte of RXRAM[9] (queue pointer = 9)
 ***************************************************************************/
/* MSPI :: RXRAM19 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM19_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM19_reserved0_SHIFT                          8

/* MSPI :: RXRAM19 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM19_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM19_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM20 - Most significant byte of RXRAM[10] (queue pointer = 10)
 ***************************************************************************/
/* MSPI :: RXRAM20 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM20_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM20_reserved0_SHIFT                          8

/* MSPI :: RXRAM20 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM20_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM20_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM21 - Least significant byte of RXRAM[10] (queue pointer = 10)
 ***************************************************************************/
/* MSPI :: RXRAM21 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM21_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM21_reserved0_SHIFT                          8

/* MSPI :: RXRAM21 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM21_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM21_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM22 - Most significant byte of RXRAM[11] (queue pointer = 11)
 ***************************************************************************/
/* MSPI :: RXRAM22 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM22_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM22_reserved0_SHIFT                          8

/* MSPI :: RXRAM22 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM22_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM22_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM23 - Least significant byte of RXRAM[11] (queue pointer = 11)
 ***************************************************************************/
/* MSPI :: RXRAM23 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM23_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM23_reserved0_SHIFT                          8

/* MSPI :: RXRAM23 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM23_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM23_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM24 - Most significant byte of RXRAM[12] (queue pointer = 12)
 ***************************************************************************/
/* MSPI :: RXRAM24 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM24_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM24_reserved0_SHIFT                          8

/* MSPI :: RXRAM24 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM24_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM24_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM25 - Least significant byte of RXRAM[12] (queue pointer = 12)
 ***************************************************************************/
/* MSPI :: RXRAM25 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM25_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM25_reserved0_SHIFT                          8

/* MSPI :: RXRAM25 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM25_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM25_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM26 - Most significant byte of RXRAM[13] (queue pointer = 13)
 ***************************************************************************/
/* MSPI :: RXRAM26 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM26_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM26_reserved0_SHIFT                          8

/* MSPI :: RXRAM26 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM26_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM26_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM27 - Least significant byte of RXRAM[13] (queue pointer = 13)
 ***************************************************************************/
/* MSPI :: RXRAM27 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM27_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM27_reserved0_SHIFT                          8

/* MSPI :: RXRAM27 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM27_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM27_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM28 - Most significant byte of RXRAM[14] (queue pointer = 14)
 ***************************************************************************/
/* MSPI :: RXRAM28 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM28_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM28_reserved0_SHIFT                          8

/* MSPI :: RXRAM28 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM28_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM28_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM29 - Least significant byte of RXRAM[14] (queue pointer = 14)
 ***************************************************************************/
/* MSPI :: RXRAM29 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM29_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM29_reserved0_SHIFT                          8

/* MSPI :: RXRAM29 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM29_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM29_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM30 - Most significant byte of RXRAM[15] (queue pointer = 15)
 ***************************************************************************/
/* MSPI :: RXRAM30 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM30_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM30_reserved0_SHIFT                          8

/* MSPI :: RXRAM30 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM30_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM30_rxram_SHIFT                              0

/***************************************************************************
 *RXRAM31 - Least significant byte of RXRAM[15] (queue pointer = 15)
 ***************************************************************************/
/* MSPI :: RXRAM31 :: reserved0 [31:08] */
#define BCHP_MSPI_RXRAM31_reserved0_MASK                           0xffffff00
#define BCHP_MSPI_RXRAM31_reserved0_SHIFT                          8

/* MSPI :: RXRAM31 :: rxram [07:00] */
#define BCHP_MSPI_RXRAM31_rxram_MASK                               0x000000ff
#define BCHP_MSPI_RXRAM31_rxram_SHIFT                              0

/***************************************************************************
 *CDRAM00 - 8-bit command (queue pointer = 0)
 ***************************************************************************/
/* MSPI :: CDRAM00 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM00_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM00_reserved0_SHIFT                          9

/* MSPI :: CDRAM00 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM00_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM00_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM01 - 8-bit command (queue pointer = 1)
 ***************************************************************************/
/* MSPI :: CDRAM01 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM01_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM01_reserved0_SHIFT                          9

/* MSPI :: CDRAM01 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM01_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM01_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM02 - 8-bit command (queue pointer = 2)
 ***************************************************************************/
/* MSPI :: CDRAM02 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM02_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM02_reserved0_SHIFT                          9

/* MSPI :: CDRAM02 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM02_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM02_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM03 - 8-bit command (queue pointer = 3)
 ***************************************************************************/
/* MSPI :: CDRAM03 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM03_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM03_reserved0_SHIFT                          9

/* MSPI :: CDRAM03 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM03_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM03_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM04 - 8-bit command (queue pointer = 4)
 ***************************************************************************/
/* MSPI :: CDRAM04 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM04_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM04_reserved0_SHIFT                          9

/* MSPI :: CDRAM04 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM04_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM04_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM05 - 8-bit command (queue pointer = 5)
 ***************************************************************************/
/* MSPI :: CDRAM05 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM05_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM05_reserved0_SHIFT                          9

/* MSPI :: CDRAM05 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM05_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM05_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM06 - 8-bit command (queue pointer = 6)
 ***************************************************************************/
/* MSPI :: CDRAM06 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM06_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM06_reserved0_SHIFT                          9

/* MSPI :: CDRAM06 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM06_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM06_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM07 - 8-bit command (queue pointer = 7)
 ***************************************************************************/
/* MSPI :: CDRAM07 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM07_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM07_reserved0_SHIFT                          9

/* MSPI :: CDRAM07 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM07_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM07_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM08 - 8-bit command (queue pointer = 8)
 ***************************************************************************/
/* MSPI :: CDRAM08 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM08_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM08_reserved0_SHIFT                          9

/* MSPI :: CDRAM08 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM08_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM08_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM09 - 8-bit command (queue pointer = 9)
 ***************************************************************************/
/* MSPI :: CDRAM09 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM09_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM09_reserved0_SHIFT                          9

/* MSPI :: CDRAM09 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM09_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM09_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM10 - 8-bit command (queue pointer = a)
 ***************************************************************************/
/* MSPI :: CDRAM10 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM10_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM10_reserved0_SHIFT                          9

/* MSPI :: CDRAM10 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM10_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM10_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM11 - 8-bit command (queue pointer = b)
 ***************************************************************************/
/* MSPI :: CDRAM11 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM11_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM11_reserved0_SHIFT                          9

/* MSPI :: CDRAM11 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM11_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM11_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM12 - 8-bit command (queue pointer = c)
 ***************************************************************************/
/* MSPI :: CDRAM12 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM12_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM12_reserved0_SHIFT                          9

/* MSPI :: CDRAM12 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM12_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM12_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM13 - 8-bit command (queue pointer = d)
 ***************************************************************************/
/* MSPI :: CDRAM13 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM13_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM13_reserved0_SHIFT                          9

/* MSPI :: CDRAM13 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM13_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM13_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM14 - 8-bit command (queue pointer = e)
 ***************************************************************************/
/* MSPI :: CDRAM14 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM14_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM14_reserved0_SHIFT                          9

/* MSPI :: CDRAM14 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM14_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM14_cdram_SHIFT                              0

/***************************************************************************
 *CDRAM15 - 8-bit command (queue pointer = f)
 ***************************************************************************/
/* MSPI :: CDRAM15 :: reserved0 [31:09] */
#define BCHP_MSPI_CDRAM15_reserved0_MASK                           0xfffffe00
#define BCHP_MSPI_CDRAM15_reserved0_SHIFT                          9

/* MSPI :: CDRAM15 :: cdram [08:00] */
#define BCHP_MSPI_CDRAM15_cdram_MASK                               0x000001ff
#define BCHP_MSPI_CDRAM15_cdram_SHIFT                              0

#endif /* #ifndef BCHP_MSPI_H__ */

/* End of File */
