Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest_isim_beh.exe -prj C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest_beh.prj work.FullRFDMALUTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/../RF/RegisterFile.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/TwoOneMux5.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/TwoOneMux321.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/TwoOneMux32.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/SignExtender.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/DataMem.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/../ALUWithControl/ALUWithControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/../ALUControl/ALUControl.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" into library work
Analyzing Verilog file "C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest.v" Line 62: Size mismatch in connection of port <ALUOut>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 37: Size mismatch in connection of port <Address>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 41: Size mismatch in connection of port <sel>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 43: Size mismatch in connection of port <sel>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 45: Size mismatch in connection of port <sel>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 47: Size mismatch in connection of port <FuncCode>. Formal port size is 4-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 49: Size mismatch in connection of port <Zero>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Users/Russell/git/Architecture/DataMem/FullDMRFALU.v" Line 51: Size mismatch in connection of port <RegWrite>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module DataMem
Compiling module SignExtender
Compiling module TwoOneMux32
Compiling module TwoOneMux321
Compiling module TwoOneMux5
Compiling module ALUControl
Compiling module ALUWithControl
Compiling module RegisterFile
Compiling module FullDMRFALU
Compiling module FullRFDMALUTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/Russell/git/Architecture/DataMem/FullRFDMALUTest_isim_beh.exe
Fuse Memory Usage: 30332 KB
Fuse CPU Usage: 578 ms
