%PDF-1.4
%“Œ‹ž ReportLab Generated PDF document http://www.reportlab.com
1 0 obj
<< /F1 2 0 R /F2 3 0 R /F3 7 0 R >>
endobj
2 0 obj
<< /BaseFont /Helvetica /Encoding /WinAnsiEncoding /Name /F1 /Subtype /Type1 /Type /Font >>
endobj
3 0 obj
<< /BaseFont /Helvetica-Bold /Encoding /WinAnsiEncoding /Name /F2 /Subtype /Type1 /Type /Font >>
endobj
4 0 obj
<< /A << /S /URI /Type /Action /URI (https://github.com/vadivelmurugank) >> /Border [ 0 0 0 ] /Rect [ 82.69291 707.0236 209.9629 719.0236 ] /Subtype /Link /Type /Annot >>
endobj
5 0 obj
<< /A << /S /URI /Type /Action /URI (https://www.linkedin.com/in/vadivelmurugank/) >> /Border [ 0 0 0 ] /Rect [ 218.1229 707.0236 352.0529 719.0236 ] /Subtype /Link /Type /Annot >>
endobj
6 0 obj
<< /A << /S /URI /Type /Action /URI (mailto:vadivelmurugank@gmail.com) >> /Border [ 0 0 0 ] /Rect [ 159.2229 695.0236 290.5129 707.0236 ] /Subtype /Link /Type /Annot >>
endobj
7 0 obj
<< /BaseFont /Helvetica-Oblique /Encoding /WinAnsiEncoding /Name /F3 /Subtype /Type1 /Type /Font >>
endobj
8 0 obj
<< /A << /S /URI /Type /Action /URI (http://www.ericsson.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 170.0236 171.0379 188.0236 ] /Subtype /Link /Type /Annot >>
endobj
9 0 obj
<< /Annots [ 4 0 R 5 0 R 6 0 R 8 0 R ] /Contents 29 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 28 0 R /Resources << /Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] >> /Rotate 0 
  /Trans <<  >> /Type /Page >>
endobj
10 0 obj
<< /A << /S /URI /Type /Action /URI (http://www.broadcom.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 513.0236 269.3479 531.0236 ] /Subtype /Link /Type /Annot >>
endobj
11 0 obj
<< /A << /S /URI /Type /Action /URI (http://www.windriver.com) >> /Border [ 0 0 0 ] /Rect [ 62.69291 273.0236 277.7029 291.0236 ] /Subtype /Link /Type /Annot >>
endobj
12 0 obj
<< /Annots [ 10 0 R 11 0 R ] /Contents 30 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 28 0 R /Resources << /Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] >> /Rotate 0 
  /Trans <<  >> /Type /Page >>
endobj
13 0 obj
<< /Contents 31 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 28 0 R /Resources << /Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ] >> /Rotate 0 /Trans <<  >> 
  /Type /Page >>
endobj
14 0 obj
<< /Outlines 16 0 R /PageLabels 32 0 R /PageMode /UseNone /Pages 28 0 R /Type /Catalog >>
endobj
15 0 obj
<< /Author () /CreationDate (D:20180502014159+08'00') /Creator (\(unspecified\)) /Keywords () /Producer (ReportLab PDF Library - www.reportlab.com) /Subject (\(unspecified\)) 
  /Title (Vadivel Murugan) >>
endobj
16 0 obj
<< /Count 13 /First 17 0 R /Last 22 0 R /Type /Outlines >>
endobj
17 0 obj
<< /Dest [ 9 0 R /XYZ 62.69291 683.0236 0 ] /Next 18 0 R /Parent 16 0 R /Title (Envision) >>
endobj
18 0 obj
<< /Count 3 /Dest [ 9 0 R /XYZ 62.69291 620.0236 0 ] /First 19 0 R /Last 21 0 R /Next 22 0 R /Parent 16 0 R 
  /Prev 17 0 R /Title (Summary) >>
endobj
19 0 obj
<< /Dest [ 9 0 R /XYZ 62.69291 587.0236 0 ] /Next 20 0 R /Parent 18 0 R /Title (Experience) >>
endobj
20 0 obj
<< /Dest [ 9 0 R /XYZ 62.69291 437.0236 0 ] /Next 21 0 R /Parent 18 0 R /Prev 19 0 R /Title (Programming Skills) >>
endobj
21 0 obj
<< /Dest [ 9 0 R /XYZ 62.69291 317.0236 0 ] /Parent 18 0 R /Prev 20 0 R /Title (Passionate) >>
endobj
22 0 obj
<< /Count 5 /Dest [ 9 0 R /XYZ 62.69291 221.0236 0 ] /First 23 0 R /Last 27 0 R /Parent 16 0 R /Prev 18 0 R 
  /Title (Significant Contributions) >>
endobj
23 0 obj
<< /Dest [ 9 0 R /XYZ 62.69291 188.0236 0 ] /Next 24 0 R /Parent 22 0 R /Title (ERICSSON INC) >>
endobj
24 0 obj
<< /Dest [ 12 0 R /XYZ 62.69291 531.0236 0 ] /Next 25 0 R /Parent 22 0 R /Prev 23 0 R /Title (BROADCOM CORPORATION) >>
endobj
25 0 obj
<< /Dest [ 12 0 R /XYZ 62.69291 291.0236 0 ] /Next 26 0 R /Parent 22 0 R /Prev 24 0 R /Title (WINDRIVER SYSTEMS\(INTEL\)) >>
endobj
26 0 obj
<< /Dest [ 13 0 R /XYZ 62.69291 765.0236 0 ] /Next 27 0 R /Parent 22 0 R /Prev 25 0 R /Title (Past Projects) >>
endobj
27 0 obj
<< /Dest [ 13 0 R /XYZ 62.69291 579.0236 0 ] /Parent 22 0 R /Prev 26 0 R /Title (ACADEMIC PROJECTS) >>
endobj
28 0 obj
<< /Count 3 /Kids [ 9 0 R 12 0 R 13 0 R ] /Type /Pages >>
endobj
29 0 obj
<< /Length 7724 >>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 62.69291 741.0236 cm
q
BT 1 0 0 1 0 4 Tm 154.9249 0 Td 24 TL /F2 20 Tf 0 0 0 rg (Vadivel Murugan) Tj T* -154.9249 0 Td ET
Q
Q
q
1 0 0 1 62.69291 725.0236 cm
Q
q
1 0 0 1 62.69291 695.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 12 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (github.com/vadivelmurugank ) Tj 0 0 0 rg (| ) Tj 0 0 .501961 rg (linkedin.com/vadivelmurugank) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (\(510\) 386-5613 | ) Tj 0 0 .501961 rg (vadivelmurugank@gmail.com) Tj T* ET
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 695.0236 cm
Q
q
1 0 0 1 62.69291 662.0236 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Envision) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 632.0236 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.439069 Tw (Envisioning to develop optimized platform and programmable framework for software defined networks) Tj T* 0 Tw (and Sensors.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 599.0236 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Summary) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 569.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (Experience) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 557.0236 cm
Q
q
1 0 0 1 62.69291 449.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 102 cm
Q
q
1 0 0 1 20 78 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 1.868555 Tw 12 TL /F2 10 Tf 0 0 0 rg (18 ) Tj /F1 10 Tf (years ) Tj /F3 10 Tf (\(Aug 1999 - Current\) ) Tj /F1 10 Tf (of experience in software design and programming for Edge) Tj T* 0 Tw (Router Platform and network switch silicon Ingress/Egress pipelines.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 5.00748 Tw (Currently Employed with ERICSSON INC for 5 years, and had been employed with) Tj T* 0 Tw (BROADCOM CORPORATION and WIND RIVER SYSTEMS.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Master of Science \(MS\), Electrical Engineering, San Jose State University.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 3.283307 Tw (Experience in ASIC Switch Programming, Network Virtualization with Mirantis OpenStack,) Tj T* 0 Tw (Sensor networks and Wireless LAN.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 449.0236 cm
Q
q
1 0 0 1 62.69291 419.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (Programming Skills) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 407.0236 cm
Q
q
1 0 0 1 62.69291 329.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.925433 Tw (Programming expertise in C, Python and X86_64/VT-x. Programming Skills in C++/STL and) Tj T* 0 Tw (ARMv8 Assembly.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.22816 Tw (Forwarding Plane programming skills with Openflow and P4. Deep packet Inspection regex) Tj T* 0 Tw (programming.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Development of Broadcom SDK APIs and Programming with Intel DPDK and openVswitch.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 329.0236 cm
Q
q
1 0 0 1 62.69291 299.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (Passionate) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 287.0236 cm
Q
q
1 0 0 1 62.69291 233.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Passionate about Linux Kernel Programming, Python Internals, Sensor Networks and DPI.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Academic experience and interest with RTL, RF and Zigbee, and Hardware Simulation.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Academic Interest in Data science and Statistics) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 233.0236 cm
Q
q
1 0 0 1 62.69291 200.0236 cm
q
BT 1 0 0 1 0 3.5 Tm 21 TL /F2 17.5 Tf 0 0 0 rg (Significant Contributions) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 170.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 .501961 rg (ERICSSON INC) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 140.0236 cm
q
BT 1 0 0 1 0 14 Tm 1.129984 Tw 12 TL /F3 10 Tf 0 0 0 rg (\(April 2013 - Current\) ) Tj /F1 10 Tf (- Involved in development of Ericsson Smart Service Edge Routers and Ericsson) Tj T* 0 Tw (Virtual Routing platform.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 134.0236 cm
Q
q
1 0 0 1 62.69291 80.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 24 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .359979 Tw (Improved OpenVswitch/DPDK performance by 40% with hyperscaling PMD threads and rte ring) Tj T* 0 Tw (buffers, CPU Pinning and NUMA awareness for Intel Niantic 10G and Fortville 25G.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 18 cm
Q
q
1 0 0 1 20 6 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Customized openstack neutron ovs plugin and ML2 plugin driver for Ericsson cloud platform.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
 
endstream
endobj
30 0 obj
<< /Length 10421 >>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 62.69291 543.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 210 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Optimized Exact match cache and megaflow cache with openflow ACLs.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 204 cm
Q
q
1 0 0 1 20 180 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .106342 Tw (Developed Virtual Function \(VF\) and Physical Function \(PF\) interfaces for homogeneous access) Tj T* 0 Tw (of Data plane fabric and FPGA components in Xen Hypervisor Dom0 platform.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 180 cm
Q
q
1 0 0 1 20 174 cm
Q
q
1 0 0 1 20 174 cm
Q
q
1 0 0 1 20 150 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 6.017251 Tw (Bootstrap Control Plane Processor, Data Plane Spider NPU, and Switch Fabric of) Tj T* 0 Tw (40x10G/4x100G line card.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 144 cm
Q
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .003314 Tw (Integration of uboot, mini-kernel, linux drivers, and Configuration of Non Transparent PCI Bridge,) Tj T* 0 Tw 1.519069 Tw (FPGA, core and serdes PLL, power and fantray modules. Bare-metal configurations involved) Tj T* 0 Tw 1.11748 Tw (Shmoo of DDR4 SDRAM, TLB Mapping of non-transparent PCI bridge slave devices, eTCAM) Tj T* 0 Tw (Slice Configuration and Nor-flash Memory Map.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 78 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Extend 12x10G PHY to 1x100G \(4x25G\) PHY configuratons and SFI lane mappings.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 72 cm
Q
q
1 0 0 1 20 48 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.610751 Tw (Integrate open source linux modules with third party SDK, and derive solutions to resolve) Tj T* 0 Tw (namespace collisions and initialization sequences.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 42 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.144983 Tw (Isolate hardware and software issues related to Core PLL, PCI Gen3 hot plug, I2C, GPIO,) Tj T* 0 Tw (MDIO, Serdes and PHY.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Resolve Packet drops, credit assignments and calendar resolution, and link partner negotiations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 543.0236 cm
Q
q
1 0 0 1 62.69291 513.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 .501961 rg (BROADCOM CORPORATION) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 471.0236 cm
q
BT 1 0 0 1 0 26 Tm 3.350651 Tw 12 TL /F3 10 Tf 0 0 0 rg (\(Oct 2010 - April 2013\) ) Tj /F1 10 Tf (- Involved in Design and development of Broadcom SDK interfaces and) Tj T* 0 Tw 5.90372 Tw (Silicon-On-Chip driver interfaces for 32x40G/100+x10G \( BCM56850/Trident2\), 240Gb/s Switch) Tj T* 0 Tw (\(BCM56640/Triumph3\), HiGig2 Switch \(bcm88732/shadow\)) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 465.0236 cm
Q
q
1 0 0 1 62.69291 303.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 156 cm
Q
q
1 0 0 1 20 156 cm
Q
q
1 0 0 1 20 144 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hash enhancements for Memory tables, for micro and macro packet flows.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 114 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.393314 Tw (Design and implementation of chunked Memory support for efficient memory table reads and) Tj T* 0 Tw (writes.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 108 cm
Q
q
1 0 0 1 20 96 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Add regex compiler optimizations and configurations of Deep Packet Inspection \(DPI\) flow table.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 96 cm
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 90 cm
Q
q
1 0 0 1 20 66 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.329069 Tw (Design and Implementation of Wireless LAN CAPWAP Tunnel SDK Interfaces and support) Tj T* 0 Tw (roaming configurations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 60 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.820888 Tw (Design and Development of 1588 one-step and two-step time stamping and synchronization) Tj T* 0 Tw (modules. Enhancements to PLL programming and recovery clock programming interfaces.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Development of L2 Tunneling Protocol interfaces for MAC-in-MAC, TRILL and GRE.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Maintenance of QOS, VLAN and PLL Programming interfaces.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 303.0236 cm
Q
q
1 0 0 1 62.69291 273.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 .501961 rg (WINDRIVER SYSTEMS\(INTEL\)) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 261.0236 cm
Q
q
1 0 0 1 62.69291 99.02362 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 150 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F3 10 Tf 0 0 0 rg (\(Dec2006 - Oct 2010\) ) Tj /F1 10 Tf (- Involved in WindRiver Linux platform framework and tools development.) Tj T* ET
Q
Q
q
1 0 0 1 20 144 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 138 cm
Q
q
1 0 0 1 20 114 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 5.844976 Tw (Hash Algorithm and Memory optimizations for dynamic memory pool stack and) Tj T* 0 Tw (replishments.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 108 cm
Q
q
1 0 0 1 20 84 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.64622 Tw (Design and Implementation of x86_64 dynamic instrumentation \(sensorpoint\) manager,) Tj T* 0 Tw (which includes trap and jmp instrumentation for linux kernel and VxWorks) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 78 cm
Q
q
1 0 0 1 20 54 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .840976 Tw (Design and Development of MIPS Linux Kernel exception redirects, Memory optimizations) Tj T* 0 Tw (of data allocations and atomic operations.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 54 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed of exception redirect handler for PPC and X86_VT Hypervisor.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed MIPS and ARM static/shared library loader to load instrumented binary stubs.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Maintenance of ARM and MIPS stack walk, trace back mechanisms.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 99.02362 cm
Q
 
endstream
endobj
31 0 obj
<< /Length 4050 >>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 62.69291 747.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (Past Projects) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 717.0236 cm
q
BT 1 0 0 1 0 14 Tm 2.06248 Tw 12 TL /F3 10 Tf 0 0 0 rg (WIPRO TECHNOLOGIES) Tj /F1 10 Tf ( ) Tj /F3 10 Tf (\(May 2000 - Nov2006\) ) Tj /F1 10 Tf (- Development of 802.11b and WindRiver Vxworks) Tj T* 0 Tw (Drivers.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 711.0236 cm
Q
q
1 0 0 1 62.69291 657.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 48 cm
Q
q
1 0 0 1 20 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed Windriver Vxworks BSP for ARMv6 based network boards.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 18 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Developed 802.11b wireless device stack and access point in Linux) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 12 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Design and Development of L2 switch and STP Protocol for Wireless LAN Access point.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 657.0236 cm
Q
q
1 0 0 1 62.69291 627.0236 cm
q
BT 1 0 0 1 0 14 Tm 1.321647 Tw 12 TL /F3 10 Tf 0 0 0 rg (EMBEDDED RESOURCES PRIVATE LIMITED) Tj /F1 10 Tf ( ) Tj /F3 10 Tf (\(Aug 1999 May 2000\) ) Tj /F1 10 Tf (- Development of Solaris, pSOS) Tj T* 0 Tw (Network DPLI Drivers.) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 621.0236 cm
Q
q
1 0 0 1 62.69291 591.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.279147 Tw (Implemented Solaris and pSOS PNA+ Loop back network driver and DLPI STREAMS Driver,) Tj T* 0 Tw (and added promiscuous and multicast features.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 591.0236 cm
Q
q
1 0 0 1 62.69291 561.0236 cm
q
BT 1 0 0 1 0 3 Tm 18 TL /F2 15 Tf 0 0 0 rg (ACADEMIC PROJECTS) Tj T* ET
Q
Q
q
1 0 0 1 62.69291 549.0236 cm
Q
q
1 0 0 1 62.69291 477.0236 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 66 cm
Q
q
1 0 0 1 20 30 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.853615 Tw (Master's Project work involved Development of Zigbee Down conversion Receiver based on) Tj T* 0 Tw 1.069147 Tw (45nm Technology. The project involved development of LNA, Filter, Balun and Mixer modules) Tj T* 0 Tw (which operates between 2.4-2.483Mhz for channels 11-26.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 30 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 24 cm
Q
q
1 0 0 1 20 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .590888 Tw (Bachelor's Project work involved Development of Fuzzy logic based temperature controller with) Tj T* 0 Tw (inputs from industrial pH and temperature sensors.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 20 0 cm
Q
q
Q
Q
q
1 0 0 1 62.69291 477.0236 cm
Q
 
endstream
endobj
32 0 obj
<< /Nums [ 0 33 0 R 1 34 0 R 2 35 0 R ] >>
endobj
33 0 obj
<< /S /D /St 1 >>
endobj
34 0 obj
<< /S /D /St 2 >>
endobj
35 0 obj
<< /S /D /St 3 >>
endobj
xref
0 36
0000000000 65535 f
0000000075 00000 n
0000000129 00000 n
0000000239 00000 n
0000000354 00000 n
0000000543 00000 n
0000000742 00000 n
0000000929 00000 n
0000001047 00000 n
0000001225 00000 n
0000001470 00000 n
0000001649 00000 n
0000001829 00000 n
0000002065 00000 n
0000002275 00000 n
0000002384 00000 n
0000002610 00000 n
0000002688 00000 n
0000002800 00000 n
0000002964 00000 n
0000003078 00000 n
0000003213 00000 n
0000003327 00000 n
0000003496 00000 n
0000003612 00000 n
0000003750 00000 n
0000003894 00000 n
0000004025 00000 n
0000004147 00000 n
0000004224 00000 n
0000012005 00000 n
0000022484 00000 n
0000026591 00000 n
0000026653 00000 n
0000026690 00000 n
0000026727 00000 n
trailer
<< /ID 
 % ReportLab generated PDF document -- digest (http://www.reportlab.com)
 [(\002\276\270\212\310q-a6\200\354\206\215\242\323') (\002\276\270\212\310q-a6\200\354\206\215\242\323')]
 /Info 15 0 R /Root 14 0 R /Size 36 >>
startxref
26764
%%EOF
