# 48Tap 8 Folded FIR Filter
Course Project. 8-Fold 48-Tap, 12-bit Fixed Point FIR Filter Designed by myself using Verilog. 

Note: This is the DSP Architecture course project that is expected to be examed in 26th May 2022, designed by LWX during March and April 2022, if you are also doing this course project, you may only want to learn the idea from it. Any similar code found during the examination will be supposed as plagiarism and will affect the final result. This line of comment expires after 26th May 2022.
