
17. Printing statistics.

=== tt_um_urish_sram_test ===

   Number of wires:                  9
   Number of wire bits:             44
   Number of public wires:           8
   Number of public wire bits:      43
   Number of ports:                  8
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 25
     sg13g2_buf_1                   24
     sg13g2_tielo                    1

   Chip area for module '\tt_um_urish_sram_test': 181.440000
     of which used for sequential elements: 0.000000 (0.00%)

