Basic VERILOG introduction and some syntax.
