
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/gmun/Downloads/Referencias/runs/mult2/122-yosys-synthesis/synthesis.abc.sdc' for ABC…

2. Executing Verilog-2005 frontend: /home/gmun/Downloads/Referencias/mult2.v
Parsing SystemVerilog input from `/home/gmun/Downloads/Referencias/mult2.v' to AST representation.
Storing AST representation for module `$abstract\mult2'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\mult2'.
Generating RTLIL representation for module `\mult2'.

4.1. Analyzing design hierarchy..
Top module:  \mult2

4.2. Analyzing design hierarchy..
Top module:  \mult2
Removing unused module `$abstract\mult2'.
Removed 1 unused modules.
Renaming module mult2 to mult2.

5. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Referencias/runs/mult2/122-yosys-synthesis/hierarchy.dot'.
Dumping module mult2 to page 1.

6. Executing TRIBUF pass.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \mult2

7.2. Analyzing design hierarchy..
Top module:  \mult2
Removed 0 unused modules.

8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11. Executing PROC_INIT pass (extract init attributes).

12. Executing PROC_ARST pass (detect async resets in processes).

13. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

14. Executing PROC_MUX pass (convert decision trees to multiplexers).

15. Executing PROC_DLATCH pass (convert process syncs to latches).

16. Executing PROC_DFF pass (convert process syncs to FFs).

17. Executing PROC_MEMWR pass (convert process memory writes to cells).

18. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

19. Executing CHECK pass (checking for obvious problems).
Checking module mult2...
Found and reported 0 problems.

20. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

21. Executing FLATTEN pass (flatten design).

22. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult2.
Performed a total of 0 changes.

28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

29. Executing OPT_DFF pass (perform DFF optimizations).

30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

31. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

32. Rerunning OPT passes. (Maybe there is more to do…)

33. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

34. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult2.
Performed a total of 0 changes.

35. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

36. Executing OPT_DFF pass (perform DFF optimizations).

37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

39. Executing FSM pass (extract and optimize FSM).

39.1. Executing FSM_DETECT pass (finding FSMs in design).

39.2. Executing FSM_EXTRACT pass (extracting FSM from design).

39.3. Executing FSM_OPT pass (simple optimizations of FSMs).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

39.5. Executing FSM_OPT pass (simple optimizations of FSMs).

39.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

39.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

39.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

42. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

43. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult2.
Performed a total of 0 changes.

44. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

45. Executing OPT_DFF pass (perform DFF optimizations).

46. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

47. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

48. Executing WREDUCE pass (reducing word size of cells).

49. Executing PEEPOPT pass (run peephole optimizers).

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

51. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module mult2:
  created 0 $alu and 0 $macc cells.

52. Executing SHARE pass (SAT-based resource sharing).

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult2.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

61. Executing MEMORY pass.

61.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

61.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

61.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

61.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

61.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

61.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

61.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

61.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

61.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

61.10. Executing MEMORY_COLLECT pass (generating $mem cells).

62. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

63. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

67. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

68. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult2.
Performed a total of 0 changes.

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

73. Executing OPT_SHARE pass.

74. Executing OPT_DFF pass (perform DFF optimizations).

75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

76. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

77. Executing TECHMAP pass (map to technology primitives).

77.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

77.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
No more expansions possible.
<suppressed ~81 debug messages>

78. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

80. Executing OPT_DFF pass (perform DFF optimizations).

81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

82. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

83. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

84. Executing OPT_DFF pass (perform DFF optimizations).

85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

86. Executing ABC pass (technology mapping using ABC).

86.1. Extracting gate netlist of module `\mult2' to `<abc-temp-dir>/input.blif'..
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

86.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

86.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:              NAND cells:        2
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:            ANDNOT cells:        2
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

87. Executing OPT pass (performing simple optimizations).

87.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

87.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

87.3. Executing OPT_DFF pass (perform DFF optimizations).

87.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..
Removed 0 unused cells and 12 unused wires.
<suppressed ~4 debug messages>

87.5. Finished fast OPT passes.

88. Executing HIERARCHY pass (managing design hierarchy).

88.1. Analyzing design hierarchy..
Top module:  \mult2

88.2. Analyzing design hierarchy..
Top module:  \mult2
Removed 0 unused modules.

89. Executing CHECK pass (checking for obvious problems).
Checking module mult2...
Found and reported 0 problems.

90. Printing statistics.

=== mult2 ===

   Number of wires:                  8
   Number of wire bits:             13
   Number of public wires:           4
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_ANDNOT_                       2
     $_AND_                          2
     $_NAND_                         2
     $_XNOR_                         2

91. Generating Graphviz representation of design.
Writing dot description to `/home/gmun/Downloads/Referencias/runs/mult2/122-yosys-synthesis/primitive_techmap.dot'.
Dumping module mult2 to page 1.

92. Executing OPT pass (performing simple optimizations).

92.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

92.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

92.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \mult2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

92.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \mult2.
Performed a total of 0 changes.

92.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\mult2'.
Removed a total of 0 cells.

92.6. Executing OPT_DFF pass (perform DFF optimizations).

92.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..

92.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module mult2.

92.9. Finished OPT passes. (There is nothing left to do.)

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult2/tmp/9095d283e81c4655aace39aa51612695.lib ",
   "modules": {
      "\\mult2": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 2,
            "$_NAND_": 2,
            "$_XNOR_": 2
         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 2,
            "$_NAND_": 2,
            "$_XNOR_": 2
         }
      }
}

94. Printing statistics.

=== mult2 ===

   Number of wires:                  8
   Number of wire bits:             13
   Number of public wires:           4
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_ANDNOT_                       2
     $_AND_                          2
     $_NAND_                         2
     $_XNOR_                         2

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…

95. Executing TECHMAP pass (map to technology primitives).

95.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

96. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…

97. Executing TECHMAP pass (map to technology primitives).

97.1. Executing Verilog-2005 frontend: /home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/gmun/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

97.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

98. Executing SIMPLEMAP pass (map simple cells to gate primitives).

99. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

99.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\mult2':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult2/tmp/9095d283e81c4655aace39aa51612695.lib ",
   "modules": {
      "\\mult2": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 2,
            "$_NAND_": 2,
            "$_XNOR_": 2
         }
      }
   },
      "design": {
         "num_wires":         8,
         "num_wire_bits":     13,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         8,
         "num_cells_by_type": {
            "$_ANDNOT_": 2,
            "$_AND_": 2,
            "$_NAND_": 2,
            "$_XNOR_": 2
         }
      }
}

100. Printing statistics.

=== mult2 ===

   Number of wires:                  8
   Number of wire bits:             13
   Number of public wires:           4
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     $_ANDNOT_                       2
     $_AND_                          2
     $_NAND_                         2
     $_XNOR_                         2

   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!

[INFO] Using generated ABC script '/home/gmun/Downloads/Referencias/runs/mult2/122-yosys-synthesis/AREA_0.abc'…

101. Executing ABC pass (technology mapping using ABC).

101.1. Extracting gate netlist of module `\mult2' to `/tmp/yosys-abc-Igo02n/input.blif'..
Extracted 8 gates and 12 wires to a netlist network with 4 inputs and 4 outputs.

101.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-Igo02n/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Igo02n/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Igo02n/input.blif 
ABC: + read_lib -w /home/gmun/Downloads/Referencias/runs/mult2/tmp/9095d283e81c4655aace39aa51612695.lib 
ABC: Parsing finished successfully.  Parsing time =     0.10 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/gmun/Downloads/Referencias/runs/mult2/tmp/9095d283e81c4655aace39aa51612695.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.17 sec
ABC: Memory =    9.54 MB. Time =     0.17 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/gmun/Downloads/Referencias/runs/mult2/122-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/gmun/Downloads/Referencias/runs/mult2/122-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =      5 (  0.0 %)   Cap = 19.2 ff (  0.0 %)   Area =       46.29 (100.0 %)   Delay =   645.47 ps  ( 40.0 %)               
ABC: Path  0 --       4 : 0    3 pi                      A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   7.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      11 : 4    2 sky130_fd_sc_hd__and4_2 A =  10.01  Df = 349.7  -51.9 ps  S = 216.0 ps  Cin =  1.5 ff  Cout =  38.1 ff  Cmax = 300.3 ff  G = 2491  
ABC: Path  2 --      13 : 2    1 sky130_fd_sc_hd__nor2_2 A =   6.26  Df = 645.5 -153.7 ps  S = 373.5 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax = 141.9 ff  G =  756  
ABC: Start-point = pi3 (\A [0]).  End-point = po3 (\P [1]).
ABC: netlist                       : i/o =    4/    4  lat =    0  nd =     5  edge =     15  area =46.30  delay = 2.00  lev = 2
ABC: + write_blif /tmp/yosys-abc-Igo02n/output.blif 

101.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        1
ABC RESULTS:        internal signals:        4
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        4
Removing temp directory.

102. Executing SETUNDEF pass (replace undef values with defined constants).

103. Executing HILOMAP pass (mapping to constant drivers).

104. Executing SPLITNETS pass (splitting up multi-bit signals).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \mult2..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

106. Executing INSBUF pass (insert buffer cells for connected wires).
Add mult2/$auto$insbuf.cc:97:execute$111: \pp0 -> \P [0]

107. Executing CHECK pass (checking for obvious problems).
Checking module mult2...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/gmun/Downloads/Referencias/runs/mult2/tmp/9095d283e81c4655aace39aa51612695.lib ",
   "modules": {
      "\\mult2": {
         "num_wires":         5,
         "num_wire_bits":     10,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6,
         "area":              51.299200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 1,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__nor2_2": 1
         }
      }
   },
      "design": {
         "num_wires":         5,
         "num_wire_bits":     10,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 9,
         "num_ports":         3,
         "num_port_bits":     8,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6,
         "area":              51.299200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a22oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 1,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__buf_2": 1,
            "sky130_fd_sc_hd__nor2_2": 1
         }
      }
}

108. Printing statistics.

=== mult2 ===

   Number of wires:                  5
   Number of wire bits:             10
   Number of public wires:           4
   Number of public wire bits:       9
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     sky130_fd_sc_hd__a22oi_2        1
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__nor2_2         1

   Chip area for module '\mult2': 51.299200
     of which used for sequential elements: 0.000000 (0.00%)

109. Executing Verilog backend.
Dumping module `\mult2'.

110. Executing JSON backend.
