// Seed: 1960625752
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output supply1 id_5
);
  wire id_7;
  final $unsigned(87);
  ;
  assign id_5 = -1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    output supply1 id_3,
    input tri id_4,
    output supply1 id_5
);
  assign id_5 = id_2;
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_2,
      id_5,
      id_3
  );
  wire id_8;
  wire id_9, id_10;
  wire id_11;
  wire id_12;
  timeprecision 1ps;
  wire id_13;
endmodule
