| Summary | Proof Time (s) | Parallel Proof Time (s) |
|:---|---:|---:|
| Total |  452.12 |  50.79 |
| reth.prove.block_21000000 |  452.12 |  50.79 |


| reth.prove.block_21000000 |||||
|:---|---:|---:|---:|---:|
|metric|avg|sum|max|min|
| `total_proof_time_ms ` |  41,101.91 |  452,121 |  50,791 |  11,958 |
| `main_cells_used     ` |  1,152,949,684.27 |  12,682,446,527 |  1,943,740,428 |  308,245,347 |
| `total_cycles        ` |  18,583,294 |  204,416,234 |  24,896,904 |  2,108,184 |
| `execute_time_ms     ` |  2,897.45 |  31,872 |  6,019 |  298 |
| `trace_gen_time_ms   ` |  8,598.82 |  94,587 |  10,835 |  3,254 |
| `stark_prove_excluding_trace_time_ms` |  29,605.64 |  325,662 |  39,063 |  8,406 |
| `main_trace_commit_time_ms` |  3,537.73 |  38,915 |  7,627 |  871 |
| `generate_perm_trace_time_ms` |  941.73 |  10,359 |  1,511 |  211 |
| `perm_trace_commit_time_ms` |  1,256.55 |  13,822 |  1,575 |  428 |
| `quotient_poly_compute_time_ms` |  6,801.82 |  74,820 |  10,067 |  1,715 |
| `quotient_poly_commit_time_ms` |  1,255.09 |  13,806 |  1,525 |  443 |
| `pcs_opening_time_ms ` |  9,210 |  101,310 |  11,227 |  3,075 |



<details>
<summary>Detailed Metrics</summary>

| air_name | block_number | quotient_deg | interactions | constraints |
| --- | --- | --- | --- | --- |
| AccessAdapterAir<16> | 21000000 | 2 | 5 | 10 | 
| AccessAdapterAir<2> | 21000000 | 2 | 5 | 10 | 
| AccessAdapterAir<32> | 21000000 | 2 | 5 | 10 | 
| AccessAdapterAir<4> | 21000000 | 2 | 5 | 10 | 
| AccessAdapterAir<8> | 21000000 | 2 | 5 | 10 | 
| BitwiseOperationLookupAir<8> | 21000000 | 2 | 2 | 4 | 
| KeccakVmAir | 21000000 | 2 | 321 | 4,251 | 
| MemoryMerkleAir<8> | 21000000 | 2 | 4 | 37 | 
| PersistentBoundaryAir<8> | 21000000 | 2 | 3 | 6 | 
| PhantomAir | 21000000 | 2 | 3 | 4 | 
| Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 2 | 1 | 286 | 
| ProgramAir | 21000000 | 2 | 1 | 4 | 
| RangeTupleCheckerAir<2> | 21000000 | 2 | 1 | 4 | 
| Rv32HintStoreAir | 21000000 | 2 | 18 | 19 | 
| Sha256VmAir | 21000000 | 2 | 50 | 638 | 
| VariableRangeCheckerAir | 21000000 | 2 | 1 | 4 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 2 | 20 | 26 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 2 | 18 | 32 | 
| VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 2 | 24 | 80 | 
| VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 2 | 11 | 15 | 
| VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 2 | 13 | 29 | 
| VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 2 | 10 | 13 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21000000 | 2 | 61 | 80 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21000000 | 2 | 31 | 114 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21000000 | 2 | 61 | 11 | 
| VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21000000 | 2 | 79 | 2,122 | 
| VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 2 | 20 | 45 | 
| VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchLessThanCoreAir<32, 8> | 21000000 | 2 | 22 | 115 | 
| VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21000000 | 2 | 25 | 213 | 
| VmAirWrapper<Rv32IsEqualModAdapterAir<2, 3, 16, 48>, ModularIsEqualCoreAir<48, 4, 8> | 21000000 | 2 | 41 | 313 | 
| VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 2 | 16 | 13 | 
| VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 2 | 18 | 22 | 
| VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 2 | 17 | 29 | 
| VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21000000 | 2 | 25 | 68 | 
| VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 2 | 24 | 15 | 
| VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 2 | 19 | 8 | 
| VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 2 | 12 | 9 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 2 | 415 | 273 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<1, 6, 6, 16, 16>, FieldExpressionCoreAir> | 21000000 | 2 | 832 | 506 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21000000 | 2 | 158 | 112 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 2 | 428 | 244 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 3, 3, 16, 16>, FieldExpressionCoreAir> | 21000000 | 2 | 246 | 166 | 
| VmAirWrapper<Rv32VecHeapAdapterAir<2, 6, 6, 16, 16>, FieldExpressionCoreAir> | 21000000 | 2 | 668 | 368 | 
| VmConnectorAir | 21000000 | 2 | 5 | 9 | 

| group | air_name | block_number | segment | rows | prep_cols | perm_cols | main_cols | cells |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 0 | 64 |  | 12 | 25 | 2,368 | 
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 10 | 16 |  | 12 | 25 | 592 | 
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 4 | 1,048,576 |  | 12 | 25 | 38,797,312 | 
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 5 | 262,144 |  | 12 | 25 | 9,699,328 | 
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 6 | 262,144 |  | 12 | 25 | 9,699,328 | 
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 7 | 262,144 |  | 12 | 25 | 9,699,328 | 
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 8 | 262,144 |  | 12 | 25 | 9,699,328 | 
| reth.prove.block_21000000 | AccessAdapterAir<16> | 21000000 | 9 | 8,192 |  | 12 | 25 | 303,104 | 
| reth.prove.block_21000000 | AccessAdapterAir<2> | 21000000 | 4 | 1,024 |  | 12 | 11 | 23,552 | 
| reth.prove.block_21000000 | AccessAdapterAir<2> | 21000000 | 5 | 1,024 |  | 12 | 11 | 23,552 | 
| reth.prove.block_21000000 | AccessAdapterAir<2> | 21000000 | 6 | 4,096 |  | 12 | 11 | 94,208 | 
| reth.prove.block_21000000 | AccessAdapterAir<2> | 21000000 | 9 | 262,144 |  | 12 | 11 | 6,029,312 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 0 | 32 |  | 12 | 41 | 1,696 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 10 | 8 |  | 12 | 41 | 424 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 4 | 524,288 |  | 12 | 41 | 27,787,264 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 5 | 131,072 |  | 12 | 41 | 6,946,816 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 6 | 131,072 |  | 12 | 41 | 6,946,816 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 7 | 131,072 |  | 12 | 41 | 6,946,816 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 8 | 131,072 |  | 12 | 41 | 6,946,816 | 
| reth.prove.block_21000000 | AccessAdapterAir<32> | 21000000 | 9 | 4,096 |  | 12 | 41 | 217,088 | 
| reth.prove.block_21000000 | AccessAdapterAir<4> | 21000000 | 0 | 64 |  | 12 | 13 | 1,600 | 
| reth.prove.block_21000000 | AccessAdapterAir<4> | 21000000 | 4 | 512 |  | 12 | 13 | 12,800 | 
| reth.prove.block_21000000 | AccessAdapterAir<4> | 21000000 | 5 | 512 |  | 12 | 13 | 12,800 | 
| reth.prove.block_21000000 | AccessAdapterAir<4> | 21000000 | 6 | 4,096 |  | 12 | 13 | 102,400 | 
| reth.prove.block_21000000 | AccessAdapterAir<4> | 21000000 | 8 | 256 |  | 12 | 13 | 6,400 | 
| reth.prove.block_21000000 | AccessAdapterAir<4> | 21000000 | 9 | 131,072 |  | 12 | 13 | 3,276,800 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 0 | 1,048,576 |  | 12 | 17 | 30,408,704 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 1 | 1,048,576 |  | 12 | 17 | 30,408,704 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 10 | 262,144 |  | 12 | 17 | 7,602,176 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 2 | 1,048,576 |  | 12 | 17 | 30,408,704 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 3 | 1,048,576 |  | 12 | 17 | 30,408,704 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 4 | 2,097,152 |  | 12 | 17 | 60,817,408 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 5 | 2,097,152 |  | 12 | 17 | 60,817,408 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 6 | 2,097,152 |  | 12 | 17 | 60,817,408 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 7 | 2,097,152 |  | 12 | 17 | 60,817,408 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 8 | 2,097,152 |  | 12 | 17 | 60,817,408 | 
| reth.prove.block_21000000 | AccessAdapterAir<8> | 21000000 | 9 | 1,048,576 |  | 12 | 17 | 30,408,704 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 0 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 1 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 10 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 2 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 3 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 4 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 5 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 6 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 7 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 8 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | BitwiseOperationLookupAir<8> | 21000000 | 9 | 65,536 | 3 | 12 | 2 | 917,504 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 0 | 1 |  | 12 | 3,163 | 3,175 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 1 | 1 |  | 12 | 3,163 | 3,175 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 10 | 16,384 |  | 12 | 3,163 | 52,019,200 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 2 | 1 |  | 12 | 3,163 | 3,175 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 3 | 524,288 |  | 12 | 3,163 | 1,664,614,400 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 4 | 131,072 |  | 12 | 3,163 | 416,153,600 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 5 | 16,384 |  | 12 | 3,163 | 52,019,200 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 6 | 16,384 |  | 12 | 3,163 | 52,019,200 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 7 | 16,384 |  | 12 | 3,163 | 52,019,200 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 8 | 65,536 |  | 12 | 3,163 | 208,076,800 | 
| reth.prove.block_21000000 | KeccakVmAir | 21000000 | 9 | 524,288 |  | 12 | 3,163 | 1,664,614,400 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 0 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 1 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 10 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 2 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 3 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 4 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 5 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 6 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 7 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 8 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | MemoryMerkleAir<8> | 21000000 | 9 | 2,097,152 |  | 12 | 32 | 92,274,688 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 0 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 1 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 10 | 262,144 |  | 12 | 20 | 8,388,608 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 2 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 3 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 4 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 5 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 6 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 7 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 8 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PersistentBoundaryAir<8> | 21000000 | 9 | 1,048,576 |  | 12 | 20 | 33,554,432 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 0 | 4 |  | 12 | 6 | 72 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 1 | 1 |  | 12 | 6 | 18 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 10 | 1 |  | 12 | 6 | 18 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 2 | 1 |  | 12 | 6 | 18 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 3 | 2 |  | 12 | 6 | 36 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 4 | 256 |  | 12 | 6 | 4,608 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 5 | 4 |  | 12 | 6 | 72 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 6 | 32 |  | 12 | 6 | 576 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 7 | 8 |  | 12 | 6 | 144 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 8 | 32 |  | 12 | 6 | 576 | 
| reth.prove.block_21000000 | PhantomAir | 21000000 | 9 | 8 |  | 12 | 6 | 144 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 0 | 1,048,576 |  | 12 | 300 | 327,155,712 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 1 | 1,048,576 |  | 12 | 300 | 327,155,712 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 10 | 524,288 |  | 12 | 300 | 163,577,856 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 2 | 1,048,576 |  | 12 | 300 | 327,155,712 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 3 | 524,288 |  | 12 | 300 | 163,577,856 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 4 | 524,288 |  | 12 | 300 | 163,577,856 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 5 | 524,288 |  | 12 | 300 | 163,577,856 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 6 | 524,288 |  | 12 | 300 | 163,577,856 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 7 | 524,288 |  | 12 | 300 | 163,577,856 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 8 | 524,288 |  | 12 | 300 | 163,577,856 | 
| reth.prove.block_21000000 | Poseidon2PeripheryAir<BabyBearParameters>, 1> | 21000000 | 9 | 2,097,152 |  | 12 | 300 | 654,311,424 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 0 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 1 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 10 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 2 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 3 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 4 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 5 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 6 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 7 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 8 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | ProgramAir | 21000000 | 9 | 524,288 |  | 12 | 10 | 11,534,336 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 0 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 1 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 10 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 2 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 3 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 4 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 5 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 6 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 7 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 8 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | RangeTupleCheckerAir<2> | 21000000 | 9 | 2,097,152 | 2 | 12 | 1 | 27,262,976 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 0 | 524,288 |  | 12 | 32 | 23,068,672 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 1 | 524,288 |  | 12 | 32 | 23,068,672 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 2 | 524,288 |  | 12 | 32 | 23,068,672 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 3 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 4 | 2,048 |  | 12 | 32 | 90,112 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 5 | 16 |  | 12 | 32 | 704 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 6 | 64 |  | 12 | 32 | 2,816 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 7 | 32 |  | 12 | 32 | 1,408 | 
| reth.prove.block_21000000 | Rv32HintStoreAir | 21000000 | 8 | 64 |  | 12 | 32 | 2,816 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 0 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 1 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 10 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 2 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 3 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 4 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 5 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 6 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 7 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 8 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VariableRangeCheckerAir | 21000000 | 9 | 262,144 | 2 | 12 | 1 | 3,407,872 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 0 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 1 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 10 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 2 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 3 | 2,097,152 |  | 12 | 36 | 100,663,296 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 4 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 5 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 6 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 7 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 8 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, BaseAluCoreAir<4, 8> | 21000000 | 9 | 8,388,608 |  | 12 | 36 | 402,653,184 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 0 | 524,288 |  | 12 | 37 | 25,690,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 1 | 524,288 |  | 12 | 37 | 25,690,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 10 | 32,768 |  | 12 | 37 | 1,605,632 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 2 | 524,288 |  | 12 | 37 | 25,690,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 3 | 131,072 |  | 12 | 37 | 6,422,528 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 4 | 262,144 |  | 12 | 37 | 12,845,056 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 5 | 1,048,576 |  | 12 | 37 | 51,380,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 6 | 524,288 |  | 12 | 37 | 25,690,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 7 | 524,288 |  | 12 | 37 | 25,690,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 8 | 524,288 |  | 12 | 37 | 25,690,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, LessThanCoreAir<4, 8> | 21000000 | 9 | 524,288 |  | 12 | 37 | 25,690,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 0 | 1,048,576 |  | 12 | 53 | 68,157,440 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 1 | 1,048,576 |  | 12 | 53 | 68,157,440 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 10 | 131,072 |  | 12 | 53 | 8,519,680 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 2 | 1,048,576 |  | 12 | 53 | 68,157,440 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 3 | 262,144 |  | 12 | 53 | 17,039,360 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 4 | 2,097,152 |  | 12 | 53 | 136,314,880 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 5 | 2,097,152 |  | 12 | 53 | 136,314,880 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 6 | 2,097,152 |  | 12 | 53 | 136,314,880 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 7 | 2,097,152 |  | 12 | 53 | 136,314,880 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 8 | 2,097,152 |  | 12 | 53 | 136,314,880 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BaseAluAdapterAir, ShiftCoreAir<4, 8> | 21000000 | 9 | 524,288 |  | 12 | 53 | 34,078,720 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 0 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 1 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 10 | 524,288 |  | 12 | 26 | 19,922,944 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 2 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 3 | 524,288 |  | 12 | 26 | 19,922,944 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 4 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 5 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 6 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 7 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 8 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchEqualCoreAir<4> | 21000000 | 9 | 2,097,152 |  | 12 | 26 | 79,691,776 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 0 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 1 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 10 | 65,536 |  | 12 | 32 | 2,883,584 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 2 | 1,048,576 |  | 12 | 32 | 46,137,344 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 3 | 262,144 |  | 12 | 32 | 11,534,336 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 4 | 2,097,152 |  | 12 | 32 | 92,274,688 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 5 | 2,097,152 |  | 12 | 32 | 92,274,688 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 6 | 4,194,304 |  | 12 | 32 | 184,549,376 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 7 | 2,097,152 |  | 12 | 32 | 92,274,688 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 8 | 2,097,152 |  | 12 | 32 | 92,274,688 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32BranchAdapterAir, BranchLessThanCoreAir<4, 8> | 21000000 | 9 | 262,144 |  | 12 | 32 | 11,534,336 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 0 | 1,048,576 |  | 12 | 18 | 31,457,280 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 1 | 1,048,576 |  | 12 | 18 | 31,457,280 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 10 | 32,768 |  | 12 | 18 | 983,040 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 2 | 1,048,576 |  | 12 | 18 | 31,457,280 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 3 | 262,144 |  | 12 | 18 | 7,864,320 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 4 | 524,288 |  | 12 | 18 | 15,728,640 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 5 | 524,288 |  | 12 | 18 | 15,728,640 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 6 | 524,288 |  | 12 | 18 | 15,728,640 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 7 | 524,288 |  | 12 | 18 | 15,728,640 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 8 | 524,288 |  | 12 | 18 | 15,728,640 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32CondRdWriteAdapterAir, Rv32JalLuiCoreAir> | 21000000 | 9 | 262,144 |  | 12 | 18 | 7,864,320 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21000000 | 4 | 4,096 |  | 12 | 168 | 737,280 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21000000 | 5 | 16,384 |  | 12 | 168 | 2,949,120 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21000000 | 6 | 16,384 |  | 12 | 168 | 2,949,120 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21000000 | 7 | 16,384 |  | 12 | 168 | 2,949,120 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21000000 | 8 | 16,384 |  | 12 | 168 | 2,949,120 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, BaseAluCoreAir<32, 8> | 21000000 | 9 | 512 |  | 12 | 168 | 92,160 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21000000 | 4 | 2,048 |  | 12 | 169 | 370,688 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21000000 | 5 | 4,096 |  | 12 | 169 | 741,376 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21000000 | 6 | 8,192 |  | 12 | 169 | 1,482,752 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21000000 | 7 | 4,096 |  | 12 | 169 | 741,376 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, LessThanCoreAir<32, 8> | 21000000 | 8 | 4,096 |  | 12 | 169 | 741,376 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21000000 | 4 | 512 |  | 12 | 164 | 90,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21000000 | 5 | 2,048 |  | 12 | 164 | 360,448 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21000000 | 6 | 1,024 |  | 12 | 164 | 180,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21000000 | 7 | 1,024 |  | 12 | 164 | 180,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, MultiplicationCoreAir<32, 8> | 21000000 | 8 | 512 |  | 12 | 164 | 90,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21000000 | 4 | 1,024 |  | 12 | 241 | 259,072 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21000000 | 5 | 2,048 |  | 12 | 241 | 518,144 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21000000 | 6 | 2,048 |  | 12 | 241 | 518,144 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21000000 | 7 | 2,048 |  | 12 | 241 | 518,144 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapAdapterAir<2, 32, 32>, ShiftCoreAir<32, 8> | 21000000 | 8 | 2,048 |  | 12 | 241 | 518,144 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 10 | 2 |  | 12 | 124 | 272 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 4 | 8,192 |  | 12 | 124 | 1,114,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 5 | 32,768 |  | 12 | 124 | 4,456,448 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 6 | 16,384 |  | 12 | 124 | 2,228,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 7 | 16,384 |  | 12 | 124 | 2,228,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 8 | 16,384 |  | 12 | 124 | 2,228,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32HeapBranchAdapterAir<2, 32>, BranchEqualCoreAir<32> | 21000000 | 9 | 512 |  | 12 | 124 | 69,632 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21000000 | 0 | 1 |  | 12 | 166 | 178 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21000000 | 4 | 131,072 |  | 12 | 166 | 23,330,816 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21000000 | 5 | 1,024 |  | 12 | 166 | 182,272 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21000000 | 6 | 4,096 |  | 12 | 166 | 729,088 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21000000 | 7 | 2,048 |  | 12 | 166 | 364,544 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32IsEqualModAdapterAir<2, 1, 32, 32>, ModularIsEqualCoreAir<32, 4, 8> | 21000000 | 8 | 4,096 |  | 12 | 166 | 729,088 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 0 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 1 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 10 | 262,144 |  | 12 | 28 | 10,485,760 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 2 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 3 | 131,072 |  | 12 | 28 | 5,242,880 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 4 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 5 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 6 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 7 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 8 | 524,288 |  | 12 | 28 | 20,971,520 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32JalrAdapterAir, Rv32JalrCoreAir> | 21000000 | 9 | 262,144 |  | 12 | 28 | 10,485,760 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 0 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 1 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 10 | 32,768 |  | 12 | 36 | 1,572,864 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 2 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 3 | 262,144 |  | 12 | 36 | 12,582,912 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 4 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 5 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 6 | 2,097,152 |  | 12 | 36 | 100,663,296 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 7 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 8 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadSignExtendCoreAir<4, 8> | 21000000 | 9 | 1,048,576 |  | 12 | 36 | 50,331,648 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 0 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 1 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 10 | 1,048,576 |  | 12 | 41 | 55,574,528 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 2 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 3 | 4,194,304 |  | 12 | 41 | 222,298,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 4 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 5 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 6 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 7 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 8 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32LoadStoreAdapterAir, LoadStoreCoreAir<4> | 21000000 | 9 | 8,388,608 |  | 12 | 41 | 444,596,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21000000 | 4 | 64 |  | 12 | 59 | 4,544 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21000000 | 5 | 256 |  | 12 | 59 | 18,176 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21000000 | 6 | 256 |  | 12 | 59 | 18,176 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21000000 | 7 | 64 |  | 12 | 59 | 4,544 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21000000 | 8 | 128 |  | 12 | 59 | 9,088 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, DivRemCoreAir<4, 8> | 21000000 | 9 | 512 |  | 12 | 59 | 36,352 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 1 | 512 |  | 12 | 39 | 26,112 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 10 | 32 |  | 12 | 39 | 1,632 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 2 | 1,024 |  | 12 | 39 | 52,224 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 3 | 4,096 |  | 12 | 39 | 208,896 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 4 | 65,536 |  | 12 | 39 | 3,342,336 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 5 | 131,072 |  | 12 | 39 | 6,684,672 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 6 | 131,072 |  | 12 | 39 | 6,684,672 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 7 | 131,072 |  | 12 | 39 | 6,684,672 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 8 | 131,072 |  | 12 | 39 | 6,684,672 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MulHCoreAir<4, 8> | 21000000 | 9 | 16,384 |  | 12 | 39 | 835,584 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 0 | 256 |  | 12 | 31 | 11,008 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 1 | 1,024 |  | 12 | 31 | 44,032 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 10 | 8,192 |  | 12 | 31 | 352,256 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 2 | 4,096 |  | 12 | 31 | 176,128 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 3 | 16,384 |  | 12 | 31 | 704,512 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 4 | 262,144 |  | 12 | 31 | 11,272,192 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 5 | 262,144 |  | 12 | 31 | 11,272,192 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 6 | 262,144 |  | 12 | 31 | 11,272,192 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 7 | 524,288 |  | 12 | 31 | 22,544,384 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 8 | 262,144 |  | 12 | 31 | 11,272,192 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32MultAdapterAir, MultiplicationCoreAir<4, 8> | 21000000 | 9 | 65,536 |  | 12 | 31 | 2,818,048 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 0 | 262,144 |  | 12 | 20 | 8,388,608 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 1 | 262,144 |  | 12 | 20 | 8,388,608 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 10 | 131,072 |  | 12 | 20 | 4,194,304 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 2 | 262,144 |  | 12 | 20 | 8,388,608 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 3 | 65,536 |  | 12 | 20 | 2,097,152 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 4 | 262,144 |  | 12 | 20 | 8,388,608 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 5 | 65,536 |  | 12 | 20 | 2,097,152 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 6 | 65,536 |  | 12 | 20 | 2,097,152 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 7 | 131,072 |  | 12 | 20 | 4,194,304 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 8 | 131,072 |  | 12 | 20 | 4,194,304 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32RdWriteAdapterAir, Rv32AuipcCoreAir> | 21000000 | 9 | 131,072 |  | 12 | 20 | 4,194,304 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 0 | 1 |  | 12 | 547 | 559 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 4 | 65,536 |  | 12 | 547 | 36,634,624 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 5 | 256 |  | 12 | 547 | 143,104 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 6 | 2,048 |  | 12 | 547 | 1,144,832 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 7 | 512 |  | 12 | 547 | 286,208 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<1, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 8 | 2,048 |  | 12 | 547 | 1,144,832 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21000000 | 0 | 1 |  | 12 | 263 | 275 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21000000 | 4 | 1,024 |  | 12 | 263 | 281,600 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21000000 | 5 | 4 |  | 12 | 263 | 1,100 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21000000 | 6 | 32 |  | 12 | 263 | 8,800 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21000000 | 7 | 8 |  | 12 | 263 | 2,200 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 1, 1, 32, 32>, FieldExpressionCoreAir> | 21000000 | 8 | 32 |  | 12 | 263 | 8,800 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 0 | 1 |  | 12 | 625 | 637 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 4 | 32,768 |  | 12 | 625 | 20,873,216 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 5 | 256 |  | 12 | 625 | 163,072 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 6 | 1,024 |  | 12 | 625 | 652,288 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 7 | 512 |  | 12 | 625 | 326,144 | 
| reth.prove.block_21000000 | VmAirWrapper<Rv32VecHeapAdapterAir<2, 2, 2, 32, 32>, FieldExpressionCoreAir> | 21000000 | 8 | 1,024 |  | 12 | 625 | 652,288 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 0 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 1 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 10 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 2 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 3 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 4 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 5 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 6 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 7 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 8 | 2 | 1 | 12 | 5 | 34 | 
| reth.prove.block_21000000 | VmConnectorAir | 21000000 | 9 | 2 | 1 | 12 | 5 | 34 | 

| group | block_number | num_segments |
| --- | --- | --- |
| reth.prove.block_21000000 | 21000000 | 11 | 

| group | block_number | segment | trace_gen_time_ms | total_proof_time_ms | total_cycles | total_cells | sumcheck_prove_batch_ms | stark_prove_excluding_trace_time_ms | quotient_poly_compute_time_ms | quotient_poly_commit_time_ms | perm_trace_commit_time_ms | pcs_opening_time_ms | main_trace_commit_time_ms | main_cells_used | gkr_prove_batch_ms | gkr_generate_aux | gkr_gen_layers_ms | gkr_build_instances_ms | generate_perm_trace_time_ms | execute_time_ms | build_gkr_input_layer_ms |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| reth.prove.block_21000000 | 21000000 | 0 | 8,927 | 41,808 | 20,406,646 | 1,681,545,165 | 3,763 | 29,933 | 6,412 | 1,431 | 1,297 | 9,610 | 3,084 | 991,445,709 | 4,473 | 1,865 | 534 | 581 | 899 | 2,948 | 1,163 | 
| reth.prove.block_21000000 | 21000000 | 1 | 8,791 | 40,316 | 20,434,017 | 1,681,596,059 | 3,753 | 28,817 | 6,317 | 1,272 | 1,309 | 9,579 | 2,784 | 988,589,358 | 4,408 | 1,893 | 472 | 505 | 881 | 2,708 | 740 | 
| reth.prove.block_21000000 | 21000000 | 10 | 3,254 | 11,958 | 2,108,184 | 477,277,084 | 1,148 | 8,406 | 1,715 | 443 | 428 | 3,075 | 871 | 308,245,347 | 1,361 | 338 | 127 | 72 | 211 | 298 | 93 | 
| reth.prove.block_21000000 | 21000000 | 2 | 8,584 | 40,727 | 20,452,500 | 1,681,754,267 | 3,826 | 29,427 | 6,452 | 1,221 | 1,295 | 9,490 | 2,797 | 990,140,378 | 4,476 | 2,512 | 464 | 492 | 1,468 | 2,716 | 682 | 
| reth.prove.block_21000000 | 21000000 | 3 | 4,462 | 31,199 | 5,853,152 | 2,434,134,086 | 3,306 | 25,910 | 6,749 | 791 | 752 | 5,495 | 5,902 | 1,450,456,639 | 3,874 | 1,258 | 369 | 375 | 497 | 827 | 701 | 
| reth.prove.block_21000000 | 21000000 | 4 | 9,949 | 50,659 | 23,486,136 | 2,192,525,794 | 4,508 | 34,691 | 8,139 | 1,461 | 1,507 | 11,099 | 3,863 | 1,358,048,590 | 5,296 | 1,981 | 613 | 564 | 959 | 6,019 | 765 | 
| reth.prove.block_21000000 | 21000000 | 5 | 9,823 | 44,988 | 23,850,544 | 1,739,443,622 | 4,134 | 31,899 | 7,110 | 1,423 | 1,438 | 10,606 | 2,939 | 1,093,282,691 | 4,866 | 2,191 | 530 | 558 | 1,114 | 3,266 | 749 | 
| reth.prove.block_21000000 | 21000000 | 6 | 10,835 | 48,263 | 24,896,904 | 1,856,910,402 | 4,287 | 33,924 | 7,550 | 1,525 | 1,575 | 11,227 | 3,052 | 1,159,996,640 | 5,036 | 2,614 | 567 | 553 | 1,511 | 3,504 | 774 | 
| reth.prove.block_21000000 | 21000000 | 7 | 10,413 | 45,232 | 24,314,336 | 1,725,156,074 | 4,123 | 31,408 | 7,027 | 1,407 | 1,454 | 10,561 | 2,844 | 1,115,971,890 | 4,830 | 1,916 | 535 | 580 | 884 | 3,411 | 774 | 
| reth.prove.block_21000000 | 21000000 | 8 | 10,588 | 46,180 | 24,111,023 | 1,871,428,034 | 4,359 | 32,184 | 7,282 | 1,465 | 1,438 | 10,473 | 3,152 | 1,282,528,857 | 5,105 | 1,958 | 537 | 525 | 964 | 3,408 | 770 | 
| reth.prove.block_21000000 | 21000000 | 9 | 8,961 | 50,791 | 14,502,792 | 3,603,084,978 | 4,397 | 39,063 | 10,067 | 1,367 | 1,329 | 10,095 | 7,627 | 1,943,740,428 | 5,186 | 1,987 | 618 | 677 | 971 | 2,767 | 719 | 

| group | block_number | segment | trace_height_constraint | weighted_sum | threshold |
| --- | --- | --- | --- | --- | --- |
| reth.prove.block_21000000 | 21000000 | 0 | 0 | 49,807,902 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 1 | 141,035,676 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 2 | 24,903,951 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 3 | 166,202,506 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 6 | 56,361,113 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 8 | 1,024 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 0 | 9 | 448,666,860 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 0 | 49,810,440 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 1 | 141,042,778 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 2 | 24,905,220 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 3 | 166,208,606 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 6 | 56,361,610 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 8 | 8,192 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 1 | 9 | 448,691,534 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 0 | 6,668,362 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 1 | 20,070,680 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 2 | 3,334,181 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 3 | 23,445,764 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 4 | 3,407,872 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 5 | 1,310,720 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 6 | 9,273,378 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 8 | 33,024 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 10 | 9 | 71,082,925 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 0 | 49,817,608 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 1 | 141,064,282 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 2 | 24,908,804 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 3 | 166,230,110 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 6 | 56,362,122 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 8 | 24,576 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 2 | 9 | 448,762,190 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 0 | 19,570,696 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 1 | 103,800,832 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 2 | 9,785,348 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 3 | 112,713,732 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 6 | 89,198,592 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 8 | 98,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 3 | 9 | 344,997,904 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 0 | 52,798,084 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 1 | 170,270,592 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 2 | 26,399,042 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 3 | 236,365,188 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 6 | 77,454,464 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 8 | 1,589,760 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 4 | 9 | 574,707,530 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 0 | 53,497,408 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 1 | 158,818,004 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 2 | 26,748,704 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 3 | 188,050,016 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 6 | 63,141,188 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 8 | 2,164,736 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 5 | 9 | 502,250,456 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 0 | 58,725,220 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 1 | 170,345,248 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 2 | 29,362,610 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 3 | 203,713,380 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 6 | 65,770,336 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 8 | 2,131,968 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 6 | 9 | 539,879,162 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 0 | 53,072,124 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 1 | 157,245,224 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 2 | 26,536,062 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 3 | 186,677,820 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 6 | 61,880,072 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 8 | 3,179,008 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 7 | 9 | 498,420,710 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 0 | 52,653,668 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 1 | 160,140,064 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 2 | 26,326,834 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 3 | 190,370,404 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 4 | 4,194,304 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 5 | 2,097,152 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 6 | 68,669,024 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 8 | 2,114,560 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 8 | 9 | 510,104,954 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 0 | 44,993,556 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 1 | 177,619,968 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 2 | 22,496,778 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 3 | 198,710,276 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 4 | 7,340,032 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 5 | 3,145,728 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 6 | 120,228,352 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 7 |  | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 8 | 397,312 | 2,013,265,921 | 
| reth.prove.block_21000000 | 21000000 | 9 | 9 | 580,043,810 | 2,013,265,921 | 

</details>


Commit: https://github.com/axiom-crypto/openvm-reth-benchmark/commit/e7414245486c3f520c56b5969091c353678a904e

Max Segment Length: 8388508

Instance Type: m8g.24xlarge

Memory Allocator: jemalloc

[Benchmark Workflow](https://github.com/axiom-crypto/openvm-reth-benchmark/actions/runs/14459367615)
