.comment arachne-pnr 0.1+287+0 (git sha1 6701132, g++ 5.4.0-6ubuntu1~16.04.9 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000001111000000010
000100000000000000
000010000000100000
000000110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000010000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000010000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 0
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000001100000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000001110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000000000000000001000111000000000000000000
000000010000001001000011010011000000000000
111000000001001111100000001001100000000000
000000000000001011000010010001100000000100
110010100000000000000010001000000000000000
010000000000000000000100000101000000000000
000001000000000011100111001001000000000100
000000000000000000100000001111000000000000
000000000000001111000000000000000000000000
000000000110000011100011111101000000000000
000000000001001000000000000101100000000100
000000000000000111000000001001100000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
110000000000000000000000000001000000000000
010000000000000000000010000001101100000001
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 1
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000000011100000000000000000000000000000000000
000000001010000000000011000000000000000000000000000000
111000000000001000000000000111000000000001110001000000
000000000000000001000000000001101011000000110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101011000001000000100110000000
000000000000000000000000000001101100000000000000000100
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000001000000010110000000001000000001000000000
000000000000000101000110000000001001000000000000000000
110000000000000000000110010000001001001100111000000000
010000000000000000000010000000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000010000001001001100110000000000
000000000000000000000011000000001000110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000100000000
000000000000000000000000000001100000000001000000000000
010000000000000000000000001101000000000000000100000000
100000000000001101000000000101100000000001000000000001
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 1
000000000000000001000011100000000000000000
000000010010001111000010011111000000000000
111010000000000000000111100111100000000001
000001000000000000000100000011000000000000
110000000000000001000010000000000000000000
010000000000000000000100000001000000000000
000000000000000111100010000101000000000000
000000000000000000000000001001100000000100
000000000000001111000000010000000000000000
000000000000001011100011010011000000000000
000000000000000000000010001101000000000001
000000000100000000000100001001000000000000
000000000000000000000111000000000000000000
000000000000000000000000001001000000000000
010000000000000011100000000101100001000100
110000000000000000000000000001101101000000
.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 2
000000000000000101100000000001100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000110100000000000000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000100001010000000000000000000000000000001000000000
000001000000100000000000000000001101000000000000000000
000000000000000101100110100000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000010000000000000000001000000000
000000000000000101000010100000001111000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000100000000000000000000000000010000000000000
000000000001010001000000001011000000000000000000000000
000000000000010000000000000000000000000010000000000000
000000000000100000000000001111000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000011010111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000010000000000000
000000000000000000000011110001000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.ramt_tile 8 2
000000100000001000010000000000000000000000
000001011110001111000011101111000000000000
111000000000000000000000000101100000000001
000000010100000111000011111011100000000000
010100000000000011100000001000000000000000
010000000000000000000011001001000000000000
000000100000000111100111100001100000001000
000001000000000000000000001101000000000000
000001000000001000000111100000000000000000
000010100000000011000000000001000000000000
000000001100000111000000000101100000000001
000000000000001001100000001111000000000000
000000000000000000010110100000000000000000
000000000000000001000111100101000000000000
110000000000000000010000000011000001000010
010000001010000000000000000111001100000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000001000000
000000000001000011000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 2
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011100000000001000000000100
000000000000000000000000001101100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 2
000000000000000000000000000011100001001100110000000000
000000000001000000000011100000001000110011000000000000
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000001101000000000000000100100000
000000000000000000000000000101000000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 21 2
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000110001001100000000010000000000000
000000000000000000000010101001101000000000000000000000
010001000000000000000010101000000000000010000000000000
110000000000000000000100001001000000000000000000000000
000000100000000000000110001000000000000010000000000000
000000000000000000000010101001000000000000000000000000
000000000000000000000000001101100000000000010000000000
000000000000000000000010011101101101000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000001101100000000010000100000000
100000000000001001000000000111100000000000000000000000
.logic_tile 22 2
000000000000000000000110110001100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000100101100110010000000000000000001000000000
000000000001010000000010000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
001000000000000000000000000000000001000000001000000000
000000000000001011000000000000001000000000000000000000
000000000000000000000011100011000001000000001000000000
000000000000000111000000000000101001000000000000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
.logic_tile 23 2
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 2
000000000000001001000000001000000000000000
000000010000001111100011101001000000000000
111000000001000011000000010001000000000000
000000011010100111100011010001100000001000
110000000000000001000010000000000000000000
010000000000000000100010010001000000000000
000000000000000111000000001101000000000000
000000000000000000000000000001000000000001
000010000000000111100000011000000000000000
000001000000000000000011100101000000000000
000000000001000000000000000101000000000000
000000000000000111000010010011100000000100
000000000000000000000000001000000000000000
000000000000000001000000001011000000000000
110000100000000000000000000001100000000010
010001000110000000000000000111001011000000
.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 2
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111100001000000010000000110
000000000000000000000010001101001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101100110110111011100100000000000000000
000000000000000000000010101111111110000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 4 3
000000000000000001100110010001100001000000001000000000
000000000000010000000010000000001011000000000000000000
111000000000000001000110000000001000001100111100000000
010000000000000001000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000110000000001000001100111100000000
000000001000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100000000000001001001100110100000000
000000000000000001000000000000001100110011000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001001100110100000000
000000000000000000000000000000001001110011000000000000
.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 3
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001101000000000000010000
000000000000000011000000000000000001000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000001001000000000000101000000000000000000000
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000101110000000000000000000
000000000000001000000000010011100000000000001000000000
000000000000000101000011000000101110000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001010000000000000000000
.logic_tile 7 3
000000000000001000000000010000000000000010000000000000
000000000000001111000011100011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000001010000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000010000000000000
000000000000000011010100000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.ramb_tile 8 3
000100000000000000000000000000000000000000
000000010000001001000010000011000000000000
111000000000000000000111101111100000000000
000000000000001001000100001001000000000000
010100000000000000000010001000000000000000
010000000000000000000000000011000000000000
000000100000000000000000000011100000000001
000001000000000000000000001111100000000000
000000000000001000000111100000000000000000
000000001000001101000111101101000000000000
000000000000000111000111011111000000000001
000000000000000111100011111011100000000000
000010001010000000000111000000000000000000
000000000000000000000110011011000000000000
010000000000000111100000000001000001000000
010000000000000000000000001011001100000000
.logic_tile 9 3
000000000000000000000110100000000000000000000000000000
000000000110000000000110000000000000000000000000000000
000001000001000101100000001001000000000001000010000000
000000100000100000100000000001100000000000000000000000
000010100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000100000
000010000000000000000000001001000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 3
000001000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 12 3
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000010000000000010
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000011001100000000011000000000100
000000000000000000000010000011100000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000000001111000000000010001000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 20 3
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000001000000000000001100000000011000000000000
000000000001010111000000000001000000000010000000000100
110000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001101000000000011000001000000
000000000000000101000000000101100000000000000000000000
000001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000001011000000000010000000000000
.logic_tile 21 3
000000000000001011000010101001100000000010000000000000
000000000000000001100111100011100000000000000000000010
111000000000000011100111101001000000000011010010100000
000000000000001101100100000111101100000011000000000000
000000000010001101000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000001000000000000001001111000011110000000000
000000000000000001000000000101101110100011110000000000
000000000000000111000010100001101100111111000000000000
000000000000000000100100001101011010010111000000000000
000000000000001000000000001001011100101100000000000000
000000000000001001000010010101011000111100000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001100000000011000100000000
000000000000000101000000001001000000000010000000000000
.logic_tile 22 3
000000000000001011100000000001000000000001000000000000
000000000000000001000011000111000000000000000000000000
111010100000010001100000011001101011000011110001000000
000001000000101101000011110111101010100011110000000000
010000000000001001000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000001000000000101000000010000000000000000000000000000
000000100000001101000011110000000000000000000000000000
000000000000000001100000001111101101111010110000000000
000000000000000000100010000101101101111001110000000000
000000000000000001000010001001001011100000000000000000
000000000000000000100110011011001011110000000000000000
000000000000000001100000001001100000000001000000000000
000000000000000000100000000001000000000000000000100000
010000000000001000000000001011000000000001010100100000
100000000000000001000011110011101010000010010000000000
.logic_tile 23 3
000000000100000000000000001111100000000010000000000000
000000000000000000000000001101001100000011000000000000
111000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000001100000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000001000100000000000000010000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000101000001000010010100000000
000000000100000000000000001011001000000010100010000000
000010100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 3
000000000000011000000000010000000000000000
000000010000001011000011000101000000000000
111000000000000111100000000001000000000000
000000000100001001000000000011100000010000
010010101111000111100011100000000000000000
110000000000100000000000000011000000000000
000000000000000001000010001011100000000000
000000000000000000100100000111000000010000
000000000001001111000111100000000000000000
000000000110100011100100000001000000000000
000000000000001000000010001101100000000000
000000000000001111000000000001000000000000
000011000000000000000000001000000000000000
000010101110000000000000001101000000000000
110000000000100011100000000001100001000100
110000001010010111000000001011001101000000
.logic_tile 26 3
000000000000000111100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000
111000000001000000000000000000000000000000000000000000
000000001000110000000000000000000000000000000000000000
110010100000010000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000011000000011001000000000001000000000000
000000000000000000000011110011000000000000000000000001
000000000000000000000111101000000000000000000100000000
000010000000001011000100001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000100000000
100000100000000000000000000011000000000010000000100000
.logic_tile 27 3
000010100000001001100110010101000000000001000000000000
000001001100000011000010000101000000000000000001000000
111000000000001000000000000001100001001100110000000000
000000000000000001000010010000101010110011000000000000
010000000000000101000000000111000000000011000000000000
010000000000001101100000000001000000000010000000000000
000001000000001000000000001001100000000000100100000000
000000100000000001000000000111001001000001000000100000
000000000000000000000000001001000000000000000100000000
000000000000000000000000000011000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001000001101000000000000000000000000000000000000
.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000000001000000000000000000100000001
000010000000000000000000000011000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 4
000010100000001001000000000000000000000000001000000000
000010000000001111100000000000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000111000000000000001010000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000111000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000100000000000110100000000001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000011000100000000001000000000000000000000
000100000000000000000000000000000001000000001000000000
000010000000000000000000000000001100000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 7 4
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000000000000000000000000000000
000010100000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000001011101100000110100000000000
000000000000000011000000001011111100001111110000000100
000000000000000000000010000111101010000110100000000000
000000000000000000000000000001101110001111110000000100
.ramt_tile 8 4
000010000000001000000000001000000000000000
000000010000000011010000001011000000000000
111000000000000000000010011001100000000000
000000010000001001000111101011000000000001
010000000000000000000111100000000000000000
110000000000000000000111100111000000000000
000010100000000111100000001101100000000000
000000000000000000000000001001000000000000
000000000000000111100000001000000000000000
000000000000001001010000001001000000000000
000000000000000000000011110011000000001000
000000000000000001000111011101000000000000
000000000000000011100000001000000000000000
000000000000001001100000001111000000000000
110000000000000000000111000001000000010000
010000000000000000000000000111001100000000
.logic_tile 9 4
001000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000111001111001011000110100000000010
000000000001110000000100001001101100001111110000000000
000000000000000111110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000110000111001011000110100000000010
000000000000000000100100001001111100001111110000000000
000000000000000000000011001011100000000001000000000100
000000000000000000000100000111100000000000000000000000
000000000000000111000000000101100000000001000010000000
000000000000000000100000000011100000000000000000000000
.logic_tile 10 4
000001000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000001111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000011100000000000000001000000
000000000001000000000010000111101000000000010000000101
000000000000000000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100010000010000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
001000000000000000000010000001000001000001010000000000
000000000000010000000100001101001101000001100010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000000000100000000000001001000001000001010000000000
000010100000000000000000001111101101000001100010000010
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000110011000000011111000001000001010001000000
000000000001000000100011000101101100000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000010111100001000001010000000000
000000000000001111100010001001001101000001100000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010001001011010100000000000000
000000000000000000000010001011001100011000000000000100
000010100000000001000000000000000000000000000000000000
000001000000000001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000101011001010100000000000000
000000000010000111000000001101011100100100000000100000
.logic_tile 13 4
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 14 4
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000010
000000000000001111000000000001000000000010000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000001000011000100000010
000000000000000101000000000101001110000011010000000000
.logic_tile 15 4
000000001010000111100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000000000101100000000001100000100000
000000000000000000000011100111001001000001010000000000
000000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000001011100000000001010000000000
000000000000000000000011100101101101000001100000000000
000000000000000111100111101111000000000001010000000010
000000001010000000010000000111001011000001100000000000
000000000000001101100000001001011100010100000000000000
000000000000001111000011100001001001100100000000000010
000000000000000000000000000101100000000001010000100000
000001000000101011000000000111001111000001100000000000
.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001101000001000010100000000000
000010100000000000000000000101001101000001100000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 4
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 20 4
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000101100000
000000000000000000000000001011000000000010001000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 21 4
000000000000001011000010001001011001110100000000000000
000010100000000001100100000101111011110000000000000000
111000000000000101000011111001101101000011110000000000
000000000000000001000011100011001001100011110000000100
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000110100111111010001001000000000000
000000000000000000100110111111101001001010000000000000
000000000000001000000000001001001001010111110000000000
000000001110001011000000001001011101011011110000000000
000000000000000001100000001001011111000000110100000000
000000000000000000000010010001001011000001110000000001
000001000000000000000000010000000000000000000000000000
000010000000000000000010110000000000000000000000000000
010000000001000001100010100000000000000000000000000000
100100000000000000010100000000000000000000000000000000
.logic_tile 22 4
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001000000000001001000001000000000000000000
000000000000001011010011000101001110000000010000000001
000000000000001000000000000011011111001000000000000000
000000000000000101000000001111001000001100000000000001
000000000000001000000000000001101111110000000100000000
000000000000000011000011001011101100110001010000000100
010000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 23 4
000000000000000111000000011011000000000001010101000000
000010100000010111000011111011001100000010010000000000
111000000000001001100110001011100000000001010100000000
000000000000000011000000001101001110000010010000000000
010001000000001001100110000001000000000001010100000000
010000001100010001000000001101001100000010010000000000
000000000000000000000000011111100000000001010101000000
000000000000000000000010000001101110000010010000000000
000001000000001111100000010011100000000001010100000000
000110100000001001000010000101101100000010010000000100
000000000000000011100011111001100000000001010100000000
000000000000000111100011001001001110000010010000000001
000000000000001000000000000011100000000001010100000000
000000000000001001000000001011001100000010010000000000
000000000000000000000010000001000000000001010100000000
000000000000100000000100000101001110000010010000000000
.logic_tile 24 4
000000000000001001000010001001100001000000100000000000
000000000000001111100100001001101011000000000000000000
111000000000000000000111110001011011000110100000000010
000000000000001011000011101011001010001111110000000000
110000000000001001000010000011000000000001000000000000
110000000000001111100110011101000000000000000000000000
000000000000000001100110000001001101000110100000000000
000000000000001011100000001101001010001111110000000010
000001000000000111100111100000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000101100000000001001111000110100000000010
000000000000000000000000000001001010001111110000000000
000000000000000101100010000101011101000110100000000010
000000000000000000000000000101001000001111110000000000
010000000001010000000000000000000000000000000101000000
100000000000100000000000001001000000000010000000000000
.ramt_tile 25 4
000001000000001000000111110000000000000000
000010010000001111000110101011000000000000
111000000001000000000000001111100000000000
010000010000100111000011001011100000000000
010000000000000000000010000000000000000000
010000000000000000000100000001000000000000
000000000000000000000000000001100000001000
000000000000000000000000000011100000000000
000010100000000011100000000000000000000000
000001000000000111100011100011000000000000
000000000000000000000111101101000000000000
000000000100000111000110001111100000000000
000000000000000000000000001000000000000000
000000000000001001000000001011000000000000
010000000000000000000011100011100000000000
010000000000000000000011110111001001000000
.logic_tile 26 4
000000000000010001100111001101111001110011000000000000
000000000010000001000011000001101101000000000000000000
111000000000001101000111011101111101110011000000000000
000000000000001001000010000011001110000000000000000000
000000000000001111100110010000000000000000000000000000
000100000000001101000011100000000000000000000000000000
000000000000000111000110100001001111110011000000000000
000000000000000000010010011011101101000000000000000000
000000000000001011000010011001001110100000000000100000
000000000000001111000010101001001011000000000000000000
000000000000010101100110111011011010000110100000000010
000000000000100001000010101001011010001111110000000000
000001000000001011000000000001001100110011000000000000
000010101010000001100000001011101000000000000000000000
010000000100000000000111111101011110110000000100000100
000000000000011111000011101111011011110001010000000000
.logic_tile 27 4
000000000000000000000010101001001011000010000000000000
000000000000000000000010100101111011000000000000000000
111000000000001000000000010101011001000010000000000000
000001000000100101000010000111111011000000000000000000
010000000000000000000010011011000000000000000100000000
010000000000000000000110000001100000000001000000000000
000000000000001011100110001011100000000000000101000000
000000000000000101100011000101100000000001000000000000
000000000000000000000110111111100000000000000100000000
000000000000000000000010100001000000000001000000000100
001000000000000000000110111111100000000000000100000001
000001000000000000000010100101000000000001000000000000
000000000000001000000000001011100000000000000100000000
000000000000000011000000000001100000000001000000000000
011000000000001101100000001011000000000000000100000000
100000000010000101000000000101100000000001000000000000
.logic_tile 28 4
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000010000000010100000001011110011000000000000
000000000000000000000110000000001001001100111000000000
000000001010000000000100000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000000001001001100110000000000
000000000000001001000000000000001011110011000000000000
.logic_tile 29 4
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 4
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 4
000001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 5
000000000000000000
000000000000011000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000000000000011000000010010101000000000000001000000000
000000000000001111000011000000100000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001011000010000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001100000011000000000000001101000000000000000000
000000000000100000000000000000000001000000001000000000
000000000001010000000010010000001100000000000000000000
000000000000000000000110100000000000000000001000000000
000000000000001001000100000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 6 5
000100001101000000000000000000000000000000001000000000
000100000000000000000000000000001010000000000000010000
000000000000000000000000000000000001000000001000000000
000000001100000000000000000000001110000000000000000000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000100000000000000011110000000001000000001000000000
000001000000000000000011010000001100000000000000000000
000000000000001111000000000000000001000000001000000000
000000000000001011000000000000001111000000000000000000
001000100000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001111000000010000000000000000001000000000
000000000000000101100010100000001101000000000000000000
.logic_tile 7 5
000010000001110000000000000000000000000000000000000000
000000000001001111000000000000000000000000000000000000
000000000000100000000000000101000000000001000010000000
000000000001010000000000000011000000000000000000000000
000100000000000001000000001000000000000010000000100000
000000000000000000000000001011000000000000000000000000
000000001100000000000000001000000000000010000000100000
000000000000000000000000001011000000000000000000000000
000000000110000111000000000000000000000010000000100000
000000000000000000100000000001000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000000000000011000011000000000000000000000000000000
000000001011100000000000001000000000000010000000100000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 5
000000000000000000000000011000000000000000
000000010000000001000011110011000000000000
111110100000011001000111010001000000000000
010000000000001011100011010101000000000000
010000000000001001000111001000000000000000
010000000110001111100100001001000000000000
000000000000100000000010000101000000000000
000000000001000000000100001111000000001000
000000000000000111000000001000000000000000
000000000110000000100000001101000000000000
000000000000000000000000001101000000000010
000000000000001011000000001001100000000000
000001000001010111100000001000000000000000
000000100110000000100010000001000000000000
110000100000000111100000001111000000001000
110001000000000000100000000001001100000000
.logic_tile 9 5
000000000101010000000000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
000010000010000000000000010000000000000000000000000000
000001000010000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000001100000000001000000000100
000000000000000000000000000111100000000000000000000000
.logic_tile 10 5
000100000000000000000111101000000000000010000001000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000101100000000000100000100100
000000000000000000000000001001001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 11 5
000000000100100001100110001101100000000000000000000000
000010100001000111000000001001100000000001000000000000
000001000000001011100111011001000001000010100000000000
000000100000100001100110001111001010000010010000000000
000000100000001001100010001001100000000010010000000000
000000000000000001000100000101001111000001010000000000
000000100000000001100000000101000001000001010000000000
000000001000111001000010010011001011000001100000000000
000010001010000011000000000001111010001001000000000000
000000000000001001000000000111101011000101000000000000
000000000001010000000000000001100001000010100000000000
000010100100000000010011100001101011000010010000000000
000000000000000001000111001111100000000010100000000000
000000000000000000000100001011001100000010010000000000
000000100000011000000000000001101110110010100000000000
000001000000001101000010010101011001110000000000000000
.logic_tile 12 5
000000000000000000000111010011011011101011010000000000
000010000000000000000011101011001011001011010000000000
111000000001001001110110111101101101101100000000000000
000000001100000111000010001101101010110100000000000000
000000001110001111100010100101111111101011010000000000
000000000000001111000100001011111110011011010000000010
000000000000000001000011110001001111000100000000000000
000000001110001001000011100101101110001100000000000000
000000000000001111100011111011011001110000000000000000
000000000000000001000011101001101010010000000000000000
000000000001010000000000010011101010000010110000000000
000000000000100000000011000111101100000000110000000000
000000000000000001100110000001100001000001010000000000
000000000000000001000000001101101000000001100000000000
000000000000001001000000010111000000000011000100000010
000000000000000101000011001001100000000010000000000000
.logic_tile 13 5
000000001110000101000010000101101011001100000000000000
000000001010000001100100000001011011000100000001000000
000000000001000000000010100101011001101000000010000000
000000000000101101000110011011111100100100000000000000
000000000110000000000010110001001000101000000010000000
000000000000000000000111100111011111100100000000000000
000000000000000000000110000000000000000010000000000100
000000000000000111000010110111000000000000000000000000
000000000000000000000110101001101000101000000000000000
000000000000000000000000001111111111100100000000000000
000000000000000001000000011000000000000010000000000000
000000000000000000100010101111000000000000000000000000
000000000000001101100010001101101000101000000000000010
000000000000001011000100001011111111100100000000000000
000000000000001000000110111001111001101000000000000000
000000000000000101000011000111011100100100000000000000
.logic_tile 14 5
000000000000100001000010000111100000000000001000000000
000010000000001111000000000000001011000000000000000000
000000000000001000000010010011001001001100111000000000
000000000000000111000111010000001100110011000000000000
000000000000000000000111100001101000001100111000000000
000000000000000000000110000000101000110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000010001001001001100111000000000
000000000000001111000011110000001001110011000000000000
001000000000001001000111110011001001001100111010000000
000000000000000111000011010000101111110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101101110011000000000000
000011000110100000000000000001101000001100111000000000
000011000000011111000010000000001001110011000000000000
.logic_tile 15 5
000000000001001001000111101011011001101011000000100001
000000001100111011000110100101111011111111000000000000
111000000000000101000111000101001111101011010000000000
000001000000001111000011001101101111001011010001000000
000000000110000101010111111111000000000000110000000000
000000000000000001100111110001001111000001110001000100
000001000000000011000010110001001101000011110001000000
000000000000010000100010001101011001000011100000000000
001000001001010001000011010011111011110000000000000000
000000001110100000100111111001111001010000000000000000
000000000000001000000111100011100000000001010000000000
000000000000100011000110010001101100000001100000000000
000000000000101011100011001001011000101011010000000000
000000000001000111000100000011111000100011000000000000
000010101100000000000111101111101010111011110100000010
000000000000000000000111100001101010110011110000000000
.logic_tile 16 5
000000000000000000000110000101101101001100110000000000
000000000000000000000010000000101100110011000000000000
000000000000000000000000000101000001000011000000000000
000000000000000111000000000111101010000010000000000000
000000000000001001000110001101011101101000000000000000
000000000000000001000000000101001110100100000000000100
000000000000000001100000000101000000000000000000000000
000000000000000111000010001111000000000001000000000000
000000000110001111100011000011000000000001010000000100
000000000000000011100100000111101100000001100000000000
000010100000001011000000010011100001001100110000000000
000000000000000101000011000000101011110011000000000000
000000000000001111000000011001001110101011000000000000
000000000110000011000011010001101110111111000000000000
000000001100000001000000000001000000000000100000100000
000000000000000000100000000111101001000000000000000000
.logic_tile 17 5
000000000000000000000000010000000000000000000000000000
000010100100000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000010000000000000
000001000000000000000000001001000000000000000000000100
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 5
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000000000000000000000000000000000
000010100011010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 5
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000000000100100000
100000000000000000000010011111000000000010001000000000
.logic_tile 21 5
000010000000000000000111101000000000000010000000000000
000001000000000000000100000001000000000000000010000000
111000000000000101000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000011100000001011101101000011110000000000
110000000000000000000000000001101100100011110000000000
000100000000000000000000001000000000000000000100000100
000100000000001111000000001001000000000010000010000000
000000000000000001100000001111100000000000000100000000
000000000000000000000010010001100000000001000000100000
000000000000000000000000001001000000000000000100000000
000000000000000000000000001001100000000001000000000000
010000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000100011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100000001111011111000011110001000001
000000000000000000000000000011001000100011110000000000
.logic_tile 23 5
000000001110000011000011101011001110110000000100000000
000000000010000000100110101011001010110001010000000001
111000100000000000000000000000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000001101010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000111100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000101100000001001001111110000000101000000
000000000001011101000000001011001001110001010000000000
000000000000000000000000011101101101110000000100000000
000000000000000000000011011111001011110001010000000000
000000000000000000000000001001001110110000000100000000
000000000000001101010000001011101001110001010000000010
010000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 24 5
000000000000001000000000000000000000000000000100000000
000000000000001011000011000001000000000010000001000000
111000000000000000000000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
010000000100000000000000000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramb_tile 25 5
000000000000001111100000001000000000000000
000000010000000011100010011111000000000000
111010000000000001000000000011000000000000
000000000010000000100011000011100000000000
110000000001010000000000000000000000000000
110000000000000000000000000001000000000000
000000000001010111100010001001000000100000
000000000000000111000000000101100000000000
000000000000000111000000011000000000000000
000001000000000000100011000111000000000000
000000000000000000000010010011100000000000
000000000100000000000111110001100000000010
000010100000000000000010001000000000000000
000001000001010000000000001101000000000000
010010000000000011100111001001100001000000
110000000000000000000000000001101101000000
.logic_tile 26 5
000000000100000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000101000001
000000000110000000000000000001000000000010000000000000
010010100001010000000111100000000000000000000000000000
110000001100100000000100000000000000000000000000000000
001000000000000000000000000000000000000000000100000100
000000000010000000000000000011000000000010000001000000
000000000000010111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000100001000001000000000000000000000000000000000000
000001000100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000001000000000000000000100100010
100000000000000000000000000011000000000010000000000000
.logic_tile 27 5
000000000000001000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000001011100000000011010000000000
000000000000100000000000001011101000000011000000000001
000000000000000000000111010000000000000000000000000000
000000000000100000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 6
000001001000000111000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000101000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000000000000000000000001000111100000001000000
000000000000000000000000000000000000111100000000010000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000001000000000000010000110000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 6
000000000000000000000111000000001000111100000001000000
000000000000000000000010000000000000111100000000010000
111000000000000000000000000000000000000010000101000000
000000001100000000000000001001000000000000000000000000
010000000000100000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 6
000000000010000001100011100011000000000001000001000000
000000000000000000100000001011000000000000000000000000
000000000000000111000000010000000000000010000001000000
000000000000000000000011001001000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001111000000000111111001010000000010000000
000000000000000011000000000001011000110000000000000000
000000000110000111000000000011111011010000000000000100
000000000000000000000011011111001010110000000000000000
000010100000000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.ramt_tile 8 6
000000000010001000000000000000000000000000
000000110000001111000000001111000000000000
111000000000000000000000001011000000001000
000000010000000111000000000011100000000000
010000000000000011100011000000000000000000
110000000000000001100000000101000000000000
000000000001000000000111000001100000000000
000000000000100000000000000101000000000000
000000000010001111000000000000000000000000
000000000110000011100010000001000000000000
000000000000000111000000001111100000000000
000000000000001001100000001111000000000000
000010100000000000000011001000000000000000
000000000000010001000100001101000000000000
110000000000000111100000000011000000000001
010000000000000000100011100111001100000000
.logic_tile 9 6
000000000110000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000011111100000000000100000000100
000000001010000000000011000001101100000000110000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000000000001100000000001000000000000
000000000110000000000000000001100000000000000000000100
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011000101000000000000100000000000
000000000000000000000000001101001100000000110000000000
.logic_tile 10 6
000000000000000000000000001000000000000010000000000000
000010000000000000000000001001000000000000000000000100
000000000010010000000000010111100000000000000001000000
000000000000000000000011111011000000000011000000000100
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000011001000000000000010000000000100
000100000000000000000100001011000000000000000000000000
000000000000001001000000001111000000000000000000000000
000000000000001101000000000111100000000011000010000000
.logic_tile 11 6
000000000100010101000110010001000000000001010000100000
000000000000000001100010001001101111000001100000000010
000011100001011000000011111001100000000001010000000000
000000101000100001000010000101101111000001100000000010
000000000001110000000000000111000000000010100000000000
000000000001110000000000001011001110000010010000000000
000000000000001000000000010011100001000010100000000100
000000001000000001000010000011001100000010010000000000
000000000110000111000000010001100000000010100000000000
000000000000001111100011110001101110000010010000000000
000000000000001001000000000001100000000001010000000000
000000000000000111000000000001001111000001100000000000
000000000110001001000010000111100000000010100000000000
000000000000001011000010010011101110000010010000000000
001000000000000000000000011001000000000001010000000000
000000000001000000000011111101101111000001100000000000
.logic_tile 12 6
000000000000100000000111101011101010101000000000000010
000000000001010000000100000111001010100100000000000000
111010000000000101100110101000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000001111100000001111000001000001010010000000
000000001100001011100000000101001101000010010000000000
000000001111000101100110111101100000000001010000000000
000000001100000101000011010001101111000001100010000000
000000001100010000000000001000000000000010000000000000
000000001110000000000000000011000000000000000000000000
000100000000000101100000001111000000000001010001000000
000000000000001001000010001001101111000001100000000000
000000000000000111000110001000000000000010000000000000
000000001101001101000110001111000000000000000000000000
000000000110000111000010000111000001000011000100000010
000000000000000000000100001001001010000011010000000000
.logic_tile 13 6
000000001000000101100010010111100000000000001000000000
000000000000000111000011110000101000000000000000001000
000001000001011001000000000101001000001100111000000000
000010100000100101100011010000101000110011000000000000
000000100000010000000111000111001001001100111001000000
000100000000000000000011010000101001110011000000000000
000000000000000101000000010011101001001100111000000000
000000001010000000000010100000001011110011000000000000
000011100001000000000000000001101001001100111000000000
000010100000100000000000000000001010110011000000000000
000000000001010101100000000111001000001100111000000000
000000000000100001100000000000101011110011000000000000
000010100010000000000111100001001001001100111000000000
000101000000010000000010010000101000110011000000000000
000010000000000000000000010001001001001100111000000000
000001000000000000000010110000101100110011000000000000
.logic_tile 14 6
000000000000100111000111000101101001001100111000000000
000000000000000111000100000000101000110011000001010000
000000100000001001000011110011101001001100111000000000
000000000000000111100011110000001000110011000000000000
000010000000000000000111100001101001001100111010000000
000101000000000000000100000000101101110011000000000000
000000000001000000000000000111101000001100111001000000
000000000000000000000011100000001101110011000000000000
000001000000000000000111100111001001001100111000000000
000010000000000111000000000000001001110011000000000000
000010101010000001000000010001001001001100111000000000
000000000000001001000011010000001100110011000000000000
000100000000101000000000000001001000001100111000000000
000000001101001111000000000000101011110011000000000000
000000000000000001000000000011001000001100111000000000
000000000000000000000000000000001000110011000000100000
.logic_tile 15 6
000000000110000111000011110011011011010100000000000000
000001000000000111000010111111111100011000000000000100
000000000000000111100111110101111001001100000000000000
000000000110000000100010000001011000000100000000000000
000010100000000011000110000101011100101000000000000010
000000000001011011100011101011011100100100000000000000
000010100100000011000000001001000000000001010000000000
000000000000000111100010010101001011000001100000000000
000000000000001000000110010001111100101000000001000000
000000001110000011000010010101111100100100000000000000
000000000000000000000111111101000001000001010010000000
000010101001010111000011111111101110000001100010000000
000000000000010000000111100001001111101011010000000000
000010000000100111000110001001111101001011010000000000
000000000001110000000000010000000000000010000000100000
000000000001010111000010100111000000000000000000000000
.logic_tile 16 6
000000000000001001100110000101000000000001010000000000
000000000010001111000010010001101110000001100000000100
000000100000011011100000000001000001000001010000000000
000000000000101111100010100111101000000001100000000000
000000000000001111000110001101100001000010100000000000
000000000000001111000011000001101100000010010000000000
000000000101011000000000000101000001000001010000000000
000000000000001111000010100001001101000001100000000000
000000000000000000000000010001000000000001010000000000
000000000001000000000010001011101110000001100000000100
000000000000000000000010011011000001000010010000000000
000000000000000001000011000101101111000010100000000100
000000000000000001000000001001000001000001100000000000
000000000000001011100000001001001100000001010000000000
000010100000000000000000000101011101010100000000000000
000000000000000000000010010101111111011000000000000000
.logic_tile 17 6
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000101000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 19 6
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000101110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000101111111001110100000000000
000000000000000111000011000111001011001111110000100000
001000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000101001100011010000000000000000000000000000
000000000000000000000000000101111101001110100000000000
000000000000000000000000000001001000001111110000000001
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000101111101001110100000000010
000000000000000101000000001101001001001111110000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 21 6
000000000000001000000000001000000000000000000100000000
000000000000001111000000000011000000000010000000000000
111000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 22 6
000000000000000000000000001001100001000000000000100000
000000000000001001000000000101001001000000010001000011
000010100000000001100111000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000
000000100000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000001001100000000001000000000000
000000000000000000000000001001000000000000000000100010
000000000000000000000000000001000001000000100000000000
000000000000000000000000000101001001000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
110000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 6
000000001110000000000000000001100000000001000001000000
000000000000000001000000001101000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010000110100000000001
000000001110100000000000001101011110001111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000111010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 6
000000000000000011100000000000000000000000
000000010000000111100011101001000000000000
111000000000001000000010001001100000000000
000000010000000111000111101001100000010000
010000100000000111000011001000000000000000
110001000000000000000010010001000000000000
000000000000010000000000000011000000000000
000000000000100000000000000001000000000000
000000000000100111100000000000000000000000
000000000001001001000000000001000000000000
000000000000010000000000010011100000000000
000000000000000111000011100011100000000010
000000000000000000000010000000000000000000
000000000000000001000100001111000000000000
110010000000010000000000000101000000000001
010000000000000000000000000111001011000000
.logic_tile 26 6
000000000000001001000110110001001000000110100010000000
000000000000001011100011011001011000001111110000000000
111000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
110010000000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000100000100000000000001011001110000110100000000010
000001000001000000000000001001101010001111110000000000
000000000000000001100000001000000000000000000100100000
000000000000000000100000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 6
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001000111100000011011111110101011110100000000
000000000000100000100011010101011100100111111000000000
010100000000000001100111010111111100101011110100000000
110000000000000000000110000101101110100111111000000000
000000000000001001100011101101111110101011110100000000
000000000000000001000000000001111100100111111000000000
000000000000001011100110001001011100101011110100000000
000000000000000011000000001011101110100111111000000000
000000000000000001000000010011011110101011110100000000
000000000110000111000011111101011100100111111000000000
000000000001001011100000001111011100101011110100000000
000000000000100111000000000101001110100111111000000000
010000000000000000000010000001111110101011110100000000
100000000000000000000010001011111100100111111001000000
.logic_tile 28 6
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 7
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 7
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 7
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000100000
000000000010000000000000000000000000000010000000000000
000000000001010000000000000101000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 7
000001000110001000010000000000000000000000000000000000
000000001010001111000000000000000000000000000000000000
000000000000100001100000001000000000000010000000100000
000000000001010000100010011011000000000000000000000000
000000000000000001000000001101101100000110100010000000
000000000000000000110000001001101100001111110000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000011010000000000000000000000000000
000010101010000001000000000001100000000001000010000000
000001000000101001110000000011000000000000000000000000
000000000001010111000111001001000000000010100001000000
000000000000100000000000000011001111000010010000000000
000110100110000000000000010000000000000010000000000001
000001100000000000000011110101000000000000000000000000
000000001111000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramb_tile 8 7
000001001000000111100000010000000000000000
000010110000000001110011100011000000000000
111000000000000000000000000111100000010000
000000000000000000000011000001000000000000
010000000000000000000000001000000000000000
010000000000010000000000000011000000000000
000000000001010001000010001001100000000000
000000000000000011100000000011100000010000
000100000000100111000111001000000000000000
000100100000011011100100001101000000000000
001100000000001001000000000111000000000000
000100000000001011100011101011100000000000
000000100000000000000111001000000000000000
000010100000010000000000001011000000000000
010100000000000111100000001001000000000000
110100000000000000100000000101001100000000
.logic_tile 9 7
000000000000000111100011100000000000000000000000000000
000001000010000001000000000000000000000000000000000000
000000000000000111100010010000000000000000000000000000
000000000110000000000111110000000000000000000000000000
000000000000010011100000010011011010000000000000000010
000010100000100000100010110101111110100000000000000000
000010100001001000000010111000000000000010000000000000
000000000000001011000010000011000000000000000001000000
000000001010000000000011100000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000010000001011001000000001101111100000000000000000000
000001000001011111100000001001101001100000000000000100
000001000000000101100000000101011001000110100000000000
000010100001000000100000000001101001001111110000000000
001000000000000000000000000001100001000000100000000000
000000000110000000000000000001101010000000110000100000
.logic_tile 10 7
000001000110000000010111010101001101110011000000000000
000000000000000000000010001111101101000000000000000000
111000001010011000000010110000000000000000000000000000
000000000010100111000011110000000000000000000000000000
110000100000001000000110011001000000000000000001000000
010001000000100001000011111111100000000011000000000000
001000000000000000000000001111011001110011000000000000
000000000000000000000000001011001100000000000000000000
000000001100000011000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001100000001010111100010011001001010010000000000000000
000100000000100000000111001001111010000000000000000000
000000000010100111010011101000000000000000000110000000
000000000000010000100100001001000000000010000000000010
000000000000000000000111100000000000000000000000000000
000000001000100000000100000000000000000000000000000000
.logic_tile 11 7
000101001000000000000110011001000001000001010000100000
000010000000000000000011111001101100000001100000000000
000100100000100000000000010101100001000010100000000000
000000000000010000000010001011101010000010010000000000
000011000001000001100000000000000000000010000000000000
000011000100000000000011000111000000000000000000000010
000001001101010000000111100001000001000010100000000000
000010100000100001000100000011101010000010010000000000
000000001000100001000010000001000001000001010000000010
000010000001010001110010010101101100000010010000000010
000110000001001000000000000000000000000010000000100000
000100000000100111000000000111000000000000000000000000
000000000000001011000000000111000000000010100000000000
000000001100001111100011111011101100000010010000000000
000000000000011000010000000001100001000001010000000000
000000000000000111000000001101101110000001100000000010
.logic_tile 12 7
000000001111010111000111110001001111101011010000000000
000000001101110000000111000111101010001011010010000000
000010100000101011000011100000000000000010000000000000
000001000001001011000000000111000000000000000000000000
000010100000100011100000001001100000000001010010000000
000001000111000000000000000001001010000001100010000000
000000000000001111100011101011011101101000000000000000
000010100000000111100000000111101001100100000000000100
000001000100011000000000010000000000000010000000000000
000000100010000111000010101001000000000000000000000000
000000000000001111000110100000000000000010000000000000
000001000000001011000000000001000000000000000000000000
000000001010110111100000000011111101101000000000000100
000000000000001111000000000011101011100100000000000000
000000000000000000000000001000000000000010000000000000
000000000000001001000000000101000000000000000000000000
.logic_tile 13 7
000000000000001101100010000111101000001100111000000000
000000000000001111000000000000101011110011000010010000
000000000010000011110110100101001001001100111000000000
000000000001011111100011010000001001110011000001000000
000001000100000111000110100001001001001100111000000000
000000001100100000000100000000101010110011000000000000
000000001010001101100000010001101001001100111000000000
000000000000000101000011100000001011110011000000000001
000001100000001000000011100011001000001100111000100000
000001001100100111000000000000101000110011000000000000
000100000001000000000000000011001000001100111010000000
000100001110000000000000000000001000110011000000000000
000000000001010000000000000001101001001100111010000000
000000000000000000000000000000001001110011000000000000
000000000000010000000111100111101001001100111000000000
000000000000000000000111000000101010110011000000000000
.logic_tile 14 7
000010000000100111000111100111001000001100111000000000
000000001100010001000111100000101111110011000000010000
000100000000000000000000000111101000001100111000000001
000000001110000000000000000000001110110011000000000000
000001000000010000000000000011101000001100111000000000
000000001110010000000000000000101001110011000000100000
000000000001100000000000000011001000001100111000000001
000000000001010000000000000000101001110011000000000000
000000100001000000000011100011001001001100111001000000
000011100001010111000011110000101100110011000000000000
000000000000001111000010000001001000001100111000000001
000000000000011011000010010000001000110011000000000000
000001000000011000000111100111101001001100111000000000
000000000000100011010010010000001101110011000000100000
000001000000000111100000000011001001001100111000000100
000000100000000001000000000000001100110011000000000000
.logic_tile 15 7
000000000000011111000000011101111111101000000000000000
000010001010101111000011000011011010100100000000000000
111000000001011111000011111001011111101000000000000000
000000000000000001000110000011111101100100000000000000
000110000000001000000000011001111111101000000000000010
000001001010001111000011011011111010100100000000000000
000000000000000011100011000000000000000010000000000000
000000001010001011100100001011000000000000000001000000
000010000111000001100010000001001111001100000000000000
000001100000000000000010010001011001000100000000000000
000010100000001001100110110101111110001100000000000000
000001001000001001100110010101101100000100000000000000
000010000000000001100000010101011111101000000000000000
000011101100000000110010100111111010100100000000000000
000000100000101111100010001011011001111011110100000000
000001000001010101000010000111101000110011110000100000
.logic_tile 16 7
000011100000000001100111100000000000000010000001000000
000001100110000001000110011101000000000000000000000000
111000000001011101000010110111111000101011010000000000
000000001000101011000011000011011010011011010000000000
000100001010000000000111010001011010101011010000000000
000000001100001001000011010111101001001011010000000000
000000000000001101100010000001000000000001000000000000
000000000000001111000110101101001001000011000000000000
000010100000000111100110010101100001000010010000000000
000000001010000111000011010011101011000010100010000000
000100000000000111100000000001100000000000100000000000
000101000000010111000000001011001000000000000000000100
000000101000000111100010001011111110101000000000000000
000001000100000000000100000011011111100100000000000000
001000000000000111000000011011011011111011110100000100
000000000000000000100011010001101001110011110000000000
.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000110000000000011100000000000000000000000000000
111000000000001001000000010000000000000000000000000000
000000000100001101100010100000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000001001100010010000000000000000000000000000
000000000001000000000000000001100001000010000001000010
000001000000110000000000001101001000000000000000100001
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000101011000000010110000000000
000000000110010000000000001111011010000000110000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010100000001000000000001000000000000000000101000010
000000000110000011000000000111000000000010000000000000
.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000001000000000000001000000000000000000101000000
010001001000000000000000000111000000000010000000000000
110000000000001000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010000000000000000000000000000000000100100000
000001000010000000000000000101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
001000000001011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 19 7
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000100000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 7
000000000000000000000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000011000000010111100000000000000000000000000000000000
000010100000000000110000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101000000010000000000000
000000100000000000000000000011011000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 23 7
000011100100000000000000000000000000000000000000000000
000001101000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 7
000000000000001001000010000001001000001110100000000100
000000000000000111000111100001011011001111110000000000
111001000000000000000000000000000000000000000000000000
000001000000010000010000000000000000000000000000000000
010000000100000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 7
000010000001000000000111100000000000000000
000011010000001111000110010001000000000000
111010000000000000000000000101000000000000
000001000000001001000000000011000000100000
110000000001000111100000000000000000000000
010000001010100000010000000011000000000000
000000000001010011100010001011100000000000
000000001110100001000100000111000000000100
000000000000001111000000011000000000000000
000000000100000011100011010101000000000000
000010100001111000000010000001100000000000
000010000001111111000000001001000000100000
000010100000000000000000001000000000000000
000000000000100000000000001101000000000000
111000000001010011100000001001000001000001
110000000000000111000000000101101101000000
.logic_tile 26 7
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000001000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000111000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000100000000010000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
111000000001011000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110010000000000000000010111011000000000000000000000000
010000000000000000000110000001000000000001000000000100
000000100000001000000000001011101111101011110100000000
000000000000001011000010101101001010100111111000000000
000010100000000111100000000000000000000000000000000000
000001000000000000100011100000000000000000000000000000
000000000000000000000000001001000000000011000100000000
000000000000000001000000000101101100000011010000000000
000000000000000111100110000101000000000011000100000000
000000000000000000100000001101100000000010000000000000
010000000000000000000000001111000000000011000100100000
100000000100000000000000000101101100000011011000000000
.logic_tile 28 7
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000100000001110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 8
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 5 8
000100000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 6 8
001000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000100
000000000010000000000000000011000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000001011000000000000000000000100
000000000001100000000000000000000000000000000000000000
000010001000010000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001010000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 7 8
000100000001011000000011001000000000000010000000000010
000100000000100111000000000001000000000000000000000000
000000000000000000000000000000000000000010000001000000
000000001110000111000000001011000000000000000000000000
000001001000100001000010000000000000000000000000000000
000010100001000000000010000000000000000000000000000000
000100000000000000010000001101001011000110100001000000
000000000000000000000000000011011101001111110000000000
000000000000000000010111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000100000000010101000010000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000010000000000000000000000000000000000
000100000000000000000000000001001100000110100010000000
000100000000000000010000001101001001001111110000000000
.ramt_tile 8 8
000010000001101000000000001000000000000000
000010010000101111000010001111000000000000
111001000000000000000000001101000000100000
000010010100001001000011111011000000000000
011000001110000001000000000000000000000000
010000000000001001100000000111000000000000
000000000000000111100000000101100000001000
000000000000000000000011100101000000000000
000001001010000000010111100000000000000000
000010100000000000000000000001000000000000
000000000000000001000011101001100000000010
000000000000000001100100001101000000000000
001000001000000011100111000000000000000000
000000000000000000000100001111000000000000
110000000000000000010011001001100000000000
010000010000000000000000000011101101000000
.logic_tile 9 8
000000000000000111000111000001011101000110100000000000
000000001000000000000111010101011011001111110000000100
000000101100000011100011000101101100000010000000000010
000000000001000000000011101011101001000011000000000000
000000000000000111100111000000000000000000000000000000
000000000001010000100011100000000000000000000000000000
000000000000000000000011011001001011000000000000000010
000000000000000000000011011101111111100000000000000000
000010000000000011000111000001100000000001000000000010
000001000000000111000000001111000000000000000000000000
000000101000000001100111100000000000000000000000000000
000000001110000000100100000000000000000000000000000000
000000001000000011000011101011011101000110100000000000
000000000000000000000100001001001011001111110000000000
000010100000000000000110010111011111000110100000000000
000000000010000000000110001101011001001111110000000100
.logic_tile 10 8
000100000000001111000110010011100000000000000001000000
000000001100001111000011010101100000000011000000000000
000000000000001001100000000011011011000100000000000000
010100000010101011000000001001001100100000000000000000
000000000010000111100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000100000000101000000001011100000000000000000000000
000001000000000000000000000111100000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010001000001001000010000001011001110011000000000000
000001000000001011100011100001001111000000000000000000
000000000000000000000000000101011001000100000000000000
000000000000000000000000001001001100100000000000000000
000000000001000000010000000000000000000000000000000000
000000011101010001000010000000000000000000000000000000
.logic_tile 11 8
000000000000001000000110110001001101001100000000000000
000000000110011111000011000011111010000100000000000000
000101000000000011100010010001011011101100000000000000
000000000000000000000111000111011100110100000000000000
000000000001111000000000000000000000000010000001000000
000000000000011111000000001001000000000000000000000000
000000000000000111110110001011001111101011010000000000
000000000000000000100000001001111101001011010000000000
000000100001010000000110001000000000000010000000100000
000001000000100111000011100111000000000000000000000000
000000000001100111000011001000000000000010000000000000
000000000001110000100000000001000000000000000010000000
000001000000010000000010001000000000000010000000000000
000000100000100111000100001001000000000000000010000000
000000101100000111000000001011011110101011010000000000
000000000000000000100000001001101010001011010000000000
.logic_tile 12 8
000111000000000101100010001011001110101000000000000000
000100100010000000000110001001101010100100000001000000
111000001010000111100010011000000000000010000000000000
000000000010000000000111100011000000000000000000000000
000001000000101111100111110011001110101000000000000000
000010001110010101100111111101001010100100000000000000
000000000000001000000000001000000000000010000000000000
000000000100000001000000001001000000000000000000000000
000000000100000101100110111001000000000000110000000000
000000000000000000000010001011101001000000100000000000
000000000000101011000000000011101111101000000000000000
000000000001010101110010011111001000100100000000000000
000000000111011011100000001101001010110011110100000100
000010100000001011000010011011101001010011110000000000
000000000000000000000000001011000000000011010100100000
000010110000000000000000000101101000000011110000000000
.logic_tile 13 8
000000100000000001000110100111001001001100111001000000
000001000000000111000011100000101001110011000000010000
000010100111010011100000000001001001001100111000000000
000001000000000000100011010000001010110011000000000000
000001000000000101100000000001101000001100111000000000
000010101100000000000010000000001101110011000000000100
000000100000000000000000010001001000001100111000000000
000000000000001011000011000000101011110011000000000000
000010100100100000000000010001001000001100111000000000
000000000000001001000011100000001010110011000000000000
000000000010000000000000000111001001001100111000000000
000000000000001101000000000000001110110011000000000010
000001000000000111100000000101101001001100111000000010
000000000000000000100010010000101100110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000111000000000000001001110011000001000000
.logic_tile 14 8
000000000101000000000010010101101001001100111000000000
000000000000000000000111110000101101110011000000010000
000000100000000111100111000011001000001100111000000000
000101000000000111100100000000101100110011000000000000
000010100000100001000000000011101000001100111000000000
000101001101010000100000000000101001110011000000000000
000001000000100000000000010001101001001100111000000000
000110000001000000000011100000001000110011000000000000
000000001000000111000000010111001000001100111000000000
000000001010000000100011100000101111110011000000000000
000001001100001111000011100111001001001100111000000000
000010000000000011100110010000001100110011000000000000
000100001110000001000011100001101000001100111000000000
000000000000000000000110010000101010110011000000000000
000010101110000000000000000011101000001100110000000000
000010110000100000000000000000001001110011000000000000
.logic_tile 15 8
000000100000011101100110001111000000000000010000000001
000001000000101111100010001111101101000000110000000000
111011000000000011100111111101000001000010100000000000
000000000100000011100110001111001100000010010000000010
000100000000011001000010001000000000000010000010000000
000000000010100011100100000011000000000000000000000000
000000001110011011100111111001001010101000000000000000
000010000000100001100111011101011010100100000000000000
000000000000000000000000000001101001000011010000000000
000000000000000111000010100011111010000010110000000000
000001100101010001010111000001101010101000000000000000
000001000000101001100100000111011010100100000000000000
000000000000001000010000010011111001101011010000000000
000000100000001001000010111001101011001011010000000000
000000100000000000000011110001100001000011110110000000
000000010000000000000011010001101010000011100000000000
.logic_tile 16 8
000000000000001001000010001101000000000000010010000000
000010000000000011000110111011101001000000110000000000
000000001101010111000111000101101110000100000000000000
000001000000100000100011110001001110001100000000000000
000000000000001000000010010001100001000010100000100000
000000000001001011000111001101001110000010010000000000
000000000010000101000000000011000000000000000000100000
000000000000000000100000001111000000000001000000000101
000001000000001000000000010001100001000010100000000100
000010001110001011000011111011101110000010010000000010
000010000000000111100000000001000000000000110001000000
000001000000010000100010011111001001000000100000000000
001000000000011101100000001011100001000010100000000010
000000001110101001000010011001001110000010010000000000
000000000000100011100000000001001100010100000000000000
000001010001010000100000000101001111011000000000000100
.logic_tile 17 8
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000001101000000000011011010101100000000000000
000000000000000001000000000111111100110100000000000000
000000000000000000000000001011111111101011010000000000
000000000000001101000000000011001101001011010000000000
000000000000000000000110000001100001000000000000000001
000000000000000000000000000101001000000000010000000000
000010000000000111100111011111001111101011010000000000
000000000110000000000111000011011111011011010000000000
000000000000000001000010000011101001101100000010000000
000000000000000001000110000111111110110100000000000000
000000000000000111100010000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000001010001000000111001111001110101011010000000000
000101010000001011010000001011101101001011010000000000
.logic_tile 18 8
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000010
010000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000101100000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 22 8
000000000110000000000010001001101001101100000000000001
000000000000000000000000000001011001111100000000000000
000000000000000011000110001101100001000000010000000100
000000000000001011100010101101101100000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000011100111001101100001000000000001000010
000000010000000000100100000011101011000000010000000100
000000000000000000000000001001100001000000010000000010
000000000000000000000000001001101110000000000010000000
000000000000000011100000001001100001000010000000000000
000000010000000000100000001011001000000000000000000000
.logic_tile 23 8
000010100000000000000000000000000000000000000101000000
000000000000000111000000000001000000000010000000000001
111000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 24 8
000000000100001011100111000001001101000110100000000000
000000100100000101000010001001001101001111110000000000
111000000000000011100010000001001100010000000000000010
000000000000001011000100000111001001110000000000000000
000000000001101011100111100101001110010000000000000000
000000000001110101000100000111011111110000000000000100
000000000000011001000000011001011101010000000000000010
000000000000101101000010001011001100110000000000000000
000010000000001011100010001001011010010000000000100000
000001001100000001000111111111011111110000000000000000
000000000000001001100011101101011011000110100000000000
000000010000001101000110011001001110001111110000000000
000000000000001001000111100001101101000110100000000000
000000000000001111100111001011011000001111110000000000
010000000000000000000010101101000000000000000100000000
100000010000001001000000000101100000000001000000100000
.ramt_tile 25 8
000010000000001000000000001000000000000000
000000010000001111000011100111000000000000
111000000001000000000000001001000000000000
000000010000000111000010010111100000100000
110000000000100000000000000000000000000000
010000000001010000000000000001000000000000
000000000000100000000000000011000000100000
000000000000010000000011010011000000000000
000000001100000011100111111000000000000000
000000100000000001100010101111000000000000
000000000000001000000010000001100000100000
000000000000001011000100001011100000000000
000001000000000000000010000000000000000000
000010100000000000000000001111000000000000
010000000000001011100111001011100001010000
010000010000000111100100001011001011000000
.logic_tile 26 8
000000000001011011000111111111101010001100000001000000
000000001100101111000111110101011110001101010000000000
000000000000101111000011010101101100010000000000000010
000000000001001111000011010001111001110000000000000000
000000000000000000000000000011100000000001000000000000
000000000000000000000011001111100000000000000000000000
000000000001000111100011010000000000000000000000000000
000000001010101011100010000000000000000000000000000000
000000000000001111000000010001111010010000000000000010
000000011110011011100010110001111001110000000000000000
000000000001000000000010000101111001010000000000000000
000000010000000000000000001111101010110000000000000100
000000010000000011000011011011011000000110100000000000
000000000000000000100011011001001100001111110000000000
000100000001001000000000000000000000000000000000000000
000100010000101111000000000000000000000000000000000000
.logic_tile 27 8
000000000000000000000000000011100000000000001000000000
000000000100000000000010110000100000000000000000001000
111000000000000101000110000101100001000000001000000000
000000000000000000000010100000101100000000000000000000
010000100000000000000000000001101000001100111000000000
010001000000000000000000000000001111110011000000000000
000000000000000000000110000001101001001100110000000000
000000001110000000000000000000101100110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010001000010001101111001000010000001000000
000010110000000000000100001011111000000000000010000001
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000001000000000000010000100000000
100001010000010000000000001001000000000000000000000000
.logic_tile 28 8
000010000100001111000000010111000001000000000000000000
000001000110000011000011000011001100000000010000000000
111000000000000000000000010011100001000000000000000000
000000000000000000000010001101101111000000010000000000
010000000000001001100110001101111111000010000000000000
010000000000000001000010111101001001000000000000100000
000000000000001000000110000011100001000000000000000000
000000000000001111000000001101101101000000010000000000
000000000000000011000000000011100000000001110100000000
000000000000001001100000000111001011000000110000000000
000000000000001111000110100000000000000000000000000000
000000010000000101000011100000000000000000000000000000
000000000100000011000000000001000000000001110100000000
000000000000000111100000000111001010000000110000000000
000000000000001000000000010001000000000001110100000000
000000010110000001000010100011001010000000110000000000
.logic_tile 29 8
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000110100111100000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000000111000000000011101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000000000000010111101000001100111000000000
000000000000000000000010100000101000110011000000100000
000000000000000000000111000001101000001100111000000000
000000000000000000000100000000101010110011000000000000
000000000000100000000110110011101000001100111000000000
000000000001010000000010100000101000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000000011100111000001101000001100111000000000
000000000000000000100100000000001000110011000000000000
.logic_tile 30 8
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101100000000011100001000000000000000000
000000000000000000000000000011101000000000010000000000
110000000000000001100011110000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000011101011000000010000000000
000000000000010111000000010000000000000000000000000000
000000000000100000100011100000000000000000000000000000
000000000000000111000000010000000000000000000000000000
000000001110000000000010110000000000000000000000000000
000000000000000000000000001111000000000001110100000000
000000000000000111000000000111001010000000110001000000
000000000000000111000000001101000000000001110100000000
000000010000000000000000000011101001000000110000100000
.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 8
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000010000001100000
000000000000000000000000000000000000000000000000000010
001001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 6 9
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 7 9
000000001000100001000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000011010000000000000011101101110011000000000000
000000000000100000000000000011001101000000000000000000
000100100000000001100000001000000000000010000001000000
000001000010000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000011110000000000000000000000000000000000
000000001000001011000000000000000000000000000000000000
000001000001001000000111000000000000000000000000000000
000010000000101111000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000100001000000000111001011000100000001000000
000011111111010000100011000001001111100000000000000000
.ramb_tile 8 9
000000000000100001000111110000000000000000
000000010110010000000011011001000000000000
111000000000001000000111101011000000000001
000010100000001011000111101001000000000000
110000000000000000010011101000000000000000
110001000001010000000100000001000000000000
000000000000000000000010001011000000000000
000000000000000000000100000011100000001000
000000001010100111000000001000000000000000
000000000001001001100010011101000000000000
001000000000001001000000000101000000000000
000000000001010111000000001001100000000000
000000000110000111100010001000000000000000
000010000110110000100100001001000000000000
110110100000000000000000000111000000000000
010101010000000000010000000001001100010000
.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000100010000010000000101111011010000000000000010
000001000000000000000000001101011110110000000000000000
000000001010000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000111100110000000000000000000000000000000
000000001010110000100000000000000000000000000000000000
000011101000000000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000000000001000000000011100000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000100000001000000000110000001011111000110100000000000
000000010000000111000100001111111101001111110000000000
.logic_tile 10 9
000010100000000000000000001101101111110011000000000000
000011100010000101000011101011001100000000000000000000
000000000000001011000110000001101011100000000000000001
000000001100000001000011101111001001000000000000000000
000000000000000101000010111111100000000000000001000000
000000001100000111000110001001000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000100000001000000000000101011000000100000000000000
000001000000000001000000000001001001100000000000000000
000000000000000000010000001000000000000010000000000000
000000010000100001000011101111000000000000000000100000
000001000000000000000000010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000000000000000101001101010000000000000000
000000010000001111000011011101101011000000000000000000
.logic_tile 11 9
001010001000100111000111001101101111110011000000000000
000000001011001001000010001111011000000000000000000000
111000000001010001100000011101011110110011000000000000
000100100000101111000010000111001011000000000000000000
010000000010100011100000001001101101000000000000000000
010000000001010011000011101001001010100000000000000000
000000001010000101000011100000000000000010000010000000
000000000110001001100011101001000000000000000000000000
000000001100001001100000000001000000000000000011000000
000000000000000001010000000001000000000011000000000000
000110001111001111000010000101101101000100000000000000
000000010000001011000011110111101101100000000000000000
000000001010100000000111001101000000000000000000000000
000000000000001111000110011011000000000011000000000000
000011100011100011000010001011101111101100010101000000
000011110001011011000100000011011011111100100000000000
.logic_tile 12 9
000000001010000011100110010101001001001100000000100000
000000000000000000000011111001011010000100000000000000
111000000001001011100000011000000000000010000000000000
000000100000000011100010100111000000000000000000000000
000000000000100000000111011111011100101011010000000000
000000000000011011000111111111101111001011010001000000
000000100010000101000111111011001011101011010000000000
000010100000000111000111001011111011001011010000000000
000011100000100000000000011000000000000010000000000000
000010101101010000000011101011000000000000000000000000
000010000000011111000011100001111101001100000000000000
000001000000100111100110011101101010000100000000000000
000010101000000000000111111000000000000010000000000000
000100000100000000000111101101000000000000000000000000
000100000000011001100011100001111111111011110100000010
000100010000100011000100000001001000110011110000000000
.logic_tile 13 9
000010000000001101100010100011001000001100111000000000
000000001110001101000110110000101001110011000000010000
000000000000000111100000000111001000001100111000000000
000000000100001111100010110000101000110011000000000000
000000000001000111000000000011001000001100111000000000
000100000000100000000000000000001000110011000000000000
000000000000000101000000010111101001001100111000000000
000000000000000000100010100000001111110011000000000000
000100000110000011000011100001101001001100111000000000
000000000100000000100000000000001001110011000000000000
000000000000000111000000000101001001001100111000000000
000000000000000000100000000000001011110011000000000000
000100001100000000000010000011101001001100111000000000
000100001110000000000100000000001010110011000000000000
000000000000000111000000010001101000001100110000000000
000000010110000000000011110000001001110011000000000000
.logic_tile 14 9
000010000000011101000110100001001101101000000001000000
000001000000000101000010101101111111100100000000000000
000010101000001101100110111001101111101000000000000000
000001001000000101000010100101011110100100000000000000
000010100000110101100010111001101101101000000001000000
000001000000100101000010100101011111100100000000000000
000000000000000101000010101001101111101000000000000000
000011100110000101000010101101111110100100000000000100
000000000100000000000111000101001101101000000000000000
000010100110000000000000001001111111100100000000100000
000010101100100000000000000101001111101000000000000010
000001010001010000000000000001011110100100000000000000
000000000000100000010111001001101101101000000000000000
000000000001010000000000001101111111100100000000000100
000000001100000000000010000001001111101000000000000000
000000010000001001000100000101011110100100000000000000
.logic_tile 15 9
000000000000000011010111111101000000000000010000000000
000000001001000011100111110011101010000000110000000100
111001000001011101000111101001011011001100000000000000
000000101000101111000100000011001000000100000000000000
000001001111001111110011000001011010101011010000000000
000010001110001011010010011001111100001011010000000010
000011100001000001000011000111000001000011010100000010
000011000000000001000011100001101001000011000000000000
000000000000000001100000001111101100110011110100000000
000010101110001001000010100011101010010011110000000100
000000000000101011110110100101100000000011010110000100
000000010000010011000100000111101111000011110000000000
000000000110000000000110100001001011110011110100000010
000000000000100111000010001011001000111011110000000000
000010000000000000000000011101000001000011010100000010
000001011010100000000010100101101101000011110000000000
.logic_tile 16 9
000000000110000000000111111011111010001100000000000010
000000000000000000000111111001011110000100000000000000
111000000000001111000111111011111000101100000000000000
000000100000000001010110001001001001110100000000100000
000000000110000101000010010101000001000000110010000101
000000000000000111000111111101001010000000010000000000
000000000000000111000011110101100000000010010000000001
000000000000000000000011000101101011000010100000000000
000000000000100000000000001111101001101011010000000000
000000000000010000000000001111111100001011010000000000
001010101010000001100000001101000000000001000000100000
000000010000000111000000000001100000000000000000100000
001000000000000101100000011111000000000001010000000000
000000000000000000000010101101101001000001100000000000
000000000000101000000011101101000000000011000100000010
000000010001000101000111110111000000000010000000000000
.logic_tile 17 9
000011000100000111000000001101001101010100000000000000
000001100100000000000010111101111111011000000000000000
000000100000000001100000000101101111011000000000000000
000001000000000000000011001111111101010100000000000000
000000000000000000000010110001000001000001010000000000
000000001110000000000110001101001110000001100000000000
000000100110000101010110000001000001000001010001000000
000000000000000000100010110011101100000010010000000000
000000000000000001000110001101101101010100000000000000
000000001100000000100100001001111111011000000000000000
000110000000000011100011101101100001000001010000000000
000100010010000000000100001111001100000010010000000000
000010000001010000010110011001101101010100000000000000
000000000000000000000110101001011111100100000001000000
000000000000000011100011100101100001000001010000000000
000000010000000000000110100011001100000001100000000000
.logic_tile 18 9
000010101011011000000110001111111111001111110000000000
000101001110000001000011000101101001001110100000000000
111010100110000111000111001011100000000001100000000000
000010000000000000000011100101001110000010100000000000
110000000000000001100010010101100001000001100000000000
110000000000000000000111000101101011000010100000000000
000000000000001111000010001101101110001111110000000000
000000001110000001000110110001101101001110100000000000
000010000000000111100111000011100001000001010000000000
000001000000000000100100001001001110000010010000000000
000000000000000001000000010011100000000000100001000000
000000010000001101000011100011101011000000000000000010
000000000000001001000010001001100000000011010100000000
000000000000000111100100000101101000000011000000000100
000000000100000111000000011101000000000011010101000010
000000010000101001100011110001101001000011000000000000
.logic_tile 19 9
000000100000101001100011100001101000001111110001000000
000001000000000011000010000111011001001110100000000000
111000101011011001000111000011000000000000000000000000
000011000000000111100000000111100000000001000000000000
110000000000100000000000001101000001000000000000000000
110000000110011001000000001011001000000000010000000000
000000000000100000000000001001000000000001000000100010
000001000001110000000000000111000000000000000000000001
000000001100001000000000000001000000000001000000000010
000000000000000101000011010011000000000000000000000000
000000000010000000000000001000000000000000000100000010
000000010000000000000011100001000000000010000000000100
000001001110100111000010000000000000000000000000000000
000010000001000001000100000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000010010000101000000001001000000000010000001000100
.logic_tile 20 9
000000000000101101100000011011011000000000000000000000
000000000000010111000010100011001011100000000000000000
111000000000001011100111110011101011000100000000000000
000000000010001111100111010101101100000000000001000100
110000000000001101100110011001000000000001000001000000
110000000000000001000011110101000000000000000000000000
000000000000001001100111100101100000000000000000000000
000000001000010001000100000111100000000001000000000000
000000000000000011100000001001000000000001000000000000
000000000000000000000000001011000000000000000000000000
000000000000000001100000001001001001010000000000000000
000000010000001001000010001001011000000000000000000000
000000000000001000000010001101011111001111110000000000
000110100000000011000000001001111000001110100000000000
000000000000000000000000011000000000000000000100000010
000000010000000000000011010101000000000010000011000000
.logic_tile 21 9
000000000000100000000000000000000000000000000000000000
000000000000011001000000000000000000000000000000000000
111000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000010111100001000011010100000001
000000000100000011000010100111001010000011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001000001000011010100000010
000000010000000000000000000111001011000011000000000010
000000010000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000100000100000000000000000000000000000000000
.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 23 9
000000000000110000000000010000000000000000000000000000
000000000000110000000011000000000000000000000000000000
111000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001101010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000010000000000000000001101000000000010000000000000
000001010000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
.logic_tile 24 9
000010100000001011100000000101100000000010000001000000
000000000000000011100000000101000000000000000000000000
111000000000000111000000000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
010000000001001111100111100000000000000000000000000000
110000001011011111100100000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000001010000000000000001101011001100000000100000
000010000000100000000000000001001000101100000000000000
000010100000000000000000000000000000000000000000000000
000001010000010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
100000010000000000000000000001000000000010000010000000
.ramb_tile 25 9
000000000000001000000111101000000000000000
000000010000000011000110011111000000000000
111010000000000000000000000001100000000000
000000001010001001000000000011000000000000
110000000000000001000000000000000000000000
110000000000000000000010010001000000000000
000000000001010111100010001001000000100000
000000001010000111010000000101100000000000
000000000001010111100000010000000000000000
000000000000100000000011001011000000000000
000000000000001000000000000101000000000000
000000000100001111000000001001000000000000
000000000000000000010010001000000000000000
000000001110001001000100001101000000000000
010010000000000000000111000011100000000000
110000010000000000000000001101001110000000
.logic_tile 26 9
000000000000000101000000000001001011000010000000000000
000100000000000000100010011101011000000000000000000011
111000100000000000000110000001101100100000000001000000
000001001010011011000010000011101101110000000000000000
010010000000000000000110000111000000000000000000000100
010001000000000000000011000111000000000001000000000001
000010100000001001100110001101100000000001000000000000
000000000100000001000000000011000000000000000000000000
000000000000001111100010001111100000000000000000100000
000000010000001101000000001101100000000001000000000000
010010000000000101000000010011100001000000010000000000
000000010010000000000011101111101001000000000000000000
000000000000001111100000001001100000000010000010000000
000000000000001101000011111011100000000000000000000000
011001000000000000000000011000000000000000000100000010
100000010000000000000011100101000000000010000000000000
.logic_tile 27 9
000010000000011001100011010000000000000000000000000000
000000000000100011000110100000000000000000000000000000
111000000011011011000011010111101100000100000000000000
000000000000001011000010101101001101000000000000000000
110001000000101101100110101011001010010111110000000000
010010100001011011000010000001001000011011110000000000
001010000000011111000011010101111011000000000000100000
000001000001100001100010000111101011100000000001000000
000000000000001011010010010001100000000000000000000000
000000010000000011100111110101100000000001000000000000
000000100000000000000111100101000001000000100000000000
000010010000000000000011000001101010000000000001000000
000000000000001000000000001011111000000011110000000000
000000000000000011000011001001101001000011100000000000
010000000000000011100111100011111110110001010100100000
100000010000110000000000001111111001110011110000000000
.logic_tile 28 9
000010000001010011100110010111011001000010000000000000
000001000000000011100010000101011001000000000000000000
111000000000101011000110010111100000000000000000000000
000000000001010001000010001101001101000000010000100000
110000000000001001000000011001001010100000000001000001
110000001010000001100010000101001000000000000000000100
000000100000000001100011100111100001000000000000000000
000001000000100000000010111101001000000000010000000000
000010100000001011000010010011100000000000000000000000
000001000000000111100010101001001101000000010000000000
000000000000000011100111101011011010000100000000000000
000000010000001011000111001101011100000000000000000000
000000000000000000000110101011100001000001110100000000
000000000000001111000100001011101000000000110000000000
000000000000000011100000001011100000000001110100000000
000000010000000000000011001111001001000000110000000000
.logic_tile 29 9
000000000000000000000000000011001000001100111000000000
000000000000000000000011000000001001110011000000010000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000011000000101001110011000000000000
000000100000000101000110110101101000001100111001000000
000000000000000000100010100000101011110011000000000000
000000000000000011100000000011101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000110110011101000001100111000000000
000000010000000000000010100000101011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000101100000000111101000001100110000000000
000100010000000000000000000000001011110011000000000000
.logic_tile 30 9
000000000000000011100110010011100001000000000000000000
000000000000001011000011010001001011000000010000000000
111001000000000101100000000111100001000000000000000000
000010100000000000000000000101001000000000010000000000
110000000000000001100000011101101010000010000001000000
010000000000001011000010111111111001000000000000000000
000000000000001000000110110111100001000000000000000000
000000000000000101000010000101001010000000010000000000
000010000000001000000000000000000000000000000000000000
000001000000001011000011100000000000000000000000000000
000000000000001101100000000011100000000001110101000000
000000000000011101100000001111001110000000110000000000
000000000000001011000000010001000000000001110100000000
000000000100000001100011000011001010000000110000000000
000000000000000101100110000111000000000001110100000000
000000010000000000100000001111001001000000110000000000
.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 10
000000000000000111000011000011100001000000001000000000
000000000000000011100011010000101001000000000000001000
000000000000000011100111000111000000000000001000000000
000010001110000000100111000000101010000000000000000000
000000000000000011000000000001100000000000001000000000
000000000000001011000000000000001001000000000000000000
000000000000000011000011100011100000000000001000000000
000000000000000011100000000000001001000000000000000000
000000000000000000000011100001100000000000001000000000
000000000110000000000000000000101000000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000111000000000000101000000000000000000000
000000000000100000000010000011000000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 4 10
000000000000000000000000000001100000000000001000000000
000000000000000000000011000000101010000000000000001000
000000000000000000000111010111000001000000001000000000
000000000000000000000111010000101111000000000000000000
000001000000000011000011000011100001000000001000000000
000000000000000011100000000000001010000000000000000000
000000000001010011000111100111100001000000001000000000
000000000000000011100100000000001010000000000000000000
000000000000000000010000000111000000000000001000000000
000010000000000000000000000000101011000000000000000000
000000100000000001010010000001100000000000001000000000
000000000000000000000100000000101010000000000000000000
000010100000000000000011000011100000000000001000000000
000000000000000000000110000000101001000000000000000000
001000000000001001000000010101100001000000001000000000
000000000000000101100010100000101110000000000000000000
.logic_tile 5 10
000000000000001111000000000101000000000000001000000000
000000000000000111100000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000001000000000000000000000000001000000000000000000000
000000000001110000000000000000001001001100111000000000
000000000000000011000000000000001101110011000000000000
000000000000000111100000000000001001001100110000000000
000000000000000000000000000000001101110011000000000000
000001000000000000000000001000000000000010000000100000
000000000000000000000000000101000000000000000000000000
000100100000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000100000000000000000000000000000010000000100000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 10
000000001100000000000011001001011011010000000001000000
000000000000000111000011111001101011000000000000000000
111000001110000001100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000100101000110111000000000000010000001000000
010000000000000000100010100101000000000000000001000000
000000001110001011100110000000000000000010000001000000
000000000000000111100000000111000000000000000000000000
000000000100101011100000000000000000000010000000100000
000000000001000001100000000001000000000000000000000000
000100000000000000000000001001100001000010000000100000
000110000000000000000000000101101001000000000000000000
000000000000101000000000000101000000000001000100000000
000010000000001011000000000101100000000000000000000000
010000100000000000000000001101001100110000000100000000
100000000000000000000000000001101100110001010000000000
.logic_tile 7 10
000000000000101001000000001101011001000010000001000000
000000100000011111000000001101011100000000000000000000
000001000000001111000111001011011100000110100000000000
000010100000001101000111101101011100001111110000000000
000000000000000001110000010001000000000000100000000000
000000000000001101000011101111001010000000110000000100
000010100000101001000011101001011001101100000000000000
000001000001111111000010010001001100110100000010000000
000000000000001011100000001111101011010000000010000000
000000000000001011000000000101011001110000000000000000
000000001010000111000000000000000000000000000000000000
000000000000001001100010000000000000000000000000000000
000000000000010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000010000001000000000000010000000100000
000001000000001011000000000101000000000000000000000000
.ramt_tile 8 10
000001000000010000000000000000000000000000
000010110111010111000010001111000000000000
111001000000000000000000000101100000000000
000000110000000000000000000111100000000000
010000000000000011100000000000000000000000
010000000000000001000000000101000000000000
000000001000000011010010000001000000000000
000000001010000000000000000101000000000000
000000100001111111000011101000000000000000
000001000001010011100000001011000000000000
000000000000001001000000000011100000000000
000000000000001111000010001011000000000000
000000000001001000000011001000000000000000
000000000001010111000000000101000000000000
110000100000010001000000001011000000000000
110000000000000000100000000011001100000001
.logic_tile 9 10
000000001010000000000011100011101000000110100000000000
000000000000000000000000000111011101001111110000000000
000010001111000101100000001111101111000110100000000000
000000000000000000000011010001011100001111110001000000
000000000000001101100010000011101011010000000000000000
000000000000001011000100000101101111110000000000000100
001000000001001000000000001111100000000000100000000100
000000001010000111000011101101001110000000110000000000
000000000000000011100000011011000000000001000000000010
000000000000000000000011011001000000000000000000000000
000000000000100101100010000000000000000000000000000000
000001000000010000100000000000000000000000000000000000
000000001001001101000111000000000000000010000000100000
000000000000000001100100001101000000000000000000000000
000000000000000001000111001000000000000010000001000000
000110000000000000000000000101000000000000000000000000
.logic_tile 10 10
000010100000000111000111111001011010000010000000000100
000001000000000000000111101001101001000000000000000000
111010100000000000000000001101111100000010000001000000
000000001010000000000010110011001000000000000000000000
010111100000010000000110100011001010000010000001000000
110101100000100000000111100111011101000000000000000000
000001000001000101000000001111000000000000000001000000
000010000000101101100000000111100000000011000000000000
000000001010101011100000000000000000000000000100000010
000000001100011011100010010011000000000010000000000000
000100000000000011000000000000000000000000000000000000
000110100000101001100000000000000000000000000000000000
000000000000010001000111100000000000000000000000000000
000000000001110000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000100100111010000000000000000000000000000000000
.logic_tile 11 10
000000000000000001100000000011000001001100110000000000
000000000001011101000000000000101101110011000000000000
111000000000001111000111011011100000000000000000000000
000000000000000001100111010001000000000011000000000000
110000000010001000000010001101101101101011010001000000
110000000000000001000110011101001010001011010000000000
000010000001011111100010011001100000000011100001000000
000001000000101011100011101001101011000011110000000000
000000000000000111000010000011100000000000000001000000
000000001001010000100100001101000000000011000000000000
000000000000000111000000010001111111010010000000000000
000000000010000111000010000001001011000000000000000000
000001000001010000010110001101000000000011010100100010
000000000110000000000000001001001000000011000000000000
010001000001010001000000000000000000000000000000000000
100000000100110000000000000000000000000000000000000000
.logic_tile 12 10
000000000110010101100111001011111110101011010001000000
000000000010100000000011011101101011001011010000000000
111000001010001011100111101001100000000000010000000000
000001000000000011010011111111001111000000110000000001
000000000000000111100111111011111100101011010000000000
000000000000000000100010001101101010001011010000000000
000000001110001011100011101001011100001100000000000001
000000000000000001000100000001111001000100000000000000
000000000000000000000010001001001010001100000000000000
000000001000100011000100000101011100000100000000000000
000000000000000011100010011111101110110011110100000100
000000000000001111000011101111011111010011110000000000
001000001010100000000011111101100000000011000100000000
000010000010010000000011111001000000000010000000000001
000000001101011111100000000011100001000011010100000010
000000000000100011100010001011001001000011110000000000
.logic_tile 13 10
000000000110000001000000000101111000101000000000000000
000100000000010001000010010001001100100100000000100000
000000000000001111100111100111111100101011010000000000
000000000000001101100111111111101000001011010000000000
000000000000010001100000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000101111000000001000000000000010000000000000
000000000001001011000000001001000000000000000000000000
000000100000000000000110100111011000101000000000000000
000011101110001111000100001001001100100100000000000000
000001000010100001000010001000000000000010000000000000
000000100000010001000100001011000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000001100000011000010010101000000000000000000000000
000000000000000000000010001001101010001100000000000000
000000000000000000000100000011001101000100000000000000
.logic_tile 14 10
000001000000100101000110000001100001000000010000000000
000000101110000001000010000111101101000000110000000000
111010100000001011100111100111101111101011010001000000
000001001100000111100100000011111100001011010000000000
000000000100001000000111001011101010101100000000000000
000100000100000001000111000101011111110100000000000000
000000001010001011100010101011111111101100000000000000
000000000000000111100000000001001010110100000000000000
000000000000010011000111010011001110101000000000000000
000000000000100000110110001101101000100100000010000000
000110000000001111100000000111111001101011010000000000
000000000000001111110010010011101110001011010000000000
000000000110101001000010000001000000000011010100000010
000100000000010111000000001001001101000011110000000000
000000001100001001100011100101100000000011010100000010
000000000000001111000000000101101001000011110000000000
.logic_tile 15 10
000100001010000111000111001001000001000010100010000000
000000000000010001000010001001101111000010010000000000
000001000001000111100111110011100001000010100010000000
000000000000000111000111111111001100000010010000000000
000000001100000001000000000001100001000010100010000000
000100000000001001100010001001101111000010010000000000
000010000000101111100110011001011011101100000000000000
000010000000001011000011010101011000110100000000000000
000001000001011000000000000101100001000010100000000000
000010000000000101000000000101101111000010010000000000
000000001100001001000011000011000001000000010000000000
000000000000001111000010100001001111000000110000000100
000000000000000000000110001011100000000000100000000000
000000000000000000000011101011101111000000000000000001
000000000000000000000010010001111010101011010000000000
000000000000000000000011011101001010001011010000000000
.logic_tile 16 10
000000000000001111100011100011100001000010010000000000
000000001100000101100010000101101101000010100000000010
000000100000001011100010011001000000000001010000000000
000000000000000001100110000101001001000001100000100000
000000000100000111100011101111100001000001010000000000
000100000000001001100000001111101101000001100000000010
000000000000101011100010001011000001000010100010000000
000000000000010101100111111101101000000010010000000000
000001000001000000000000011101100000000001010000000000
000010100000110000000011011001001011000001100000000000
000001000011000000000110001001100000000001010000000000
000000001000110000000010011001001110000001100000100000
000000000000000000000000000101000001000010100000000000
000000000000000001000000001001001010000010010000000100
000010100000010000000110010101100000000001100000000000
000001000000000000000010100001101110000001010000000000
.logic_tile 17 10
000000000000011111000110101001100001000010100000000000
000000000000000001000000000111101111000010010000000000
000000000001001111000111000001000001000001010001000100
000000000000100101000000001001001101000010010000000000
000010000000000000000000010001000000000001010000100000
000000000000000000000011111011001100000001100000000000
000000000000100000000011100011100001000001010000000000
000000000000000000000000000111001101000001100000000000
000000000000000000000110011101000001000010100000000000
000000000000000111000011111011101111000010010000000000
000000000000001000000111001001000001000001010000000000
000000000000001111000110000001001101000001100000000000
000000001010001000000000001011000001000001010000000000
000100000000001111000000000001101011000001100000000000
000000000100001011000010001011000001000001010000000000
000000000110001111100000000111101101000001100000000000
.logic_tile 18 10
000000000000000001100110000000000000000000000000000000
000000000110000000000010000000000000000000000000000000
111010000011001011000000010111101011001111110000000000
000001000000100101000011000011101100001110100000000000
010000000000100011100010000101100000000000000001000000
010000000000010000000100000011001111000000010000000000
000000000000001011100000001001100000000010100000000000
000000001000001011100000000111101110000010010000000000
000000000001101001000000001001000001000001010000000000
000000000001110011100000000001101010000010010000000000
000001000000001001000000011011100000000001010000000010
000000100000000001000011110001001111000001100000000000
000100000000000000000011101001000001000001010000000000
000000000000000001000010001011101010000001100000000000
000000000000001000000010000101000000000011010100000010
000000000000000111010000000011101000000011000000000000
.logic_tile 19 10
000000100000000001000011011001000001000000010000000000
000001000000000011100111110101101011000000000000000000
000000000000001000000110100011000000000010000000000000
000000000000001001000100001011100000000000000000000000
000000000000000011100110010001000000000000000000000100
000000000000000000000010001101001010000000010000000000
000000000000001101100011001001001101100000000000000000
000000000000000001100000001011101010000000000000000000
000010000000001001100111010001101100000000000000000000
000001000000000001000111101111101110100000000000000000
000000000000000111000110000111100000000001000000100010
000000000000000111000000001101000000000000000000000000
000000001010001111110010001111000001000011010000100000
000000000000000011100000000001001100000011000000000000
000000000000000011100000001001000000000000000000000000
000000000000000000000000000011000000000001000000000000
.logic_tile 20 10
000000100000011101100011011001100000000001000000000000
000000000000000001000010000111000000000000000000000000
000000100000000011100010111101001010000000000000000000
000001000001011011100010111001011010100000000000000010
001010001010001101100011000001111101010000000000000000
000000000000000001000000000011011110000000000000000000
000001000000000000000000010101001000100000000000000000
000000100000001011000010111001011110000000000000000000
000000000000001000000000001101100001000000010000000000
000010000000000011000000001011101000000000000000000000
000000001110000000000010110001101001100000000010100000
000000000000000000000111100001111010000000000000000000
000010000000001000000000000111000001000000010011000001
000000000000000111000000001101001101000000000000000010
000000000000000001000000000001000000000001000000000100
000000000000000000100000001001000000000000000000000000
.logic_tile 21 10
000000000000100000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111000000001000000000010000101101000000000000010000001
000000000000100001000000001111011011100000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000001000010000000110010101000000000000100000000000
000010100000101101000010000011001011000000110000000000
000010000000010000010000000001000000000000110100000000
000000000000100000000000000011001011000001110000000000
000000000000000011100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 23 10
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000100000000000000000001011011101001110100000000000
000000001110000000000000001101001010001111110000100000
000000000000000101000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000100000000000000000000000000000000000010000000000000
.logic_tile 24 10
000000000000000011100111101111101000100000000000000000
000010100000000000100110000101011011000000000000000010
000000000001000000000010010000000000000000000000000000
000000001110000000000111100000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000100000000100111100000000000000000000000000000
000000000000001001000000001011011110000110100010000000
000000000000001011000011011001101000001111110000000000
000000001100001011100000010011011110000110100000000000
000000000000000111000011001111011001001111110000000000
000000000000000000000000001011011001010000000000000010
000000001010000000000000001101011010110000000000000000
000001000001000000000110100011001010000110100001000000
000000100000000000000000000101011001001111110000000000
000000000000001001000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
.ramt_tile 25 10
000010000000000011100000011000000000000000
000000010000001001100011110101000000000000
111000000000001001000000001011000000000000
000000010100001011100011010101100000001000
010000000000100000000110100000000000000000
110000000000010000000100001001000000000000
000000000001010011100111000001000000000000
000000000000001001100100000001000000000000
000000000000000111000000001000000000000000
000000000001000000100011101101000000000000
000000000000010000000010010011100000000000
000100000010000111000011110011100000000010
000000000100000000000000001000000000000000
000000000000000000000000001001000000000000
110010000000000000000000001001100001000000
010000000000000000000000001011001000000000
.logic_tile 26 10
000000000000000001000111001101011011010000000000100000
000000000000000011100011100011001101110000000000000000
000010000000000111100111000111000000000000000000000000
000000000000001001100000001001101101000000010000000000
000010000000001000000011101001011000000110100001000000
000001000000001011000011101101011001001111110000000000
000000000001110001000110101011011110000110100000000000
000000001000100011000000000011101011001111110001000000
000000000000011111100110101001100000000000010000000001
000100000100101011000110010001001011000000000000000000
000000100000101001100111000001011011100000000000000010
000001000001011011100011001111001111000000000000000000
000000000000001000000010011111000000000001000001000000
000000000001000011000110111111000000000000000000000000
000000000000000101000110111001001100000110100010000000
000001000110010000100111111011101100001111110000000000
.logic_tile 27 10
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
111000000000000001100000000101111100001100110000000000
000000000000000101000000000000110000110011000000000000
010000000000010101100000001001000000000001000000000000
010000000000100000010000000101000000000000000000000000
000000000001111001100110000000000000000000000000000000
000000001011110101000000000000000000000000000000000000
000000000000000000000000000001000000000001000000000010
000000000000000111000000000101000000000000000000000000
000000000000000000000000000011000000000001000000000000
000000000000000000000010011111000000000000000000100000
000010000000000001100000011001100001000000100000000000
000000000000000000000010010111001000000000110000000000
010000000101000001000000001111000001000011000100000010
100000000000000001100000000101001110000011010000000010
.logic_tile 28 10
000010000000001001100110001001000000000001000000000101
000001000000000011000010101001100000000000000000000000
111000000000001101000111010001000001000000010000000000
000000000000000001100010101101101100000000110000000000
110000000000000111000000010011011110001100110000000000
010000000000000000000010000000110000110011000000000000
000000000000001101000000001101101101101100000000000000
000000000000000101100000000011001010111100000000000000
000001000000001111000010011011000001000000110000000000
000000000000001111000011011011101110000000000000000000
000000000000000101000000011101000000000001110100000000
000000000000000000100010000001001000000000110000100010
001000000000000000000000001011000001000001110100000000
000000000000010000000000000101001000000000110000000010
000000000000000101000000011001000001000001110100000010
000000000000000000100011010001001001000000110000000010
.logic_tile 29 10
000000000000000001100111100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
111000000000000111000000010001100001000000000000000000
000000000000000000000011111111101011000000010000000000
010000000000000101000110000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000001000000000000001100000000000000000000000
000000000000000001000010101111101010000000010000000000
000000000000000000000000010001000000000000000000000000
000000000000000000000010011011101010000000010000000000
000000000000000101000000011011100001000001110100000000
000000000000000001100011110011101010000000110000000001
000000000000000000000000011001100000000001110100000000
000000000000000000000010010111001011000000110000100000
000000000000000101000000001011100000000001110100000000
000000001000000000100000000011001000000000110000000001
.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 3 11
000100000001001111000000010111000000000000001000000000
000100000000000111100011110000101000000000000000010000
000000000000001111100000010101000001000000001000000000
000010100000001111000011100000101000000000000000000000
000001000000000000000011100111000001000000001000000000
000010000000000011000100000000001000000000000000000000
000000000000000001000011110101100001000000001000000000
000000000000000011010111110000101011000000000000000000
000010000100001000000000000001000000000000001000000000
000001000010001101000000000000001001000000000000000000
000000000000000000000111100001100000000000001000000000
000000000000000000000000000000101010000000000000000000
000010000010000000000000010011100000000000001000000000
000000000010000001000011110000101100000000000000000000
000100000001000000000000000101100001000000001000000000
000100000000000000000000000000001010000000000000000000
.logic_tile 4 11
000000000010000011100000010001000000000000001000000000
000000001110100000000011110000001100000000000000010000
000000000000000011000000000101000000000000001000000000
000000001010000000000000000000001101000000000000000000
000000100001000111100110100011000001000000001000000000
000001100000100000110100000000001101000000000000000000
000001000000001011100000000001000001000000001000000000
000010100000000111000000000000101101000000000000000000
000010000000001011000110100101100001000000001000000000
000000000000000101000000000000001110000000000000000000
000000001100000000000110110111000000000000001000000000
000000000000000000000010100000101111000000000000000000
000000000100000000000011110001100000000000001000000000
000000000000000000000110100000001011000000000000000000
000000000000001101100000000101100001000000001000000000
000000000000000101000000000000001110000000000000000000
.logic_tile 5 11
000000000001010000000000001000000000000010000000000000
000000000000010000000000000011000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000010000001000000
000000000000000000000100001011000000000000000000000000
001000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000010
000010101100000000000000000000000000000010000000100000
000000000110010000000011111111000000000000000000000000
000001000000000011000111001000000000000010000000000000
000000100000000111100100001011000000000000000001000000
000000000000000000000111000000000000000010000000000000
000000000000000000000011011101000000000000000001000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000011000000000000000001000000
.logic_tile 6 11
001010101100000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000101100000000010000001000000
000010001100000000000000000101000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 7 11
000010100110000111100010011001011111101001010100000100
000000001010101001100011101111001011101010010000000000
111000001110100111100010101001011100101001010110000100
000000000001000111100100000001001001101010010000000000
110100000000001000000000000000000000000000000000000000
110010000001011101000000000000000000000000000000000000
000000000100100000000010000000000000000000000000000000
000000000001000000000100000000000000000000000000000000
000100000000100000000000000101011111101001010100000001
000000000000000000000000001001001011101010010000000100
000000000000001000000000001001111100101001010100000000
000000000000000011000000001001001001101010010000100000
000100000000000000000010000000000000000000000000000000
000100000000010000000100000000000000000000000000000000
000001000000001000000010000000000000000000000000000000
000000100000000011000100000000000000000000000000000000
.ramb_tile 8 11
000011100100000111100000010000000000000000
000001010010010000100010111011000000000000
111010100000000000010000000011100000000000
000000000001001001000000000001000000000000
011000000110000000000111100000000000000000
110000001010000000000100000011000000000000
000000100000010001000000001111100000000000
000000000000000000100000000011100000000100
000001000000000111000111110000000000000000
000010000000000111100111001001000000000000
000000001010001001000000001111000000000010
000000000000000111100011101111000000000000
000001000110000011100000001000000000000000
000000000000000000100000001011000000000000
010000000000000000010111110101100000000010
010000000000000000000111001011001100000000
.logic_tile 9 11
001010100010000111100000000000000000000010000000000000
000001000000000000100011001011000000000000000000100000
111010000010000001110000001011101110001001010001000000
000000000000000000010000000001101101001111110000000000
010000000000100011000110001000000000000010000001000000
110010100000010000100000001111000000000000000000000000
000000100000000011100000001101101010001111110000000000
000000000110000000100000001011001100101111110000000000
000001000000100111000011110000000000000000000000000000
000010000010010000100011010000000000000000000000000000
000000000000000000000010000101101001000011110100000100
000011000000000000000011010001011111100011110000000000
000001000010100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
010000000100000000000010100000000000000000000000000000
100000001010000000000011010000000000000000000000000000
.logic_tile 10 11
000110100100000000000000001111100000000000000001000000
000101000000000000000010001101000000000011000001000000
111000000000001000000010101001101000101001010101000000
000000001011000111000100001011011101101010010010000000
010000100001000000000011100000000000000000000000000000
110001001000100000000010010000000000000000000000000000
000000001100000111100011101011101000101001010100000001
000000000000000000000011101001111101101010010000000000
000100000000100011000111111111001010101001010101000000
000000001100010000100011100101111101101010010000000000
000000100000100000000010001111101000101001010100000001
000101001111010000000111001101111101101010010000000000
000000000000000000000000011011001010010101100100000010
000000000000000000000010110111011101010110100000000000
000000000000000111010011000000000000000000000000000000
000010000000000001100000000000000000000000000000000000
.logic_tile 11 11
000000000001011000000000000011011100011011110000000000
000000101110001011000000001101111111010111110000000000
111000000000001111100000010111001101000011100000000000
000010000000001011100011011011001011000011110000000000
111000100100000001100010001011100000000000110000000010
010000101101000001000100000011101010000000010000000000
000100000110001000000000000000000000000000000000000000
000100000000001011010010100000000000000000000000000000
000000000000000011100010011101101101101100010101000000
000000001101000111100111111001001101111100100000000000
000001100000000000000011111001111111101100010101100000
000000000000000001000111010001001111111100100000000000
000000000000000111100011000101101011101100010100100010
000001000111000000000011100001001101111100100000000000
000000000100000111000111110001111111101100010100100000
000000000000000000100011011111011111111100100000000000
.logic_tile 12 11
000001000001000000000010000101101111101011010000000000
000010000001010000000010010111001111001011010000000001
111000000001000000000000010111101000101100000000000000
000001001000100000000011101111111110110100000000000000
110100000000001000000000001011001001101001010110000000
010000000100001101010010011001111110101010010010000000
000010000001010000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000000000001110000000011000000000000000000000000000000
000000000100110011000111100000000000000000000000000000
000000000010000011100000000011011101101001010100000000
000000000000001001010000001101001100101010010000000001
000100000001010111100000011101001001101001010110000000
000000000000100001000011101111011110101010010000000000
001000000000100011100010000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
.logic_tile 13 11
000000000001010111100110011101000000000000010000100000
000000000000100011000010000111001011000000110000000000
111001000001000011100011001101101001001100000000000000
000010100000001001000100001011111000000100000000000000
000010000000001101100011001001111111101011010000000000
000001000011001111000111100011111101001011010000000000
000010000000000000000011000011001100101011010000000000
000100000000000101010011110011011011001011010000000000
000011100010000001000000001101001000101100000000000000
000011100000001111000011111111111101110100000000000000
000000001000001111000111101001100001000011010100000100
000000000000001111100110111101001110000011110000000000
000001001100000001100110100101100000000011010100000000
000110000001000000000000001111001010000011110000100000
000000000000001111000111101001001110110011110100000000
000000001000000001100110010011001000010011110000000100
.logic_tile 14 11
000010100110001000000010000001101010101100000000000000
000000000000000001000010000101111101110100000000000000
111100000000001101000111010101000000000010100001000000
010000000000000011100110110011101110000010010000000000
000000100000001111000011011011101111101011010000000000
000000000000000111100110001011011010001011010000000000
000000000000000111000111111001100000000000110000000000
000000000000000001000110110101101001000000100000000000
000000000000000011100110101001011001111011110100000100
000000001100000001100011110011101000110011110000000000
000000100000000111100000001001011110110011110100000000
000000000000000001000011001101111010111011110000000001
000000000000000000000000000111100000000011010100000100
000010100000011111000011110011101000000011110000000000
000101001110001000000110011001011010111011110100000000
000000000000000101000110110111111101110011110000000001
.logic_tile 15 11
000000001000000111000111010001000000000010100000000000
000010100110000001000111101111101101000010010001000000
111010001110010111000000000001111010001100000000000000
000000000001010000100010011101101000000100000000000000
000010000000011001110010011011000000000001010001000000
000001000001001101000010000111101100000001100000000000
000000000000000111000000000001001010010100000000000000
000000000000000000000000001011111110100100000000000000
000000000000001011100110101011100000000010010000000000
000000000000001011100010001111001100000010100001000000
000110100000000101110110101011100000000000010000000000
000001000000000000000010000001101100000000110000000000
000000000000111000000111101011100000000011010100000001
000000000010111011000000001001101000000011000000000000
000000000000000101100110100101000000000011000100000000
000000000000000000000100000101000000000010000000000100
.logic_tile 16 11
000010000000000011000010010011001010010100000000000000
000011100001000000100010001001111011100100000001000000
000000000000001101000111001001100000000001010001000000
000101000000000001100010110001001001000001100000000000
000000000000000001000010001001000000000001010000000000
000000000110010000000110001101001010000001100000000000
000010000000000101000110001101100000000001010000000000
000001000000001101100100001001101100000001100000000000
000101000000010001000110101001100000000001010000000000
000010100000100000000000001001101010000001100000000000
000000000000000111000000001001100000000001100000000000
000000000000000000010000000101101100000001010000000000
000100000000000000000000000111101010010100000000000000
000000000010000000000000001001011011011000000000000000
000011101010001000000000001101100000000010010000000000
000010101100000001000000000011001001000010100000100000
.logic_tile 17 11
000000000000001011100111110101100001000001010000000000
000000000000000001000110001001001010000001100000000000
000000000000000111100110001001000000000001010000000000
000000000000000111100000000011001000000001100001000000
000000001010001011000111110011100000000010100000000000
000000001101000001100111000011101011000010010000000000
000000000000010111100110000111000000000001010000000000
000000000000001111100010000101001000000001100000000000
000000000000010000000000011111000001000001010000000000
000000000000101111000011101101101010000001100000000010
000000000000000001100111001101000001000001010000100000
000000000000000000000100001001001000000010010000000000
000000000000000101100111010111001010010100000001000000
000000000000000001100010001011011111100100000000000000
000000000000000000000000001001100000000010100000000000
000000000000000000000000001101001001000010010000000000
.logic_tile 18 11
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
111000000000000000010000000001001110001111110000000000
000000000100000000000000000111001101001110100000000000
110010100000000001100000000000000000000000000000000000
110001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000111000111000011000000000011010101000000
000000000000000111000100000011001010000011000010000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000100000111000100000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 11
000000001000000001100010011001000000000000000000000000
000000000000000000000011101001100000000001000000000011
111000000001001000000010101101100000000000000000000000
000000000000100001000111101011000000000001000000000000
110000000001010000000110010101100000000000000000000000
010000000000100000000011101111000000000001000000000000
000000000000001101000010100011100000000001000000000001
000000000000000001100110111101100000000000000000000000
000000000000100000000111011101100000000001000000000000
000000000001010000000111111101100000000000000000000000
000001100001010111000110001001001111010111110000000000
000001100100100000000011000101101100011011110001000000
000010000001010011100111001011000000000001000000000000
000100000100100000100100000001100000000000000000000100
110000000000000001010011000101011111001010010100000010
110000000010000000100000000001111001001001010001000000
.logic_tile 20 11
000010000000011011100000010000000000000000000000000000
000001000000100101100011010000000000000000000000000000
111000000000000001100010100101101000000100000000000010
000000001010001001000011110101111101001100000000000000
110000001110001000000111010000000000000000000000000000
010000000000000101000011010000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000000100000100000000011010000000000000000000000000000
000010100000000000000110100001101011000100000000000000
000001100000000000000110000001111000001100000000000100
000000000001101000000000011001111100001111110000000000
000000000001100011000011011101111000001110100000000000
000000000000000000000000000001101010000100000000000000
000000000001000000000000000001111011001100000000000000
000000000010000000000000001011100001000011010101000000
000000001010000000000000001101001000000011000000000000
.logic_tile 21 11
000000000000000111100011100000000000000000000000000000
000000000000001011100011100000000000000000000000000000
000000000000000000000000010001000000000000100000000000
000000000000000000000011110001001011000000000001000000
000000000000010111100000011011101000000011100000000000
000010000000101011100010001011011001000011110000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000001100000010101011000101100000010000100
000000000000000000100010010101011011111100000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 11
000000000000000000000000000011100001000000010000000000
000000000000000000000000001101101101000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000010111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 23 11
000000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000011100000000000000000000000000000000000
000001000110000000100000000000000000000000000000000000
000000001010000000000000010101000000000011000001000001
000100000000000000000011100111101111000011010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000111000111111001000000000000100000
000000000000000000000100000011101101100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 24 11
000000000000000000000111101001000000000000110000000000
000000000000000000000011101101101001000000100000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001010000000000111110001100000000010000000100001
010000000000000000000010001101100000000011000000000000
000000000000000111000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001111000000000001000001000000
000000000000001011000000000101000000000000000000000000
011000100001010000000000000000000000000000000100000000
100000000000100000000000001101000000000010001000000000
.ramb_tile 25 11
000000000000010000000111101000000000000000
000000010010100001000110001101000000000000
111000000000000000000000000101000000000000
000000000100001001000010010011000000000100
010010000000000111100000000000000000000000
010001000000000000000010000011000000000000
000010100001000011000111001011100000000000
000000001010100000000000000111000000000100
000000000000001111000000001000000000000000
000000000100000011100000000101000000000000
000010000001001000000000000001100000000000
000000000000101111000000001001000000000000
000010100000000000000000001000000000000000
000001000000000001000000001001000000000000
110010000001000011110000000001000000000000
110001000000000111000000001101001110000001
.logic_tile 26 11
000000000000010000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010110100000000000000010000000000000000000000000000000
010101001100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001010100000000000000011100000000000000000000000000000
000001000100000000000000000000000000000000000000000000
001000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000011001001010111001000100000000
000000000000000000000010101111011101111101000000100000
.logic_tile 27 11
001000000000000000000110101101100001000000100000100000
000000000000000000000110101011001111000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000100000000000110001001000001000011010000000001
000000000000000000000000000001101110000011000000000000
010010000000001001100000001001001011101101010100000100
000010000000000001000010100101111011001100000000000000
000000000000000000000110001101100000000011000100000010
000000000000000000000000001001001110000011010001000000
000000100001000000000000011001011011101101010100100010
000000000000000000000010001111101011001100000000000011
000000000000000101100000000011011111101101010100000010
000000000000000000000000001001111001001100000000000110
000000100000000011100110110000000000000000000000000000
000000000100000000000110000000000000000000000000000000
.logic_tile 28 11
000000000000000111100110001001100000000001000000000000
000000000000000000100000000011000000000000000000000000
111000000000000101100110000101101101010010100000000000
000000000000000000000000001111001010110011110000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010000000001001100110001011000000000000100000000000
000000000000001011000000001001101000000000110000000000
000000000001011000000000010000000000000000000000000000
000000000000100001000010010000000000000000000000000000
000000000000001000000000001101100000000011000110000010
000000001110001001000000001111001001000011010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001000000000000011011011011101101010100000000
000000000010010000000010010101011111001100000000000110
.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 30 11
000000001100010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 12
000000000000001011000000010011000001000000001000000000
000000000000001111000011110000101000000000000000010000
000000000000001011000000000011100001000000001000000000
000000000000000111000010010000001000000000000000000000
000000000000001011100000010101100000000000001000000000
000000001010000111100011100000001000000000000000000000
001100000000001000000000000111000000000000001000000000
000100000000000011000000000000101100000000000000000000
000000001100000111000111000011100000000000001000000000
000010000000000000100111000000001010000000000000000000
000000000000000001000000000011000000000000001000000000
000010100000000111000000000000101010000000000000000000
000000100000000000000010000101000000000000001000000000
000000000000000000000100000000101001000000000000000000
000000000000000000010000000001100000000000001000000000
000000000000000000000000000000101000000000000000000000
.logic_tile 4 12
000000000001110000000111110101000000000000001000000000
000000000000000000000111110000001101000000000000010000
000000000000010011100111100101000001000000001000000000
000000000000000000100100000000001011000000000000000000
000001001000000001000000000001000001000000001000000000
000010000000001001000011000000101100000000000000000000
000000000000000001010000000111000001000000001000000000
000000000000000000100011000000101110000000000000000000
000000000000000000000000010001100001000000001000000000
000000000000000000000010100000001101000000000000000000
000000001010001000000000010001000000000000001000000000
000000000000000101000010100000101110000000000000000000
000000000000011000000011100001100001000000001000000000
000000000001000101000000000000101110000000000000000000
000000000000001101110000000101100000000000001000000000
000000000000010111000000000000001011000000000000000000
.logic_tile 5 12
000000000000000000000110000000000000000010000000000000
000000000100001001000010000101000000000000000001000000
000000000110000000000110000011000000000011000000000000
000000000000000000000000000011001001000001000000000000
000010100000000001000000001000000000000010000000000000
000001000000001011000000001111000000000000000001000000
001000000001001000000110101011101001110000000000000000
000000000000001011000110001101111001111000000000000000
000001000010000011000000001000000000000010000000000000
000000000000000111100000001101000000000000000001000000
000000000000010000000000000000000000000010000000000000
000000000000100000000010000101000000000000000001000000
000100000000000011100000000000000000000010000010000000
000000000000000000100000000001000000000000000000000000
000000000001010000000011001111000000000000000000000000
000000001110000000000100000101000000000001000000000000
.logic_tile 6 12
000000001110000111000000000011111001010010100000000000
000010000110010000000011001001111111110011110000000000
111110100001010000000110001111100000000000000000000000
000101000000001011000011110111000000000001000000000000
010000000000101001100010001011001110110000000000000000
110000000000010001000000001001111010111000000000000010
000000100000001001000110000000000000000010000001000000
000000000110000001000000000011000000000000000000000000
000000000011011011100111101011111111101000000000000000
000001000000100111100000001101111101100100000000000000
000000000000000011110111010000000000000010000000100000
000001000000000000100111010001000000000000000000000000
000001100000000000000000010011101011001100000000100000
000000000000000000000011000011001010001000000000000000
000010100000000011100011011001100000000011000100000101
000000000000000001000111110101000000000010000010000001
.logic_tile 7 12
000000000100000001000111111001101100110011110000000000
000000000000101011000111111001101001010010100000000000
111000000000001111000111111111011001010000000001000000
000000000000101011000011011111101000110000000000000000
010010000000101111100110111011011101010010100000000000
110011100000000111010110000101101011110011110000000000
000000000000001011000111111011101110110011110000000000
000010100010000001000111011101101001010010100000000001
000000000000001001000111101011001011101000000000000000
000000000000000001100010011111101100100100000000000000
001000100000000111100000011101001100110011110000000000
000001000000001001100011101101011001010010100001000000
000010000000000011100111000001000001000011000110100010
000000000000000000100000000011001110000011010000000000
000000001000100111000110001001000000000011110100100000
000000000000010000100010010101001011000011100000000100
.ramt_tile 8 12
000010101000000000000011101000000000000000
000001010000000000000010001101000000000000
111000000010010000010000000001100000010000
010010110010101001000000001011000000000000
110000001010000000000000001000000000000000
010000100100001001000000000011000000000000
001000000001000011000111000011000000000000
000000000000000000100100000101000000001000
000000000111010111000011111000000000000000
000100001000100111100110101111000000000000
000000000001011001000000000001000000000000
000000001011000011100000001001100000000001
000000000110000000000111000000000000000000
000000000000000000000100001111000000000000
110010000000000001010010001101100000000000
110001000000000000000100000011001100000000
.logic_tile 9 12
000000000000000101100010001111001111010000000001000000
000000000010001001100000000101011110110000000000000000
000000001110001001000110101101000001000000100000000000
000000001110000001100000001001001111000000110000000000
000000001000000101100111010001100000000001000000000000
000000000001011001100011110001000000000000000000000000
000000000000001111000111100011011001010000000000000001
000100001011011011100110011011001010110000000000000000
001101000110000101000111001001000000000000100000000000
000110000000001111100011010011001101000000110000000000
000000000000100011000000001011001111010000000001000000
000001000001001111000000001101001100110000000000000000
000000000110000001100010001001001010110011110000100000
000010100000001111000011001101111111010010100000000000
000011100010100011100000010011001010010000000001000000
000011100001010000000010110011011010110000000000000000
.logic_tile 10 12
000010001010001111000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
111000000001010000000111110001011010010010100000000000
000000001010100011000110001101011000110011110000000000
110001000000101000000000000001101101110000000001000000
010010000010000011000011011001111010111000000000000000
000001000100001001100110000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000100001110111001100111011101011101101000000000000000
000000000000100111000011111101001101100100000000000000
000100000000000111100011010111000000000000000000000000
000110101000000000100011011111000000000001000000000000
000000000000000001000000000011101101001100000000000000
000001000000000000100010000011101000001000000000000000
000000001110000000000000001001100000000011000110000000
000001000010000000000000000101100000000010000010100000
.logic_tile 11 12
000010100000001000000110001101011100010010100000000001
000001001000101111000011100101011101110011110000000000
111010000000001001100111100111101110001100000000000000
000010000000000011000100000011001001001000000000000000
010010000111011001100011010011000000000000000000000000
110011000110101111000010001001100000000001000000000000
000000000000000011000000001011011100110000000000000000
000000000000000000100000001001001011111000000000000000
000000000000000111100111000000000000000000000000000000
000000000000001001100111100000000000000000000000000000
000000001000101001000110001001011001101000000000000000
000001000001111101100000001011001100100100000000000000
000000001111010001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001001100010001000000001101000000000011000100100000
000010000001010000100000000001000000000010000000000000
.logic_tile 12 12
000010100001000011100010010000000000000000000000000000
000001000000000000100111110000000000000000000000000000
111000000001101101000000000000000000000000000000000000
000000000001110001100011010000000000000000000000000000
011010000010000011100000000011101110110011110000000000
010001000000000000100000000111111101010010100001000000
001000000000000001100111110000000000000000000000000000
000000001000000000000110000000000000000000000000000000
000001000100000000000000011001001001010010100000000000
000010001110000000000011101001011100110011110000000000
000000000000101011100010001101011011101000000000000000
000000000000010111100000001101011100100100000000000000
000110000000100001000000001001100001000011110110100000
000000001011000000000010000101001000000011100000100111
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 12
000000000000000001000000001101000000000010000000000000
000000000000000000000010000011000000000000000000100000
111101000000111000000000000000000000000000000000000000
000000100101011011000010010000000000000000000000000000
010001000001010001000111111011111100101011010000000000
110000100000101011100010001011011101001011010000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000111000011110111001010101100000000000000
000011100000100000100111000111111111110100000000000000
000100000000100001000010000001011000101100010100100000
000000000010010001000010001011101000111100100000000000
000010100000000001000010011011011110101100010100100000
000001001110000000100011001001011010111100100010000000
000000000000000000000000010000000000000000000000000000
000000001011010000000011010000000000000000000000000000
.logic_tile 14 12
000000000001010000000000000111000000000000001000000000
000000001100000001000000000000000000000000000000001000
111000000000100001100010110011100000000000001000000000
000010000100000000100110000000001101000000000000000000
000000000001000000000111000001101000001100111000000000
000000001100100000000000000000101111110011000000000000
000000000000001101000000000101101000001100111000000000
000101000000000101110010110000001101110011000000000000
000010000001010111000111100101101000001100110000000000
000000000110100000000000000000101111110011000000000000
001000000000000000010011000001011001101100000000000000
000000001000001111000100000011011110110100000000000000
000000000000001000000111101011111110101011010000000000
000100000000000011000000000111101000001011010000000000
000001001110001011000000001101000001000011010100000100
000000101101000011000000000001101010000011110000000000
.logic_tile 15 12
000000000000000000000000010001111011101100000000000100
000010100000000001000011100011001000110100000000000000
111000000110001011000011100000000000000000000000000000
000000000000001011100011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110010000000010000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011111001101011010000000000
000000100000000111000000000001111001001011010000000000
000000000000000000000111001001011010101100010100000011
000000000000000000000100000111101110111100100000000000
000000000000000000000111100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100100000000000010000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
.logic_tile 16 12
000001000000000011100010000000000000000000000000000000
000010101111011111100000000000000000000000000000000000
000000000000001000000000010001000001000010100000000000
000000000000000001000011100001001100000010010000000000
000000000001110001100000011001000001000010100000000000
000000000001010000000010000011101110000010010000000000
000110000000101000000000010101000001000001010000000000
000101000001010011000011101101001101000001100000000010
000000000000000000000000001101000001000010010000000000
000000001110000000000000001001101111000010100000000000
000000000000000011100011101001100000000010100000000000
000001000000000001110000001101001110000010010000000000
000100000000000000000000000101100001000001010000000000
000000001100001001000000000101001111000001100000000000
000000001010000011100011100000000000000000000000000000
000110100000000000100000000000000000000000000000000000
.logic_tile 17 12
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001010000000000000001000000000000000000101100000
000000000001000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000000000001011001000000000000000000000000000000000000
.logic_tile 18 12
000000000000000111000011101001000001000000000010000000
000000000000000000010000000011101101000000010010000000
000100000000010000000000000101100000000010000010000000
000000000000000000000000000001000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000000000101100000000010000000100000
000100000010000000000000000101000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
.logic_tile 19 12
000000000001010001100110000011111011111000000001000000
000001000000000111010010100001101001111100000000000000
111000000000001000000011101111111110110000000000000000
010001000000000001000011001111101001110001010000000000
110100001101001000000110000101001010000011000000000000
110100001110000001000010100011011011000010000000000000
000000000000001000000011100111011101000100000000000000
000000000000000001000011001011011001000000000000000000
000100000000101000000010001111100000000010000000000000
000101000000001111000000001111100000000000000000000100
000010000000001000000010010111011011000010000000000000
000000000000001111000110000111011011000000000000000000
000000100001011001000011011011001111010011110100000010
000000000000101111100010000111111101000011110000000000
110000001101010111000110010001101000111101110100000000
010000000000000000010010000111011000111100110001000000
.logic_tile 20 12
000000000000001000000011000101111001110000000001000000
000000000000000101000110001101001001111000000000000000
111000000000000001100000000001000000000000000000000000
000000000000001011100010100011100000000001000000000010
000001000110000001100011000000000000000010000000100010
000000000000000000000110010101000000000000000000000000
001101000000000000000000000111000000000000000001100000
000100000000101011000000000011000000000001000001000101
000000000000001011100000000101000000000010000000000000
000000000000000011100000000001101110000011000000000010
000000000000000000000000001011000000000010000011000000
000000000000000000000000000111000000000000000000000100
000000000000011101000000001001000001000011000000000010
000000000000101111100000000001101001000001000000000000
001000000000001000000000000000000000000000000101000010
000010000000000001000000000111000000000010000000000000
.logic_tile 21 12
000100001111011011100111010111100000000001100000000000
000100000000000001100111001001001010000010100000000000
111000000000000011100000000011100000000001100000000000
000000000000000011100010011011101000000010100000000000
010000000000100011100111011001000001000000110000000000
110000000001000000100010001001101011000000100000000000
000000000000000001100011101011111000000011100000000000
000000001010000011000010110001011111000011000000000000
000000000000000000000110000101100000000010000111100000
000001000000000000000000000001000000000000000000000000
000100000000100000000000010101111000000001110100000000
000000001001011111000010000001001011000000110011000000
000000000000010001100000010101100000000010000100000000
000100000000000000010011010111000000000000000001000010
001010100000001000000110000111111001000001110101000000
000000000000000001000000000001101011000000110000000001
.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 12
000001000000001000000000001101000001000000100000000001
000000100000001111000000000001101010000000000000000100
111100000000000000000000001011000001000011000000000100
000100000000001011000000000101001011000011010000000000
000000000000000000000000000000000000000000000000000000
000000001110000011000011000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000001111000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000010000000000000000000000000000000000000000111000110
000001001000000000000000000101000000000010000000000100
.logic_tile 24 12
000000000000110011000111011001100000000001000000000100
000000000101011001000011001001000000000000000000000000
000000000000000011100010000001011000010000000000000000
000000000000001011100110111011101000110000000000000100
000100100000100011000000010101001110010000000000000000
000100001101000011000011000111111010110000000000000001
000000000000010000000011000101100001000011010000000000
000000000000100000000100000101101001000011000011100000
000000000000000000000010000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000101100000000000000000000000000000000000
000000001100000000000011000000000000000000000000000000
000000000000000101100000000001000000000011000000000000
000000000000000000000011000001100000000010000000000100
000000000000000000000000001001011100010000000000000000
000000001000000000000000000011111000110000000000000100
.ramt_tile 25 12
000010000100001000000000000000000000000000
000001010000001111000000001011000000000000
111000000000000000000000001111100000000000
000000011000000111000000000101000000000000
011000000000000000000110100000000000000000
110000000001000000000100000001000000000000
000000000000000001000000001011100000000000
000001000000000001100000000011100000000001
000000000000100111100000000000000000000000
000000000001000111000011100011000000000000
000000000000001011100111110101100000000000
000001001110001011000111110011000000000000
000000000000000000000010000000000000000000
000000000000001001000000001111000000000000
010000000000000111000000000011100001000010
010000000000000000000000000111001101000000
.logic_tile 26 12
000010000000101000000011000000000000000000000000000000
000001000000011111000000000000000000000000000000000000
000010100000001000000000000101011010001100000000000000
000100000010000111000000001001001011101100000001000000
000000000000000011000000010111000001000000010001000001
000000000000000000000010000001001000000000000000000100
000000100000010111100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 12
000000000000101000000000000101011010000010000001000000
000000000001011011000010001001111011000000000000000000
111000000000011000000000000000000000000000000000000000
000000001010100001000000000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
110000000000000000000010110000000000000000000000000000
000000000001000000000000001011011000100000000000000000
000000000010000000000011000011001100000000000000000000
000000000000000111000000000000000000000000000100000010
000000000000000111100000000001000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001000000000000100000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 28 12
000000000000000000000000010000000000000000000100000000
000000000000000111010011100001000000000010000000000000
111000000001011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000001000000000000000000000000000000100000000
000101000000000001000000000011000000000010000000000000
000000000001010000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000001010000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
011000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 13
000000001100000001000000000011000001000000001000000000
000010000000000011000010010000001010000000000000010000
000001000000001111000000000001000001000000001000000000
000010000000001111100000000000101000000000000000000000
000000001000000011100111010011100000000000001000000000
000000000000000000000111100000101000000000000000000000
000000000010000101100000000101000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000001000111000011000001000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000101000010000101000001000000001000000000
000000000000000001000110100000101100000000000000000000
000000000000000000000000000001000001000000001000000000
000001000000000000000000000000001101000000000000000000
000000000000000000000000000011101001111100001000000000
000000000000000101000000000000001110111100000000000000
.logic_tile 4 13
000000000000000011100000010001000000000000001000000000
000000000000000111100011100000001001000000000000010000
000000000000001101000000000111000000000000001000000000
000000000000000111110010110000001010000000000000000000
000000000000001111100000000011000000000000001000000000
000010100000001111100000000000101101000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000001101000010010000001100000000000000000000
000000000000000101100011110101100001000000001000000000
000000000000000000000010100000101101000000000000000000
000000000000000000000000010101000001000000001000000000
000000000000000000000010100000001000000000000000000000
000000100000000011100000000111000001000000001000000000
000001000000001011100000000000001001000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 5 13
000000000000000101000111101101001001101000000000000000
000000001010001111000111101101111100100100000000000000
111000000000001111000000001000000000000010000000000000
000000000000001011000000001111000000000000000001000000
010110100010001011100000010000000000000010000001000000
010010000000000001000011100011000000000000000000000000
000000000000011001100110001001111101110000000000000000
000000000000100001000000000011011010111000000000000100
000001100000010111000000000011000000000000000000000000
000000100000101111000000000101000000000001000000000000
000000000000001001000000001111100000000000110000000000
000000000000001101100010000001001000000000010000000000
000100000000000000000010000000000000000010000000000000
000000000000000000000100001111000000000000000001000000
000000000000000001010000000001011010111011110101000010
000000000000000000100011011101001010110011110000100000
.logic_tile 6 13
000000000000001001000000000011000000000000000000000000
000000000000000001100011111101100000000001000000000000
111000000000001011100111000000000000000010000001000000
000000001100001011100111000001000000000000000001000000
110000000000001000000010011001111100101000000000000000
110001000010001111000010001101001100100100000000000000
000010001100000001100110010001011011001100000001000000
000001000000000000000010001111101011001000000000000000
000000000001101111000010001000000000000010000000000000
000000000000101011000000001011000000000000000001000000
000000000000000111000000010001111011010010100000000000
000000000000000000100011010101011110110011110000000000
001001001100000000000010011011011000110000000000000000
000000100000000000010111010111011000111000000000000000
000000000000000011100000000001100000000011000101000000
000000000000001011100000001101100000000010000000000101
.logic_tile 7 13
000001000000000001000011001101101110010010100000000000
000000000000000111000110001111111001110011110000000000
111000000000001000000111110011011101110011110010000000
000000001010000001000110001011011101010010100000000000
110011100000001111000110001011000000000001000000000000
110000000000000001000011010111000000000000000000000000
000000000000000001100110001001001110101000000000000000
000000000000000000000011101111001000100100000000000000
000010100100000111000011101001101010001100000000000000
000001000000000001100100001001101011001000000000000000
000001000000000111100010000011111011110011110000000000
000000100000001001100110001001011001010010100000000000
000001000000010111000011100111000001000011000100000000
000010000000101001000010000101001000000011010000000110
000000000000100101100111010101100001000011110100000000
000010100110010000100110001101001100000011100010000110
.ramb_tile 8 13
000000000000000111000000010000000000000000
000000010000000111100011001001000000000000
111100000001010000000111101001100000000000
000000000000101001000111101001000000000000
110010101001000011100010000000000000000000
110000000110000000100100000001000000000000
000010001110000001000000001101000000000000
000001000011010000000010010011100000000000
000001101101010111100000000000000000000000
000010000010100000000010011011000000000000
000001000000101001000000000101000000000000
000010000100011111000000000001000000100000
000001000000000000000111101000000000000000
000010000000100000000100001001000000000000
110000000000000000010000001101100000000010
010000000000010000000000001101001100000000
.logic_tile 9 13
000100000000001111100110110011111110010010100010000000
000100000000000111000011000001101101110011110000000000
000011000000001111000111110111011101010010100000000000
000010000001011111000111000001101100110011110000000000
000000001000100001000010011101011010101000000000000000
000000100000010001000110000011001011100100000000000000
000100000000001001000010011111101010000011010000000100
000000000011011111100011001101101110000011000000000000
000001100010000001000111111001001100000011010000100000
000010000001010000100111111001111001000011000000000000
000000000000011011100010001101101110001100000000000100
000000000000001011000100000001101011001000000000000000
000000000000000001100011001001101101000011010001000000
000000001000000011000100001001111110000011000000000000
000000001100010011000111011101111000101000000000100000
000010000000000001000011101111001100100100000000000000
.logic_tile 10 13
000010000110101111000110000101111101110000000000000000
000010000000000001100000001011101101111000000000000000
111100001010101001110010111001100001000011000000000000
000000001101010011000111011001001000000001000000000100
110000001110000000000111110111100000000000000000000000
110000001110000000000110001101100000000001000000000000
000000000000001111100011101011111010010010100000000000
000000000000001111000011000101011000110011110000000000
000000100010001011100000000111001000001100000000000000
000000001011001011000011100011011000001000000000000000
000000000000000001000011110111111000110000000000000000
000010000110001101000110001111111011111000000000000000
000010100000000011000111100011000000000000000000000000
000001000001111011100111101101000000000001000000000000
000000000001000000000010001111011011101001010100000010
000000000001111111000010010111001101101010010000000000
.logic_tile 11 13
000000000010000101010110011101101010001100000000000000
000001000010001011100011111011111000001000000000000001
111000001110001000000111111001011110101000000000000000
000000000000100111000010000111101010100100000000000000
010000000010000001110011110001111111010010100000000000
110000000000101001000010000111101000110011110000000000
000000000001000001100110001111111000110011110000000000
000001000000000000000010110011111110010010100000000000
000100001010000001000110101111101101110000000000100000
000100001100000000100100000011111010111000000000000000
000000000000100111000000001101100000000000000000000000
000000100001001001100010000011100000000001000000000000
000000001110000111100110100011000000000011000100000010
000000101010011001000100000101000000000010000000000000
000000001000000111000010100111000000000011000101000001
000000000000010011000010111001101000000011010000000000
.logic_tile 12 13
000010100000001000000110101101001000101000000000000000
000001000000010001010111001001011100100100000000000000
111011001000011011100111000111100000000010000001000000
000010000001000001100110111111100000000011000000000000
010000000001110011100000011101011101010010100000000000
010000000001001001000010000011001000110011110000000000
000000000000000000000011000000000000000000000000000000
000000101010000000000000000000000000000000000000000000
000000000000001111000000000001111001110011110000000000
000000000000000011100000001111011110010010100000000000
000000000001001001000110001111001010110011110000000000
000000000101011111000000001111001100010010100000000000
000000000100000111000111111011001010001100000000000000
000000001110000000000111011001011000001000000000000000
000000000001100111000010101101100000000010100100000100
000000000001110000000111001011101111000010010001000000
.logic_tile 13 13
000100001111111000000000001111001100101001010100000000
000000000000011111010000000111001000101010010001000000
111000101111010000000111100000000000000000000000000000
000000101010000000000000000000000000000000000000000000
110000100000101000000000001011001100101001010110000000
010100000011000011000000001111101000101010010000100010
000000000001000000000000000011001111010101100100000001
000001000000000000000000000101001001010110100000000000
000100000110000101100011000111101100101001010110000000
000000001010000011100011111111101000101010010010000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010001101100010000000000000000000000000000000
000000000001011101100100000000000000000000000000000000
000001001110000101000011110000000000000000000000000000
000000100000000000110010110000000000000000000000000000
.logic_tile 14 13
000000001001001000000010101001100001000010000000000000
000010000000101011000000001001001100000000000000000000
111010100001010001100000010101100000000000100000000000
000001000000100101000011011111101010000000000000100001
000000000000001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000001000001000001000111100000000000000000000000000000
000010000011000000000000000000000000000000000000000000
000000000110011000000111001111100001000000100010000000
000000000000101011000000001111101010000000000011000000
000000000000000000000000010011100000000010010100000000
000000000000001111000011111001101101000010100000000000
000010100001000000010000011111000000000010010110000000
000001000000000111000011100001001100000010100000000000
000000000000000000000110110001000000000010010100000000
000111100010000000000010101101001101000010100000100000
.logic_tile 15 13
001001001000000000000010101011111000101001010100100101
000010000000001001000111101011001100101010010000000000
111000000000000101100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
110000001110000111000000000001011000010101100100000010
110000000000000000100000000101101100010110100001100000
001000000000010101100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000111001111000000000000000000000000000000000000
000100001101111111000000000000000000000000000000000000
000000000001010111000011110000000000000000000000000000
000000100000100000000111000000000000000000000000000000
000000001010001000000010000011011000101001010100000010
000000000000001111000000001001001100101010010000000000
000000100000010000000000001001011010101001010101000000
000001001100000000000000001011001110101010010000000000
.logic_tile 16 13
000010100000001111100000000000000000000000000000000000
000000100000001111100000000000000000000000000000000000
111000000001010000010000001001011100001111110000000000
000000000000100111000000000101011000001110100000000000
110000000110000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001000000111001111000000000011010100000010
000000100000001011000000000001001010000011000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 13
001000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000010000000000000000000000000000
000000100001000000000011110000000000000000000000000000
001000000001010000000000001011000000000010000001000000
000000000000000000000000000101100000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 18 13
000000000000001111100111101011000001000000000000000100
000000000000000011100110010101001101000000010000000000
111100000000000000000111001101100000000001010110000000
000100000000000000000100001011101000000010010010000000
110100001100000111100111000001000000000001010110000010
110100000000000001100110011101101010000010010000000000
000000000000000011000010000000000000000000000101000000
000000000000000000000100001101000000000010000000000000
000000001110000011100000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000010111011001000000000001010110000000
000000000000000000000011101001001000000010010010000000
000000000000100000000010000101000000000001010100000100
000000000000010000000100001001001010000010010000000000
000100000000000000000000001011000000000001010100000000
000100000000000000000010011111101000000010010011000000
.logic_tile 19 13
000000000000000011100000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
111000000001010011100000000001100000000000010001000000
000000000110000101100000000001001110000000000001000000
010000000000000011100000000000000000000000000000000000
010000000000000000110000000000000000000000000000000000
001001000001001000000000000000000000000000000000000000
000000000000010011000000000000000000000000000000000000
000010101010011000000000000111100000000010000000000010
000000000000101011000000000101000000000011000000000000
000000000000000000000000011011001111000000110001000100
000010001000000000000011010001011010000001110000000000
000000100011000000000011001000000000000010000100000000
000001000000001001000100001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 20 13
000000000000001001000111010000000000000000000000000000
000000100001001111010110000000000000000000000000000000
111000000000000000000000010011011010000000110000000010
000000000000000000000010101101011010000001110000000000
010010100000101011100010101111111111001110100000000000
110001000001010011100011000011011001001111110000000000
001000000000000001100010000011001110110000000000000010
000000000000101001000010011101011010111000000000000000
000000000110001011110000000001001100000100000000000000
000100000000001111000000000101101001001100000000000000
000010100000000001000000011111011101001110100000000000
000001000000000001000010110011011010001111110000000000
000001000000000001000010000001001101000100000000000000
000000100000000000100000000101101010001100000000000000
000010100000000000000000010001000001000001010100100001
000000000000101001000010110001001011000010010000000000
.logic_tile 21 13
000001000000001011000111011111101001001110100000000000
000010000000001111000110001111011001001111110000000000
000100000001001101100011100011101010001110100000000000
000000000110101111100110010111011101001111110000000000
000000000000001001000111001101001100000100000000000000
000000000000001111000111000001001110001100000000000000
000000001100001000000011100101001000000011010000000000
000000000000001111000011000001011011000011000000000100
000001000100011111100011011101001100000100000000000100
000010000110100001100111110001001100001100000000000000
000000000000000000000000001101001100000010000000000010
000000000000000111000000000001011100000011000000000000
000000000110100001100000001001111011110000000000000000
000100001101000001000000001101111110111000000000000000
000100000000000101000110101001000000000000100000100010
000100000000000111100100000101001100000000110000000000
.logic_tile 22 13
000001000000100000000000000000000000000000000100000000
000000101010010000000000000000000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000100000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000100001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 23 13
000000000000001000000000010011001101001110100000000000
000000000000000101000011001101011010001111110000000000
111100000000000101100000001111001111001110100000000000
000000000000000000000000000001011111001111110000000000
010000000000100000000110100000000000000000000000000000
010010101011010000000000000000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000000000000111100111100011001101001110100000000000
000000000000000000000000000001011011001111110000000001
000000100000010000000000011000000000000000000100000000
000001000000000000000011111101000000000010000000000000
000101001000000111100111101000000000000000000100000000
000110100000000000000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000110000000000010001101000000000010000000000000
.logic_tile 24 13
000011000000000000000000001101100000000001000000000001
000011101110001011000000001001000000000000000000000000
000000000000010111100111010000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000001000000000000011100000000001000000000000
000000000000001111000000001111000000000000000010000000
000000000000000000000000001011000000000011010000000001
000000001110000011000000000001001010000011000010000000
000000000001010000000000000000000000000000000000000000
000000000000101111000011100000000000000000000000000000
000000100001010111100010001001011111000010000000100000
000001000010100000000100001001011101000000000000000000
000000000110100000000111000111000000000001000000100000
000000000001001111000100001011000000000000000000000010
000000000000000000000110000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
.ramb_tile 25 13
000000000001001000000000011000000000000000
000000010000000011000011001111000000000000
111010100000010000000111100111000000000001
000000000000000000000110010011000000000000
010000000000000000000010000000000000000000
010000000000000000000010010001000000000000
000000100001010111100010001001100000000100
000000001010000111000000000101100000000000
000000000000000111100000001000000000000000
000000000000000000000000000111000000000000
000000000001011000000000001011100000000000
000001000000001111000000001001000000000000
000000000000000011100000000000000000000000
000000000000001001100000001101000000000000
010010000000000011110111000101100000000000
110010001110000000000000001101101110000000
.logic_tile 26 13
000000000000010111000010010000000000000000000000000000
000100000000100000000111110000000000000000000000000000
111000000000010111000000000101101001100000000000000001
010000000000000111000000000001011010000000000000000000
111000000000001111000000000000000000000000000000000000
110000000000000111000010100000000000000000000000000000
000010000000000111000010010011011110000110100001000000
000000001000100111000111110101011011001111110000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000111000000001011011010000110100000100000
000000000000000000100000001101011011001111110000000000
000000000000000000000111100001111101100000000000100000
000000000000000000000000000101001000000000000000000000
010000000001000000000110000000000000000000000100000000
100010001000000000000000001001000000000010000000000001
.logic_tile 27 13
000010000000000001000000000011111110100000000000000000
000000000000000111100011000001011100000000000000000000
111000000000001001100000000111101110100000000000000000
000000000000000011000000000101011110000000000000100000
010000000000000111100111000011111100100000000000000000
110000000000000111000111000001011100000000000000000000
000010000000001011000000000111101010100000000000000000
000000000110000011000000000101001110000000000000000100
000000000000000000000000010000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000010000001100011100110100101100000000001000000000000
000000000110000000000000000001000000000000000000000000
000000000000000111100110111001101110111001000100000010
000000000000000111100011000001011001111101000000000000
000000000000000011100000011111001100111001000100000010
000000001000000000000010100101011011111101000000000000
.logic_tile 28 13
000000000000000000000000000000000000000000000100000000
000000000000000101000011000001000000000010000001000000
111000000001000000000000001000000000000000000100000000
000000000000100000000010100111000000000010000010000000
010000000000000000000000001000000000000000000110000000
010000001010000000000000000101000000000010000000000000
000010000000100101000000001000000000000000000100000000
000000000110010101000000000101000000000010000000000000
000000000001010000000000001000000000000000000100100000
000000000000100000000000001001000000000010000000000000
000000000000000101100110101000000000000000000100000000
000001000000000000000000001011000000000010000000000010
000000000000010101100000000000000000000000000100000000
000000000000100000000000000111000000000010000000000000
010000000000001000000000001000000000000000000100000000
100000000000000101000000000011000000000010000000000000
.logic_tile 29 13
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000110001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000010000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000100000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000010000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000001000101010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 14
000000000000001011100000000000001000111100000000000000
000000000000000001000000000000000000111100000000010000
000000000000101000000010100001011011010010000000000100
000000000001010111000000000001001001001000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000001100010100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111011001100110000000000
000000000000000000000000000000011110110011000000000000
000000001010010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 4 14
000000000000000000000000000000001000111100000000000100
000000001100000000000011000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010010101000000000000000000000000
000000000110100000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000001100111100000001111100000000000000000000000
000000000101011101000010001111100000000001000000000000
111001001110001011000110000101011010010010100000000000
000011000000001011000011000111011010110011110000000001
011001000000110011000011001101101101110011110000000000
110000100000010111100010011001001000010010100000000100
000000000000000111100110001101101100110011110001000000
000000001010000011000000001011011011010010100000000000
000001000000111001010110111001011110110011110001000000
000000001000000001110111011111001001010010100000000000
000000100000000001100011101101011100101000000000000000
000000000100001001000000001001001101100100000000000000
000000100000100000010000000001111010110000000010000000
000000000100000111010000001001001100111000000000000000
000001000000001000000011101001000000000011000100000111
000011100000000011000011110011000000000010000010100000
.logic_tile 6 14
000000101001000111000010001011101001101000000000000000
000000001110001111000010001011011001100100000000000010
111000000000000111100011010111111100010010100000000000
010000000000001001100011011101011101110011110000000000
011111000000000001100111100101011000010010100000000000
110010001000101111000110011001011110110011110000000000
000010100001101001100111111011001010001100000000000000
000001000000110001010011010001001100001000000001000000
000000000000000111100011001011001111001100000000000000
000000001010001011110100001111111010001000000000000000
000000001000011011100110011001011001101000000000000000
000000000000100111100010001011001011100100000000000000
000000000101010111000000011111100000000011000110100001
000000000010110000100010000011100000000010000010000000
000010100000000011100110010101100001000011000110000000
000001000000000000100011100001101010000011010000000010
.logic_tile 7 14
000001001110001001100110001101111111101000000000000000
000000000000000001000010000101001100100100000000000000
111001000100001011100011101011001111101000000000000000
010010000000001111100111101011011100100100000000000000
010001000100000000000011111101001110111111000000100000
110010000000000001010111011101101110010111000000000000
000000000000001011000111110001111001010010100000000000
000000000000001011000110001111101011110011110000000000
001000000000000000000011101001101000001100000000000000
000000000000001111000111100101011000001000000010000000
000001000000000001000110000011011111010010100000000000
000000000000000001000000001111011000110011110000000000
000000000001000011100111010101001100110011110000000000
000000001100000111000011001011011001010010100000000000
000000000000001001110110000111100001000011110101000000
000000000000000011000000000001001001000011100000000001
.ramt_tile 8 14
000000000000000000000000010000000000000000
000110111111010111000010111111000000000000
111000000001010000000000010001100000000000
000000010000000000000010110111100000000001
111010000000000000000111001000000000000000
010001000000100000000111000101000000000000
000000000000000111000000000001000000000000
000000000000010000100000001101000000000100
001000101010101111000011111000000000000000
000000001100011011000110011111000000000000
000000000000000001010000000001000000000010
000000000000000000000000000011100000000000
000000001000001000000110100000000000000000
000000001110000111000100001101000000000000
110000000000010001000010001011000000000000
110000000000100000100000000011001101010000
.logic_tile 9 14
000000001010000101100010010001100001000000001000000000
000000000001010000100011110000101001000000000000000000
000001000000001111100111000001001000001100111000000000
000000101000001011100111000000101000110011000001000000
000000000000000111100000000111101000001100111001000000
000000000000000000100000000000101010110011000000000000
001000000000000000000111100101101000001100111000000000
000000000000100000000100000000101111110011000000000001
000000000000010111000111100001001001001100111000000000
000000100000100000010010010000101101110011000000000000
000100000000000000000000010001101000001100111000000000
000000000000000000010010100000001101110011000001000000
000000001000000000000111000011001000001100111000000001
000000000000000000000110000000001101110011000000000000
000000001110000000000000010111001001001100111010000000
000001100000100000000011000000101000110011000000000000
.logic_tile 10 14
000000000000000011100011111111101011101000000000000000
000000000000000001000011101111011001100100000000000000
111001000000001111000011010111101111110011110000000000
000010101110000101000111011001001101010010100000000000
010010100110101001100000001111000001000000110000000000
010001000000010001000010010101001011000000010000000000
000100000000100111000011110001101101101000000000000100
000000000000010101000011010001001011100100000000000000
000010000000100000000000010001111001110011110000100000
000001000001011001000010000101101100010010100000000000
000000000000100111100111011101100001000011000100100000
000000000000000001100010111111001100000011010000000000
000010000000001011100000001101100000000011000101000010
000001000001001111100000001011000000000010000000000001
000100000001010001000110001001001100111011110100100000
000100000010100111000010000111011010110011110000000010
.logic_tile 11 14
000100000001010001010000001101001111101000000000000000
000100100110001011100010001101011100100100000000000000
111100000000001001100011101001101010001100000000000000
000100000000000001000010010101011110001000000000000000
000001001000100011100110001001111110111111000000000001
000000000000001011000011100101101101010111000000000000
000000000000100111100010101001011010010010100000000000
000000000101011001100000001111011011110011110000000000
000000100000000000000011111001011110111111000000000000
000110100000000111000111100101001100010111000000000000
000000000000000011010000000111101000001100110000000000
000000000000000001100000000000110000110011000000000000
000000001000101000000000011011111110111111000000000000
000011100001000001000011000101001010010111000000000000
000000000000101000000110011001100000000010010101000000
000000000000001011000011000001101101000010100000000001
.logic_tile 12 14
000000000000010001100110111001111101101000000000000000
000010000001111011000110001101101010100100000000000000
111100000110000011100111100111011111101000000000000000
000100000010001001100110101111101000100100000000000000
110010000000001000000000001101011010110011110000000000
010000000000010001000010011011101110010010100000000000
000000000010101011110110001111011100010010100000000000
000000001011011111100000001111101100110011110000000000
000010100000110011000110010001001111110011110000100000
000001001111110011100011101001111111010010100000000000
000000000000001111000000000001000000000011110110000000
000000000100000011010010010001001101000011100000100000
000011100000000011100111000111100001000011000101000000
000000100000000000010011110011001001000011010001000000
000000100000001111000010000001100000000011000101000000
000001000001010011000010000101000000000010000001000000
.logic_tile 13 14
000010100001001001110000011101100000000010000000000000
000000000000000001110010000011101111000011000000000000
111000000000000001100110001011111011010010100000000000
000000001010101001000000001101101110110011110000000000
010010100001010111000110101111100000000000110000000000
110001000000100111000100001101001000000000010000000000
000001000000000011110110000001111111010000000000000000
000010000110001111000011100001001010000000000000000000
000000001110000001100011010101000001001100110000000000
000110100000100000000010100000001011110011000000000000
000000000000001001000000001011111111101000000000000000
000001000100000001010011111001011100100100000000000000
000000000000000011100110000011001100001100000000000000
000010100010000000100011010111101101001000000000000100
000000000000000001000010000101001001110011110100100010
000000001100001001000100001111011000110111110000000000
.logic_tile 14 14
000000000001000000000000011101100000000010100000000000
000000000000001011000011111111101010000001100000000100
111000000110000101110000010000000000000000000000000000
010000000010100111100010000000000000000000000000000000
110000000000000001000110001011101110110000000000000000
010000001100000000100000000011001011111000000000000000
000010100000000000000110101101100000000000000000000000
000000000000000000000010001011100000000001000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000101111001011100110100000000000000000000000000000
000000000000100011100100000000000000000000000000000000
000000000000011000000000010001100001000001010000000000
000000000000100101000011010001001000000010010000000000
000010001001010000000110100001101000101001010100100000
000000000010100000000000000011111111101010010000000000
.logic_tile 15 14
000110000000000001000000000111000000000000000011000001
000000000110000111100000000111000000000001000001000000
111000000000001111000111011111000001000010100001000000
000000000000000001000111100101101100000001100001000000
000000001000000011100000001001100001000000010000000000
000000100001000000000010010001101011000000000000000010
001000000000001000000010001001100000000010100000000000
000000000010001101000000000001101000000001100000000000
001000000000000001000000001011000000000000100000000000
000100001001010000110000000011001000000000000000000000
000010100000000001010000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
010010100001011000000000000101000001000011000101000000
100001000110000101010000001101001110000011010000000000
.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010001100000001111100000000000000000000000
000000000000000000000000000001100000000001000000100000
011000000000000000000011100000000000000000000000000000
110000000000000111000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000101101000000000000000000000000000000000000
000010100000001000000111101101011010000100000000000000
000001000000000101000100001011001100001100000000000000
000000000000000000000000010000000000000000000100000000
000000000000100000000011001011000000000010001000000000
000000001010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000001010010000000110100000000000000000000000000000
100001000000000000000000000000000000000000000000000000
.logic_tile 17 14
000000100000000111100010111001001010001100000000000000
000000000000000000000110000011001001101100000000000000
111000100000000101100110010000000000000000000000000000
000011000000000000000010000000000000000000000000000000
110010101000101000000000001001111010000110100000000000
110001000000000011000000001011001101001111110000000000
000000100000101101100000001001100000000000000000000100
000001001001010111010000001011100000000001000000000000
000000000000100000000000010111101001000100000000000000
000000000100000000000011100111111110001100000000000000
000010100000000000000110100000000000000000000000000000
000100000000000111000010010000000000000000000000000000
000011000000000001000111001011100000000001000100000000
000011000000000000000000001001100000000000000000000000
010000000000000101100000001101100000000001000100000000
100000000000000000000010001001000000000000000000000010
.logic_tile 18 14
000000000000000000000011110000000000000000000000000000
000100000000000000000011110000000000000000000000000000
111000000000001101000111111101111010000110100000000000
000000000000000001100011111011101110001111110000000000
110000000001000001100000011001001101000100000000000000
110000000000000000000011111001101000001100000010000000
000000000000000111000110010000000000000000000000000000
000000000000001001100010000000000000000000000000000000
000010000000001101000000000101101010001100000000000000
000001000000001111100000000111011010101100000000000000
000000000001010001000010001011001001001100000000000000
000000000000000000000110000011011011101100000000000000
001000000000000001000011101001111001000110100000000000
000000000000000001000100001111011101001111110000000000
010000000100010000000010001000000000000000000100000000
100000000000100000000100000101000000000010001000000000
.logic_tile 19 14
000000001010000000000000010000000000000000000000000000
000010100000000000000011110000000000000000000000000000
111100000000100000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000100001010100111100000000011100000000011000101000000
000000100001000000100000001001001010000011010000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000100010
000000000000000111000000000000000000000000000000000000
000101001110001001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 20 14
000000000000000000000000011101100001000011000000000000
000000000000000000000011111011001000000001000000000000
000001001000100101100010001011011011110000000000000100
000010000000000101100110010001011011111000000000000000
001000000000000101100110100000000000000000000000000000
000001000000000000100111100000000000000000000000000000
000101000001000000000010001011011001000000110000000000
000100100000000011010010100001011011000001110000000000
000000000000000111100000000001111101110000000001000000
000010000000000111100000000101101110111000000000000000
000000000000000111100000000101000000000000110000000000
000000000000000000000011100011101110000001110000000101
000000000000000000000000000111111101110000000000000010
000000000000001111000000001001101000111000000000000000
000000000000000011000000001101000000000011000000000010
000000001000000000000011101001001011000001000000000000
.logic_tile 21 14
000001000001010000000111100011101001110000000100000100
000010000000101111000100000011111100110001010000100000
111000000000000000000000010000000000000000000000000000
000010001011010000000011010000000000000000000000000000
000100000000000000010111100000000000000000000000000000
000110000000000000000100000000000000000000000000000000
000000000000000000010000000111001010110000000100000000
000000000000000000000000000111111100110001010010000000
000010100000000111000000000111101001110000000100000000
000001000000000111100000000011011001110001010001000000
000010101100000111010110100111101011110000000100000001
000000000000001111100000000111011100110001010000000100
000100000000000000000110100111101000110000000100000001
000100001110000111000000000011111000110001010011000000
010000100000001101100000010000000000000000000000000000
100001000000000101010010100000000000000000000000000000
.logic_tile 22 14
000000001010001000000000000001100000000000001000000000
000000000000010101000000000000000000000000000000001000
000001000000000111000000000111100000000000001000000000
000000100000000000100000000000101100000000000000000000
000100000000000000000110100101101000001100111001000000
000100000000000000000000000000101110110011000000000000
000000000000011101100000000101001000001100111000000000
000000001010100101000011000000101100110011000000000000
000010100000100111000000000101101000001100111000000001
000001000001010000000000000000001110110011000000000000
000000001110000011100000000101101000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000111000000000011101000001100111000000001
000000100000000000000000000000001110110011000000000000
001000000000000000000010100001001000001100111000100000
000000000001000000000100000000001100110011000000000000
.logic_tile 23 14
000000001101000101000111111101001100000010000000000000
000000000000000101000111001011101011000000000000000000
000000000000000011100111101011000000000001000000000000
000001000000000000100000001101000000000000000000000001
000000000000000011000110110111111000110011110000000110
000000000000000000000010100101011000010010100000100000
000000000000000101100111111111011011110011110010000011
000001000000000011000010000101111000010010100000000000
000000000000001011100000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110101011101110000010000000000000
000000000000001101000000000101001101000000000000000000
000010100000101000000000000001011010110011110000000010
000000000001000101000000001001111000010010100000000000
.logic_tile 24 14
000000001100000001000111110011011010000011010000000000
000010000000001111000111000001101010000011000000100000
111100000000010001100111110111011001000011010000000010
000000000000000111100011000101001100000011000000000000
010000000000000001000010010001111011000011010000000000
110000000000001111000111010001101001000011000000000100
000000000000000001100110000011111000000011010000000000
000000000000000111000010010101001011000011000000000000
000000000100101000000110110001111010000011010000000000
000000100001010111000010110001001101000011000000000000
001000000000000001000111001011011010100000000000000000
000001000000001001000100001111011000000000000000000000
000000000000000101100000000001011011000010000000100000
000000000000000000000000001001111010000000000000000000
010011100000000000000000001000000000000000000100100100
100010100000000000010010001011000000000010000000000000
.ramt_tile 25 14
000000000000000011100000011000000000000000
000000010000000111100011101001000000000000
111000100000001001000010011101000000000000
000001010000000111100111011001100000000000
010000000000000111000011101000000000000000
010000000000000000000000000001000000000000
000000000000000001000000000011000000000000
000001000110000000000000000001000000000000
000000000000000111000000000000000000000000
000000100000001001100000000001000000000000
000000000000000000000010000101100000000000
000000000000000111000010010011000000010000
000000001111000000000000001000000000000000
000000000000100000000000001011000000000000
110000000000000000000000001101000001000000
010100000000000000000000001011001000000000
.logic_tile 26 14
000000000000011011100111111001101100000011010000000010
000000001100000011000111011111101000000011000000000000
111000100000001111000110110111001011000010000000000000
000000000000001011100011110001011000000000000000000001
000000001100000000000011001011101100000011010000000010
000000000001011111000000001111101001000011000000000000
000000000000101000000010100001101100000010000001000000
000000000001010111000111100101001101000011000000000000
000000000000011111000010011111001001000010000000000000
000000000001100111000010111101111110000000000000000000
000000001000000111000110001001101100000010000000000000
000010100010000000000111110101001101000011000010000000
001000000000100011100000001101101100000011010000000000
000000000001010000000011101111101101000011000001000000
010100000000000111100011101001111101110000000100100001
100100000000001001100100000011111110110001010000000000
.logic_tile 27 14
000000000000000000010111000001111000100000000000000000
000000000000000101000010000101011011000000000000000000
111010100001000111100110000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010010100000101111100011010001101000100000000000000000
010000000001010001100010000101011011000000000000000000
000000000000000111000111011001011010000010000001000000
000000000000000000100011010011001011000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000111100000001101111010000010000000100000
000000000000000000100000000011101010000000000000000000
000010100000000000010000001011011101000010000000100000
000001000000000000000000001111001010000011000000000000
010000000000000000000110101000000000000000000100000010
100000000000000000000000001101000000000010000000000000
.logic_tile 28 14
000000000001010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000010000001000000000000000000100000100
110000000000000000000011100111000000000010000001000000
000000000000000000000000000000000000000000000100000011
000000000000000000000000001011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000110
000000000000000000000010010001000000000010000000000000
000000000000000000000011101000000000000000000100000010
000000000000000000000000001011000000000010000000100000
010100000000000001000000000000000000000000000100100010
100100000000000000000000001101000000000010000000000000
.logic_tile 29 14
000000000000000011000000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000100000000
010000000000000000000100001101000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000101000000
100100000000000000000000000001000000000010000000000000
.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 15
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010011100000000000000000000000000000
110000000001000000000100000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001001000000000000000000000000000000000000000000
000000000000100000000000000000000000000010000101000000
000000000001010000000000000001000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 15
000010000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110100000010100000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100001000000000110110000000000000000000000000000
000100001000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000110000000000100000000000000000000000000000000
000000000000000000000000000011000000000011000110000001
000000000000000000000000001011100000000010000000000010
.logic_tile 5 15
000100000000001011000011101001011111001100000000000000
000100001101000111000010000111011000001000000000000000
111000000000000000000110111101001111010010100000000000
000000000000001101000111010011111001110011110001000000
110000000000001001000111101111001111001100000000000000
010010000000101101100110010111011001001000000000000000
001100000000000101000111001101001010101000000000000000
000100000000000111100000001011101010100100000000000000
000000100000000011000011011011000000000001010100000100
000000000100010000100111001101001001000010010001000001
000000000000010011100111000111000000000001010100000000
000000000000000000000000001001001011000010010000100000
000101000001011101000111110011000000000001010110000000
000010100001100101010111100001101001000010010000100000
000000000001010111000000001101100000000001010100000010
000000000000100000000010000101001011000010010000000000
.logic_tile 6 15
001010000001000001000111101111111001111111000000000000
000000000001011101100110011111101001010111000000000000
111000000000001001000000001011111010111111000001000000
000000000000001011100010011011001110010111000000000000
010000001010110000000010101011111001111111000000100000
010001000001110000000110111111001110010111000000000000
000100000001010001000011100101000000000001010101000000
000100000000100000100000000001101111000010010000000010
000000001101000000000010111101000000000001010100100000
000010100000000000000011000001101101000010010000000010
000010100001111111100011101001000000000001010110000000
000001001111110011100000000111001111000010010001000000
000000000000001000010011110011000000000001010100000010
000000001010001111000111001111101101000010010000000000
000010100000001001000011110101100000000001010101000010
000000001100001011000011001001101111000010010000000000
.logic_tile 7 15
000000100010000101000111101001000000000001010100000100
000000000010000001100010010011001000000010010000000000
111000000000100011100000000011000000000001010100000100
000000000000001011100000001011001010000010010000000000
110000000000000111100000001001000000000001010100000100
110010100000001001000011100001101000000010010000000000
000001000000000101000000000011100000000001010101000100
000000100000000000100010111111101010000010010000000000
000000000000000000000010000101100000000001010101000000
000010000000000011000111111011101000000010010000100010
000000000000000001000000000001000000000001010100000000
000000000000001111110011001101101010000010010001000000
000100001010010000000111010011100000000001010100000010
000000000000110000000011100101001000000010010001000000
001001000000100000000000001101100000000001010101000000
000000100000010000010000000001001010000010010000000000
.ramb_tile 8 15
001100000010000111000000000101011000000000
000100011101000000000000000000000000000010
111011000001011011100000000001111010000000
000011100000000111100011110000100000000000
001001001000000111100011100111111000000010
000000100001001111100000001011100000000000
000100000001000011100000000111111010000010
000010000000000000100011100011100000000000
000000000000000011100000011101111000000000
000001000000000000000011110001100000010000
000100000000000111000010010101011010000000
000000000000000111000111100001100000000000
000001000100000000000000001011111000000000
000010100001010000000000001011100000000000
110000000000000000000010001101011010001000
010000000000000000000110010011000000000000
.logic_tile 9 15
000000001010010111100010000001001001001100111000000000
000000001010100000000000000000101010110011000001010000
000100001100000011110011100011001001001100111000000000
000001000000000111100100000000101001110011000000000100
001000000000110000000111100111001001001100111000000001
000000000000110000000000000000001011110011000000000010
000000000010000001100010000111101000001100111000000010
000001001100000000100100000000101000110011000000000000
000000000001100000000111000011001001001100111000100000
000000000000000000000111010000101100110011000000000000
000001001100000000000111100101001000001100111000000000
000000100000000111000000000000101111110011000000000001
000000001000000111100000010001101001001100111000000000
000000100000011111000011100000001000110011000000000010
000000001100000000000110100111001001001100111000100000
000000000000100000000100000000001101110011000000000000
.logic_tile 10 15
000000101010010000000111001101101100111111000000000000
000100000001111101000100000011101101010111000000000100
111000000010000000000000010000000000000000000000000000
000000000010001001000010110000000000000000000000000000
010010001000100001000010001111101100111111000000000010
110001000100001111100100000011001111010111000000000000
000000000000000000000011000101100000000001010000000100
000001000000001111000011101001101010000010010000000000
000001000001000001000110111011101101111111000000000010
000010000000000000100111100011101000010111000000000000
000010100000111011100010000111001011111111000000000000
000001000001011011000100001011001111010111000000000010
000110100110010111100011001101101101111111000000000010
000001000000000001000100000011001001010111000000000000
000001000000100000000000000001000001000001010100000001
000000100011010001000011000111001100000010010000000000
.logic_tile 11 15
000101000000000001000000000011100000000000001000000000
000110100101010111000000000000001111000000000000000000
000000000000000000000111100011001001001100111001000000
000010100001010000000100000000001001110011000000000000
000000000000001111100000000011001001001100111000000000
000000101110000111100010010000001111110011000000000001
000000001100000000000111100001001000001100111010000000
000000000000000000000000000000001111110011000000000000
000001000101011111100000010001001000001100111010000000
000110101100101111100011100000001010110011000000000000
001000000000000111000000000011001000001100111000000000
000000000000001011100000000000101011110011000010000000
000000000000000000000011000111101001001100111001000000
000000000000000000000011010000101100110011000000000000
000001000001010000000010010101101000001100111010000000
000000100010100000000011110000101010110011000000000000
.logic_tile 12 15
000100000110001001100010011111001111101000000000000000
000000000001000001000111001111101011100100000000000000
111001000001011001100000011001011100110011110000000000
000000100110101111000010001011101010010010100000000000
110000000110000101100111000001000000000010100001000000
010000000000000111100000000101101111000001100000000000
000000000000000001000011001101000001000010100010000000
000000000000001011100011111101101111000001100000000000
000000001100000011100010001101111000001100000000000000
000100000000001111100011101111001000001000000000000010
000001000001001000010011100111101110010010100000000000
000000000000000011000100001011001000110011110000000000
000000000110101001000010001101100000000001010000000000
000010000011001011100010000001101100000010010000000000
000000000000001001000110101001111010101001010100000100
000000000000001011000010000111101100101010010000000000
.logic_tile 13 15
000000001100100001100010000001101100010010100000000000
000100000001010111000111110111001011110011110000000000
111000000000000011100111011001001100101000000000000000
000000000000010111100011101101011010100100000000000000
110000000000010111100110001111011111111111000000100000
110000000000101011100010000011111110010111000000000000
000001001110000001100011010001011111110011110000000000
000000100000000111000110001101111100010010100000000000
000000000000001111000000001011111110111111000000000010
000000100101010001010010010011111010010111000000000000
000000101000000001000111101101101100001100000000000000
000000000010101001000100001101101000001000000000000000
000000000000000011100010001101100001000011000101000010
000000000000000000100110001001001010000011010000000100
000000000000000111000010010001100001000011000100000001
000000000000000000000111011001001001000011010000000110
.logic_tile 14 15
000010100000001111100010001001100000000001010000000000
000001000000000001100110001011001010000010010000000000
111111000000010011000010001111000000000010100000000010
000010101000001001000100000001001000000001100000000000
110000001011010011100010101101001000101001010101000000
010001000110000000100110110111111111101010010000100000
000010000000011000000000011001101100101001010100000000
000011000000000111000011000101001101101010010000100010
000001001011100011100111101001101000101001010100000010
000000000000011001000010011111111111101010010000000000
000000000010000011100000011101001100101001010100000010
000000000000000000000011000011101101101010010000000000
000100100000000011000111100011001000101001010100000000
000001001000000000100000001001011111101010010000000010
001010100000010011000011101001001100101001010100000010
000001001000000000100100001101001101101010010000000000
.logic_tile 15 15
000000000000000001100111111001100000000010100000000000
000000000000000001000110001111001000000001100010000000
111100000001001001000010001011100000000000000000000000
000100001100100011100111110111000000000001000000000000
000000101111010000000000001101011011000100000000000000
000001101110001001000011100001111001001100000000000000
000000101110100000000010011011000000000010100000000100
000001000000010000000110001001101010000001100000000000
001000001001011111000000000000000000000000000000000000
000000000001111111000011010000000000000000000000000000
000000000000011001010000011101100000000001010000000000
000000000000110111010010100011101001000010010000000010
000000000010000011000000000011001110000110100000000000
000000000000011111100000000011001110001111110000000000
010001000000000000000111100011101001110011110101000000
100000000000101011000110000001111111010011110000000001
.logic_tile 16 15
000001000001001111100111110101011000000100000000000000
000010001100001111100011110011101000001100000000100000
111000000000000001100011010111101100001100000000000000
000000000110001001000011110001111010101100000000000001
110000001000011111110000011001001101000110100000000000
110000000000100111000011000011111000001111110000000000
000011100000100011100111100011100000000000000000000000
000010000101111001000100000011100000000001000000000100
000000001111010111000111111001101110000110100000000000
000000000000101111110111100001111010001111110000000000
000001000000100111000110011101101001000110100000000000
000010000001010111000011110011011010001111110000000000
000001000000100111000010001111111111000110100000000000
000000000000000000100011111101101001001111110000000000
010000000000000000000111011111000000000001000100000000
100000000000000001000111101011000000000000000001000000
.logic_tile 17 15
000000000000001111000111100101111000000100000000000000
000000000000000111100110110101111110001100000000000000
111100000000000001000111001001111000000110100000000000
000000100000001111100110101011011001001111110000000000
000000001010001111000000011011011001000010000000000000
000000000000000001000010101001001011000000000000000001
000000001110000001000010111011011110000110100000000000
000001100010000101100011111011101001001111110000000000
000100000000000101100010011001001010000100000000000000
000000000000000111100111110101111000001100000000000000
000000000100000000000010000011000001000011000100100000
000000000000000000000100000001001010000011010000000000
000100001000000101100000000111001010100011110101000000
000100000000000001000000001001001100110011110000000000
010000000000001011010000000011000001000011000100000000
100000000000000001100000001011001110000011010010000000
.logic_tile 18 15
000000000000000000000110000101101011000110100000000000
000010100000001001000011000001011101001111110001000000
111001000010110000000000010011011010001100000000000000
000000100000100000000010000011001001101100000000000000
010000000000010000000011110111011111000110100000000000
010000000001010000010111110001001101001111110000000001
000001000000001011100000000001101011000110100000000000
000000100000000001000000001011111111001111110000000000
000000100000000111100010001000000000000000000100000000
000001000000001001100100000111000000000010001000100000
000010000000000000000011110000000000000000000100000100
000000000000100000000111111111000000000010001000000000
000011000001010000010000000000000000000000000100000010
000001000010001001000010010011000000000010001000000000
010000000010011001000000011000000000000000000100000000
100100000000001011000011111011000000000010001010100000
.logic_tile 19 15
000010000000001111100110010001111110001100000000000000
000000100000000011000010000001011001101100000001000000
111010100010101011100110001101101111001100000000000000
000000000000011011100000000101001110101100000010000000
110110101011010000000111010001111100000110100000000000
110010001100100000000111111011101011001111110000000000
000000100000101111100000010001111110101011110000000000
000001000010010011100010000001011101011011110000000000
000000000000000000000011110101101010000110100000000000
000000000000000000000011011011111011001111110000000000
001010100000000111010000000011111100001100000000000000
000011100110000111100011111001101110101100000010000000
000010100000111001000110101000000000000000000100000000
000001000000100101000000000101000000000010001000000101
010000000000001000010010001000000000000000000101000100
100100001000000001000110000001000000000010001000000000
.logic_tile 20 15
000000000111010111100010110101011110101000010000000000
000000000000000001100011101111011100111100110000000000
111000000001011011100010011001100000000011000000000000
000000001100000001100111101101001001000001000000000000
010000001000100001100111010011000000000000010000000000
110110000010000101000011010001001010000000110000100000
000000000000001011100000001001100000000011010001100100
000000000000000111000010000001101000000011000000000100
000000000000001111100000000011111001101011110000000000
000000000000000011000000001001011100011011110000000000
001001000000000001000000000101100001000001010100100000
000010100010001001100000001101001011000010010000000010
000000000000000011100010100000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000100001010000000000000001111000001000001010100000000
000000000000000000000010000101001011000010010000100001
.logic_tile 21 15
000000000000001111100000011001100001000010000000000000
000000001010000001100011100111001011000000010000000000
111000001100000011000000001011101001110000000100000000
000000000000000000000000000011111010110001010000000010
000000000000000101100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000100000000101000000110001011001000110000000100000001
000100000000001101000011010011111111110001010000000010
000000000000001000000000010000000000000000000000000000
000000000000001011000010100000000000000000000000000000
000001001000000011110000011101001001110000000100000000
000000000100000000000010100011011011110001010001000010
000000000010101000000000001111001010110000000100000000
000000000001000101000010000111011100110001010000000001
010100000000000011100000000001000000000001010100000001
100000001000000000000000000001001011000001100000000001
.logic_tile 22 15
000000000000000101100110100101101001001100111000000000
000000000000000000000000000000101100110011000000010000
000010100000000000000000000011101001001100111000000100
000000000000000000000000000000101110110011000000000000
001000001110000000000000000001001001001100111000000000
000000000000000000000000000000101100110011000000000000
000001000000000101100000010111101001001100111000000000
000000000000000011000010100000101110110011000000000000
000010101100000000010000000101101001001100111001000000
000001000000000000000011110000001100110011000000000000
000000000000001000000000000101101001001100111001000001
000000000000000011000011100000001110110011000000000000
000000000000100000000000000001001001001100111000000000
000000000001000000000000000000001100110011000000000010
000000000000001000000110100011001001001100111001000000
000000000000000011000000000000101110110011000000000000
.logic_tile 23 15
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000101000111100110110001100000000001000000000000
000000000000100000000010001001100000000000000000100000
000001001000100101100110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001011100000000101101101000010000000000000
000000000000000101100000001011001001000000000000000000
000000000000000000000111000000000000000000000000000000
000000000001001101000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000000000000000101011010000010000000000000
000000000000000000000000000101101011000000000000000000
010001000000000000000000001101011101110000000101000100
100000000000000000000000000001101100110001010000000000
.logic_tile 24 15
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000100001001000000000000011100000000001000010000010
000001000111101111000000001101000000000000000000000000
000000100000000111100000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100100000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000101111000011110000000000000000000000000000
000000000000000000000000001111100000000011010000100000
000000000000000000000010001011001010000011000010000001
001110100100000000000000000001011000100000000000000000
000101000000001111000000001011001111000000000000000010
.ramb_tile 25 15
000000000000000111100000001000000000000000
000000010000001001100010011101000000000000
111000000000000000000000000111000000000000
000000001110000000000000001011100000000010
010000000000000000000010000000000000000000
010000000000000000000110000011000000000000
000000000000010011100011101001000000100000
000000000010000000000100000011000000000000
000000000000001000000111111000000000000000
000010101000001011000011010101000000000000
000000000000000011100000010011000000010000
000000000000000000100011000001100000000000
000000000000100000000011100000000000000000
000000000001000001000100001101000000000000
110000000001010011100000000011100000000000
110000000000000000000000001101101110100000
.logic_tile 26 15
000000000001001001000111110000000000000000000000000000
000000000000101011100111100000000000000000000000000000
111001000000000011000011100101101100001100110000000000
000000100100000101000111000000110000110011000001000000
001000000000000001100111111001111100000010000000000000
000000000000000011000110001011101000000000000000000000
000000000000000000000110001001111100100000000000000000
000100000000000000000000001111001011000000000000000100
000000001010001111000011111011011000000010000000000000
000000000100001011000011010111101001000000000000000000
000000000001001001100000010001101010110000000110000000
000010000000000001000010000111111000110001010000000000
000000000110001001000000000101001000110000000100100000
000000000000001011000000000011011110110001010000000000
010000000000000111000000000101001010110000000110100100
100000000000000000000010000111011100110001010000000000
.logic_tile 27 15
000000000000000011100000000000000000000000000000000000
000000001110000000100010000000000000000000000000000000
111010000000000000000000010101111001100000000000000000
000000000100000000000010001011011100000000000000000000
010000000000010001100010001101111100000010000001000000
010000001100100000000000000011111010000000000000000000
000100100000000011100000010000000000000000000100000010
000100000010000000000011010001000000000010000000000000
000000000000000000000111100000000000000000000101000000
000000000100000000000000001101000000000010000000000001
000000100000000111000111000000000000000000000100100100
000000000000101001000100000111000000000010001000000000
000000000000000000000111000000000000000000000100000010
000000000000000001000000001111000000000010000000000010
010001000000000000000000000000000000000000000000000000
100000100000010000000000000000000000000000000000000000
.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000010000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 16
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 16
000000000010000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 16
000000000000000000000000000000000000000000000110100000
000000000000001001000000000001000000000010000000000000
111001000000000000000111001000000000000000000100000001
000000100000000000000100001011000000000010000010000100
000001000100000000000111100000000000000000000100100000
000010000001010000010011000011000000000010000001000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001101000000000010000000000010
000001100000000000000000001000000000000000000100000000
000011100000001011000000000011000000000010000010000000
001000000000001000000111001000000000000000000100000101
000000000000001101000000001001000000000010000000000000
000100000100010000000000000000000000000000000101000000
000000000000000000000011001101000000000010000000100000
000000000000000000000000000000000000000000000100000000
000010000000000000000000001111000000000010000000000100
.logic_tile 5 16
000100000000001000000011000111000001000010100001000000
000010000000001111000111001111101001000010010000000000
111000000000001001000011111011100000000000000000000000
000000001000001011100011101001100000000001000000000000
010000001010000001100111000011000001000010100000000001
110000001110011001000111000001001001000010010000000000
000000000000001011100111011001001111101000000000000000
000000000000000111000010001111101101100100000000000000
000010100000001101100110000111011000110000000000000000
000000000000011111000010100011001010111000000000000000
000000000000101000000011000101111100001001000000000000
000010100000001011000110001001101010001010000000000000
000000100000001111100111011101011010010010100000000000
000011000000010011000010100101101101110011110000000000
000000001010000000000000010001100001000011110100100000
000001000000000000000011111011001011000011100001000000
.logic_tile 6 16
000000000100100111100000000101011011001001000000000000
000000101010011011100011001111001111001010000000000000
111000100000001111100111000101111001001001000000000000
000000000000001111100100001101101101001010000000000000
010000000001110000000010110011011011001001000000000000
110010000000100011000111111001101111001010000000000000
001000000000001011000011111011011001001001000000000000
000000001000011111100111101101001101001010000000000000
000001000000001000000010010111111110111111000000000000
000100000000010111000111000001011110010111000000100000
000001000001010000000111000011111001001001000000000000
000000000000000000010011110001101101001010000000100000
000000000000001101000011101111011001001001000001000000
000000000000000111000011000101001110001010000000000000
000000000001001001000111000011000001000001010100100000
000000000000000111000010001111101001000010010000000100
.logic_tile 7 16
000000100000001001000111100011000001000001010000000000
000000000010000001000010001111101100000010010000000000
111000000000101001100111101011001110001001000000000000
000000000001111011100100001101101000001010000000000000
010010100000000001100111010101101101001001000000000000
010001000001000000100111010101001010001010000010000000
000000000001001001000111011101001110001001000000000000
000000001000001111100110011001101000001010000000000000
000000000001001111100010011001001111001001000000000000
000010100010001011000111100111101011001010000010000100
000000000000001000000111101011001110001001000000000000
000010101110001111000100000001001000001010000000000000
000000000000001111100111001011101101001001000001000000
000001000001000111000010001111101010001010000000000000
000100001100000011100110100001011000101001010100000110
000110000000000000000000001101001111101010010000000000
.ramt_tile 8 16
000000100000000000000010000101001010000100
000001000000010000000011110000100000000000
111010100101010111100111100111001000100000
000101000000100000000100000000010000000000
110010000010101011100111100001101010000000
010001001100010011100111010011000000000000
000000000000000000000000001011101000010000
000000000000000000000000001011010000000000
000000100000001000000011110001001010000000
000001000000001111000011011101100000001000
000100000000000000000010011101001000100000
000000000000000001010111011111010000000000
000000000000010001000010001001101010000000
000000000000100000100000001011100000100000
110001000001110001000000000111001000000000
110010001010010000000011011011110000000000
.logic_tile 9 16
000011000000000001000000000101101001001100111000000100
000010000000001001100011000000101110110011000000010000
000000001100000001000000000011101000001100111000000000
000100000000010000100000000000001010110011000010000000
000001000110010001000000000011101000001100111010000000
000010000000000111000000000000001010110011000000000000
001000000000000000000000000011101001001100111000000000
000010000000000111000010000000101010110011000010000000
000000000000100000000111100011001000001100111000000000
000000000001011011000100000000101000110011000000000100
000000000000000111100111100111101001001100111000100000
000000001010000111100011100000101101110011000000000000
000100001010010000000000000001101000001100111000000010
000100000000100000000000000000001100110011000000000010
000000000111000111000010000001001000001100111000000000
000000000000000000000000000000101000110011000010000000
.logic_tile 10 16
000101001000101000000011001101011000001001000000000000
000000000000000001000011110001001111001010000000000000
111100000000000111100000000001000001000010100000000001
000001000000001011000011000111001110000010010000000000
010110000000001111100011100111000001000001010000000100
110001000110001111100011111011101101000010010000000000
000000000000000000000000011011001001001001000000000010
000000000000001001000011101011011100001010000001000000
000010000000001111000011101001000001000010100010000000
000000000000001111100010010111101100000010010000000000
000000000110000001000010001001100000000001010000000010
000000000000001111000111111101101101000010010000000000
000000001011011111100111010101001011001001000000000001
000000000000100011110011100101011111001010000000000000
000101000001000111000010001111000000000001010100000010
000110000000001111100000000101001100000010010000000000
.logic_tile 11 16
000001000011010111000111000001001001001100111010000000
000000000100000000100000000000001110110011000000010000
000000000000100000000000000111001000001100111001000000
000010000001010000000000000000001100110011000000000000
000010100001010011100000010001001000001100111010000000
000000000000000000000011110000101010110011000000000000
000000000001010111100000000011001001001100111000000000
000000000000100000100000000000001100110011000010000000
000000000000001011000000010111001001001100111000000000
000000000110000111000011000000101010110011000010000000
000100001100000001000000010011101001001100111000000100
000000000000000111000010110000101111110011000000000000
001010100000000011100000000111101000001100111001000000
000000000110000000100011000000001101110011000000000000
000001001100001001000000010011101000001100111001000000
000010100000001101100011010000001011110011000000000000
.logic_tile 12 16
000000000000100000000010000101100001000001010000000000
000000000110011011000011100111001010000010010000100000
111000001010001000000000000001000001000010100001000010
000000000000001101000000001101101011000001100000000000
000010000000010101100000001111001000111111000000000100
000001000000000000100011010001011000010111000000000000
000000000000000011000000001101000001000010100010000000
000000000000000011100011000101001011000001100000000000
001011100001000001000011010000000000000000000100000000
000001000010110000110011001011000000000010000001000000
000000000000100000000000010000000000000000000100000000
000000000001000000000011000011000000000010000001000000
000110000000001001000000001000000000000000000110000010
000101000000000111100000001011000000000010000000000000
000000000111000000000000000000000000000000000110000000
000000000001010000000000001011000000000010000000100000
.logic_tile 13 16
000010100010101000000111010000000000000000000000000000
000001000000000111000011110000000000000000000000000000
111000000000000001100110000101111010010010100000000000
000000000000000000000000000011011101110011110000000000
110000000000100001100010000111011111000110100001000000
010000000001010000000010111101011100001111110000000000
000010100000001011100110001011101101000110100000000000
000001001010001011100000000101101101001111110010000000
000100100001011011000011110001000000000010100000000100
000000000000101111110011001001101000000001100000000000
000000100000010001000011101101111111101000000000000000
000000000000101111100110011001011100100100000000000000
000000001001100001000000000111011111000110100000000000
000010100000101001000000000111001100001111110010000000
001000100000001000000010001101000000000011110100000000
000001000000001111000011110001001011000011100010000000
.logic_tile 14 16
000010100000001111000010001011100000000001010000000001
000000000000000111100110001111101111000010010000000000
111010000000000111000000000011111001000100000000000000
000001000000001101100010011111101000001100000000000000
000000000111010111000000001101100000000001010000000000
000000000100101101100010001101101111000010010000000000
000100000000001101000111100101000000000001010000000000
000000000000000111100010001101001101000010010000000000
000010100000000111100011110111101000000100000000000000
000011100000000000000011001011111000001100000000000100
001100001011111101100111110001100001000010100000000010
000000000001110011000111010001101010000001100000000000
000000000100000001100011111111111100110011110110000000
000100000000000000000011010101001001010011110000000000
010000000001001000000111010011101110110011110100100000
100000000000100011000011010101001100010011110000000000
.logic_tile 15 16
000000001101110011100111111001011101000110100000000000
000000001010001001110110110011111101001111110000000000
111000000001000011000110111001000001000010100001000000
000001000000001001100111000011001000000001100000000000
111000000001100000000000001101100000000001010000100000
110000000000001111000000000001101001000010010000000000
000010000010000011100111100111000001000010100000000100
000000000000000000100110010101001000000001100000000000
001000000000001000000111101011100000000001010000000000
000001000111000001000111011101001001000010010000100000
000000000100000101100110000011001101000100000000000000
000000001110001001000011001011101001001100000000000000
000000000000100011000011101001000001000010100001000000
000000000001000000000100001001001110000001100000000001
010000000010010111000000001101100000000001000100000000
100000001100000000100000001011000000000000000000100000
.logic_tile 16 16
000010100001001001000011101011011100000110100000000000
000100000000001111100111001011111000001111110000000000
111000000000000111100010111011101101000100000000000000
000000000000100111100011111101111111001100000000000000
000000000110001001100110001001111000000110100000000000
000000000000000111000000001001011000001111110000000000
000000000000110011100110000001101100000100000000000000
000000000111110000000010010101101001001100000000000000
000000000110011101100010011011000001000010100010000000
000000000000100001100010001101001110000001100000000100
000010101000000001000010001001011011100011110100000000
000001000000000000100111100111101100110011110000000000
000000000001110000000000001011100000000011000100100000
000000001101000000000000000001001011000011010000000000
011000000000001111100000000001001011100011110100000000
100010000000000101100010000001101100110011110000000100
.logic_tile 17 16
001010000000000000000011010101011000110011110000000000
000000000001011001000111100001111001010010100000000000
111000000001010111000111110011011101000110100000100000
000000000000001001000010001011101110001111110000000000
000010000000000111000110000111000000000010000000000000
000001001110000000000011100011100000000000000000000000
000001000001010001100111101111111010110011110000000000
000010100000100011010011010101011001010010100000000000
000010000000001101100111110111000000000010000000000000
000000000000000001000011111101100000000000000000000000
001100100001011011100011101101011000000100000000000000
000001001100001011000110011101011100001100000000000000
000000000000000000000110101001111101000110100000000000
000000000000000000000010011011011000001111110000000000
010000000000000011000000001111011011100011110110000000
100000000000101111000011001111101100110011111000000000
.logic_tile 18 16
000000000000000101100110001111011111000100000000000000
000010100000000001100010010011001000001100000000000000
111000000111101000010111101101001110001100000000000000
000000000000000111000000000011011000101100000000000000
000000000000000001000110001111001100001100000000000000
000000000000000000110000001011111000101100000000000010
000010000000101001000011101111000000000000000001000100
000000000000010001000011101101000000000001000000000000
000000000000001001000111101111011001000100000000000000
000000000000000001100011001101011010001100000000000000
000000000000100001000000001101001100100011110100000000
000000000000011001110010011111101100110011111010000000
001001000000001011000111100001011010100011110100000000
000000100000001111100010001011101001110011110001000000
010000000000100000000000000000000000000000000000000000
100000000000001111000011000000000000000000000000000000
.logic_tile 19 16
000000000000010001100000011001111110001100000010000000
000000001000000111000010000111011001101100000000000000
111001000000001111100110001111011100000110100000000000
000010000000001101000011101101101100001111110000000000
010010100000000011000110001001101010000110100000000000
110000000100000000000111111001111101001111110000000000
000010101110001000000111001001011100001100000000000000
000000000000001011000011100011011000101100000001000000
000000000001010111000000001101100000000001000001000000
000000000000100000000011101101000000000000000000000000
000000000010010011100000011001101010000110100001000000
000000000000101001100011111101001100001111110000000000
000000000000000011100111000000000000000000000101000100
000000100000000000000000000111000000000010001000000001
010100000000010011100000011000000000000000000100000000
100000000010100000100011110001000000000010001000000000
.logic_tile 20 16
000010100000001111000110000001111100000110100000000000
000010000000000001000011101001001010001111110000000000
111111000000101111100010110000000000000000000000000000
000111100000000011010110000000000000000000000000000000
010000000000000111000010101011011011001100000000000000
110000000100000000000011101011001001101100000001000000
000000000000001000000110000101101110000110100000000000
000000000010000011000000001101111000001111110000000000
000000000000100111000011101011111010001100000000100000
000000000001010111100100001011101000101100000000000000
000010100000010111100011101011011000001100000010000000
000000000000100000000010000111001001101100000000000000
000000000000010000000111100001101100000110100000000000
000000000110100111010100001001111010001111110000000000
010001000000000000000000000000000000000000000100000100
100000000000100001000000000111000000000010001000000000
.logic_tile 21 16
000000000000001101100110001001001001000000110000000000
000000000000000001100000001111011010000001110000000000
111010000000000111100000000000000000000000000000000000
000011100000000000100010010000000000000000000000000000
000000000000000000010111000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000001011011100000001111000001000001000000100000
000000000000001011000000000101001000000011000000100000
000000000000100011100000000111011100000011000000000001
000000000000000000100000001111001000000001000000000000
000010001110000001100000000101000000000010000000000000
000000100000000000000010111111100000000000000000000000
000000000001010011100011011001001101110000000000000100
000100000000001001000010111111001010111000000000000000
010100000101010000000011000001111101110000000110000000
100000000000000001000100000101111110110001010000000000
.logic_tile 22 16
000001000000100111000000000111101000001100111000000000
000010000000000011000000000000001010110011000000010000
000000000010000000000000000001101000001100111001000000
000000000000000000010011110000101000110011000000000010
000000000000000111000000000011101000001100111000000000
000000000000000000000000000000001010110011000000000000
000000100000000000000110100001001000001100111010000000
000011000000000000000000000000001000110011000000000000
000000000000000101000000000011101000001100111000000000
000000001110000000000000000000101010110011000000000000
000000000000000101110110110011101000001100111000000000
000000000000000000000010100000101000110011000010000000
000100000000000000000000000011001000001100111000000000
000100000000000000000000000000001010110011000000000000
000000000000000000000000000101101000001100111000000001
000000000000001101000000000000101000110011000000000100
.logic_tile 23 16
001000000000000001100110010101011010000010000000000000
000000000000001101000010101101101111000000000000000000
111000000000001011100111111001111101000010000000000000
000110100001010101100110101001101101000000000000000000
000000000000000001000111010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000010100000001011100111000011000000000001000000000000
000001000000000101100010010001000000000000000000000000
000000000000001000000010000011001001100000000000000000
000000100000000001000000000001111011000000000010000000
000000000000001111100111001001001011110000000100000001
000000001101010011000010010001101100110001010010000000
000001000000000000000111101001111011110000000110000000
000000100000001001000000000101111101110001010000000000
010000000000100000000000001001101010110000000111000000
100000000100010000000000000001001110110001010000000000
.logic_tile 24 16
000000000000011111000000001111000000000011000001000000
000000000100001011100000001111101111000010000000000000
111010100000000111000000011001000000000001000000000000
000000000000001001000011001011000000000000000000000000
010000001110100101000011100000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000000001011000000000001000000100000
000000000000000000000000001011000000000000000000000000
000000000000100000000000000111100000000001000000100000
000000000001001111000000000101000000000000000000000000
000000000000010000000111000111011001111001000100000010
000000000100000000000100000001001000111101000000000000
000000000000000001100011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001011111000110100001111111111001000100100000
000000000000100011000100000001101000111101000000000000
.ramt_tile 25 16
000000000000101000000000001000000000000000
000000010000011111010000000011000000000000
111001000001010000000000010111100000000100
000010010000000111000011010101000000000000
010000000000000000000011000000000000000000
110000000000000001000100000001000000000000
000000000000000111100000000001100000001000
000000000000000001100000000111100000000000
000000000110000111100000000000000000000000
000000000000000111000000000011000000000000
000000000000001000000000000101100000000100
000000000000001011000010000011000000000000
000000000000101111000000001000000000000000
000000000000010011000000001011000000000000
010000000000000111100000001111000001100000
010100000000000000000010011111001010000000
.logic_tile 26 16
000000000000000001000011101101001101000010000000000000
000000000000000111000011010101111111000000000000000000
111010100000000011100111111111100000000001000000000000
000000000110001101100011110011000000000000000000000000
000000000000000011000011110000000000000000000000000000
000000001010000000000011110000000000000000000000000000
000010100000000011000000001001000000000001000000000000
000000000000101101000000000011000000000000000000000000
001000000000000000000111101001101001110000000100100100
000000000001010000000100000001111001110001010000000000
000000100000010001000000001001001011110000000100000000
000011100010100000100000000101111000110001010011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000010001101001010110000000100100000
100000000000100000100100000101011000110001010000000100
.logic_tile 27 16
000000000000000101100110101001100000000001000000000000
000000000000000000000011100011000000000000000000000000
111000000000000111000000000000000000000000000000000000
000010000100000000000000000000000000000000000000000000
010000000000001000000000010001001100111001000100000010
010000000000000001000011001111001110111101000000000000
000100101110000000000000010000000000000000000000000000
000000001110000000000011010000000000000000000000000000
000000000000000111100000000101011010111001000100000000
000000000000000000100000001111011110111101000000000001
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001100000001000110100001001010111001000100000000
000000000000000000000100001111111110111101000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
111000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000111000000000000000000000100000001
110000000000000000000100000001000000000010001000000000
000100100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 16
000000000000000000
000000000000000000
000001011000000000
000000001000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000001011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000100000010000000000010110000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000001011000000000011000001000000
000000000000000000000000000011100000000010000000000000
.logic_tile 4 17
000000001100010101100000000000000000000000000000000000
000000000000000001100011000000000000000000000000000000
111000000000000000000000001001100000000001010100000000
000000000000001111000011010111101000000010010000000100
010100000000100101100000010101000000000001010101000100
010000000001000001100011101011101010000010010000000000
000000000000000000000000000001000000000001010100100001
000000000000000001000000000111001000000010010000000000
000000000010000000000000010101000000000001010110000010
000000000000000111000010110011001010000010010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001110001011000000000000000000000000000000000000
000100000000000000010000001001100000000001010100000100
000100000000001011000000000101001000000010010000000100
.logic_tile 5 17
000000100000011001100110001011000000000010100000000010
000001000000001111000011101111001000000010010000000000
111000000000000001100110010111001010010010100000000000
000000000000101001000010110101001101110011110000000000
010010100000000111000000000011111011101000000000000000
010001001000001111000000000101011100100100000000000000
000000000000001111100110111001111011101000000000000000
000000000000000001100111101001101110100100000000000000
000000000100000101100111011111011111110011110000000000
000000000000000101000110001101111110010010100000000000
000110000000000001000000000001111101010010100000000000
000000000000001011100010000101111010110011110000000000
000000000000000001010000000001000001000011110100000010
000000000010000000100011111011001000000011100000100000
000000000000000001000110000011000001000011110110100010
000010100000001011100110011001001000000011100001000000
.logic_tile 6 17
001000100110000000000111010011011010001001000000000001
000000000000101111000111110001001001001010000000000001
111000000000001001010010010111111100001001000000000000
000000000000000001100111111111011011001010000001000000
010001000001110101000110001001111110111111000000000000
110010000011010011100011101101011010010111000000000000
001100000000000001100011111111100000000001000001000000
000100000000001001000011010111100000000000000011000000
000010000000101111000000001001111110111111000000000000
000001000000001011100010011101111110010111000000000000
000000000000000111010111000011011001110011110000000000
000000000000000000010010110101011100010010100000000000
000000000000000001000000001101111101110011110000000000
000100001010011111100010010101111000010010100000000100
000000001110001101000111010011000000000001010101000000
000000000100101111000011111001101110000010010000000000
.logic_tile 7 17
000000000101110000000011101001001101001001000000100000
000000100000000000000010010111101111001010000000000000
111001000000000111100000001011001001001001000000000000
000010100000001001100000001111011101001010000000100000
000010000000000000000000010011001101001001000000000010
000001000010101001000010010111101111001010000010000000
000000000000001111100110000101101001001001000000100000
000000000001000011100011010111111101001010000000000000
000000000000100001000111101101111001001001000000000000
000000101001110111100111011011001100001010000000000010
000000000010000000000011110011011010001001000000000010
000000000000000001000111111101101111001010000000000000
000110100111011101100000001101111001001001000000000000
000001100000100101000010000001101100001010000000000010
000000000000100101010011110000000000000000000100100000
000000000000000000000110100101000000000010000000000000
.ramb_tile 8 17
000110000010000111000011100111011110000000
000101011110000001000000000000000000000000
111000000000010000000000010011001100000000
000000000100000000000011010000100000000000
001000000010000000000011000111111110000100
000000000001010000000100001111100000000000
000001001100000000000000000111101100000000
000000000000000000000000001011100000000010
000001000001010000000011010011111110000000
000000000000001101000011000001100000010000
000001000000000000000111010011101100000000
000010000000010000000111010001100000000010
000000000100101000000010001111011110000000
000000000001000011000010001001100000000000
110000000000000111100010000101001100000000
110000000000010111100010001001100000100000
.logic_tile 9 17
000000000000000111100011010001001000001100111000000000
000000001000000111100011110000001101110011000000010001
000011001010000111000000010011101001001100111000100000
000010000000000000100011110000101100110011000000000000
000010100001010011000000000001001000001100111000000000
000001000000100000100000000000101010110011000000000000
000010001110001000000111110011101001001100111001000000
000000000110001011000110110000001011110011000000000000
000000000010000000000000000111101000001100111000000100
000001000000000000000010010000001001110011000000000000
000000000000100001000110100001101001001100111000000000
000001001000001011100111010000101010110011000001000000
000000100000000000000000000011101000001100111000000000
000000000000000000000000000000101000110011000001000000
000000000000000000000000000101101001001100110000000000
000010100001000111000000000000101000110011000000000010
.logic_tile 10 17
000000001000000011100111010101101100001100000000000000
000010100000000001000110100011101011001000000001000000
111000000000000001000011001001011010010010100000000000
000000000110100111100100000101101000110011110000000000
000010000001000000000110001001001110111111000000100000
000100000001100000000011011111101110010111000000000000
000000000010001111100110010001001110101000000000000000
000000000000001111100010001101111101100100000000000000
000011000000001001100111001111101110111111000000000001
000001000000001011000011101111001000010111000000000000
001000000000000111100000001101101101001001000001000010
000000000000000000100000001111111100001010000000000010
000010000000001111000010001001101111111111000000000000
000001000011011111000100001111001000010111000000000000
000000000001000000000011011000000000000000000100000000
000000000000000111000111101001000000000010000001000000
.logic_tile 11 17
000010001000001000000111100001101000001100111001000000
000011101011011111000110010000101010110011000000010000
000100000001010011100111100001001001001100111010000000
000000000010100000100100000000101011110011000000000000
000100000010000111000000010001001001001100111001000000
000100001100010000100011000000101011110011000000000000
000000000000100111100011000011001001001100111000000000
000000000001010000010110000000101000110011000010000000
000100001110001000000111110101001000001100111000100000
000100000000011111000111010000101110110011000000000000
000000000000000111100111100001001001001100111000000000
000000000000000000000000000000001100110011000000000001
000000101010100001000000000011001001001100111000000000
000000001101010000100000000000101010110011000001000000
000000000000000000000000000011001001001100111001000000
000001000010000000010000000000001101110011000000000000
.logic_tile 12 17
000000000100000001100111101101101010111111000000000000
000100001100000000000011111011111001010111000001000000
111101000000000000000011101101111010110011110000000000
000000100001010000000011110101101110010010100000000000
110000000010001111100010111011100000000010000001000000
110000000001011111110011111111000000000011000001000000
000001000000000011000110010011001010111111000000000100
000000000010001011000111001111001010010111000000000000
000010001000001111000000010011111110110011110000000000
000000000000001101100011001101101101111011110000000100
000000001100000101100111100001101010111111000000000010
000000000110001001000010011111101100010111000000000000
000000000000100001000010001001101011111111000000000000
000000000000010111000010011011111100010111000000000100
000100100000001000000010000111000000000011000100100000
000000001000001011000100000001001001000011010000000000
.logic_tile 13 17
000000001010000001000010010011100001000010100000000100
000000000000000111000011000001101001000001100000000000
000000000000100111000011100011011100111111000000000000
000000000001001001100010011011101111010111000000000000
000000000000001001100010001111111100110011110000000000
000000000000000111000100001011101010010010100000000000
000010000100100111000011011001000001000010100000000000
000001001111010011100111001011101110000001100000100000
000000001000001101100011110001011011000110100000000000
000100000010001011100010110011101010001111110000000100
000001000000000011000110111001101110001111110000000000
000000100000001111000010001001011010000110100000000000
000000000000100001000111011001001100110011110000000000
000000000000000000100111101101001110010010100000000000
000011000000000000000111101101011111000110100000000100
000000000000010111000010001101111000001111110000000000
.logic_tile 14 17
000000001000001111100111100101000000000000000000000000
000100001010000111100100001011000000000001000000000000
111100000000111011000011001111001010000110100000000000
000000001010011111000111111011111000001111110001000000
000000000000001111100011001001101011000110100000000001
000010100000000111000111110001011101001111110000000000
000000001010000000000000010101000001000001010000000000
000000001000000000000010001111001111000010010000000010
000010000000011111100000001001101001000110100000000000
000000000000100111000011010001111101001111110000000000
001000000001000000000011000001000000000000000000000000
000000000000000000000010000011000000000001000000000000
000000000000010000000111001101000000000000000000000000
000000000000100001000010000111000000000001000000000000
010100001000000011010000011011011000110011110100000000
100000000000000000100011001101011110010011110000000000
.logic_tile 15 17
000000000010010011100111001001001011000010000010000000
000001000001111001100011001111111100000000000000000000
111010100001001000000010001111100000000000000000000010
000001000000001111000100001001100000000001000001000000
110000000000100101100111011001000000000010100000000000
110000000000001101100111110001001110000001100000000001
000000000000000001100010001001011010000100000000000000
000000001010000000000111101101001110001100000010000000
000000000000001011000010000011001010000100000000000000
000000000001011111100100001101101001001100000000000000
000000000000001011000110000011011101000110100000000000
000000000010001011000000000011001100001111110000000000
000000001000001111100010000001000000000000000000000100
000000000001000101100100000101100000000001000000100000
010111100000000000000110001101100000000001000110000000
100001100000000000000000001011100000000000000000000000
.logic_tile 16 17
000011100000000111100111001011111110001100000000000000
000010001100000111100000000001011111101100000000000000
111000000000101000000111110001011100000110100000000000
000000000000010111000010110101001100001111110000000010
010000100010000001000011100011011011000100000000000010
110001000000000001000110010101101001001100000000000000
000100000000001001000011100011111010000110100000000000
000000001000000001100110000001111001001111110000000000
000000000000101011100111000001111110000110100000000000
000000000011011111100100000011101110001111110000000000
000100000000101001000000011101100000000000000000000000
000000101001011011100010001101001011000000010000000100
000000101000000011110110011000000000000000000100000100
000001000010000000100011110111000000000010001000000000
010001000001010001000000010000000000000000000100000001
100000100100000001100011011111000000000010001000000100
.logic_tile 17 17
000010100001000111100111010111011000000100000000000000
000000000000000111110011100111011011001100000000000010
111010100000001001100111110111000000000000000000000000
000001001000001101000111010011100000000001000000000000
000001000001010001100011011011001000000100000000000000
000010100100100011000010000101111001001100000000000000
000000001100011111100011100101111001001100000001000000
000010000000110001100100000011111000101100000000000000
000000001000000111000010001111011101000100000000000000
000001000000000000100111101011011000001100000000000000
000000000000000111010010001111101100000110100000000000
000100001110000000100110000011111000001111110000000000
000000100000000111100111100101001011110011110100000000
000001000000000001000000000101011001010011110001000000
010100000000010000010111001001000001000011000101000000
100110000000100000000011001111001010000011011000000000
.logic_tile 18 17
000010100000000000000110011101000000000000000010000000
000000000000000000000010001101100000000001000000000000
111000000000101001100110011101000000000000000000000000
000000000000000001000110001111100000000001000000000101
110010100000000000000110010001100000000001000100000100
110000000000000000000010001001100000000000000000000000
000000000110000000000110000011000000000001000100000100
000000000000000001000100001001100000000000000000000000
001001000000000111100000011101100000000001000100000000
000010100000000000000011000001000000000000000000000110
001000000010100000000110011111100000000001000100000010
000010000001010000000010100001000000000000000000100000
000000000000000000000011101011000000000001000100000000
000010100001010000000000001001000000000000000011000000
010000101000000001000000001011100000000001000100000000
100000000011000000000010001011100000000000000000100000
.logic_tile 19 17
000000001100100111000111000001011110001100000001000000
000010100000011111000111110011011111101100000000000000
111000000000000011100000010011111000001100000000000000
000000000000000111000010001111001100101100000001000000
010000000110000111000010000101111101000110100001000000
110000000000000000000000000001001111001111110000000000
000001000011011000000111000001111011000110100000000000
000000100000000001000100001001111110001111110000000000
000010001010011101100011100000000000000000000101000000
000100000000100011000000001001000000000010001001000000
000000000000000111000000000000000000000000000100000000
000000001110001111000000001011000000000010001000000000
000000001001010000000110000000000000000000000100000000
000000001110100000010011000101000000000010001000000010
010000000000001000000111001000000000000000000110000000
100000000010000011000010010001000000000010001000100010
.logic_tile 20 17
000010000000001111100110001101101011000110100000000000
000001000100100001100100000101101000001111110000000000
111100000001011101100000000111011101101000010000000000
000000000000000011000000001001111101111100110000000000
110000000000000111100000011001111101000110100000000000
010000001100000111100010000101001000001111110000000000
000001000000001111100000000111101110001100000001000000
000000000000000011000010110001001011101100000000000000
000000000000000000000000010111011110001100000000100000
000000000110000000010010110101111000101100000000000000
000001100010000001000111000000000000000000000000000000
000011101010000000100010010000000000000000000000000000
000000000000000111000110100101100000000001000010000001
000000000000000000000111100111000000000000000000100000
010001000000100001000000001000000000000000000100000000
100000100001011001100011100111000000000010001000000000
.logic_tile 21 17
000010000100000000000010010000000000000000000000000000
000001000000000000000111100000000000000000000000000000
111101100000010000000110110000000000000000000000000000
000011100000000000000110100000000000000000000000000000
000010000000001000000000001111011010110000000100000000
000001000000101001000000001101111001110001010010000100
000010000100010000000110111111011000110000000100000000
000001001010000000000110101001111101110001010000000001
000100000000010101100111111101011011110000000101000001
000000001010100000000111101101011100110001010000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001010100110000000000110111011011010110000000100000000
000001000000000000000010101101011101110001010010000100
010010100000000101110000001111111000110000000100000000
100000000000010000000000001001011001110001010010000010
.logic_tile 22 17
001000000000000000000000000011001000001100111000000001
000110100000000000000000000000101100110011000000010000
000000000000000000000000010001101000001100111000000000
000000000000000000000010100000101110110011000010000000
000001000000000000000110110101001000001100111001000000
000000100000000000000010100000101100110011000000000000
000000000000000000000110100101001000001100111000000000
000000000100000000000010110000101110110011000010000000
000000001100001000000010100101101000001100111000000000
000000000000000111010100000000101100110011000010000000
000000000000001000000000000101101000001100111001000000
000000001110000011000000000000101110110011000000000000
000010000000001000000000000111101000001100111000000000
000001000000000111000000000000001100110011000001000000
000000001100000000000000000011101000001100110000000000
000000000000001101000000000000001110110011000001000000
.logic_tile 23 17
000001100010100000000011001101000001000000000000000000
000010100110010000000000001001101000000000110000000000
111000000001010000000000000011111100110000000101000000
000000000000001111000010011001101110110001010000000100
000000000000000000000000010000000000000000000000000000
000010100001010000000011110000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110100000000000000000010000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
.logic_tile 24 17
000000001110000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001011000000110000000000000000000000000000000
000000000100101111000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000111001111111100110011110001000000
000000001100000000000100001001001001010010100001000000
000001001010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000111000111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000011000000000001111011000010000000000000
000000000000000000000000000101011101000011000000000000
.ramb_tile 25 17
000001000000001111100000010000000000000000
000000110000001011110011010111000000000000
111010000000011011100000010011000000000000
000001000110000111100011000111100000000100
110000001000000000000010000000000000000000
110000000000000000000000000001000000000000
000010100001010111100000001001100000000000
000000000000000000100000000001000000000000
000000000000000000000010011000000000000000
000000001110000000000111000111000000000000
000000100000010001000000000001000000000000
000001001010000000100000000001100000000000
000000000000000011100010000000000000000000
000000000000001111000100001101000000000000
010000100000000011100000000001100001000000
110001000100000000000000001011101100000000
.logic_tile 26 17
000010100000001111100111111111101111000010000000000000
000000000000000001100010000011101000000000000000000000
111010100010010101000000010111001100000010000000000000
000000001010000111000010001111011000000000000000000000
010000000000100111100010001101101000000010000000000000
110000000000010101000111000101011010000000000000000000
000010000000000111000011110001100000000001000000000000
000000000000001011100111010101100000000000000000000000
000010100000001001100111000101101100100000000000100000
000001001100001111000011101111101000000000000000100100
000000000000001011100111100011001001000100000000000000
000000000000000111000010011101011101000000000000000010
000011100000100111100110011001111101000010000000000000
000011000000010001000010111101001101000000000000000000
010000000000010000000000000000000000000000000100100000
100000000000000000000011111011000000000010001000000001
.logic_tile 27 17
000010100000000000000000010111011001001110100001000000
000000000000000000000010001001001111001111110000000000
111010100000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000010000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000011111000000000000000000000000000000000000
000010100000100000000110100000000000000000000000000000
000010000001000000000000000000000000000000000000000000
.logic_tile 28 17
000000000000000000000111010000000000000000000000000000
000000001110000000000011110000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000011100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000111000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 18
000100000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
111000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001000100001000000000000000000000000000000000000
000000100000000011110000000000000000000000000000000000
110000001010000111000000011101100001000001010000000101
110010000000000000000011001101001000000010010000000000
110101000000000000000000000000000000000000000000000000
110000100010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000011100001000001010000000010
000010000000000000000000000101001000000010010000000100
000000000000000000010000000000000000000000000110000000
000000000000000000000000000101000000000010000000000000
.logic_tile 5 18
000000000000001001100110111101001110110011000000000000
000000000000000001000011110111001101000000000000000000
111000000000101011000110111111111100110011000000000000
000000001100010001000010101101101001000000000000000000
000000000000000011100111110001111000000010000000000000
000000000000000111100110000111101010000000000000000000
000001000000001001100000010101000000000000100010000000
000010000000000111000010111011101011000000000000000010
000001000001010000000011110001000001000011100000000000
000000000000100000000011100001001010000011110000000000
000000000001000000000000000001011001110011000000000000
000000000000000001000010011111111010000000000000000000
000001000101011011100000011000000000000000000100000000
000010000000100011000010101011000000000010000000100101
010000000000000101010111100000000000000000000000000000
010000000000000000100000000000000000000000000000000000
.logic_tile 6 18
000010001110100000000110110101111110110011110000000000
000011001110010111000011111001111111010010100000000000
111000001011100000000111110011111111001001000000000100
000010000001100001000110100101111001001010000000000000
000000000000001111100000000101000001000001010001000001
000000000000001111000010010101101000000010010000000000
110000000001010000000000011011111000001001000000000001
110000000000001011000011110101111001001010000000000000
000000000000000000000000001111001110111111000000000010
000000100000000000000000000011011000010111000000000000
000000000000010000000011011000000000000000000100000000
000000000000001011000110001011000000000010000000000010
000001000000100000000011001000000000000000000100000000
000010000000001111010010010111000000000010000000000000
000000000000000101000010100000000000000000000000000000
000000001010000000000111100000000000000000000000000000
.logic_tile 7 18
000000000000000011000010011000000000000010000001000000
000000000000000001000111110111000000000000000000000001
111000001110000001100111000101111100001001000000000110
000000000000000000010100001011001111001010000000000000
000110100110000111100000000001111110001001000001000001
000010000000100000100000000101001101001010000000000000
000000000000000101100010000111011100001001000000000011
000000000000000000000100001001001111001010000000000000
000010001101010000000110111001011110111000100010000100
000000000000100000000011101101011000110100100000000000
000100000000100000000000000000000000000000000100000000
000100100001010001000000000111000000000010000000000000
000000000000001011000000010000000000000000000110000001
000000000000000011100011101001000000000010000000000000
000010001000000111100000001000000000000000000100000010
000001000000000001100010001001000000000010000010000000
.ramt_tile 8 18
000000000000100000000000000011001100000000
000000000100010000000000000000100000010000
111110101110000011000000010111001010000000
000000000110000000100011010000010000000000
110011100011010111010011010101101100000000
010011001110100111100010110011000000000010
000000000000011111000011101011101010000000
000000001100001111100100001011110000000000
000001100011110011100010001101001100000010
000011000010111001100111101101100000000000
000000001000100000000010000101001010000000
000000000001000000000010011111010000000000
000000100000000001000000001001101100000000
000000001110000000000011011001000000010000
010100000001010000000011100111101010000000
110101000000100000000100000101110000000000
.logic_tile 9 18
000100000110001000000111101001101010001001000001000000
000000000000100111000100001101111101001010000010000000
111000000000101001000011101101100000000000000000000000
000100000001011111000100000001000000000001000001100000
110010100010000101100010000111101010001001000000100000
110001000000001101000110010101111101001010000000000000
000000000000101011000110100001100001000001010001000000
000000000001001101100010011001001000000010010000000000
110010000110000000000010001101000001000001010100000000
110001000010010000000111101011001100000010010001000000
000010001010000000010010000001000001000001010100100000
000000000000001001000111101011001101000010010000000000
000000001010000011110011100101100001000001010100000000
000000000010000000100000000111001100000010010000100000
000000000000000000000000011101000001000001010110000000
000000000001010000000011101101101101000010010000000000
.logic_tile 10 18
000010100110000111000011111011111111111111000000000000
000011000000001011100111100011111101010111000000000100
111110100000001101000111001101011111111111000000000000
000100001000000111000000000111011001010111000000100000
110001100001010111100000000000000000000000000000000000
110011001010000000100011010000000000000000000000000000
000000000000000000000000001011011110111111000010000000
000000000000000000000010110111111000010111000000000000
000000001010100000000000010101100000000010000001000000
000000001011010000000011100001100000000011000000000000
000100000111010000000010011111011110111111000000000000
000000000000101011000111100111011001010111000000000010
000000101010000011100111110101001111001001000000000010
000001000000000000000011001001111000001010000000000000
010000001100000000000010001000000000000000000100000000
100000000000001011000110010001000000000010001001000000
.logic_tile 11 18
000100100001000011100000000111101001001100111010000000
000001000110100111000000000000001100110011000000010000
000010000000000111000000000101101001001100111001000000
000011001100000000100000000000001000110011000000000000
000011000000000000000000000011101000001100111010000000
000011000000000000000000000000001000110011000000000000
000000000000000111000000000011001001001100111010000000
000000001000000000000000000000101101110011000000000000
000000001000000000000000010001001001001100111000000000
000001000000000011000011100000001101110011000000000100
000100000000000111100111110111001001001100111000000000
000000000000001111100111010000001111110011000010000000
000000100000000001000000000111001000001100111000000000
000001000101001011100011000000001100110011000000000001
000001000000000000000010010111101000001100110000000001
000010100000001001000111100000101111110011000000000000
.logic_tile 12 18
000000000000001000000010000111111110111011110000000000
000000000000001011000111010001011010110011110000000100
111000001001001000000010101001100000000010000001100000
000000000000100011000111001001100000000011000000000000
000000100000000001000000010101100000000001010000000100
000001000000000011000011100011101111000010010000000000
000000000000100000000011100001111100101000000000000000
000000000000000000000011110101001001100100000000100000
000000100000010000000111001101000000000010000000100000
000100000001011111000000000111100000000011000001000000
000000000000000000000010000001101110101000000010000000
000000000000001001000100000101011001100100000000000000
000001000000000000000111011011011100010010100000000000
000000100100000000000111011101111001110011110000000000
000001001010100011000000010000000000000000000100100000
000000100000010001100010001111000000000010000000000000
.logic_tile 13 18
000001000000001111100110011101000000000001010000000100
000000000000001111100011000001101111000010010000000000
111000000001010111000110000101100000000010100000000010
000001000000111111100010011101101110000001100000000000
010000000100010001000010000011111001010000000000000000
010101000000000000000011011101101101000000000000000000
000001000000001001100111001111111101101000000000000000
000000100000000001000011111001001100100100000000000000
000100000001010000000011100011011010111111000000000000
000100100000001011000111000101111000010111000000000000
000001000000000001000010001111111000000100000000000000
000010000000001001000010000111011111001100000000000000
000110100000001000000010010001000000000010000000000010
000000000001011011000010000011000000000011000010000000
000000000000010111100000001011011010110011110110000100
000000000000000111100000000101101001111011110000000000
.logic_tile 14 18
000000000000100111100110000101111011000100000000000000
000000000000011001000000001011011001001100000000000000
111100000000001011100111110101011100001111110000000000
000100001110001101000110110111001101000110100001000000
000000000000010111000111101111100001000010100000000000
000000100011111011000000001111101011000001100001000000
000000101110000001000010010111000000000000000000000000
000001000100000111110110000101000000000001000000000000
000100000000001011100011101111011111000110100001000000
000000001100000001100110000111101000001111110000000000
000000000000010011000000001101011100001111110000100000
000011100000000111000000000011001000000110100000000000
000000000000000111000000010001101101000110100000000000
000000000000001111000011010001001010001111110000000000
010010000000000011100110000101001101110011110110000000
100000000000000111100011011001101001010011110000000000
.logic_tile 15 18
000010100100010001000000011101011111000110100000000000
000001000000001111100011001011011110001111110000000000
111010000000000111100111100001001001001100000000000000
000010100000000101000000000001011101101100000000000000
000010000101001000000011101111011010000100000000000000
000000000000101111000110100011001011001100000000000100
000000000001111000000000000011011111001111110000000000
000000001010010001000011111101011000000110100000000010
000000001000001001100000001101111111000110100000000000
000010100110011011000011101011101110001111110000000000
000010100000001000000010000000000000000000000000000000
000101000100001111000111000000000000000000000000000000
000000000000000000000000000111011001000110100000000000
000000000001000001000000001011011101001111110000000100
010000000000000011100010000001100000000011000100100000
100000000110000111000010100011000000000010000000000000
.logic_tile 16 18
000000001110000111100111000111111010000010000000000000
000000000000000111000010011011011010000000000000000100
111001000000001011000110010001011100000100000000000000
000000000001000111100011111111001000001100000001000000
010000000000000001000010001111000000000000000000000000
010000001010001111000100001001001100000000010010000000
000001000110101111100011110011101010001100000000000000
000000000001011111100110000101111001000100000000000100
000000000000001011100000010001111011000110100000000000
000000000000000111000011110111001010001111110000000000
000010000000001000000000000001100001000000000000000000
000001000000000001000011110101001111000000010000000010
000000000000100001000000011011000000000000000010000000
000000000000000001100011001111000000000001000000000000
010010100000001000010011101101100000000001000100000000
100001001110000101000011111001100000000000000000000010
.logic_tile 17 18
001000000001000111000000011001111000110011110000000000
000000100000001001100011000111101111010010100000000000
111010001001000001100110101001111101000010000000000000
000000000000000000100011101011111100000000000000000001
110000000000010111000000010101111001000010000000000000
010100000000000001000010000101011010000000000000000000
000001000000001111000010010001001110100000000000000000
000010100000011001000010000101001011000000000000000000
000000001010011000000000010111000000000000000000000010
000000001010000001000011001001100000000001000000000000
000000100110000111000110100111101101001100000000000000
000000001011000000000011000001101011000100000000000000
000010000010000101100111101111100000000000000000000000
000001000000000000000011101101100000000001000001000000
010101000010000011100110101101100000000001000100000010
100010000000000000100011001111100000000000000000000000
.logic_tile 18 18
000000000001000001000011111001001001000110100000000000
000000000010101001100011110111011001001111110000000000
111100000000001001100111110101001011000010000000000000
000010100110000001000111110011011111000000000000000000
000001001001001101100111010111000000000000000001000000
000000101010100001100011000011000000000001000000000000
000100000000001111000111111101101001001100000000000000
000100000010000111010010110011011011101100000001000000
000001000000001011000000000101001010000100000000000000
000010000000000111000011011011101110001100000000000000
000001001010101001000110001011100000000000000000000000
000010000000000111000000000101001000000000010000000000
000000000000000101100000001001100001000011000100100000
000000000000001001000000001101101000000011010000000000
010010000000100011100000011001000001000001000110000100
100001001101010000000010101011001000000011000000000000
.logic_tile 19 18
000000001100000000000000001011100000000000000000000000
000010001110000000000010000101100000000001000001100000
111011100001010011110110011011011000001100000000000000
000011100000001001100110000001001110101100000000000000
010000000001011111000000001101100000000000000010000000
010000000000101111000000001101100000000001000000000000
000000000001010101000110011011000000000000000010000000
000000000000100111000110000101100000000001000001000000
000001000101001111000000011011001010000110100000000000
000000100000101111100011001111001010001111110000000001
000000000000000001100110001111100000000001000101000000
000000000000000000000000000011000000000000000000000100
000110000000001000000000001001100000000001000100000000
000010001011000101000000001001100000000000000000100000
011000000000000001000011101101100000000001000110000000
100000100000000000000000001011000000000000000000000000
.logic_tile 20 18
000000001100000111100111111011101100000110100000000000
000000000000000000000011111011101001001111110000000000
111001000000000111100011001101101101000110100001000000
000000000000010000000010111111111000001111110000000000
010000000000000111000111010101001100001100000000100000
110000000000000000000010110101111111101100000000000000
000000100000011000000010101001101111000110100000000000
000000000000100001000100001111101000001111110000000000
000000001010001111000111001001001000000110100000000000
000000000000000011100111111011011001001111110000000000
000000000010101001000110011111111101001100000000100000
000100000000000011100011010011001010101100000000000000
000000000000000001000110000000000000000000000100000100
000010000000000000000000000011000000000010001001000000
010000000100000001000000011000000000000000000100000001
100010000000000000000011011001000000000010001000000010
.logic_tile 21 18
001010100000001000000000010001111110110000000100000001
000000000000001001000011110011111001110001010001000000
111000001100100111000110000000000000000000000000000000
000001000001010000010100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000101010000000000010001011101110000000111000000
000000000000000000000010010111011000110001010000000000
000000000000000000000000000101111110110000000101000000
000000001100000111000000000011111111110001010000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
011100000000000000000000010000000000000000000000000000
100000000100010000000010010000000000000000000000000000
.logic_tile 22 18
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111010100110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000100011100000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001101000000000000000101101100110000000100000000
000000000000000000000000001011001011110001010000000011
010100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 23 18
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
.logic_tile 24 18
000000000000000000000111101011001110000110100000100000
000000001100000000000000000101011111001111110000000000
000000000000010000000110000000000000000000000000000000
000000000000100111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000001100000001111011000000110100000000010
000001000000000000100000001001001101001111110000000000
000000000000000011100111100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000111011100000110100010000000
000000000000000000000010001001011101001111110000000000
000001000000000011100111100000000000000000000000000000
000000100000000000000011010000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
.ramt_tile 25 18
000000000000000001000010011000000000000000
000000010000000111000011011001000000000000
111010000000001000000000000011000000000000
000000010100001111000011101001000000001000
010000000000001111000111001000000000000000
010000000000000011000000000001000000000000
000000000001000000000000000111000000000000
000000000000100000000000000101100000010000
000000000000000111100000000000000000000000
000000000000001001000000000001000000000000
000000000000001000000000000101000000000000
000000000100001011000010010011100000000010
000000000000000000000011101000000000000000
000000000010000000000000001011000000000000
110000000001000000000000001101000000000000
010000000000100000000010001111001000010000
.logic_tile 26 18
000000000001000001000000011111100000000001000010000000
000000000000100000000011000011100000000000000000000000
111000000000001111000111000000000000000000000000000000
000000000000101011000000000000000000000000000000000000
000000000000001111000000001101001111101100000000000000
000000000010000011000000000001001101001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000010001100000000011000000100000
000100000000100000000010000101101101000010000000000000
000001000000000000000110000000000000000000000000000000
000000000100000001000010010000000000000000000000000000
000010100000000000000110000001011000000110100000000000
000001000000000011000100001111001001001111110000000100
110000000000100011100000011000000000000000000101000000
110000000001000000000011001011000000000010000000000000
.logic_tile 27 18
000100000000001000000000000000000000000000000000000000
000000001100000011000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000010
000000001010000000000000000011000000000001000000000100
.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 19
000010001001001000000000000000000000000000000000000000
000001000001010011000000000000000000000000000000000000
111000001010000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
010000000000000000000111000000000000000010000101000000
110000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000100000101101000010000000000000000000000000000000
111001000000000001000111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110001001011010000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000011000000001001000001000001010000000000
000000000000000000100000001001001000000010010000000100
001000000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000001010101000000001111100001000001010100100000
000001000001011011000000000111001100000010010000100000
.logic_tile 5 19
000000100000100000000110010000000000000000000000000000
000011100001010000000010000000000000000000000000000000
111000000000000000000111111001001110011111110000000000
000000000000000111000111000101111001111111110000000010
000011100001010000000011100001100000000011000000000000
000000000000100000000110010011100000000000000000000000
000000001100011011100000001011001011110011000000000000
000000000000100001100011101101111110000000000000000000
000010001110000011000011101011100000000011000000000000
000100000110010111100010001001100000000000000000000000
000000000000000000000010000001111010110011000000000000
000000000000000000000100000011001101000000000000000001
000001000000000000000010000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
110100000000000111100000000000000000000000000111000000
110100001111010111100000001101000000000010000010100010
.logic_tile 6 19
000000000000000000000000001011101111111000100010000000
000001001110000000000000000111001001110100100000000001
111100000000110000000000000000000000000000000100100000
000100000001110111010011110101000000000010000000100000
010000000000101000000000001000000000000000000101000000
100000000000011101000000001011000000000010000000000010
001100000001011000000000000000000000000000000100000000
000100001110101001000000001111000000000010000001000001
000000000000000001000000001000000000000000000100000001
000000000000000000100000000001000000000010001001000000
000010000000000111100000010000000000000000000110000000
000001000000010000000010100011000000000010000000000000
000100000000001101100000010000000000000000000100000000
000100000000000111000010100111000000000010000001000000
010010000000000011100000001000000000000000000100000000
100000000000000000100000000101000000000010000000000100
.logic_tile 7 19
000000000000010011000111110101001101001001000000000100
000000001010100000000111111011011100001010000000000000
111100000000000000000011111001011110111000100000000000
000010100000000000000111011101101001110100100010000000
110000000000000101100111101001111100111000100000000000
110000001110001011100100001001101011110100100000000100
000000000000000011000000001101111110001001000000100000
000000000010000000100011100111011110001010000000000000
000001000000101111000111110001000000000001010000000010
000010001111001111100010100111001011000010010000000000
000000000001010111100011100011000000000010000000000000
000000000000101001100000001111000000000011000000000001
000100000100000001000111110011011100111000100000000010
000000100000001001000111100101001011110100100000100000
010010100000011111100011101000000000000000000100100000
100001000000000101100100001011000000000010001000000000
.ramb_tile 8 19
000000000010001000000110000101101110000000
000000011110001111000100000000000000000000
111010000110000011000011110001001100000010
000001001000001001100011110000000000000000
000111001000000001100010000011101110000000
000110000000000000100000000101000000000000
000000101110110111100000000001101100000000
000000001110111011100000000011100000000000
000010000000001011110111001011001110000000
000000000000001001000000000101100000000000
000000000000100011100000001111001100000000
000000001001001001000000001001000000010000
000010100001001111000000000001101110000000
000101000000101001110000001101000000000000
010101000000000000000000000011101100010000
010000100000000000000000001001000000000000
.logic_tile 9 19
001000000001011111100011100001101001001001000000000000
000000100000100101100100000001111100001010000000000000
111010000110000001100110000101111001001001000001000000
000000000000000000000011000011111101001010000000000000
000000000010000000000011101111111011001001000000000000
000110100000000000000100000111111111001010000000000010
000000000110000001100110000101101011001001000000000000
000000000000001001000011001011011100001010000000000100
000010000001010011100010100001111011001001000010100000
000001000000101001000111101011011111001010000000000000
000110000000000001000111000000000000000000000100000000
000001001010001001100000000001000000000010000000000000
000010000000100000000000000000000000000000000100100000
000001000000000000000000000011000000000010000000000000
001000000110000011100111011000000000000000000100000000
000000000001010000000010000101000000000010000000000000
.logic_tile 10 19
000000001011010011100010011111111010110101110001000000
000000000000011111000111101111111110110110110000000000
111100001101010000000111110001111101000110100010000000
000010000000001101000110110011111100001111110000000000
110001000000000111100111110101100000000001010000100000
110000000000000000000011101101001010000010010000000000
000000000000001001000011110111011010111011110000000011
000000001110001111100011000001011101110011110000000000
000100000000100111100111100001000001000001110010000100
000100000000001011000011010001001110000000110000000100
000101001100000001000000000101101001110010100010000000
000000000000000000100011110111011001110011110000000000
000001000001010111100111010001001010110010100000000000
000010000000001011010111000011111101110011110000000000
000000000110100111000111101001100000000001010100000000
000000000001110111000111000111001111000010010000000010
.logic_tile 11 19
000010000111001111100110010001001111001111110000000000
000001000000000001100011111101011010000110100000000000
111010100000000000000111101001000000000010000000000010
000001000000000000000000000101000000000011000000000000
011010100001101111100111100001101000111011110000100010
100001000001110111100000000111111111110011110000000000
000000001010101111000111101011001010010010100000000000
000000100001010001100010110111001010110011110000000000
000100100000010111000000000111111011000110100000000000
000001100000001111100011101011011011001111110000000000
000000001010000101100000000000000000000000000100000010
000100000000000000000000000011000000000010000000000000
000000100100000011000010010000000000000000000100000010
000011100000000000100111111001000000000010000000000000
010000000000001000000000001000000000000000000100000100
100001000000011111000000000011000000000010000000000000
.logic_tile 12 19
000101000000000000000010011001011011101000000000000000
000110000000001111000011111111111110100100000000000010
000000000000000011100000000111011100010010100000000000
000000000100000111000011100101101011110011110000000000
000000101110010111100111011111001101111011110000000100
000001000000001111000011110001101010110011110000000000
000000000000001111100011101001011010000110100000000001
000100000110000111000111100101011111001111110000000000
000010100010000001100011100111000001000001010000000010
000000000110001001000100000111001001000010010000000000
000001000100000000000000010001001011111000100000000000
000000000000001111000011111011101011110100100000000101
000010100110001111010011101101011000000110100000000000
000011101010011101100111111011001100001111110000100000
000001000000100001000111111001001010000110100000000000
000000101010000000010011011111011111001111110000000000
.logic_tile 13 19
000001000000000000000011001111011101010010100000000000
000000100000011101000100000101111000110011110000000000
000000100000001111000000010101000001000010100000000000
000001001101010111000011111001001000000001100000000100
000010001010001111000111100101000000000010000000000000
000100001100000001010100000001000000000011000000000100
000000000000001111100011101001101111110010100000000000
000000000000001111000110000011101111110011110000000000
000000000000000000000010001111111011111000100000100000
000000000000000000000000000111101100110100100000000000
000000000000001111100111101111000000000010000000000000
000010000001001111100100000111100000000011000000100000
000000100001000111100110011011000001000010100000000001
000001000000101001100011101111101011000001100000000000
000011000011011001000110100101000001000010100001000000
000011000000100101000010000111101011000001100000000000
.logic_tile 14 19
000000000000000111100010011001101111111000100011000000
000000000000001111100010001011111001110100100000000000
111001000001010111000111011101000000000010100000000000
000000100000001111010011001111101011000001100000100000
000001000000000000000010010011100000000000000000000000
000000000100001001000011110001100000000001000000000000
000100001100001111100010010111100000000000000010000000
000000000000001111100011111001100000000001000000000000
000010100111001111000110101001111010000110100000000000
000000000000100111000000000011001100001111110000000000
000010100000000001000111011001111110000100000000000000
000000101110001111000011000011001101001100000000000000
000001000000000111000000000011001011110011110101100000
000010000000000000000011111001001010010011110000000000
010000001110100101100111001111011010110011110100100000
100000000001000000000011111101011000010011110000000000
.logic_tile 15 19
000010100000001001000010110001111010000010000010000000
000001000000001101000111111101001000000000000000000000
111000000000001111000110011001101000101000000000000000
000000000100001111100011011001111000100100000000000000
000000000001010111100010011111001100000011110000000010
000000000000001011010011100101101101000011100000000000
001010000001000011000010001011011100001100000000000000
000001000000100111000111000111011010101100000000000000
000010100000000001100010011101101010000110100000100000
000000001000000111000011000111111010001111110000000000
000000001010000000000110100101111111000110100000000000
000000000001010000000010001011111111001111110000000000
000100100000000011100000001011100000000000000000000000
000101000110000000010011110001100000000001000000000000
010000000001100011100110110111000000000011000110000000
100000000000100011000011011001000000000010000000000000
.logic_tile 16 19
000000000100000011100011000001111001000100000000000000
000000000000000000100011100101101011001100000000000001
111000000010101001100011111101101010000100000010000000
000000000001001101000111000011011001001100000000000000
110000000000000001000110001111100000000000000000000000
110000000000001111100010011001100000000001000001000000
000000000000000011100111111011001110000110100000000000
000000000100001001000011000101001000001111110000000000
000001001110001000000000001101001011000010000000000000
000000000110001011000010011111011000000000000000000010
000001000000000001000110001001001100000110100000000000
000010000000010000110011110101111000001111110000000000
000000100001000001010010001101100000000001000101000000
000101001100100000000000000001100000000000000000000000
010100100000010000000011011011100000000001000100000000
100100000000100000000010001011100000000000000000000000
.logic_tile 17 19
001010100100001001000010101001111101000010000000000000
000000000010000001100011000011111111000000000000000000
111000000000000101000111111101011001000100000001000000
000000000000001101000011001111111011001100000000000000
000000000001011011100111101001000000000001000000000010
000000000001011101100110110101100000000000000000000001
000110000000001001100110110001101101100000000000000000
000100001000000001000010110011001000000000000000000000
000010100001101101100000001011101010000010000000000000
000011000001001111000000001101001111000000000000000000
000000001100100101100111000001001011100000000000000000
000000000001000001000111110001001010000000000000000000
000000000001000001000110101111100000000000000000000000
000000001010000111100100001011000000000001000000000011
011001000000001000000111010111001000110011110100000000
100000100000000101000010101101011110010011110010000000
.logic_tile 18 19
000000000000101111100000011001111101110011110000000000
000000000000001111100011111001011100010010100000000000
111001000000001001100111111001101100001100000000000000
000010000000000111000011111001001011000100000000000000
010000100001001000000011110101100000000000000000000000
110001000000101101000011011001100000000001000000100000
000000001110000000000000011001000001000000000001000000
000000001100000000000010000111001101000000010000000000
000000000000101000000000000101000000000001000110000000
000000000001000001000000000111000000000000000000000001
000000000001001000010110011001100000000001000100000001
000000000000001101000010000001100000000000000000000000
000000000000000001000000001001000000000001000100000000
000101000000000000100000001011000000000000000000100000
010000000000001000000000001011100000000001000100000000
100000000000001101000000001011000000000000000010000000
.logic_tile 19 19
000000000000001111100000011001100000000000000001000000
000000000000000011110011110011100000000001000000000000
111010000000100011100111110001111010001100000001000000
000000000000000111100110000101011101101100000000000000
110000001110101000000000000101111111001100000000000100
110000000000000011000000000001111010101100000000000000
000001000000101001100111110111111101101011110000000100
000010000000000011000010110001011101011011110000000000
000100000000000000000110100001111110001100000000100000
000100000000000000000000000001011110101100000000000000
000001100000001000000111000011101001000110100000000000
000011000000000101000110011111011010001111110000000000
000000001110000101110010011111100000000001000101000000
000000000000000000000011011001000000000000000000000000
010000001010001101100000000000000000000000000000000000
100010000000010101100010000000000000000000000000000000
.logic_tile 20 19
000010100000001111100000010111100000000000010000000000
000001000000001111110011001111101101000000110000000010
111000000000001000000111100101111001000110100000000000
000000001000011001000100000001101001001111110000000000
010000000000010011000000000000000000000000000000000000
010000001010100111000000000000000000000000000000000000
000000000000000001100010100101111101000110100000000000
000000000000000000000100000001011001001111110000000000
000000100000000000000000000000000000000000000100000000
000001000000000000000011100101000000000010001000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000011110101000000000010001001000010
000000100000001000010010000000000000000000000101000000
000001001100000111000000000001000000000010001000000000
010000000000100000000000000000000000000000000100100000
100000000000000000010010000111000000000010001001000000
.logic_tile 21 19
000000001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111101100101011110000000000
000000000000000000000000000101001111011011110000000010
000000000010000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000010011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000011101111001011110000000000
000000000000000001000000000011011100001111110000100100
.logic_tile 22 19
000001000000001000000000000101000000000010000000000010
000000100000000011000000000001100000000000000001000001
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
.logic_tile 23 19
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000101000000000000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
111010100000000000000110011011101101001110100000000000
000000000000000000000011000101011011001111110000000000
000010100000000001100010101001111110000010000000000000
000001000000000000000100001011011011000011000000000000
000000000100100111100111000001001100110011110000000010
000000000001010000000100001101001001010010100000000100
000000000001010011100010000000000000000000000100000000
000000000000000000000100000000000000000010000000000000
000100001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 24 19
000000000000000011100010001001001000110011110000000000
000000000000000000000011110001011111010010100001100000
111010000000001000000000000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000111000000000011011101000010000000000000
000000000000000000100000001001011100000011000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011000000000000000000000101000000
000000000000000000000100000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 19
000000000001000111100000000000000000000000
000000010000101001100010000101000000000000
111010100001010000000000000111100000000100
000000001010000000000000000011100000000000
010000000000000011100010000000000000000000
010000000000000000000100000011000000000000
000000000000010011100000001001000000000010
000000001010000000000000001011000000000000
000010100000001111100010011000000000000000
000000000000001011000011010101000000000000
000000100001010001000111000011000000000000
000000000100100000000100000001100000000100
000000000000000011100000000000000000000000
000000000000000000100000001101000000000000
110010100000000011100011100111000001000000
110000000000000000000100001011001100010000
.logic_tile 26 19
000000000000000001100000000011011001001110100000000000
000000000000000011000010000001101010001111110000000000
111000000101000001000111111101011001000010000000000000
000000000000100000100111001001011100000011000000000000
010010000000001011100111100011011001001110100000100000
010001000000000001000000001101101011001111110000000000
000000000000000001100110000111001100110011110001000000
000000000000000000000000000001111010010010100000000000
000010100000000011100010000000000000000000000000000000
000001000100000000000111100000000000000000000000000000
000000100000000111100000000000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000000000001000000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000110000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000001011000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 20
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 20
000101000000000000000000000000000000000000000000000000
000100100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 20
000000000000000001000000001001000000000001100000000000
000001000000001001000000000001001000000010100000000000
111000000000001001000010001000000000000000000100100000
000000000000000001100100000001000000000010000000000000
000000000000010111000000000000000000000000000100000000
000000000000110000000000001011000000000010000000000001
000000000111000000000000001000000000000000000100000100
000000000000101101000000000101000000000010000000000000
000100000110001000000000010000000000000000000100000000
000100000000000001010011010011000000000010000000000100
000000000000000000000000000000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000001000000000000011000101000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 5 20
000010000100000001010111011001101000001001000000000001
000001000000000111100011110101111111001010000000000010
000100000000001011100110101001011000001001000000000010
010100000000000011100011111111101000001010000000000000
000000000000000111100011001101111010001001000000000000
000000000000000000000100001001101101001010000000100000
000000000000001111100010111101011000001001000000000100
000000000000000011100010101001101000000101000000000000
000010000000000111100010100001111010001001000000000010
000000001011010000000110010101001101001010000000000000
000000000001010001000010001001011000001001000000000000
000000000000100000000111011011001000001010000000000000
000000001111010111010010101011111010001001000000000100
000000001010000000100100001011001101001010000000000000
000110100000000000000000010111011010001001000010000001
000101000000000000000011100011011101001010000000000000
.logic_tile 6 20
000000001110000011000000010001011000001001000000000100
000000000000000000100011111001011101001010000000000000
111010100000000101000111100111101100111000100000000010
000001000000001001100111011111101101110100100010000001
010000000001010000000000001000000000000000000100000000
100010100000101101000000001001000000000010000000100000
000001000000000011000011101000000000000000000101000000
000010000000000000100000001111000000000010000001000000
000110100000100011100011111000000000000000000100000000
000100000001010111000011010101000000000010000001000000
000000001011010001000000001011100000000011010100000000
000001000000101001000000000011001010000011000010000010
000010000000000001010000000011000001000011010100000010
000001000110000000000011000111001011000011000000000000
010001000001000000010011001001100001000011010100000000
100010000000000000000011110011001000000011000000000001
.logic_tile 7 20
000010001010001000000011101101101110001001000000000001
000011100000001111000000001001011010001010000000000000
111000000000000011100000010001011010001001000000000000
000000000000001111100010011011001001001010000000000100
010110100010001001000110000101001110001001000000000010
100100000000001111100100001101011010001010000000000000
000110000100000111100111111000000000000000000111000000
000001001010001101100011011101000000000010000000000000
001000000001010111000010100000000000000000000100100000
000000100000000000100000001111000000000010000000000000
000100000001010001000000001000000000000000000101000000
000000000000100000100000000011000000000010000000000000
000000000100000000000010111000000000000000000101000000
000000000010000000000111101101000000000010000000000010
010010000000000000000000001001100000000011010100000000
100001000000000000000000000001001100000011000001000000
.ramt_tile 8 20
000000000000001000000011100101101000000100
000000000000001111000111100000010000000000
111010001000000111000000000011001010000000
000100000000000000100011000000000000010000
010001101000000011100111101011101000000000
010010101010000000100010011001010000000010
000001100001010000000000000111001010000000
000011100010001001000000000111100000000000
000000000000001000000011110001101000000000
000000001010001111000011010001010000010000
000111100000101001100111011011001010100000
000101100001000011100011011011100000000000
000000000000000000000110101101001000100000
000010000001011001000100001011110000000000
110001000010000000010000000101001010000000
010111000010000000000000001011100000000000
.logic_tile 9 20
000110100000001001000111100101111100001001000000000000
000000000000011111000111100111101001001010000011000000
111000000000001001100110101101111000001001000000000000
000101001010000011000000001001001000001010000000000010
000000000010000000000000011001111100001001000001000000
000000001110000000000011101111001001001010000000000010
001000000000000001100000010000000000000000000100000011
000010100001000000000010000111000000000010000000000000
000000000000010000000000001000000000000000000100000000
000010100000110000000000000111000000000010000001000000
000001000000010111100000000000000000000000000100000000
000000000100000000100000001001000000000010000000000000
000000100000000011100000000000000000000000000100000000
000001000011000001100000000001000000000010000010000000
000100000000100101000111000000000000000000000100100000
000100000001010000000100001101000000000010000000000000
.logic_tile 10 20
000001000001010101100111101001101011001001000000000001
000010000110100000100111101101011100000101000001000000
111000000000010111100110011011100001000001010000000000
000000000000001111100010001101101101000010010000000010
000000000000001111100000010001101011001001000011100000
000100000000001111100011000101111100001010000000000000
000000000000000001000110110101101101111000100001000000
000000001100001001000011111111001101110100100001000000
000000100000000111000000010001101000001001000000000000
000001001100000111000011111011111110001010000000000000
000001000010000000000111011001111000111011110000000001
000010000000100001000111110101011000110011110000000010
000010101000100011100000011111101100110010100000000000
000011100011010000000011001111001001110011110000000000
000000000001001000000011000000000000000000000100000000
000000000000000101000000000101000000000010000000000000
.logic_tile 11 20
000000000010000000000000000101000000000000001000000000
000100000100000000000000000000101111000000000000000000
000000000000001101000000000011101000001100111010000000
000000001000001111000010100000101101110011000000000000
000001001010000000000000000001101000001100111000000000
000010000000000000000011000000000000110011000000000001
000000000000100000000000000001101000001100111000000000
000000000001010011000000000000000000110011000000000001
000110000001000000000110100101101000001100111000000000
000000100100100000000000000000000000110011000000000000
000000000000000011100000010001101000001100111000000000
000000000000000000100010100000100000110011000000000001
000010001000000001000011100011101000001100111000000000
000000000000000000100100000000000000110011000000000000
000000000000000000000000000111001000001100111000000010
000100100001000000000000000000000000110011000000000000
.logic_tile 12 20
000010001110001001100000000001111110001111110000000000
000000000000001111000000001011011110000110100000100000
111001000000001111100111111011111001000110100000000000
000010001110001111100111010101011100001111110000000000
010010101010010001100000011001111000010010100000000000
100101001100000001100010000011101010110011110000000000
000010000000001111000000000000000000000010000000000000
000001000000010111100011000101000000000000000000000000
000000000000000000000000000011101011111011110000000000
000000000000000000000011001111011010110011110001000000
000000000000000001000000000001000000000010000000000000
000000000110000111100000000001000000000011000000100000
000000100000000001000111001000000000000000000100000010
000001000000000000000100000001000000000010000000000000
010000100100000000000000001000000000000000000110000000
100000000000000000000011101101000000000010000000000000
.logic_tile 13 20
000001100000111001000011111001001010000110100000000000
000011000011110011000111100011011111001111110000000000
000000000000000001000111100101001011111000100001000000
000000001100000000100100000011101101110100100000000000
000000000000100001000010000001111111111000100010000100
000000000001000000000011101001101111110100100000000000
000001000000000011100010001101111110110101110000000000
000010100000000000100011000001111110110110110001000000
000000000000000111010011010101101000000010110000000000
000000000111010000100110101111111000000011010001000000
000100001110010001100010001111011010000110100000000000
000000000000000111000100000001001101001111110000000000
001000001010000111100011011111001110000110100000000010
000000000000001111100111110111011111001111110000000000
000000001101011101100010001011000000000010000000100000
000000000000000111100100000011100000000011000000000000
.logic_tile 14 20
000000000101001111000000001001000000000000000000000000
000000000110000011000011111011000000000001000000000000
111000000100000000000111101011000001000010100001000000
000001000001010111000000001111001001000001100000000000
000100000000001101000000000011011010001111110000000000
000100000110000001000010010101101001000110100000000000
000100000110000101000010010111011001001111110000000000
000100000000000111000110010011001011000110100000100000
000010100000000001100011010011011010001111110000000000
000000000000001011000010111011101111000110100001000000
000000000000001011100011100001011111111000100000100000
000000000000000011100010011111001101110100100000000000
000001101010001111000111011111011101111000100000000000
000010001101000111000111001101001111110100100011000000
010100000000000011100011110011111010110011110100000000
100000000000000000100011110101001011010011110001000000
.logic_tile 15 20
000100000000001111100011000000000000000000000000000000
000010100010001111000110010000000000000000000000000000
000001000000000111100111111111000000000000000001000000
000000100000001001100111100001001011000000010000000000
000000001010001000000111110101011100000010000000000000
000000100000001101000110111001001000000000000000000000
000000000000001000000000000011111001001100000000000000
000000000000000011000000000001101101101100000000000000
000010000000010111100111101111000001000000000000000000
000000100000000000000100001111001110000000010001000000
000000100000100011000010010111000001000000000000000000
000000001111000000000011001011001001000000010001000000
000000000000101011100000000111111011000100000000000000
000000000001011011000000001101101001001100000000000000
000000000000000101100111110111000000000000000000000001
000001001110000000000010111001001100000000010000000000
.logic_tile 16 20
000100000000101111100110010001001010100000000000000000
000000000100011011000110001101111000000000000000000100
111000000000000001100110010101111101110011110000000000
000000000000011111000011110001101010010010100000000010
111010000010000011100110010001111101110011110000000000
110100000000000000100010100101011101010010100000000000
000000000000000000000110011011001001010000000000000000
000000100000001011000011011111111011000000000000000000
000000000110000000000000001111100000000011010010100000
000000001110001001000011111001001100000011000010000010
001100000001111000000110101101000000000001000100100000
000000100001001111000010010001000000000000000000000000
000001000000000000000111101101100000000001000110000010
000010001000000000000100000011000000000000000001000000
010000000011000000000000011001100000000001000110000000
100000000000001001000010011001000000000000000000000010
.logic_tile 17 20
000110001010000001000111000011000000000010000000000010
000101000001010111000110010111100000000000000000000000
111000100000001000000011100101011001110011110000000000
000000000110000111000100000011001010010010100000000000
010000000000001101000011000011100000000000000000000000
110000001000001111100110110011100000000001000000000000
000000000000000000000000010111000000000010000000000100
000010000000000011000010111101100000000000000000000000
000000000000000111000010110101001110000010000000000000
000000000001000111100011100001011001000000000000000000
000001001000000000010010011011100001000000000000000000
000000000000000111000011011001001110000000010000100000
000000000000000001100010110001001001000100000000000000
000000000000000000000010011011011110001100000000000010
010000000000001101100000001011100000000001000101000010
100000000000001011010000001101100000000000000000000000
.logic_tile 18 20
000000000000000111000111110001001100001100000000000000
000000000000000000000010001111011001101100000010000000
111100000000001000000110011101000000000010000000000100
000100000000010111000011011101100000000000000000000000
110000001110010001000010111001101001000110100000000000
010000000000000000100111101111111011001111110000000000
000011100000001000000010011101000000000010000000000100
000011000000010001000110000101100000000000000000000000
000010101010001111000111110111101100110011110000000000
000001000000001111100011010111101010010010100000000000
000000000000000001000000001001111000001100000000000000
000000000000011011100000000011101011101100000000000000
000000000000000111000010000011011111110011110000000000
000000000000000000000100000011011100010010100000000000
010000000000000000000010010000000000000000000110000000
100000000000000000000011000001000000000010001000000000
.logic_tile 19 20
000011100000000111100011101101100000000000000001000000
000001100000000000000011101111100000000001000000000000
111000000100001001100000010101001010101011110000000000
000000000000001011000010000001011110100111110000000000
110000000000000111100010000001000001000010000000000100
010100001010000000100100001001101010000011000000000000
000010000000000101000000010001101110001100000000000000
000000000001010000100010000011001111101100000000100000
001010100000000001100000000001100000000000000000000001
000001001100000000000011111111000000000001000001000000
000000000000000000000110101111000000000001000100000000
000000000000000000000000000001100000000000000010000001
000110100000001011100110111011100000000001000111000000
000101000000000011100010101001100000000000000000000000
010001001001010000000110100000000000000000000000000000
100010000000000000000000000000000000000000000000000000
.logic_tile 20 20
001000000001010000000000010000000000000000000000000000
000000000000100001000011110000000000000000000000000000
111000000010000111100110011001101000000110100000000000
000000000000100000000111111101111011001111110001000000
010000000001000000000011101111011000101000010000000000
110000000000100111000011101011111111111100110000000000
000100000000000000000000010000000000000000000110000000
000000000000000000000011010101000000000010001000000000
000000001110000000000000000000000000000000000100000001
000010001100000000000000000001000000000010001000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010011000000000000000000101000000
000000000000000000000110110111000000000010001000000100
010000001000100001000000001000000000000000000100000000
100000000000000000100000000001000000000010001000000000
.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000010011110000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000010000100000100
010000000000000000000100001101000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100001010010000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
.logic_tile 22 20
000000000000000000000111000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000001000000000010
000000000000000000000000000011100000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 23 20
000000000000000000000011010000000000000000000000000000
000000000000000011000111010000000000000000000000000000
111100000000000111100000000001000001000000100000000010
000000000000000000100000001001001100000000000000000001
010000000000010000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000001000100000001100010001001001100000010000000000000
000010100000000000000000000001111101000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010000000000000000000001011000000000010000000000000
.logic_tile 24 20
000000000001000111100010010001011000010000000000000000
000000001110000000000011100111011101110000000000000001
000010000000000001000110000001011010010000000000000000
000010000000000000100010011001101111110000000010000000
000000000000100111100000011101011010000110100000000100
000000000001010000000011101101111010001111110000000000
000000000000010001100010000000000000000000000000000000
000000000000101011000111010000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000001010101100000001101011001000110100000000000
000000001100100000000000000011011010001111110000000000
000001000110100101100000010000000000000000000000000000
000010000000000000000011110000000000000000000000000000
000010000011000000000000001001001101000110100000000000
000001000000100000000000000001101010001111110000000000
.ramt_tile 25 20
000000000000001000000000001000000000000000
000000011110001111000000000011000000000000
111000000000001000000000011111100000000000
000000010000001011000011111111100000000000
111000000000000000000011100000000000000000
010000000000000001000000000001000000000000
000000000000100000000000000101000000000010
000000001011000000000000000111100000000000
000000000000000111100000000000000000000000
000000000000000111000010010011000000000000
000000000010000000000010000001100000000000
000100000000000111000110000011100000000000
000000000000001000000000001000000000000000
000000000000000011000000001011000000000000
010000000000000011100111111111100000000000
010001000000000000100011101011001010000000
.logic_tile 26 20
000000000000000000000000001111011000000110100000000000
000000000000000111000000001001111110001111110000000000
000000000000100000000110101101100000000001000000000000
000000000101010000000010010111100000000000000000000100
000000000000001000000111000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000011000000000000000111000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000011001010000000000000000000000000000000000000000000
000000000000000111100000010011001010010000000000000000
000000000000000000000011101101101000110000000000000100
000110000001000000000000000000000000000000000000000000
000001000100001001000000000000000000000000000000000000
.logic_tile 27 20
000000000000000000000011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010100001010000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001001000000000010000000000010
000000000000000000000000001001100000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 20
000000000000001000000011100001000001001100110000000000
000000000000000001000000000000101010110011000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001001000000000000000101000000
000001000000000000000000000001000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 20
000000000000000000000111101000000000000010000000000010
000000000000000000000100000111000000000000000000000000
111000000000000000000110001000000000000010000000000010
000000000000000000000000001001000000000000000000000000
000000000000000000000000001011100000000000000100000100
000000000000000000000000001111000000000001000000000000
000000000000000101100000011111000000000000000100000000
000000000000000000000010001011100000000001000000000100
000000000000000000000000011001000000000000000100000000
000000000000000000000010101111100000000001000001000000
000000000000000101100010011011000000000000000100000000
000000000000000000000010101011100000000001000000000000
000000000000000000000110101101100001000000100100000000
000000000000000000000000001111101010000001000000000010
010000000001010001100010001011100000000000000100000000
100000000000000000000000001011100000000001000000000000
.logic_tile 30 20
000000000000000000000110100101100000000000001000000000
000000000000000000000010100000100000000000000000001000
000000000000000011100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000001101100110110000001000001100111000000000
000000000000000101000010110000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111010000000
000000000010000000000000000000001010110011000000000000
.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 21
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000001
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000000000100100000
000100000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 21
000000000000000001000111000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
111000000000000001100111000001000001001100110000000000
000000001000000000000000000000101001110011000000000000
010010100000001001100010100000000000001100110000000000
100000001010010111000000000000001001110011000000000000
001000000000000000000000000011000000000000100001000001
000000000000000000000000001011001010000000000000000010
000000000100000000000111010011100001000001100000000000
000000001010010111000110001101101101000010100000100000
000000000000000001000010001011001000010010100000000000
000000000000000000000010000011111001110011110000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000101000001000011010100000000
100000001100000000000000000001001000000011000001000000
.logic_tile 5 21
000100001000001001000010011101111100010010100000000000
000100000001010001000011110101101001110011110000000000
111000000001010011100111111011011000010010100001000000
000000000000101001100011100001011011110011110000000000
010001000011100000000000011001001110010010100000000000
100000000001010000000011110101111001110011110000000100
000000000000001011100010001111011000010010100000000000
000000000000000001100110110001101011110011110000000010
000001000000001011100000001001011110010010100000000000
000010000000001011000000000101011001110011110000000000
000000000000000011100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000010011100011010001100000000011010100000000
000000000000100000000011100111101000000011000000000110
010000000000000000000000000101100001000011010100000010
100000000000000000000010010011101010000011000000000000
.logic_tile 6 21
000010101011001111100010000101101001010010100000000000
000001000000001111100100001101111111110011110000000000
111000000000000111000111101101111111111000100010000000
000000000000010000100000001001101111110100100001000010
010010100000001111000111100001011011010010100001000000
000001000000011101000100001101001111110011110000000000
000000000000100001000010011001000000000001000001000000
000000000001000111100111100011000000000000000000000000
000101000010001111100111000101011101111000100000000100
000000100000001111000110111111001101110100100000000000
000000000000000011100010010011011100010010100000000000
000000000000001011000111001011101100110011110000000000
001100000000000000000011010001100001000001110110100000
000100000000000000000111010011001010000000110000000000
110000001010000011100011110011001011111011110110000000
000000100000000000000111001111001101110011110000100000
.logic_tile 7 21
000010100000000000000010001001101001111000100000000000
000000000000000011000100000011111101110100100001000000
111010000100001011000111101001111011001001000000100010
000000000000000001110110011111011000001010000000000000
000000000110000001010000001111101100101100000010000001
000000000100000111100000001001011000111100000001000000
000010000000000011100010001011001101111000100000000110
000100000001010111100100001011101100110100100000000000
000011000100000000000110110000000000000000000100000000
000011100010001001000111100101000000000010000000000000
000000000001000001000011101000000000000000000100000010
000000000000101001100010010101000000000010000000000000
000000000000000000010000001000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000010000010000000000000010000000000000000000100100000
000000000000001011000010100101000000000010000001000000
.ramb_tile 8 21
000100000000100000000011100101101110000000
000100010000010001000110010000000000000001
111000000000010011100000000011001100010000
000000001110010111100011000000100000000000
000000000001001000000000000101001110000000
000001000000001111000000001111000000000001
000100000000001000000111110001101100000000
000010100000000111010111011011100000000000
000010000001010000000110100001001110000000
000001001110000111000111110001100000000000
000000000000001000000000001001001100000000
000000000000001111000000000001100000000000
000010000011110000000010001111101110000000
000000001110100111000000000001000000000000
110100000000001000010000001101101100000001
010000000000000011000000001101100000000000
.logic_tile 9 21
000000001000001101100110001001111100001001000000000001
000000000000001011100100001111111010001010000000000100
111001000000001101100111101001011110001001000000100001
000000100010000111000000000001001000001010000000000000
010000000000000101100011001011011101000010000001000000
100000000001000011100111010001101100000000000000000000
000000100001011011100111111011011110001001000001000001
000001000100000101100111110101101000001010000000000000
000000000001010000000111101101011100001001000000100000
000000000000000000000010000101011010001010000000000000
000000000000001111000010001101100000000011010100000001
000000000000000011000111111111101011000011000000000000
000010000000010000000000001101100000000011010100100100
000101000110100000000000001011101011000011000000000000
010000001000000001000011100000000000000000000100100000
100010000000000000100011111001000000000010000000000000
.logic_tile 10 21
000000000100001001000000010011011110010010100000000000
000000000000000001000011100111001001110011110000000000
111000000000000111100010001001000000000010000000000000
000000001001001111000100001011000000000011000010000001
010010000001011000000000001001100000000010000000100010
100001000000100011000000000011000000000011000001000000
000001000000000000000000011011100000000001010000000100
000010100000000000000011011101101111000010010000000000
001010100000000111100111100001000000000010000010000000
000001101100001011000100000011000000000011000001100000
000000000000001111000010011001100000000010000000100001
000000001100001101100011101001000000000011000000000000
000000000000000111000110110011100000000010000001000000
000100000000000000000111001111000000000011000000000000
010000001000101001010000000111100000000001010100000000
100000000000010011000000000101001101000010010000000100
.logic_tile 11 21
000010000000000000000111100111101000001100111000000000
000010100000001111000100000000100000110011000001010000
000010100001000000000000000011101000001100111000000000
000000000000000000000011100000000000110011000000000010
000110100000010000000000010001001000001100111000000001
000100000000000000000010110000100000110011000000000000
000000000000000000000110000101101000001100111001000000
000100100000000000000100000000100000110011000000000000
000100001000000011100000000011001000001100111000000000
000000000000000000100000000000000000110011000000100000
000000000000001000000000000001101000001100111000000000
000000000000001011000000000000100000110011000000000001
000001000001000000000000000101001000001100111000000001
000000100000000000000000000000100000110011000000000000
000001001110100000000000000001001000001100111010000000
000011100001000000000011010000000000110011000000000000
.logic_tile 12 21
000010100000100111000111110101111001110011110000000000
000001001011010000000011111101011100111011110011000000
000000001110000111000010011111000000000010100000000000
000000001110001011100111110001001001000001100000000000
000000000010000011000011111011000001000010100001000000
000000000000000111100110001001001110000001100000000000
001001000000100000000000000001101101001111110000000000
000010000000001011000010011101001101000110100000000001
000010000000000011100111100111100001000010100000000010
000000000000001001000011101111001110000001100000000000
000000000010001000000010010011100000000001010000000001
000010100000001011000011100001101111000010010000000000
000000000010000011000111100011000000000001010000000010
000000000000100000100011101001101101000010010000000000
000011100000001001000111000111101011000110100000000010
000011100000000111100000000101101011001111110000000000
.logic_tile 13 21
000010100000011001000000001111101011000011100000000000
000001001110001011100010000101001110000011000000000000
000000000001000000000000000011000001001100110000000000
000010101100000000010010010000101100110011000001000000
000000000000010111000000010101101111001111110000000000
000100000000100011100011100101001011000110100010000000
000011100000010011100010011001001100111011110000100001
000001100000101001000110001101001011110011110000000000
000001001010001111100000001011100000000001010000000010
000010001001000001000011000011101001000010010000000000
000000000011011001000110111001101110100000000010000001
000000000010100111100010100011101100110000000000000000
000000000000001011000000000011100000001100110000000000
000000000000001011000010010000000000110011000000000000
000000000100100111100000000011100000000001010000000010
000000000000010111000000001111101000000010010000000000
.logic_tile 14 21
000010100010001000000011100001111100001100000000000000
000000000000001011000000000001111100101100000000000000
111111100000000111000011110101100000000000000000000000
000001000000000111000111010011100000000001000000000000
000000000000001001100111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000010000000000011101001100000000010100000000000
000000000000001011000100000101001101000001100010000000
000010100000001111100111100001100000000010100001000000
000000001000000111100000001101001111000001100000000000
000000000010000000000010011011100000000001010000000000
000000000000000000000010101111101111000010010000100000
000000100000001000000111110111001001110011110100100000
000101000000000111010011010101011111010011110000000000
010000000010000000010010000001100000000011000110000000
100000000001010000000010010101100000000010000000000000
.logic_tile 15 21
000000000110000111000010010101000000000000000000000000
000000000001001111100111110001100000000001000000000000
111000000000001001000111101011111111101000000000000000
000000000000000011110000001001101111100100000001000000
000000100000011101000010010001001000000110100000000000
000001000000000001100111110111011111001111110000000010
000000001010000111100111101001100001000010100000000000
000000100000000000000110100111001111000001100001000000
000000000000000000000111100001100000000010000010000011
000000000000000000000010100101000000000000000000100000
000000000000000111100000010001000000000000000000000001
000000000000000000100011011011100000000001000000000000
000000000000000011000011100011111010110011110100000000
000000000000000000000110101101011101010011110001000000
010000000000001111000000010101111010110011110100000000
100001000001011111000011110101101111010011110010000000
.logic_tile 16 21
000010000011011111100011101011100000000000000000000000
000010101100100111100011001001100000000001000000000000
111000001110000000000000000000000000000000000000000000
000000001010001111000010010000000000000000000000000000
000000000000001111000110000101111111101100000000000000
000000000000000111000010110111111000001100000000000000
000000000000100011100000010011111010000100000000000000
000000000001010000000011011001101111001100000000000000
000100000011011001000000000011100000000000000000000000
000101000000100011000000001001100000000001000000000100
000000001010000000000011110101000000000011000110000000
000000001011000011010111000001100000000010000000000000
000100100000001101000000010101001100110011110100000000
000001000000000001100010000011001010010011110001000000
010000000001000000000000010001011100110011110100000000
100000000001010000000011010111001011010011110010000000
.logic_tile 17 21
001000000000000001100111000001001001110011110000000000
000000000000001001000111010111011001010010100000000000
111000000000001001000110010111100000000001000001000101
000000000000000011000011111101100000000000000000000000
010000000000101111000011100001001000110011110000000000
010000000111010001100011100011011010010010100000000000
000011100000100000000000000111100000000001010000000100
000001100000000000000000000101001101000010010000000000
110010100001001011100110100011000001000000000000100000
100001000000100111100000001101001101000000010000000000
000100000000000000000000011001100000000001000000100000
000000000000000000000011110001000000000011000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000101100011001001000001000000110100000010
100000000001010000000110001001001111000000100010000000
.logic_tile 18 21
000000000000000111100110100001011010000011000000000000
000000000000000000100100001011001011000011010011100000
000001100000000011000000000111100000000001000000100001
010001000000000000000011000011100000000000000000000000
000010100001001111100110010001000000000000000000000000
000000001000001111100010000111100000000001000000000000
000000000000001001100000011111100000000010000000000100
000000000000000001000010000011100000000000000000000000
000000000000001111000110011011100000000000000000000000
000000001110001111100010001011000000000001000000000000
000000000011010011000000010101000000000000000000000010
000000001100100000100010001101000000000001000000000000
000000000000000101100000001001101010110011110000000000
000000000000000000000000001001001100010010100000000000
000000000010100000000011001101100000000001010010000000
000000000000000000000100001101001101000010010000000000
.logic_tile 19 21
000000000000000011000010000000000000000000000000000000
000000000010000000110000000000000000000000000000000000
000000000000000000000111010101001111101011110000000000
010010100000100000000110110001001001011011110000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000010000000000000000000000000000
000000000001010000000011000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000101000000000000001100001000000010000000100
000100000000010111000000001001101011000000110000000000
000000000000000111100000000001100001000000010000000000
000000000000000000000000000111101100000000110000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 21
000010000000001001000111100111111010101011110000000000
000001001110001111000000000001001111011011110000000000
000000000000010001100010000011100001000011000000000000
000000000000001001000100000111001000000001000000100000
000010000000011000000010000101011110000011000000000001
000000000000100001000000000011011101000001000000000000
000000000100000000000000001111111101101000010001000000
000000000000000001000010001011011001111100110000000000
000000000000001000000000010001011010101011110000000000
000000000000000101000010111101101111011011110000000000
000000000000001000000010000011100000000010000000000000
000000000000000001000110010001100000000000000000000000
000000000001011000000010001101100000000010000000000000
000000000000000101000000000001100000000000000000000000
000000000000001101100000010000000000000000000000000000
000000000001000111000010000000000000000000000000000000
.logic_tile 21 21
000000000000000000000110010111100000000010000001000100
000000000000000000000011000111000000000000000001000000
000000001110010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000011110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001011001000001110100000000000
000000000000000000000000000011011101001111110000000000
000000000000000000000111000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000011000000000101000000000011000000000010
000001000000000000000000001001001111000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 21
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001101010000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 24 21
000000001110001001000010000011011001101100000000000100
000000000000001111010100000001101000001100000000000000
000000000000001001100110011101000000000011000001000000
000000000000001111000011010101101010000010000000000000
000000001100000000000010000000000000000000000000000000
000000000000001101000010010000000000000000000000000000
000000000000001000000000000011011001010000000000000000
000000001100000111000000001101111111110000000000000000
000000000000101001100111000000000000000000000000000000
000000000001010011100011100000000000000000000000000000
000000100000010000000000000111101101000011010000000000
000001000100100111000000000011001001000011000000000000
000000000000000000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100101100000000011101110010000000000000000
000000001011010000000011000001011001110000000000000000
.ramb_tile 25 21
000000000000001111100010010000000000000000
000000010000001011100111000111000000000000
111000000000010011100000010111000000000000
000000000100001111110011110111100000000000
010000001110000011100010000000000000000000
010000000000000000100000000001000000000000
000000000001010111100000001001100000000000
000000001010000000100000000001100000000000
000001000000000000000000001000000000000000
000010100000000000000000000111000000000000
000010000000010000000000000001100000000000
000011000000000000000000000001000000000000
000000000000001011100111000000000000000000
000000000000000111100100001101000000000000
010000100001010011100000000101000001000000
110001001010000000000010011001001111000000
.logic_tile 26 21
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000010000000000001001011110001110100000000000
000000001110000000000000000101111101001111110001000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000110000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000100000000000011110000000000000000000000000000
.logic_tile 27 21
000000001100110000000000010000000000000000000000000000
000000000001100000000011000000000000000000000000000000
111000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010010100001010000000000001000000000000000000100000000
010001001010100000000000000111000000000010000000000000
000100000000010000000000000000000000000000000000000000
000000000110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000110100000100000000011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001010111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 28 21
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 21
000000000000000000000000001000000000000010000000000010
000000000000000000000000001101000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
001000000000000000000000001000000000000010000000000010
000000000000000000000000001001000000000000000000000000
000000000000000000000110001000000000000010000000000000
000000000000000011000010101101000000000000000000000100
000000000000000000000000011011100000000000000100000000
000000100000000000000010100001000000000001000000000000
000000000000000101100000001111100000000000000100000000
000000000000000000000000000101100000000001000001000000
000000000000000000000000001111100000000000000100000000
000000000000000000000000000001000000000001000000000000
010000000000001000000110101011000000000000000100000000
100000000000000101000000000101100000000001000000000000
.logic_tile 30 21
000000000001000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000010010
000000000000010101100000010000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000110100000001000001100111000000000
000000000000000101010000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000001000000101000000000000001010110011000000000000
000000000000001000000000000000001001001100111000000000
000000000110000101000000000000001100110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001000110011000000000000
.logic_tile 31 21
000000000000000101100110100001000000000000000100000000
000000000000001011000000000001100000000001000000000100
111000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000101100000000000000100000000
000000000000000000000000000001100000000001000000000100
000011000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000001000000000001000000100000
010000000000000000000000000101000000000000000100000000
100000000000000000000000000101000000000001000000000010
.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 21
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000010000
000000000000000001
000000000000000010
000000000000000000
.io_tile 0 22
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 4 22
000000000100000111100011010101100000000011000000000000
000010000000001001100111111011001000000001000000000000
111000000000010001000111010111011000000000110000100001
000000000000100001000111110001001011101000110000000000
010000000001011111100011000011011001000000110000100000
000010100000000001100111100101001110101000110000000010
110000000000000001000011101001111010000010000000000000
110000000000000001100000000011101001000000000000000100
110101000000000011110111010011011000000000110000100000
110110100010000000100010110101101011101000110000000010
000010000010001001000000000101111001000000110000000001
000001000000001001000000000001101100101000110000100000
000000000000010111000000000111100000000011000010000000
000000000000000000100000001011001001000001000000000000
110000000000000011100000001011100000000011010100000001
000000000000000011000000001001001010000011000000100000
.logic_tile 5 22
000010000000010000000010000011000000000000001000000000
000001000000100111000100000000000000000000000000001000
000010000000000000000011100000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000010000000000000000000000000001000001100111000000000
000000001010000011000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000110000000000000000000001001110011000000000000
000010000000000011100000000000001000001100111000000010
000000001000000000100000000000001110110011000000000000
000000000001010000000000000000001001001100111000000000
000000100000000000000000000000001111110011000000000000
000000000001010001000010000000001000001100111000000000
000000000000000000000100000000001000110011000000000000
000000000001000000000000000000001000001100111000000100
000000001110000000000011110000001010110011000000000000
.logic_tile 6 22
000000000000000011000110100001101101010010100000000000
000000001000010000000011001001011100110011110000000000
111000000000000101100000000011101101010010100000000000
000000000111110101000000001101101110110011110000000000
010000000000001001100000000001011111010010100001000000
100000001100000001000011001001111100110011110000000000
000100000001000000000111101101100001000011010100000100
000100001110010011000000000011101010000011000000000010
000000001000001000000111100111000000000011010100000000
000000000000000011000100000111001010000011001010000000
000010000010010001010000000000000000000000000110000000
000001000000000111100010110001000000000010000000000000
000011100001010001000000001000000000000000000110000000
000011100000101001100000000001000000000010000001000000
010000000000000000000110101111100000000011010101000001
100000000000000111000011000011101010000011000000000000
.logic_tile 7 22
000100000000001111000011100011000000000000001000000000
000101000000001111000000000000101110000000000000000000
000010100000000011100000000001001000001100111000000000
000001000000000111100000000000001001110011000010000000
000000000000000011100111000011001001001100111000000000
000000000000100000000100000000001111110011000010000000
000000000000000000000111000001101001001100111010000000
000000000000000000010100000000001000110011000000000000
000000100000000011100110000001001000001100111000000010
000000000000000000100110010000001101110011000000000000
000000001110010000000111000101001001001100111010000000
000010001100100000000100000000101101110011000000000000
000000000100000001000000000111001001001100111000000000
000000100000000001100000000000001011110011000010000000
000000000001011000000011000101001001001100111000000000
000000000000000111000100000000001110110011000000000000
.ramt_tile 8 22
000000000001011000000111110101111100001000
000100000000100111000011100000000000000000
111010100000000000000000010101011110000001
000001000000000000000011010000000000000000
110010000000100001000000010101111100000000
010001000001010000100010110011100000000001
001000000001000111000000010111111110000000
000000000000000001100011000111100000000001
000000000110000000000000010001011100000000
000000000000001001010010010001100000000001
000000000001010011110011100001011110000010
000100000001100000010100001111100000000000
000000000000000011110000001101011100100000
000010001000000001100011001001100000000000
010000000000000011100011001111011110000000
110000000000000000000100001011000000000001
.logic_tile 9 22
000000100000000011000011100000000000000000000000000000
000001001000101111100000000000000000000000000000000000
111000000000000000000000010101101101010010100000000000
000000000000000000000011010001101100110011110000000000
010000000000000001100000000101100000000001100001000000
100000000010000000000000000111101000000010100010000000
000000001010001000000011110111100000000001110001000100
000000000000001111000011100111101001000000110000000000
000000000001001000000000001101100000000011010101000000
000000000000100011000000001001001010000011000000000000
000000001010001001000000000000000000000000000000000000
000000100000001011100000000000000000000000000000000000
000000001100010011000000001000000000000000000100100001
000010000110100001100000000011000000000010000000000000
010000000000000000000010000000000000000000000000000000
100001001111010000000000000000000000000000000000000000
.logic_tile 10 22
000000000000011000000010010111101101000110100000000100
000000000000101111000011111011011000001111110000000000
111000000000000001100111000001000000000010000000000010
000000000000000111000111100011000000000011000000000000
010000101010000001000011111111111111000110100000000000
100001000000011001000110000011011000001111110000000000
000000000000100000000000010001000000000010000010000000
000000000000000111010010001101100000000011000000000000
000000000000000011100110101101111010111011110001000000
000000000110001111100010011111011100110011110001000001
000000000000001000000000000101011001111000100000000000
000010101100001011000000000101011001110100100011000000
000010000000000000000000000101001000010010100000000000
000001000001000000010000001101011010110011110000000000
010000000110001000010110111000000000000000000100000000
100000000000000011000010100001000000000010000010000000
.logic_tile 11 22
000000000001000011100111100011101000001100111000000000
000100000000100000100110010000100000110011000000010010
000000001001010000000000000011101000001100111000000000
000000000000100000000000000000100000110011000010000000
000000001000010000000000000001001000001100111010000000
000000000000000000000000000000000000110011000000000000
000100000000000000000110100001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000100011010000000000000111001000001100111000000100
000001001000100000000000000000000000110011000000000000
000100000000100000010010100111001000001100111000000000
000100000001000000000010100000000000110011000000000010
000010001000000001000000000001001000001100111000000000
000011000100001001100000000000100000110011000000000000
000010100000000000000000000101101000001100111000000000
000001000000000000000000000000100000110011000000000000
.logic_tile 12 22
000000100000001101000110000001111101010010100000000000
000001000000000001000011101001111000110011110000000000
111000000000100111000111110001000000000010000001000000
000000100000000101000110001001000000000011000000000000
010100000010000011100111100001011001111000100001000100
100101000110100000000010011011001111110100100000000000
000011100000000000000011101101001011000110100000000000
000001100000000111000011101101101111001111110000000000
000000100000000111100000011101000000000010000000000000
000000000000000000000011011001100000000011000010000100
001000000000100000000010000111011010001111110000000000
000010101001010000000110100001111110000110100001000000
000010100000000000000010011101101101000110100000000000
000000001010001001010110000111001101001111110000000000
010000000110100111000111000000000000000000000110000100
100000000000010000100010101111000000000010000000000000
.logic_tile 13 22
001000000000000001000011000111011100001111110000000000
000000000000001011000111001101111000000110100000000000
111000000000001111000011100011000000000010000010000000
000100100000000001100011101011000000000011000000000100
010000000000001001000111001101101010110000000001000000
100000001111110111100100000011101111010000000000000000
000000000001000000010000001101001101000110100000000000
000000000001010000000010110001011011001111110000000000
000100000000001011100110000001001101000000100000000000
000100000000010001000011111001101001000100100000000000
000101100000101011100010111101011110110101110000000001
000001001111000111100011110001101000110110110001000000
000000000000000000000011101011100001000011000000000000
000000000000000000000110101001001000000001000000000000
010000000000000101000000011011100001000011010100000000
100000000000000000000010001001101111000011000010000001
.logic_tile 14 22
000000000000001000000011100011001110011010100000000000
000010100000100111000110000111011001010110100000000000
111000001110000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000001000000000010100101011000001111110010000000
100000000000000000000010111101111000000110100000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000001001000000010001000000000001000001000010
000000000000000001100010101011100000000011000000000000
000000000000000000000000000011000000000001010101000000
000000000000000000000000000011001110000010010000000010
000100000001001111100000000000000000000000000000000000
000100000000000101110010010000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000
.logic_tile 15 22
000100000011001000000110010111001001011000000000000000
000000001010001111000010000001111110101000000000000000
111000000000001001100011101011000000000010000000000010
000000000000000001000010001001001110000000000000000000
010000000100000011100000001011100000000001000010000000
010010000000000000100000001001100000000011000000000000
000001100000000000000000001101000000000000000001000001
000001001010000000000000001111000000000001000000000100
000001000011000000000000010011100000000000000000000000
000110000000000111000010110111100000000001000000000000
110000100001000000000010101001101101111000010110000000
100001000000000000000000000111011000110100010010000000
000010000000000111100000000000000000000000000000000000
000001000000000001100010000000000000000000000000000000
010000000000000011000000010000000000000000000000000000
100000000000000001100010100000000000000000000000000000
.logic_tile 16 22
000000000000001000000111110000000000000000000000000000
000000000110001011000111000000000000000000000000000000
111100001100001011100010101011111110000011110000100000
000010001010000111000110110001001011100011110000000000
010000100001000111100000000101100000000000000010100011
010000000000100000100011101111000000000001000000000010
000000000000001111000111100000000000000000000000000000
000000000000100001000111010000000000000000000000000000
000100000000000000000000001001100001000010000000000100
000100000000000000000000000001101010000000000000000000
000000000000000000000111101101011000111100000000000000
000100000000001101000000000111011001011100000000000001
000000000000000000000011100101101011000100000000000000
000000000000000000000100000001111011000000000000000000
010000001010001111100000001000000000000000000100100000
100000100001011011100000001011000000000010000000000000
.logic_tile 17 22
000000000000001000000000000101111101000011000000000000
000000000000000001000000000011011111000011010000000000
111001000000000111000000000000000000000000000000000000
000110100000000000100000000000000000000000000000000000
010000000000100000000010000000000000000000000000000000
110000000100010000000000000000000000000000000000000000
000000000000000001100000011011011110000011100000000000
000000000000000111010010000001001111000011000000000000
000000000000011000000000010011100000000010000001000000
000000000000100011000011101011000000000000000000000000
000000000000000001000010101011000000000000100000000000
000000000000100000100100000001001111000000000000000001
000010000000000000000000000101100001000000110100000001
000000000000000000000010110001101010000001110000100000
010000000000000101010010100000000000000000000000000000
100000000000000000100000000000000000000000000000000000
.logic_tile 18 22
000000000001000001100000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000100111000000001111101111000100000000000000
000000000000010000000000000001011101000000000000000100
000011100000000000000000000111000000000010000000000000
000011100000000000000000000011100000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010010000000000000000000000000000000000000000
000000000000001101100011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001000000100000000010100001000000000000110000000000
000010000000000000000100000001101101000000100000000000
000000000001010000000010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000100111000000000001000000000000000000000010
000000000001000000000000000011100000000001000000000010
.logic_tile 19 22
000000000000000000000000001101100001000000010000000001
000000000000000000000000000101001001000000000000000000
000000000000001000000000001011100001000000010000000000
000000000000001101000010101011101010000000000000000000
000000000000000000000111101011100001000000000000000000
000000000000000000000100000101101000000000010000100000
000000000000001101000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000000011111010000000000000000000
000000001100000011000000001101001100100000000000000000
000000000000000111100111011111000001000000000000000000
000000000000000000100110001011101011000000010000000100
001010000000000000000011100011100001000010000000000000
000001000000000000000000000011001001000011000000000000
000000000000000000000000001101100001000011000000000000
000000000000000000000000001101001101000010000000100000
.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 22
000000000000000011000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000011000000010000000000000000000000000000
000011000000000000000010110000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100001000011000000100000
000000000000000000000000000001101100000010000000100000
.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001100001000011000000000100
000010100000000000000000000001001111000010000001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 22
000000000000000001100111010011011011101100000000000000
000010000000000001100111110001111000001100000000000000
000000000000001011100111110000000000000000000000000000
000000000000001011100110000000000000000000000000000000
000000000000000001000111001011100000000001000000000000
000000000000001001000110010111100000000000000000000000
000000000001011011100010010111011011000011010000000000
000000000000001011100111101001001001000011000000000100
000001000000000000000010001011101111010000000000000000
000000000000000001000100001011001011110000000000000000
000000000000001111000010000011001011000110100000000000
000000000110000001100110001101001100001111110010000000
000001000000001101100000000001011001000011010000000000
000000100000001101000000001101001100000011000000000000
000010100000000101100000000001011001101100000000000000
000000000000000000110000000101111010001100000000000000
.ramt_tile 25 22
000000000001010001000010010000000000000000
000000010000000111000010100101000000000000
111010000001001000000000000011000000000000
000000010000101111010011011001000000000000
010001000000001111000000001000000000000000
010010100000000011000000000001000000000000
000000100000000011100011100011100000000000
000001000000000000100100000101100000010000
000010100110010111100000000000000000000000
000000000000001001000000000001000000000000
000000000000001000000010010101100000000100
000000001100001011000011010011100000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
110000000000000000000000001101100000000000
010000000000000000000000001011001000000000
.logic_tile 26 22
000000000000000001100010100011011101000011010001000000
000000000000000000000111100011101010000011000000000000
000000000000011000000110111001001010010000000000000000
000010000000000011000011101111101010110000000000000000
000000000000000111000111100011001111010000000000000000
000000000000000001000011101101011001110000000000000010
000000000001000001100010010111011111000011010000000000
000000000000000000000010000111101011000011000000000100
000000000000000011110111110001111101000011010000000000
000000000000001111100011010011101000000011000000000100
000000000000000011100011101001011010010000000000000000
000000000000000001100000001011111010110000000000000000
000000000001110000000110010101001001010000000000000000
000000000000101111000111101011111100110000000000000000
000000000000000011100110000111111110000011010000000000
000000000000000000100110000111101000000011000000000000
.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000110000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000111000011100000000000000000000000000000
000000000000000000000000001011001101001110100000100000
000000000000000000000000001001101000001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 28 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000100
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 22
000000000000000001000000011000000000000010000000000010
000000000000000000100011111101000000000000000000000000
111000000000000000000000000000000000000010000000000010
000000000000000101000000000101000000000000000000000000
000000000000001000000000001000000000000010000000000000
000000000000001111000000000001000000000000000000000100
000000000000000000000110010000000000000010000000000100
000000000000000000000011010001000000000000000000000100
000000000000001000000000000000000000000010000000000100
000000000000001101000000001001000000000000000000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000100001101000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000011000000000000000000000100
010000000000000101100000001111100000000000000100000000
100000000000000000000000001011000000000001000000000000
.logic_tile 30 22
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000010000
000000000000000000000110100000001000001100111000000000
000000001110000000000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001101100110110000001000001100111000000000
000000000000000101000010100000001111110011000000000000
000100000001011101100110100000001000001100111000000000
000100001010100101000000000000001111110011000000000000
.logic_tile 31 22
000000000000001101100110111001000000000000000110000000
000000000000000101000010100011000000000001000000000000
111000000000001000000110111001000000000000000110000000
000000000000000101000010100011100000000001000000000000
000000000000000000000000001001100000000000000100000001
000000000000000000000000000011100000000001000000000000
000000000000000000000000001001100000000000000100000100
000000000000000000000000000011100000000001000000000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000000011100000000001000001000000
000000000000000001000000001001100000000000000101000000
000000000000001001100000000011000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000001001000000000000000100000000
100000000000000000000000000011000000000001000000000100
.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 23
000000000000000000000000000000000000000000000100000000
000000000000000000000011001001000000000010000010000000
111000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000001
100000000000000000000000000001000000000010000000000010
000000000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001000000000000000000100000000
000000000110000000000100001011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 4 23
000000000001011011000010111001101101010010100000000000
000011000000001011100111101001011100110011110000000001
111000000000001011100000000001011111101101010100000001
000000000000001011100011111101011011001100000001000000
010000000000100101000000010011000000000011000100000100
000000000000001001100011001111101010000011010000000000
000000000000001011100111010001101101111011110100100000
000000000000001111000110110001101100110011110000000010
000000001000000000000011101101001111111011110100000010
000000000000001001000000000101111110110011110000000000
000010000000000101100000011001111001111011110100000010
000001000010001001100011011111101100110011110000000010
000000000000000000000011011101001001111011110100000110
000000000010010000000010111011111110110011110000000000
110000000000000101100011011101101000100011110100000110
000000000000000000100110110101111010110011110000000000
.logic_tile 5 23
000000000000000000000011000000001000001100111000000000
000000000010010000000100000000001111110011000000010010
000000000000000111000000000000001000001100111000000000
010000100000000000000000000000001100110011000000000010
000000100000000000000000000000001000001100111000000000
000000000001010000000000000000001101110011000010000000
000010100000000000000000000000001000001100111000000100
000001001000000000000000000000001110110011000000000000
000000000000000111000000000000001001001100111000000000
000000000000000000000011010000001101110011000000100000
000000000000000000000000000000001001001100111000000000
000000000000000001000011100000001000110011000000000000
000000000000001000000010000000001001001100111000000000
000000000000000111000000000000001100110011000000000000
000010100000000000010000000000001000001100111000000000
000010100000000000010000000000001001110011000000000000
.logic_tile 6 23
000100000000000000000111111111111100010010100000000000
000100000000010000000111101001111101110011110000000000
111000000001000111100110100111101000010010100000000000
000000001100100000100011111011011110110011110001000000
010000000110001000000110001111000000000000100000000000
100000000000000001000000000011101111000000110000000010
000010100000001101100111111101111100010010100000000000
000001001100000001000011110011011100110011110000000000
000000000001000011100111111001111010010010100000000000
000000001000100000100011011001111101110011110000000000
000000000000000001000011001111100000000011010100000010
000000000110000001100110000001101010000011000000000000
001101000001000101000111011001000000000011010100000100
000000100000000001000110111101101011000011000010000000
010000000000000111100010111111000001000011010100000001
100000000000000000000011010001001010000011000001000001
.logic_tile 7 23
000010100000011001000011000011001001001100111000000000
000000001100001011000100000000001010110011000000010001
000010000110000111000000010111001001001100111000000000
000001000000000000000011010000101100110011000000000001
001000000000000111100011100011001000001100111001000000
000000000000000000000000000000101010110011000000000000
000100000001010111000000000011001001001100111000000000
000100000000100000100000000000001111110011000000100000
000010101010001011100010010001101000001100111000000000
000001000000001011100011010000001101110011000000000001
000000000000110111000000000001001000001100111000000000
000001001110100000000000000000001001110011000010000000
000000000000100000000010010001001000001100111000000001
000000000001000000000011110000001011110011000000000000
000101000000000000000000010001101000001100111010000000
000110100000000000000011010000101111110011000000000000
.ramb_tile 8 23
000001000000000000000011000000000000000000
000000010000000000000011100011000000000000
111100100000000111100000011101100000000001
000100000000101001100011110001000000000000
110000000000000000000011001000000000000000
010000000000000000000100000111000000000000
000000000001010011000000001111100000100000
000001000000100000000000001111100000000000
000010100000000111100000011000000000000000
000000000000100011000011001001000000000000
000000000000000000000000000101000000000001
000010101110001111010000001001100000000000
000000000000000000000000011000000000000000
000000000000000000010011110011000000000000
010000100000010111000111000001000000000000
010000000000100000000010011111101100000001
.logic_tile 9 23
000000000000000000000010000011100000000011000000000000
000000000000001001000010001001001110000001000000000000
111000100000000111100111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
010000100001010011000110010011100000000011000000000000
000000001110000001100010001011001110000001000000000000
000000000000000000000111101011100000000011000000000000
000000000000001001000100001111001010000001000000000000
000000000000101000000010001001101010111011110100000110
000000000001000001000111100111111000110011110000000000
000100001111100001000111101101101100111011110110000010
000100000000010001000000001011101101110011110000000100
001000100001010001000000001001011010101101010100000010
000000001110100000100000001101101010001100000000000000
110000000010000111100000001101101010111011110110000000
000010101100000000000011000001111101110011110000000000
.logic_tile 10 23
000000100000100111100000001011111110000110100000000100
000001000100000000000000000011111010001111110000000000
111101000110000000000000000101101100111000100000000000
000000101100000000010011001011101011110100100000000100
010000000001100111100011100011101110000110100000000000
100000000000000000000011001101101010001111110000100000
000010000000100111000111100111101110000110100000000000
000001000000010000100000001011111000001111110000000010
000000000000101001100010101011100000000010000001100010
000000000000010111000100001001100000000000000000100001
000101000000001000000011100000000000000000000000000000
000110000000001011000100000000000000000000000000000000
000000000000001000000110101011111110000110100000000010
000001000010000101000000000101101010001111110000000000
010000001100001000000011110000000000000000000100000001
100000001110000101000110100011000000000010000000000000
.logic_tile 11 23
000000000001110011000010010101101000001100111000000000
000000000010000000100111000000100000110011000000010000
000011100000000000000000000001001000001100111000000000
000101100000000000000000000000100000110011000000000010
000000000000100000000000000001001000001100111000000000
000000000000000000000000000000100000110011000010000000
000000000000101001100110110101101000001100111000000000
000000000001011111000011110000100000110011000000000000
000110000001010000000000000111001000001100111000000000
000101000000100000000000000000000000110011000000000000
000000000000000101100000000111101000001100111000000000
000000000001010000000010000000100000110011000000000000
000000000110000000000000000011101000001100110000000000
000000000000001001000000000000000000110011000000000000
000011000000000000000011000011111011000110100000000100
000011100000000000000100000001101010001111110000000000
.logic_tile 12 23
000000000000000001000000001111101011111000100001000000
000000000000000000000000001101001001110100100000000001
111000001000000011000000001111001101111000100001000000
000000000000001111000011000001001011110100100011000000
010000000000001111100000011001001011111000100000000010
100000000000000111100010001011001001110100100001000000
000000000000000001100111101001101011000110100000000000
000000000000000000100111000001001111001111110000000010
001000000000000001000000000111001011111000100000100000
000000001100101111100011111011001001110100100000000100
000000000111010000000000010000000000000000000101000000
000100001001100000000010111101000000000010000000000000
000001100001100011100000001000000000000000000100000010
000110100000000001100000000101000000000010001000000000
010000000110001000000000010000000000000000000100000000
100000000000001101000010100011000000000010000000000100
.logic_tile 13 23
000000000000000011100011101001011011000110100000000000
000000000000000001000010011111001101001111110000000001
111010000000100001100011010001001101111000100000100000
000001000111000000000111101111001100110100100000100001
010100000000010000000000010001100000000010000000100000
100100000000000000010011001001000000000011000001000000
000010100100101000000000000001100000000000000000000010
000001000000011111000000001001100000000001000001000000
000100000001101011000000010000000000000000000000000000
000100000000000101010010100000000000000000000000000000
000100000000000101100000011111101100010010100000000000
000000000000000000000010001111011100110011110000000000
000000000000100000000000000001100000000000000000000010
000000001100010000010010001011100000000001000001000000
010000001010000111100110110000000000000000000100000010
100000000000000000100010101101000000000010000001000000
.logic_tile 14 23
001100000000000000000000001101100001000010100000100000
000000000000000011000010011001101011000001100001100000
111001000000000000010110010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
010000000001000000000110001101100000000000000000100111
110000000000100000000010111101100000000001000000000000
000000000110011000000010100001000000000011000000000000
000000000000101101000111101101100000000010000000000000
000000000100000011000000000101100000000000000000100010
000000000000010000100000001111000000000001000000000000
000010100000000000000000000001100000000001000000100010
000001000000000000000000000011000000000000000000100000
000000000001010000000110100000000000000000000110000100
000000000000100000000000000001000000000010000000100110
010000000000000000000000001001100000000000000110100000
100000001110000000000000001001100000000001000010000101
.logic_tile 15 23
001000000000010011100010100001000000000000000000000000
000000000000100000000000001011100000000001000000000000
111000000000000011100000001001100000000001100001000000
000110100000000000000010011101101000000010100000000000
000000000000001001100010110011101101010000000001000000
000000000000000001000011111011101110000000000000000000
000000000000000000000000011011100000000001000001000001
000000000000101001000010000001000000000000000000000000
000100100000001101100000000011000000000001000000100010
000101000000000111100011011101000000000000000000000000
000010100001101000000010100111100000000000010010000000
000011000001110101000000000101101111000000000000000100
000010100000100000000000010000000000000000000100000000
000000001011000000000011010101000000000010000010000001
000010100000010111000010100011000001000011000100000000
000000000000100000100000001101001010000011010000100000
.logic_tile 16 23
000000000001011111110111101101000000000010000001000000
000010000000100101000000000111101100000000000000100000
111000000000001111100111110001000000000000100010000000
000000000000000011100011111011001000000000110000000000
000000000001010000000110010011100000000001000000000000
000000000000101101000110111011100000000000000000000000
000000000000001111100010100101100000000000000000000000
000010000000001001100110011001100000000001000000000000
000100000000000000000110001011111101000000110110000000
000001000110001001000011101011101000000001110000100001
000000001010000101100110001101000001000010100110000000
000000000000001001000011000001101100000010010000000100
000000000000000000000000001101111011101101010100000001
000000000000000000000000001001101010001100000000100000
000000000000000001100000001011100000000000110111000100
000000001010000000000000001001001010000000010000100000
.logic_tile 17 23
000000000000110000000110010111100000000000100000000000
000000000000011011000011111011101110000000000000000000
111000000000000111100110000101100000000001000000000000
000000100000001011000111100101100000000011000000000010
010000000001001000000010010001111101010000000000000000
110000000000000001000011001001011000000000000000000100
000000100000000111100011101001000000000010000000000000
000000000000001011000010011101000000000000000000000000
000000100010000000000000010101000000000010000010000110
000000000000000000000011001011100000000000000000000000
000000000000000000000010101001000000000001000000000001
000000000000000000000100001001100000000000000000000000
000010100000000101000000001101101001111011110000000000
000001000000000000000000000101011001110011110010000000
010000000110000000000000010000000000000000000101000000
100010100000000000000011110101000000000010000011100000
.logic_tile 18 23
000010000001011001000011010011011011111110000000000000
000001000000000001000110101001101100111111000000000000
111000000000000101000110010101101010010111100000000000
000000000010100111100010001001001011000011000000000000
000100000001010101000011111011111111010000000000000000
000100000000100000000010011101011000110000000000000000
000000000100011101000010100000000000000000000000000000
000000000010001011100000000000000000000000000000000000
000010100000000011100111110001111110010000000000000001
000001000000000000100011111011101000110000000000000000
000000000000001101100010000001101111010000000000000000
000001000000001111000100001111101101000000000000000001
000000000001001001100010010001101111111000000000000000
000000001010100101000110001101001110111100000000000000
000000100000000001100000000111000000000011100111000100
000001000000000001100010000011101000000011110000000000
.logic_tile 19 23
000000000000000011100000000101000000000001000000000000
000000000000000001100011000101100000000000000000100000
000010100000100101000000010001011111000011000000000000
000001000000000101000010000001001011000011010000000000
000000000000010101000000001111101101000100000000000000
000000000000000101000011101001001011001100000000100000
000000001010000011000110000001100000000010000000000000
000000001110000101000011010101100000000000000010000001
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011111001101110000011100000000000
000000000000010000000111000001001011000011000011000000
000000000000000001100000000011111011100000000000000000
000000000000000000100010001001101101110000000000000000
000001000000001001100000000101011010001000000000000000
000000000000000111100000000001001111001100000000000000
.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000010
000000000000000000000000001011000000000010000000100000
000000000000100000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
111001000100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000101000101
000001001010000000000000001101000000000010000000000001
000000000001010000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 23
001000000000000011100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001100000000011010000000000
000000000000000000000000000001101001000011000000000001
.logic_tile 23 23
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 23
000000000000000000000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000111000010001001001111010000000000000000
000000000100000000000100001011111100110000000001000000
001010101100001000000110000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000001100010000111111010000110100000000000
000000001100000000000000000111011001001111110000000000
000000000000000000000000000001101011000011010010000000
000000000000000000000011101011101010000011000000000000
000000000001010011000110100001001011010000000000000000
000000000000000000000000001111111000110000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001001000111110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000110100000000000100000000000000000000000000000000000
.ramb_tile 25 23
000000000000000111100000000000000000000000
000000010000001001100000000101000000000000
111000100000000000000000010111100000000000
000001000110000000000011000011100000000000
110000000000000011100000000000000000000000
010000000000000000110010000011000000000000
000000000000000011100010001101100000000000
000100000100000000000100000011100000000000
000001000000001111100000011000000000000000
000010100000001011000011010101000000000000
000000001101011011100000000001100000000000
000000000000000011100000000001100000000100
000000000001010000000000000000000000000000
000000000000100000000000000001000000000000
110000000000010011100011100111100001000000
010000000000000000000110001101001111000000
.logic_tile 26 23
000000000000000001000110101101011000101100000000000000
000000000000001001100011101001111000001100000000100000
111000000000010001100010110011000001000011000001000001
000000000000000111000011000001001000000010000000000000
110000000000000000000111110000000000000000000000000000
010000001110001011000111010000000000000000000000000000
000000000001000011100000010001101000010000000000000000
000000000000000111100011001001011110110000000000000000
000000000000000000000010010101111101010000000000000000
000000001100000111000111001111011101110000000000000001
000010000000001000000111001011111010101100000000000000
000000000000000011000110011101001101001100000000000000
000000000000000000000010100000000000000000000100100000
000000000010001001000100001101000000000010000000000101
010000000000000000000000000000000000000000000100000000
100000000000000000000000000101000000000010000010000001
.logic_tile 27 23
000000000000000000000000011000000000000000000110000000
000000000000000000000011000011000000000010000000000001
111000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000110000000
010000000000000000000000001011000000000010000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 29 23
000000000000000011100000001000000000000010000000000000
000000000000000000100010001001000000000000000000000100
111010100000001000000010010000000000000010000000000000
000000000000000111000110000001000000000000000000100000
000000000000000000000000001000000000000010000000000000
000000000000000000000010010001000000000000000000000001
000000000000000001100000001000000000000010000000100000
000001000000000000000000001001000000000000000000000100
000000000000001000000000001000000000000010000000000010
000000000000000101000000000101000000000000000000000000
000010000001000000000000000011000000000000000100000000
000000000000100000000000001101000000000001000000000000
000000000000000000000000000111100000000000000100100000
000000000000000000000000001001000000000001000000000000
010000000000001000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 30 23
000000000000000101000010100000001001001100111000000000
000000000000000000100110110000001010110011000000010000
000000000001000101000000000000001000001100111000000000
000000000000000000100010110000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100011000000001001001100111000000000
000000000000001101000100000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100110000000000
000000000000000000000000000000001010110011000000000001
.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 24
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
.logic_tile 4 24
000000000000000111110011000001011000010010100000000000
000000001000100001100011100001111001110011110000000000
111000000000000111000011100111011000000010000000000000
000000000000000011000000001011101111000011000000000000
010001100000001111100010001001000001000011000000000001
100000000000000001100111111101001000000001000000000000
000000000000000111000111001101000001000011000000000000
000000001100000011100000000001001010000001000000000000
000100011010100000000011101011100000000001100000000100
000100000001000000000100001101001011000010100000000000
000000010000000011100011100011100001000000010000000000
000000010000001001100100001101001101000000110000000010
000000100000000000010011110000000000000000000000000000
000000010000000000000010110000000000000000000000000000
010000010000000000000000001101100000000011010101000000
100000010000001001000000000111001010000011000000000000
.logic_tile 5 24
000000000000000000000011000000001001001100111001000000
000000000000000000000011100000001000110011000000010000
000001000000000000000011100000001001001100111000000000
000010100000001001010110010000001101110011000000000010
000000000001000000000000000000001000001100111001000000
000000001000100000000000000000001001110011000000000000
000000000001000011000000000000001000001100111000000000
000000000000000000100000000000001100110011000000000000
000000000000000111100000000000001001001100111000100000
000000000000000000000000000000001010110011000000000000
000010010000000000000111100000001000001100111000000001
000001010000000000000100000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000010000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000001
000000010000000000000000000000001001110011000000000000
.logic_tile 6 24
000000000011000000000011000001011011010010100000000000
000000001010110000010100001011111000110011110000000000
111000000000000111010111100101011011010010100000000000
010000000000000111000100001111101010110011110000000000
010000000000100001100111010011111001010010100000000000
100000000001000000010010001011111000110011110000000000
000001000000000011110000001111000001000011010100000010
000010000000000111000011010011101000000011000001000000
000100010000001111100110100011000000000011010100000100
000100000000010001000111100111001100000011000001000000
000000111110100001000111001111100000000011010100000000
000000010001010000000000000011101011000011000010000000
000000000000100001000010100111100000000011010100000010
000000011010010000000011100111101010000011000000000000
010000010010000101000010001111100000000011010100000100
100000011110000000000110000011001101000011000000000000
.logic_tile 7 24
000010000001001111100111100001001001001100111000000000
000000001000001111100100000000001101110011000000110000
000000000000011001000000010011001000001100111000000000
000000001100001011100011110000101101110011000000000000
000000000100001000000011100001001000001100111010000000
000000100000100111000000000000101011110011000000000000
000000000110000000000011010001001001001100111000000000
000000000000000000000011010000001100110011000000100000
000011100000000101100011100101101001001100111000000000
000001000000000000100011100000101001110011000001000000
000000010000000111100000010111001000001100111000000000
000110111111010000100011100000101010110011000000000100
000000001110000000000110100011001001001100111000000000
000000000100000000000100000000001000110011000001000000
000000000001000000000000000101101001001100111000000000
000010010010000000010000000000101000110011000000000000
.ramt_tile 8 24
001001001110000001000000000000000000000000
000000010100000000000000001101000000000000
111000001011100000000000010101000000001000
000000010000110000000011111111000000000000
110000000000000111100011101000000000000000
110000000000000000100000001111000000000000
000010101001010000000000000111000000000001
000000000000100000000000000001000000000000
000001000000001000000000001000000000000000
000010001100000011000011101001000000000000
000000000000000001000000001011000000000001
000000000000000111100000001111100000000000
000000000000001011110011100000000000000000
000010000000000111100111110011000000000000
110000001000000001000111011011100000001000
110000010000000000000011010011001110000000
.logic_tile 9 24
000000000000000000000000010111000000000001000001000000
000000000000000000000010000011100000000000000000000000
111000001110011000000010000111000001000011000001000000
000000000000001111000100000011001010000001000000000000
010000000001010000000000001101011000010010100000000000
100000001000001011000011101011011111110011110000000000
000000000000000111100000001001100000000011010100000010
000000000000001001000000001011001011000011000000000000
000100110000001111000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000111000000000000011101101100000000011010100000000
000010110100000000000010011011001110000011000000000101
000000000000000111000010001111100000000011010100000000
000000110000000001100010001111001001000011001000000100
010000010110001000000011100000000000000000000000000000
100000010000001111000000000000000000000000000000000000
.logic_tile 10 24
000000100110000011000111101111100001000011000000000000
000001000110000000000100001001001100000001000000000000
111101000000001000000111011011101100111011110100000100
000000100000001111000011111111111101110011110000000000
010100000000001011000111101101101000101101010100000000
000100000000000001000000001011111010001100000000100010
000000100010000101000111101101111110101101010100000000
000000000000000000100010011011011000001100000000000011
000000110000000000000010111001100000000011010100100000
000001001110001001000010101011101011000011000000000010
000001010000001000000010001011011010101101010101000001
000010010000000011000010001011011000001100000000000000
000000000000000000000010101011101010111011110100000001
000000010000000000000000000001101111110011110010000000
110000000000001000000010000000000000000000000000000000
000000010000000111000011110000000000000000000000000000
.logic_tile 11 24
000010100000001000000010100000000000000000000000000000
000001000000000111000100000000000000000000000000000000
111010001100000001100111100011000001000000010000100000
000001000000000111000110011011001001000000110000000000
010000000000001000000010110101000000000011000000000000
000001000000000111000111001011001110000001000000000000
000000000000001000000011011101100000000011000010000000
000000000000001111000011011011101011000001000000000000
000000110000010011100010001101000000000011000000000000
000000000000000111000010101111001110000001000001000000
000000010000100000000010001001000000000011000000000000
000000010001010000000100000101001100000001000000000000
000000000000010011100000001101111000111011110110000010
000000011001010000000010110111101011110011110000000000
111001000000100101100010000001111000111011110100000010
000010110011010000000100001111011001110011110000000000
.logic_tile 12 24
000000001000000111100010000000000000000000000000000000
000000000000000000100110110000000000000000000000000000
111000000000000001000111001011100001000001100001000010
000100000000000000100100001001101000000010100010000000
110000000001000000000010100011100001000001100000100000
100000000000000000000100001001001010000010100000000000
000010100100000001000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000100000000001000000000000111000001000001100000000100
000100000000000011000000001101101010000010100000000000
000100010000000001010000000000000000000000000100100000
000000010000000000100010010001000000000010000000000000
000000000001010000000000000001000000000001000100000100
000000000110000011000010000011100000000000000000000000
001000011010100000000000000000000000000000000110000110
000000010000000000000000000111000000000010000000000000
.logic_tile 13 24
000000100000000111100000010001000001000001100000000000
000000000000000000000010000111001110000010100000000100
111000000000101000000011100000000000000000000000000000
000000000001011111000011100000000000000000000000000000
010000000010000000000000001011000000000001000000000000
010010000001000000000000001011100000000000000000000000
000000000000000111000000000001100000000000100001000010
000000000000010000000000001111001100000000000010000000
000100100000000011100111001011100001000001100010000100
000100000000000000000000001111101110000010100000000000
000001010100000011100011101101100001000001100000000001
000010010000000000000110011001001100000010100010000000
000000000000000011100000001111000001000001100000100010
000000000000001001100011101001001110000010100000000000
000000001000000011100010100000000000000000000100000010
000000010001010000000100000000000000000010000000000000
.logic_tile 14 24
000000000000001000000110011001100000000000010000000000
000000000000000001000011001001101100000000110000000000
111000000000001001000110010101100001000001100000000000
000000000000000011100011000111101110000010100000000100
010000000000000000000010001101100000000000000001000000
010000001011010000000100001011100000000001000000000000
000001000010000000000110101001111110000011010000000000
000000000000000000000110010001001100000011110000000000
000011000000001111000000000001100001000010000010000000
000001101110000111000000000111001000000000000000100000
000000010000000111000000000111001011110011110000000000
000000010000000000100010001001111100010011110000100000
000010000000001111000011110000000000000000000000000000
000000000000100011000010100000000000000000000000000000
010101100000000001000000010001000001000011010100000010
100110110000001001100010101111001111000011110000000000
.logic_tile 15 24
000000000001000000000010000011100000000001000000000000
000000000000100000000010010011100000000011000000000001
111000001011001000000000010001111011000011010010000000
000000001000001001000011010101101111000011000000000000
010000000000000000000111101101100000000000000001000000
010000000000001101000100000011000000000001000000000000
000000001000001001100111000111111001010111110000000000
000010000000000001000100001001101100011011110000000000
001000000000001011000000010111000000000001000000100000
000000000000000101000010110111100000000000000000000000
000000010100100111000011100011000000000000000001000000
000000010001001111000100000111100000000001000000000000
000000000000110111000000011011011111000110100000000000
000000000000100111000010110101011011001111110000000000
110001000000000111000110010101000000000010000101000000
110010110000000000100011000011100000000000000011000000
.logic_tile 16 24
000001000010100000000010101001000001000000000000000000
000000100000010111000000001011101100000000010000000000
111100000000000001000111011001000000000000000000000000
000000000000000111000110001001000000000001000000000000
000000001110000001110000011001000001000011000000000010
000000000000000111000010101011101001000010000001000000
000000000000100000000000000111100000000011010000000001
000000000010000000000000001101001010000011110000000000
110000000010000000000000001001000001000000110010000000
110000000000001001000000001011101100000000100000000000
000010000000001000000010110011000000000001000000000000
000001010000111001000111011101000000000000000000000000
000100000000000001000000000011100000000000000000100000
000110100001000000000000000111100000000001000000000000
000001010000000101000000000101011001111100100100000100
000011010000000000000000001101001000111100110000000000
.logic_tile 17 24
000000000000000001100011011011000000000001000000000000
000000000000000000000111110011100000000000000000000000
111000100000001001100011011111100000000010000000000000
000001000000000001000110110011100000000000000000000000
000001000000000001110000000111011001000100000000000000
000000100000001011000000000101001000001100000000000000
000000000000001000000110010001100000000010000001000000
000000001010001101010010111001100000000000000000000000
000000000000001000000111111001000001000000110000000000
000000000000001111000010000111001011000000100000000000
000000011100000111000110011001000001000011000000100000
000001010000001001100111001011101011000001000000000000
000010000000001000000000000101100001000001100010000010
000000001010101001000000000011001101000010100000000000
010001000000000001100110001011101100111011110100000000
100010111110000000100100001001011010110011111001000000
.logic_tile 18 24
000100000001001000000110111011000001000000100000000000
000000001110100101000011000111101011000000000000100000
111010100000000001100010101011000000000000000001000000
000001000010000000000010111001000000000001000000000000
110000001110000011000010010101111010011000000000000000
010000000000000000100011010001011010111000000000100000
000010000000001001000011011001011100000010000000000000
000000000000000001000110001011101100000000000010000100
001010100000001111000010011101001000111010000000000000
000001000000000011100011000101111110111000000000000000
000000000001100001000111001001101010001000000000000000
000000010001000111100110010111111111001100000000000000
001010000000000101100110000011111000001011010000000000
000001000000000000000111111111001110001011100000000000
010000000000000001100000001011101101000000110100000010
100000010000000101100011001001101111101000110000000000
.logic_tile 19 24
000000000000000000000010100101000000000010000000000000
000000000100000101000010000101100000000000000000000000
000000000000000011100000000111000000000000010000000000
000000000000000000100000001011001011000000110000000000
000000000000000111100110010111000001000000100001000000
000000000000000000100011000011101100000000000000000000
000010000000100000000000001001000001000000010000000000
000000000001000011000011011101101000000000110000000000
000000000000001111100011100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000001000000000000001001011000100000000000000
000000010000000111000000000011011010001100000000000100
000000000000000011100000010001000000000001000000000000
000000000000000000100011110011100000000000000000000010
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 20 24
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 21 24
000000000000000011000011110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000001011100111010001100000000011000000000000
000000000000001011000110000111001000000010000000100100
010000000000000000000000001101100001000011000001000100
010000000000000000000000001001001010000010000000000000
000000001000001011000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000010000100000000010100000000000000000000000000000
000010001100001000000000001001111001001110100000000000
000001000000000011000000001011011011001111110000000000
000000000000010000000000000000000000000000000100000000
000000010100000000000000001001000000000010000000000000
.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 23 24
000000000000001111100000000001000000000011000000000010
000000000000001111100000000101001000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
.logic_tile 24 24
000000001110000001100011101111100001000011000000000000
000000000000000011110010001001101000000010000000100000
111000000000010000000000000000000000000000000000000000
000001000000100011000011110000000000000000000000000000
010000000000100000000111000101011011101100000001000000
010000000001001011000100000001011100001100000000000000
000000000000010000000111010101101101010000000000000000
000000000000100001000011010001111010110000000000000010
000000001010001000000000000000000000000000000110100000
000000000000000111000011010011000000000010000000000000
000000000000011000000000001000000000000000000100000000
000000010110101011000000000111000000000010000010000010
000100010000000000000000000000000000000000000101000000
000100000000000000000000001101000000000010000000000100
010000000000100000000000000000000000000000000101000000
100000010000000001000010001001000000000010000000000100
.ramt_tile 25 24
000000100000011000000000010000000000000000
000000010000011111000011110111000000000000
111000100000001000000000011011000000000001
000001010000001011000011011101000000000000
110000000000000000000000000000000000000000
010000000000000000000000000001000000000000
000000100100000000000000000001100000000000
000000000000000001000010000111100000000000
000000000000000111100000001000000000000000
000000000000000001000011110011000000000000
001000000000001000000010000001000000000100
000000000000001011000100000011100000000000
000000000000101111000010000000000000000000
000000000001000011000000001111000000000000
010000000000000111000000001111100001000000
010000010000000000000000001011001010000000
.logic_tile 26 24
001000000000000111100000001011011001010000000000000000
000000000000000011100011001101011100110000000000100000
000010100001010000010111110000000000000010000000000000
000000000000000000000011010101000000000000000000000100
001000000000000000000000001011100000000001000000000000
000000000000000011000000000101100000000000000010000000
000000000001100101100110101000000000000010000000000000
000000000000001011100000000101000000000000000000000100
000000000000000111000011101001000000000001000000000000
000000000000000111100000000101000000000000000000000010
000000000000110000000111100001001101101100000000100000
000000010000001001000110001011001111001100000000000000
000000010010000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000001011001101100000000100000
000000011110000000000010001011111111001100000000000000
.logic_tile 27 24
000001000010001000000000010000000000000000000000000000
000000100000000011000011000000000000000000000000000000
111000000000010000000110000000000000000000000000000000
000000000000011111010000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000001001100000000001000000000000
000000000000000000000000000111000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110100000000000000000000000000010000000000100
000000000001000000000000000001000000000000000000000000
010000000000000000000000001001000000000000000100000010
100000010000000011000000001001100000000001000000000000
.logic_tile 28 24
000001000000001001000011100001100001000000001000000000
000010100000001111000010000000101000000000000000001000
000000000000001111100010010001000001000000001000000000
000000000001000011000111000000001100000000000000000000
000000001100000001100000000011000000000000001000000000
000000000000000000100010000000101001000000000000000000
000000100000000001000111100001100000000000001000000000
000100000000000001100100000000101011000000000000000000
000000000000000000000111000001000000000000001000000000
000000000000000000000000000000101010000000000000000000
000001000000000111100000000101100001000000001000000000
000010010000000000100000000000101010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011000111100000000000001000000000
000100011000000000000100000000101000000000000000000000
.logic_tile 29 24
000100000000000001000111000001000000000000001000000000
000000000000000000100000000000001010000000000000001000
000000000000000111100000000111100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000111100000010011100000000000001000000000
000000000000000000100011000000001100000000000000000000
000000000010001000000111010011100000000000001000000000
000000000010000011000011010000001011000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000011000011000000001011000000000000000000
000000000000010111000000010011100001000000001000000000
000000010000111001100011000000101010000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000100000000000101101000000000000000000
000000000000000000000111000111000001000000001000000000
000000010010000000000000000000001011000000000000000000
.logic_tile 30 24
000000000000000001000000000000000000000010000000000001
000000000000000000100010011001000000000000000000000000
111000000000000000000111001101100000000000000100000010
000000000000000000000100001001000000000001000000000000
000000000000000101000010101101100000000000000100000000
000000000000000000000010101101100000000001000000000001
000000100000000101000111001101000000000000000100000000
000000000000000000000110101001000000000001000000000100
000000000000000000000000001001000000000000000100000000
000000000000000000000000001101000000000001000000000000
001000000000000000000000001101000000000000000110000000
000000010000000000000000001001100000000001000000000000
000000000000000000000000001101000000000000000100000000
000000000000000000000000001101100000000001000000000100
010000000000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000
.logic_tile 31 24
000000000000000000000011101001001011001110100000000000
000000000000000000000011100001111010001111110000100000
111000000001011101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000001110000101000000001101001001001110100000000000
000000000000000000100000000011111000001111110001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 25
001000000000000000000010001011101000010010100000000000
000000000000000000000000000111011011110011110000100000
111000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000000100000
110000000110000000000011000000000000000000000110100000
100000000000000000000100000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000100000000000111000000000000000000000000000101000000
000100001100100000000000001111000000000010000000000001
000000000000100101100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001110100000000010001000000000000000000100000010
000000000000011001000100001111000000000010000000100000
000000010000000001000010000000000000000000000111000000
000000010000000000000000000111000000000010000000000000
.logic_tile 5 25
000000100000101001000000010000001000001100111000000000
000001000001001111000011000000001000110011000000010000
000000000000000011100000010000001000001100111000000000
000000100000001011100011110000001000110011000000000000
000001000000000000000010000000001000001100111000000000
000010000000000000000000000000001011110011000000000001
000000000000000011100000000000001000001100111001000000
000000000000001011100010100000001110110011000000000000
001100000000101000000111000000001000001100111001000000
000100000001010001000000000000001001110011000000000000
000000000000000000000010000000001000001100110000000000
000000000000000000000000000000001101110011000000000000
000001000000000000000000001101111101010010100000000000
000000100000000001000000000101111000110011110000000010
000000010000000000000000001011011001010010100000000000
000000010000000000000000000001011010110011110001000000
.logic_tile 6 25
000011100000000101100010011101001011010010100000000100
000011000000000000000011101111011011110011110000000000
111000000001001101100011000111101001010010100010000000
000000001100001111100100001111011001110011110000000000
010100100010001011100110101011011111010010100000000000
000000000000000111000111011111111011110011110000000000
000000000000000111100011010101011011010010100000000000
000000000000001111100111101111101001110011110000000000
000000010000000000000110011001011111010010100000000000
000000000000000101000111111111001011110011110000100000
000000000000001000000111001011001101111011110101000100
000000000000000111000100001011101000110011110000000000
000011000001001000000000010101101110101101010100100000
000001010111001111000011001011001010001100000000000000
110000010000000011100111000011111001100011110110000100
000000010000001001100010011001001011110011110000000000
.logic_tile 7 25
000000000000011000000011010101001000001100111000000000
000000000110101111000011110000101000110011000000010000
000100001000110011000111100001001000001100111000000000
000100001111111001000100000000101010110011000000000100
000000000000000000000110100111001001001100111000000000
000000001110000111000111100000001100110011000000000001
000000000000000011010110100111101000001100111000000000
000000000000000000100100000000001001110011000000000000
000000100000000000000010100001101001001100111000000000
000001000000000000000100000000101011110011000000000001
001000011000000000000000000101101000001100111000000000
000000011000001101000000000000001101110011000000000000
000000000000001000000000000111001000001100111000000000
000010001000001111000011110000101011110011000000000000
000000001010000011000000000001101001001100110000000000
000001010000000000100000000000001000110011000000000000
.ramb_tile 8 25
000010100000001001000000001000000000000000
000101010001001011000011100011000000000000
111000000011101000000000010011000000000001
000000000000011111000011010101100000000000
010000001000001000000010000000000000000000
110000001110001111000000001001000000000000
000000000000000001000000001001000000000000
000000000001000000000000001111000000000010
000010100101000111000111011000000000000000
000000001110100000110011000001000000000000
000000000000001000000000010111000000000010
000000000001001101000011011011100000000000
000000000000000000000111001000000000000000
000010000000000000000100001001000000000000
010000000000000000000000000011100000000001
110000010000000000000010000001101100000000
.logic_tile 9 25
000000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
111101000000000000000011100000000000000000000000000000
000010000110000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000010
000101000000000000000000001001000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 10 25
000010000000000111100000000000000000000000000000000000
000001000000100000100000000000000000000000000000000000
111010101010000111000000001000000000000000000100000001
000001000000000000000000000011000000000010000000000001
110010100001010111000000000000000000000000000100000010
100001000110100000100000000101000000000010000000000000
000000000000100111000000001000000000000000000100000000
000000000001000000000000000001000000000010000010000001
000010110000000000000000001000000000000000000100100000
000001000000000000000000000101000000000010000000000100
000000010111010001000000000000000000000000000100000001
000010110110100000100000000001000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 11 25
000000000000000001000010000000000000000000000000000000
000000000000000001100100000000000000000000000000000000
111000001100001111100000011011100000000011000000000001
000000001101001111000010000001001111000001000000000000
010000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000010001111000000000000000011000001
000000000001110111000100001011100000000001000000000100
000000010000000000000000001101111111010010100000000001
000000000000000000000000001101011001110011110000000000
000000010010001000000011100001000000000001100000000100
000000010000001011000000000001001110000010100000000000
000000000000011000000111101111100000000010000000000000
000000010110000011000010110001000000000000000000000100
010000011100000000000000000000000000000000000101000000
100000010000000001000011011001000000000010000001000000
.logic_tile 12 25
000000000000001011100000001001000000000001100000000000
000000000000010001000010101001001110000010100000000001
111100000000000001000000010000000000000000000100100000
000100000000000000100010000011000000000010000000000001
000010100001000000000000000000000000000000000100000000
000001001100100000000000001001000000000010000000000000
000000000000000000000000011000000000000000000100000010
000000000000010101000010010101000000000010000000000000
000000010001011011000000000000000000000000000101000000
000000001100100101100000000011000000000010000010000000
000000000000000000000000001000000000000000000110100000
000000010001000000000000001101000000000010000000000010
000000000000000001010000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000001000000000010000010000001
.logic_tile 13 25
000000000000000001000011100001000000000001100000000001
000001000000000111100011101101001000000010100000000000
111000000000001101100111100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
010000000000000000000110100001100000000001100000100000
010000000000000000000100000111001000000010100000000100
000000000100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110110000001000000010001011001001111000010000000000
000100000000000111000100000111111011110100010000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000100101100000001011011001111100110100000010
100000010111010000000010001001001111111100100000000000
.logic_tile 14 25
000000000000001000000000011111011101000010000000000000
000000000000000001000010001011001001000000000000100000
111001001000000000000000001011100001000000100000000000
000000100000000000000011011111001010000000000000000000
010001001100000001100000001111011101010000000000000000
000010000000000000000000001011001001000000000000000000
000010000010100000000000001001000000000001000101000000
000001000001001101010011010101000000000000000000000000
000000010000000000000000000111000001000000010110000001
000000000000000000000000000101001001000000000001100000
000000100000000001000000010101000001000000000100000000
000000010000000001000011100111001011000000010000000010
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000001001110000000000000011001000000000001000110000001
000000110000000000000011100101100000000000000000000010
.logic_tile 15 25
000011000000001111100111000011000001000010000000000000
000001000000001011100111111001101011000011000000000000
000000100110100001100110010001111011011100000000000000
000001000000000000000010000101101000001100000000000000
000000000000011011000010100101100000000000100000000000
000000000000100001100100001101101111000000000000000000
000000000000001111000110000101000001000000100000000000
000000000000001111000010011001001100000000000000000001
000100010000010001000010000001100001000001000010100000
000100000010100000100110011011101001000011000000000000
000000000000000011000000001011000000000001000000000000
000000010100011111000000000101101000000011000000000000
000000000000000000000110001001100000000011010000000000
000000001010000000000000000011101000000011000000000000
000000001010000000000000001011000000000000010000000111
000010110000000000000000000101101100000000110000000010
.logic_tile 16 25
000010100000000001100010110011011101110000000000000000
000001000000001001000110101101001000111000000000000000
111000000000001001000000000011000000000000000010000000
000000000000000001100011101011000000000001000000000000
110001000000001101100010111001000000000000100000000000
010010000000000001000110101001001111000000110000000000
000000000000000101000110010101101001010101010000000000
000000000000000000000010000011111000011001010000000001
000000110000011111000010101011101010110001010000000000
000000000000001011000110000011111011010001010000000000
000000000000000111000010000001011101000011110000000010
000000010000000111000111000001011011000011100000000000
000100000000000000000110010001000000000001000001000000
000001000000000000000110001001100000000000000000000000
010000000001010101100000000101011110000011010101000000
110000010000100000000000000101001111000011111000100000
.logic_tile 17 25
000000000000000101100110001011100000000000000000100010
000000000000000101000100001101100000000001000000000000
111000000000000000000000001011100000000000000000100000
000000000000000000000011011101000000000001000000100000
000000000000000000000011101011000000000001100000000000
000000000000000000000000001011001011000010100001000000
000000000100001000000110000111100000000010000000000000
000000000000000001000011010001001111000000000000000000
001000011101000111000000000111101001010000000000100000
000000000000001111010000000111011001000000000000000000
000010110001010000000110011011000000000011000000000100
000001010000001001000111101101000000000010000000000000
000000000000000001000000010111000000000001000100000000
000000000000000011010011100001000000000000000001000000
010000000000000011100000001000000000000000000100000000
100000010000001001000000000101000000000010000000000000
.logic_tile 18 25
000000000000000000000111010011000000000011000000000000
000000000000000011000010001011101001000010000000000000
111000000000000101100000001011100001000000110000000000
000000001000001001100000000011101011000000100000000000
000000000000000001100110101011100000000000100000000000
000000000000000000000000000001101000000000000000000000
000000000000000011100000010001000000000000000000000000
000001000000000000000010000011000000000001000000000000
000000000000000011000110010011011000011100000000000000
000000000000000000000011111001101011001100000000000000
000000010000001111000011100000000000000000000000000000
000100010000000001000110010000000000000000000000000000
000001000000000000000000000111101000000001110100000000
000010100000000000000000001011111010000000110000000000
000000010000000000000000010011111011111100100101000110
000000010000000000000011001001001111111100000010100000
.logic_tile 19 25
000010000000001000000000000111111011001100000000000000
000001000000000101000000000111101000000100000000000000
111000001000101000000000000000000000000000000000000000
000001000001001111000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000011101011111100000110100100
000001000000000000000000000001001100111100010001000000
001010000000000001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000011110000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
.logic_tile 20 25
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000101001110101000010000000000
000000000000000000000000001101011001111100110000000100
000010000000000011100000011001100000000000000000000000
000001000000000000000010000011100000000001000000000000
000000000000000001100000000101100000000000000000000000
000000000000000000000000000111000000000001000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001100000000000000000111000000000001000100000000
000000000000000001000000001001100000000011000000000100
000000000000000000000110100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000101000000000001000100000000
000000010000000000000000001101000000000011000000000000
.logic_tile 21 25
000000000000000011100000001001000000000011000001000000
000000000000000000000000000001001010000010000000000000
111000000000011000000000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
110000000000000101000000010000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000001011101010001110100000000000
000000000001010000000000001101011111001111110000000000
000010000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000110100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000010000000000000000000000000000000010000000000000
.logic_tile 22 25
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000011110000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
000000010100000000000000000000000000000000000000000000
.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000001000000000000110001011101101001110100000000000
000000000110000000000000001001101010001111110000000000
110010000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000100011110000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000010000100000000000000000000000000010000000000000
.logic_tile 24 25
000001001000000011100010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000010000000000111000011000000000001000000000100
000000001010000000000000000001100000000000000000000000
000000001100000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111101001000110100000000100
000000000110000000000000001001011100001111110000000000
000001000000000000000000010000000000000010000000100000
000000100000000000000011110101000000000000000000000000
000000000000000001000000001000000000000010000000000000
000000000000000000100000001001000000000000000010000000
000000010000000000000000001000000000000010000000000001
000000000000000000000000001111000000000000000000000000
000000000000000001010111000000000000000000000000000000
000000011110000000000100000000000000000000000000000000
.ramb_tile 25 25
000000000000001111100000011000000000000000
000000110001001011100011100011000000000000
111000100000011011100000000111000000000000
000001000100000111100000000011100000000000
010000100000000011000111100000000000000000
010001000000000000000110010001000000000000
000000000001010011100000001101000000000000
000000001010100000000000000001100000000000
000000000000000111000000000000000000000000
000000000000000000100000000111000000000000
000011100000011001000000010101000000001000
000001000000000011100011110001000000000000
000000000110100011100111001000000000000000
000000000000010000000100001011000000000000
010000000010000000000000000101100001000000
010000011000000000000000001101001100000000
.logic_tile 26 25
000000000110000000000000000001100000000000001000000000
000000000000000000000000000000101100000000000000001000
000001000000000000000111100101100001000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000100000000101101000000000000000000
000010100000000000000110000101000001000000001000000000
000000000010001011000110100000101010000000000000000000
000000000000001001000011110111000001000000001000000000
000000000000000101100010100000001101000000000000000000
000000000000000000000110110111100000000000001000000000
000000010110000111000010100000001111000000000000000000
000000001110000000000110110011100000000000001000000000
000000000000001001000011100000101111000000000000000000
000000000000100111100000000011100000000000001000000000
000000010000000000000000000000001100000000000000000000
.logic_tile 27 25
000000000000010011010000001000000000000010000000000000
000000000100100000100010010001000000000000000000000000
111011000010001000000000001011111010110011000000000001
000010100000001011000000001111011111010010000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000001110000000000010101000000000000010000000000000
000000000000000111000000000101000000000000000000000000
000000000000000101100000001000000000000010000000000000
000000000000001011110000001011000000000000000000000000
000000000000001111000000000001101001110011000000000000
000000010000001101000010010001011100000000000000000010
000100000000100000000011010000000000000010000000000000
000100001001010000000110110011000000000000000000000000
010000000000000000000110110111000000000001000100000010
100000010000000000000110110011100000000000000000000000
.logic_tile 28 25
000000001000000111100010000001100001000000001000000000
000000000000010011100010000000101010000000000000010000
000000000000000011100011100011100000000000001000000000
000000000000001001100011100000101000000000000000000000
000001000000001011100011100011100000000000001000000000
000010000000001111100100000000101001000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000010010000001010000000000000000000
000000000000000000000111100001100001000000001000000000
000000000000000000000100000000001000000000000000000000
000000000001010000000011010001100000000000001000000000
000000010000100000000111010000101101000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000110000000010000000000000101000001000000001000000000
000000010000000000000000000000101011000000000000000000
.logic_tile 29 25
000000000000000011100000000011100001000000001000000000
000000000000000000010010000000101010000000000000010000
000000000000010000010111100111100000000000001000000000
000000000000100000000000000000101010000000000000000000
000000000000001000010000000011000000000000001000000000
000000000000001001010000000000001100000000000000000000
000000000000000011100000010011100001000000001000000000
000000000000000000000011010000101110000000000000000000
000000000000000111000000010001100001000000001000000000
000000000000000011000010100000101100000000000000000000
000000000001010111000111100001000000000000001000000000
000010010000100011000110010000101000000000000000000000
000000000000000000000111000011100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000001001000000011100111000001000000001000000000
000000010000100101000000000000101011000000000000000000
.logic_tile 30 25
000000000000000000000000000000000000000010000000000001
000000000000001001000000001011000000000000000000000000
111000000000000000000000011000000000000010000000000000
000000001000000000000010000101000000000000000010000000
000000000000000000000010000000000000000010000001000000
000000000000000000000100001101000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000101000010110000000000000000000000000000
000000000000000111000000000000000000000010000000000000
000000000000000000100011010001000000000000000001000000
000000000001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000000000000000000011000001001100110000000000
000000000000000000000000000000001011110011000000000000
010000000000000000010000001001100000000001000100100000
100000010000000000000000001101100000000000000000000001
.logic_tile 31 25
000000000000000000000000010000000000000000000000000000
000000000000000000010011000000000000000000000000000000
111000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000001000000000001000000000000000000100000000
000000000000000111000000000111000000000010000000000000
000000010000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
000000000010001000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 26
000000000000000000000000000000000000000000000101000010
000000000000000000000000001011000000000010000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000110000000100000000000000000000000000000000000000000
000101000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 26
000000000000001111000111111001000000000001100000000000
000000101000000001000011101001001001000010100000000000
111000000000000001000011011111011001000000110000000100
000000000000000001000110001001001101101000110000000000
000000100000001000000000001001000000000001100000000000
000000000000000111000000000011101001000010100000000000
110010100000000001100000000101100001000001010000100000
110001000000000000000000000101001000000001100000000000
110000000000000001100110010000000000000000000100000001
110000000000000000000010001011000000000010000000000000
000000000000001000000110000000000000000000000100000000
000000000000000001000000001011000000000010000000000100
000000000000000101000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000000011000000000010000000000000
.logic_tile 6 26
000001001100000111100000000000000000000000000100000001
000000000000000001000000000001000000000010000000000100
111100000000000111000000001000000000000000000100000000
000100001100001111100000000001000000000010000000000010
111000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000100010
000000000000000000000000001000000000000000000101000000
000000001100001111000000000101000000000010000000000000
001101000000100000000000001000000000000000000110000000
000110100001000000000000000001000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011000101000000000010000000000100
000000000000000000000000001000000000000000000100000100
000000000000000000000000001011000000000010000000000001
000000000001000000000000000000000000000000000100000100
000000000000100000000000000001000000000010000000000010
.logic_tile 7 26
000001000000000101100111111011000000000011000000000000
000010101000000101000111001011001010000001000000000000
111000000000000000000111111101111101000110100000000000
000000001100000000000111011001001110001111110010000000
010000000000000111000000000001011001000110100001000000
100000000000000000100000001011011001001111110000000000
000000000000000001000010101101100000000011010101000000
000000001100000000100010101011101110000011000000000000
000000000000000011100000001101100000000011010100000001
000000000000000000000011101111101111000011000000000001
000000000000000000000111011001000000000011010100000010
000000001100000111000111101011101111000011000010000000
000000000000101000000110010000000000000000000000000000
000000000001001111000110010000000000000000000000000000
010000000000001000000111001001000000000011010100000000
100000000000001011000100001011001001000011000010000100
.ramt_tile 8 26
000000000000101000000000000000000000000000
000000010001010011000011111111000000000000
111010000000000000000000010101000000000000
000000010000000111000011110111000000001000
111000100000000111100011100000000000000000
010001000000000000100000001001000000000000
000000000001000000000000010011100000000001
000010100110100000000011011011100000000000
001101000000000111000111111000000000000000
000100100010000000100110101001000000000000
000010100000000001000000001101000000000010
000000000100001001000011001101100000000000
000000000000101000000110100000000000000000
000000000000010111000100000001000000000000
110000000001010000000000001001100000000000
010000000000000000000000000011001100100000
.logic_tile 9 26
000010000000000111000111101111111100000110100000000010
000000100010000111100110011101111100001111110000000000
111000001000000011000111111001000000000011000000000000
000000000000000000100111100101101100000001000000000000
010000100000000001100111000011000000000001000000000000
000011100000001011000011101101100000000000000000000000
000000000000001111100111000011101110000110100000000000
000000000000000111000100001001111110001111110000000001
000000000000000111000011101001001011110011110100000010
000000001100001111100000000111001111010011110000000000
001000000000110001000111011001011010111011110101000000
000010000110110000100111010001001111110011110000000000
000000000000010001000011100101011001111011110100100010
000000000000001111000110010111111001110011110000000000
110000101001000001000011111001001010111011110101000000
000001000001000000000011010011001111110011110000000000
.logic_tile 10 26
000010000000000001000111110000000000000000000000000000
000001001010000000000110000000000000000000000000000000
111000000000000000000000000101000000000011000000000000
000100000000000000000011111001001011000001000001000000
011000000001011001000011011111000000000000010000100010
000000000000001101100010000011001011000000110001100001
000000001010000000000000000000000000000000000000000000
000001001001000000000000000000000000000000000000000000
000000000110000000000000001001000000000011000010000000
000000000000100000000000001001001001000001000000000000
000000000000000000000111100111100001000011000100100000
000000000000001001000000000101001101000011010000000000
000000000001010000000000000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000010000101100000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
.logic_tile 11 26
000001000000000000000000001101000000000001100010000000
000110001100000000000000000101101101000010100000000010
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000000110000001100000001000000000000000000100000001
000000000010000000000000000001000000000010000000000000
000000000001000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000001000100000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 26
000000000000011000000110000111001001010000000000100000
000000000000001001000010000001011011000000000000000000
111000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001011001000000001001000001000000010001000100
100000000000101001100010001101101010000000000000000000
000000000000000001110110100101001001000010000000000000
000010000000000000000100001011011101000000000000000000
000000000000010000000011101101001001010000000000000000
000100000000100001000100000011111011000000000001000000
000000000000000000000011100011000000000000100000000000
000000000000000001000100000111001010000000000000000000
000000100001010000000000000000000000000000000100000100
000000000000000001000000000000000000000010000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 13 26
000000000001000000000000000000000000000000000100000000
000000001100100000000000001011000000000010000000000110
111000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000100000101
000000001110000000000010101111000000000010000000000001
000000000001000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000010000000
000000000000000000000000000000000000000000000100100100
000100000000000000000010001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
000010100000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.logic_tile 14 26
000010100000000000000110100000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000100000000000101000000000000000000000000000000000000
000000000010001011100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001011100000000001111010000100000000000000
000010000000000101000000000101001001000000000000000000
000000000000000000000000000101111000000100000000000000
000100000000000000000000000101001011000000000000000000
000100000000000000000000000000000000000000000000000000
000110000000010000010000000000000000000000000000000000
000000000000000000000000000101101000010000000000000001
000000000000000000000000000101011000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 15 26
000010000000000111100111101111000000000000010000000100
000001000110000000100100001101101010000000110000000000
111000001100000111110000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000111010111100011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000001000000000010110001100000000000010000000000
000000000000000000000110110001001011000000000000000010
000000000000000011100000000011101100100000000000000000
000000000000000101000000001101001100000000000000000000
000000000000001011100000000000000000000000000100000000
000000000000000001100000001001000000000010000010000000
000001000000000000000000011101111001110011110101000010
000010100000000000000011011001101100110111110000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 26
000000000000000000000000000111100000000001000000000000
000000000000000001000011000011100000000000000000000000
111000000010001111000000000101100000000001000001000000
000000000000000111000000000101100000000011000000000000
010000000000001000000010101001100000000010000001000010
010000000000000001000100000001001000000000000000000000
000000000010000001000010001101000000000010000000000110
000000000000000000100110011011100000000000000000000000
000000000000001000000000001101100000000000000000000100
000000000000001111000000000101100000000001000000000000
000000000000000001000110101111111101100000000000000000
000000000000001001000000000011101111000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000100000010
100000000000000000000111100101000000000010000010000010
.logic_tile 17 26
000000000000001001110111011011101010001000000000000000
000000000000000001000110001111111010001100000000000000
111001000000001001100111001011000000000000000001000000
000010000000000001000010000001100000000001000000000000
000000000000000101000000011011001010000100000000000000
000000000000001001000010001001101110000000000000000000
000000000000100000000000011001001111000011110000000000
000000000000001001000011011001111010000011100000000010
000000000000100000000011111001000001000000100000000000
000001000000000000000010101011001100000000110000000000
110010000000000011100111101101000000000000010000000000
100001000001010011000110001101001101000000110000000000
000000000000000001000110101001000000000001110100100010
000000000000000000000000000001101000000011110000000000
000000000000000000000010101000000000000000000100000010
000000000001010000000100000011000000000010000000000000
.logic_tile 18 26
000000000000000000000111011101100000000000000000100000
000000000000000111000111000101100000000001000000000000
111000000000000001000000010001000001000011100000100000
000010000000000001100011010011001010000011000000000000
010000000000001001100111000011100000000001000001000010
010000000000000001000100000101000000000000000000000000
110000000000001001000011111101101110110000000000000000
100000000000000001110111011101111001111000000000000000
000000000000000001100000001001100001000000100000000000
000000000000000000100000000001001001000000000000000000
000001000000000001000111110000000000000000000000000000
000010100000000000100110000000000000000000000000000000
000000000000000000000010000011101011000000110100000010
000000000000000000000100001101101101101000110000000000
010000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 19 26
000000000000000001000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001000000001100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000001001100100000000000100000
000001000000000000000000000101001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 26
000000000000000001100000000101000000000000000000000000
000000000000001001000000000101100000000001000000000000
111000000000000001100111001001000000000001100000000000
000000000000000000000110111011001101000010100000000100
000000000000000001000000000111011111000010000000000000
000000000000000000000010010011101010000000000000000100
000000000000000001100010101011100000000001000000000000
000000000000000000000000000001000000000011000000000100
000000000000001000000111100111000000000001000000000100
000000000000000001000100000011100000000011000000000000
000000000000000000000110000001100000000000000000000000
000000000000000011000010011011100000000001000000000000
000000000000000000000000011001111101100000000000000000
000000000000000000000010111011111011000000000001000000
000000000000000000000000000000000000000000000100000000
000000000000000011000000000001000000000010000000000000
.logic_tile 21 26
000000000001010011000000011111011101001110100000100000
000000000000100000100011001001011011001111110000000000
111000000000000000000000001111101001101100000000000000
000000100100000000000010110111011100001100000000000000
110000000000000000000000010111011101001110100000000000
010000000000000000000010000111011010001111110000000000
000000000000010001100110000011100000000011000001000100
000010000000000000010000001101001000000010000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000011010000000000000000000000000000
000000000000001001000111000000000000000000000100000000
000110000000001011000100001011000000000010000000000000
000000000000001011000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000001000000001011000000000010000000000000
.logic_tile 22 26
000001000000000000010000000000000000000000000000000000
000010101110000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000111100110100000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000000000000011011101010101100000000100000
000000000000000000000010100101111101001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000100000000
100100000000000000000000000011000000000010000010100000
.logic_tile 23 26
000000000000000000000010010000000000000000000000000000
000000000000000001000111010000000000000000000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010101000000000000000010000000000000000000000110000000
010000100000000000000000001101000000000010000000100001
000000100000010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000001000000000010000000000010
010000000100000000000000001000000000000000000101000010
100000000000000000010000000001000000000010000000000000
.logic_tile 24 26
000000000000000111100111101011111100000110100000000000
000100000000000001000000001011011000001111110000000001
000000000000000000000110000000000000000010000010000000
000000000000000000000110010001000000000000000000000000
000010101100100001100110001011101000000110100010000000
000000000001001001100100001001011000001111110000000000
000000000001010000000111110111101010000110100010000000
000000000000000000000111001011011010001111110000000000
000000000000000101000010101000000000000010000000100000
000000000000000000000000001101000000000000000000000000
000000000000000111100110101000000000000010000000100000
000000000000000000100010011101000000000000000000000000
000100000000000000000000001011111000000110100000000010
000100000000000000000000001111011000001111110000000000
000000000001010111100010100111101010000110100000000010
000000000000100000100000000011001010001111110000000000
.ramt_tile 25 26
000000000000001000000111010000000000000000
000000010000001111000010110101000000000000
111001000000001000000000000011000000000100
000000010000001011000000001101000000000000
010000000001000111000000000000000000000000
010000000000101001000010010001000000000000
000000000000000111000111000111100000000000
000000000000000000000000001001000000010000
000010000000010000000011101000000000000000
000000000000101001000100000001000000000000
000000100000001000000010000101100000000000
000001000000001011000000001011100000000100
000100000000000001000000000000000000000000
000100000001010000100000000111000000000000
110000000000000011110000001101100000000000
010000000000000000100000001011001010000000
.logic_tile 26 26
000011000000001000000111100111000001000000001000000000
000011000000001111010111100000001111000000000000010000
000000000000001000000000000001000000000000001000000000
000000000000001001000011010000101011000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011010000101000000000000000000000
000000100000000111100000010101100001000000001000000000
000001000000001011100011010000001011000000000000000000
000001000000000000000011100001000001000000001000000000
000010000000000000000000000000101101000000000000000000
000000000000000000000111010001000000000000001000000000
000000000000000000000110100000001111000000000000000000
000000000000000000010000010011000001000000001000000000
000000000000000111000011110000101001000000000000000000
000000000000000001000110100111100001000000001000000000
000000000000000000100000000000001010000000000000000000
.logic_tile 27 26
000000000000000001000110001011111001110011000000000000
000000000000000001100010011011011011000000000000100000
000000000000001000000111000101011000110000000000000000
000000000000000001010111100001001001000000000000000000
000010100001011001000000011000000000000010000000000001
000001000000101011100011011001000000000000000000000000
000000000000000111000010000011011100110011110000000000
000000000000010000000100001101001010010010100000000000
000000000000000111100111101011011100110011000000000000
000000000000000111100100001111111000000000000000000000
000000000001000011000111000101101001110011000000000000
000000000000000111000111000011011110000000000000000000
000100000000000000000000001000000000000010000000000000
000100000000000000000000000111000000000000000000000000
000000000100000001000011000000000000000010000000000000
000000000000001001100000000101000000000000000000000000
.logic_tile 28 26
000000000000001011000000000011000000000000001000000000
000000000000001111110011010000101000000000000000010000
000000000000001001000000000101000000000000001000000000
000000000000101111100000000000101011000000000000000000
000000000000000011100011010111100000000000001000000000
000000000000000000100011100000101001000000000000000000
000000100000000011000011000101100001000000001000000000
000001000000000001000000000000101000000000000000000000
000000000000000000000011100111000001000000001000000000
000000000000100000000000000000001000000000000000000000
000001100001010111000000000101100001000000001000000000
000011100000100000100000000000001010000000000000000000
000000100000000101100000000001000000000000001000000000
000000001110000001100000000000001010000000000000000000
000001100001000000000000010111000001000000001000000000
000011100000100000000011110000001100000000000000000000
.logic_tile 29 26
000000000000001000000000000011100001000000001000000000
000000000000001001000010000000001100000000000000010000
000000000000001000010000000001000000000000001000000000
000000000000001011000000000000101100000000000000000000
000000000000000000010111000101100001000000001000000000
000000000000000001000100000000001111000000000000000000
000000000000100111100000000101000000000000001000000000
000000000001010011100011000000101111000000000000000000
000010100000000101100111100011000000000000001000000000
000001000010000000000100000000101000000000000000000000
001001000000101111100000010001100000000000001000000000
000010100111010101000010100000001110000000000000000000
000000000000010000000000000101100001000000001000000000
000000000000100011000011000000101101000000000000000000
000100000000000000000110100101100000000000001000000000
000000000000000000000000000000001010000000000000000000
.logic_tile 30 26
000000000000000011100111001000000000000010000000000001
000000000000000000000110001001000000000000000000000000
000000000000000000000000010000000000000010000000000000
000001000000000000000011011001000000000000000001000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000001000000000001000000000000010000000000001
000001000000010011000000000011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000001000000
000000000000000001000000001000000000000010000010000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000010000010000000
000000000000000000000000000101000000000000000000000000
000000000000000000010000000000000000000010000000100000
000000000000000000000000000001000000000000000000000000
.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 27
000000100000000000000011110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
111000000000000000000000000000000000000010000101000000
000000000000000000000000001001000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 27
000000000000000001100000010111000001000011000000000000
000000000000000000000010101001101100000001000000100000
111010100000000000000000000101000000000001100000000000
000000000000000000000000001101001010000010100000000000
110000000000000011000000010000000000000000000100000010
100000000000000001000010100111000000000010000010000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000100000000000000000000010000000000000000000100000000
000100000000000000000010011011000000000010000000000010
000000000000000000000000000000000000000000000100000001
000100000000001001000000000001000000000010000000000000
000001001110101111000000000000000000000000000100000011
000010100001001001000010000111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
.logic_tile 7 27
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
111000000000000000000110100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
110100000000100011100000000000000000000000000000000000
010101000001000000100000000000000000000000000000000000
000000000000010000000110000000000000000000000000000000
000000000110101111000000000000000000000000000000000000
000000000000000000000000001111111000110000000100000010
000000000000001011010011100001011100111001011000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
010000000000001000000000001101101010110000000100100001
100000000000000001000000000101101110111001010000000000
.ramb_tile 8 27
000000000000001000000111010000000000000000
000010010000001111000011000011000000000000
111000100000010000000111111001000000000000
000001000000000000000011011001100000000100
110000000000000000000111000000000000000000
110000000010000001000100000111000000000000
000110100000000001000000001111100000000000
000000000000000000100000001111000000000000
000000100000101111100000010000000000000000
000101000000001101000011100001000000000000
000000100001000000000000000101000000000000
000001000000100000000000001001100000000000
000000000000000111000010000000000000000000
000000001100000000000000001011000000000000
010000100000010011100000000001100000000000
110001000000000000000010010101101100000000
.logic_tile 9 27
000000000000001000000000000011001011010000000000000000
000000000110001011000000000001111000110000000000000000
111010001010001111100000001011111110010000000001000000
000000000000001011000000000001001010110000000000000000
110000000000001000000000000000000000000000000110000000
100000000010100001000010111111000000000010000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000001110010000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000001000110100000000000000000000100000001
000000000000000000100000000111000000000010000000000010
000000100000010011000000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
.logic_tile 10 27
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000001100100001000000000000000000000000000000000000
000000000000000000000000011111100000000001100000000000
000000000000000000000010001101001010000010100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000010000001101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111100100000001000000000000011100000000011010101000010
000101000000000011000000000101001101000011000000000000
110000000001010000000110000000000000000000000000000000
010000000000101011000000000000000000000000000000000000
000000000100001000000000011101001100110000000100000010
000000100000000011000010000101101010111001010000100001
001010100000001101100111100000000000000000000000000000
000000000000000101000111100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001101101100110000000110000000
000100000000000000000000000001101000111001010000000000
010000000000000000000000000000000000000000000000000000
100000000001010000010000000000000000000000000000000000
.logic_tile 12 27
000000000001010000000000001000000000000000000100000000
000001000000000000000000000101000000000010000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
.logic_tile 13 27
000000000001010111010000011011000000000011000000000010
000000000000100000100011110001100000000010000000100000
111000000001010011010010111101101101010100110000000000
000000001000000001100111001001101010000000110000000000
110000000000000001100000011011111101000100000000000000
010000000000001001000010000011101011000000000000000000
010000000000001011100110011011101011010100000000000000
100000000001000001100011011011001000011000000000100010
000000100001000000000111111101011000001010000000000000
000000001110100111000011000111111110000110000000000000
000000000001010011100010001011111010100000000100000000
000000000000101011100110001101101000000000000000000000
000000000000000001000011100111001011100000000100000000
000000000000000001000100001001001001000000000010000000
010000000000100011100000000001101110000100000100000000
100000000000000000100000000111111010000000000000000000
.logic_tile 14 27
000000000000100111100010100011000000000010000000000010
000000000001010000100011101111000000000000000000000000
111000000000000000000111011101100000000010000000100000
000000000000001101000110000101100000000000000000000010
010010100000000101000010100011100000000010000000100100
000001000000001101100000000101100000000000000000000000
000000000000000101100010111101100000000010000000000100
000000000000001101000110101101000000000000000000000000
000000000000100011100000001011101101000010000000000000
000100000001000000000000001001101010000000000000000000
000100000000000000000110000001111111000010000000000000
000100000000000000000010000101011001000000000000000000
000000000000000000000010100001000001000000010100000000
000000000000000000000010001101001101000000000000100000
000000000000000000000110100001000000000000010100000000
000000000000000000000000001001101111000000000000000000
.logic_tile 15 27
000000000000001111000110001011101010010000000000000000
000000000000000111000010011111101100000000000000000001
111010100000001101000111111111001010000011110000000000
000100000000000101100010001001001101000011100000000000
010000000000000111000010111111111000000010000000000000
000000000110001101000110000011001011000000000000000000
000000001010000101100111000001111001000100000000000000
000001000000001101000100001111101010000000000000000000
000000000110000111000110000001001011100000000000000000
000000000000000101100100001001111010000000000000000000
000000000001001000000111000001000000000001000010000000
000000000000001111000011111011000000000000000001000001
000000000000000111000010011011011000010000000100000000
000000000000000000100011001011011111000000000000000000
000000000000101000000011100101100000000001000100000000
000000000000000111000100000001100000000000000000000000
.logic_tile 16 27
000000000000001101100011101101100000000010000000000000
000000000000000111000000000001100000000000000000000000
111000000000001101000110001111101100010000000000000000
000000101100000001100011101001101010000000000000100000
010010100000000101100111110101000000000000000100000000
000001000000000111000111110101100000000001000000000010
000000000000000101000000010011011001111100110100000000
000000000000000000100010000111111110111100100000000000
000000100000001000000000001001000000000001000100000001
000001000000100001000010100101100000000000000000000000
000000000000000000000000000101000000000000000100000010
000000001100000001000000000001100000000001000000000000
000010000000001000000010100111001001000100000100000000
000101000001000111000010101111111100000000000000000000
000000000000000000000110101001000000000001000100000000
000000000000000001000000000001000000000000000010000000
.logic_tile 17 27
000000000000000001100010001101111001000010000000000001
000000000000000000000111010101011011000000000000000000
111000001100001001100110010011100000000001100000000000
000000000000000001010010001001101101000010100000000001
010000000000000001000010001001100001000001110000000000
000000000000000000100111011001001000000011110010000001
000000001100101001100110100101001101000100000000000000
000000000000010001000000000001001101000000000000000000
000000100000001011000011101101000000000001000100000000
000001000000001111000010010011100000000000000000000001
001001000111000111100110100101001100010000000100000000
000000000000101101100110001001111011000000000000000000
000000000001000011100000000001011100010000000100000000
000000000000100000100000001011101001000000000000000000
000000000000000000000000000111001001000100000100000000
000000000000000000000000000011011100000000000000000000
.logic_tile 18 27
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000001101000000000011000000000000
010000000000001001000000000001000000000010000000000000
111000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000111000000000001000100100000
000000000000000101000000000011100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 19 27
000000000000000001100110011001000000000000000000000000
000100000000001101110110010101100000000001000000000000
111000000000001001000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
110010000000001111100110010001100000000001000010000000
100001000000000001000110000011000000000000000000000000
000000000000001111100000001101000000000000000000000000
000000000000000001100000000001101110000000010000000000
000000000000001101100000001011100000000000000000000000
000000000000000001000010001111100000000001000000000000
000001000000100000000111100011001010100000000110000000
000010100001010000000100001101101000000000000001000110
000000000000001000000000001101000000000000000100100000
000000000000000101000000000001001000000000010000000110
000000000000000000000010001001000000000000010100100001
000000000000000000000000000101101100000000000000000000
.logic_tile 20 27
000000000000000000000110000011000000000001000000000000
000000000000000111000000001101000000000011000001000000
111001001000001111000000001001011010000010000000000000
000010000000000001000000000101001001000000000000000000
000000000000000101000110001101000000000001000010000000
000000000000000111100000000001000000000011000000000000
000000000000001001000110010101000000000000000000000000
000000000010000001000010000111000000000001000000000000
000000001010000001000000001001100000000000000000000000
000000000000000000000000000011000000000001000000000000
000000000000000011100000001101011011000010000000000001
000000000000001001000000000001011011000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000001001000000001111000000000010000000000000
000000000100000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 21 27
000010101110000000000000000000000000000000000000000000
000001000010000000000010010000000000000000000000000000
111000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
110000000010000101000000000111000001000011000010100100
000000000000000001100000000101101001000010000000000000
000000000000000000000000001111000001000011000000100000
000000000000001001000000000101001000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000011001000101100000000000000
000000000000000000000000000011111010001100000000000000
000000000000000011100000000000000000000000000100000000
000000000010000000000011000000000000000010000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000000000000000010000000000000
.logic_tile 22 27
000000000000000011100111010011100000000011000010000000
000000000000000000100010001101001001000010000000000000
111000000000001000000000000011111000101100000000000100
000000000000000001000000000001101110001100000000000000
110101000000000011100010100001001010101100000000000000
110100100000001101100100000101101100001100000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000111001011001101000011010000000000
000000000000001101100000000011101010000011000000000000
000000000000000011000011101000000000000000000101000000
000000000000001001110111011011000000000010000000000000
000001000000001000000010000000000000000000000000000000
000000100000001101000100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 23 27
000000000000000101000110111011000000000011000000000100
000000000000000000100110000101001001000010000001000100
111000000000001000000010000000000000000000000000000000
000100000000011111000100000000000000000000000000000000
110000000000000011000110101001011000101100000000000000
000000000000000000100110110001011011001100000000000000
000010100000001011000110011111111100101100000000000000
000001000000001111100010000101001001001100000001000000
000000000000000111000111001101011100101100000000000000
000000000000000000100100000001111011001100000000000000
000000000000000011100010001111000001000011000000100000
000000000000000001000100001101001110000010000000000000
000001000000000111000000001011011100001110100000000000
000010100000000000100000001101101010001111110000000000
000000000000001011000000000000000000000000000100000000
000000000000000001000000000000000000000010000000000000
.logic_tile 24 27
000000000000000111100000001000000000000010000001000000
000000000000000000000000000111000000000000000000000000
000000000010000001100111100000000000000010000001000000
000000000000000000000100001111000000000000000000000000
000000001100000101100000001000000000000010000001000000
000000000000000000100000001111000000000000000000000000
000000000000000011000000010000000000000010000001000000
000000000110000000000010111011000000000000000000000000
000001000000000011100011110001100000000000000000000000
000010100000000000010110011011100000000001000010000000
000000000000000000000000000101011101110011000000000000
000000001000001001000000000011001011000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010111011000000000000000010000000
000000000001000001100110001101100000000000010000000000
000000001110100000100100000001001000000000000010000000
.ramb_tile 25 27
000000000000001111100000010000000000000000
000000010000000011100011010001000000000000
111010100000000000000000000101100000000000
000000000100001001000000000011100000000000
010000100000100011100010000000000000000000
010000000001000000000110000011000000000000
000000100000000000000011100101000000000000
000001000000000000000100001011100000000000
000000001010001111100011110000000000000000
000000000000001011000011010101000000000000
000100000000011001000000010011100000000000
000100000000000011000011000001100000100000
000000000000000000000000001000000000000000
000000001110000000000000000001000000000000
110000000000100000000000000011000001000000
010000000000000000000000001101101100000000
.logic_tile 26 27
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000001100000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000011000011000000001101000000000000000000
000000000000000111100000000011100001000000001000000000
000000000000001011100011010000101001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101011000000000000000000
000001001110000111000010000111000000000000001000000000
000000001010000000100100000000101110000000000000000000
000000000001011011000111000111100000000000001000000000
000000000000100111000110010000001100000000000000000000
000000000000000101100011000111100001000000001000000000
000000000000000000000010010000101000000000000000000000
000000000000000111000000000111000000000000001000000000
000000000000000000000010010000101010000000000000000000
.logic_tile 27 27
000000000001000101010111110000000000000010000000000000
000000000000100001000111110101000000000000000000000000
111000000000000101000111000000000000000010000000000000
000000000000000000000100001011000000000000000000000000
000100000000000001000110010001011010110011000000000000
000100001010000000000010000101101001000000000000000000
000100000000001011100011101011101101110011000000000000
000001000000000011000000001011101111000000000000000000
000000000001000000000111100000000000000010000000000000
000000000000100111000100001001000000000000000000000000
000100000000000111100010001101011011000000000000100000
000100000000000000100111100011101000100000000000000000
000000000001000000000111000001001010100000000000000000
000000000000000000010000000001011111000000000001000000
010000001100000000000000001101100000000001000101000000
100000000000000000000010011001100000000000000000000100
.logic_tile 28 27
000001000000000111110000000011100001000000001000000000
000000100000001001100011100000001011000000000000010000
000000000010000000000000010111000000000000001000000000
000000001010000000000011100000101000000000000000000000
000000000000001000000000000011000001000000001000000000
000000000000000111000000000000001110000000000000000000
001000000000000000000011000011000000000000001000000000
000000000000000000010100000000001110000000000000000000
000000001110000011000110100011100000000000001000000000
000000000000000001000100000000101000000000000000000000
000000000000000011000011100001000000000000001000000000
000001000000000000110100000000101010000000000000000000
000010000000001000000011000011000001000000001000000000
000000000000001111000000000000101001000000000000000000
000000000000000111000000000000001000111100000000000010
000000000000000000000000000000000000111100000000000000
.logic_tile 29 27
000000001010001111000010000101000000000000001000000000
000000000010000011100100000000101100000000000000010000
000000000000000111100111010001000000000000001000000000
000100000000000000000011010000001010000000000000000000
000000000001011000000110010001100001000000001000000000
000000000000101001010111110000001010000000000000000000
000000001110000001100000000011100000000000001000000000
000000000110000000100000000000001000000000000000000000
000000000000001000000000010001100000000000001000000000
000000001010001101000011110000101111000000000000000000
000000100000000000000000000011000000000000001000000000
000001000000000001000000000000101110000000000000000000
000000000000001000000111000111100000000000001000000000
000000000000000101000100000000101011000000000000000000
000000000000100000000000000001100000000000001000000000
000000000000010000000011010000101001000000000000000000
.logic_tile 30 27
000000000000000000000000001000000000000010000000000000
000000001100000000000010000111000000000000000001000000
111000000000100001100000000001111001001110100001000000
000000000000001001000010011011101000001111110000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000101000000
000000000110000000000000000011000000000010000000000000
.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000100000000
000010000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
100100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100010
000000110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 28
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 28
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 28
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000001000000010000000010000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111010111011110100000010
000000000000000001000000000001001011110011110000000000
000101000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 28
000001100000000011000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000001001000000001011001000010000000000000000
000000000000000111100010010001011101110000000000000000
000000000000100000000010001001001101010000000001000000
000000000010000000000100001001101100110000000000000000
000000000000000000000000000101011001000110100000000000
000000000000000000000000000001101101001111110000000000
000000000000000001100110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000100000000001111000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 28
000000000000001000000010011000000000000000
000000010000001111000111001101000000000000
111000000000000000000000010001100000010000
000000010000000000000011110011100000000000
110000000000000000000000001000000000000000
010000000000000000000000001111000000000000
000010000000000000000011100001000000000001
000000000000000000000000001001100000000000
000000001100101111100011100000000000000000
000010000001010011000010010001000000000000
000000000000000111010000010011100000000000
000000000000000001100011011011100000000000
000000000000000000000000000000000000000000
000000000000001001000000000011000000000000
110000000000000011110111000111100001000000
010000000000000000100000000111001100000000
.logic_tile 9 28
000000000000000111000111111001011100000110100000000000
000000001000000000100111001111111110001111110000000000
000000000000000101100011100101100000000001000000000000
000000001100000111000100000011100000000000000000000100
000000001110001111000111110001011000000110100000000000
000000000000000001100111111111111110001111110000000000
000010000110000011100111010101011010010000000001000000
000000000000001111100011011101101000110000000000000000
000000000010000011110011101001001100000110100001000000
000000000000001111000000000111111100001111110000000000
000010100000000000000010101011011001010000000001000000
000001000000000111000100000101001111110000000000000000
000000000000000111100110000101101010010000000000000000
000000000000000000000100001001101010110000000000000000
000100000000000001110110011101011101000110100000100000
000100000000000000100110000001101011001111110000000000
.logic_tile 10 28
000100000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
111000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
010010100000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000001
.logic_tile 11 28
000000000000001000000111000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
111000000000000011100011110001000001000011000000000000
000000000000000000100011010101001000000001000000000000
010000000000011001100000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000001001101010111011110100000010
000000000000000000010000001001101001110011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 12 28
000000000000010000000000000101001101010000000100000000
000000000000100000000000001101011100000000000000000000
111000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000000010000010011100000000000000000000000000000
010000000000000000000000000101001100010000000100000000
100000000000000000000000001011101111000000000000000000
.logic_tile 13 28
000000001010001000000110111011001111000010000010000000
000000000000000101000110000101111111000000000000000000
111000000110001111100110111001001001010000000000000000
000000000000000001000010001001011000000000000000000001
010000000000000000000011101011111011000010000000000000
110101000000000000000000000001011011000000000000000000
000000000000001001110010111101111001000010000000000000
000000000000010001000010000111011010000000000000000000
000000000000001000000110101011101110010000000100000000
000010100000001101000000001011101110000000000000000000
000000000000001101100111011111101101000000000100000000
000000000000000111000111111111001101100000000000000000
000000000000101111000000011001001111000000000100000000
000000000001011101100010101011101100100000000000000000
010000000010001111000110011011101101100000000100000000
100000000000001011000011110111101101000000000000000000
.logic_tile 14 28
000000000000000000000011111101000000000001000100000000
000000000000000000000111110101000000000000000000000001
111000000000001001100110111001000000000001000100100000
000000000000001101100111010001100000000000000000000000
010000000001011111100111100011100000000001000100100000
110001000000101111010100001001000000000000000000000000
000000001010001001100110110101111001000100000100000000
000000000000001101100111011001101011000000000010000000
000000000000000000000000001101101001010000000100000000
000000000010000000010000001101111010000000000000000000
000000000000000001000000000011100000000001000100000000
000000000000000000100010010101100000000000000000000100
000001000000000000000000001001011011000000000100000000
000110100000000000000000001101111000100000000000100000
010000000000000000000000001001101011010000000100000000
100000000001010000010000001001101010000000000000000010
.logic_tile 15 28
000000000000000001100000000001100001000010000000000000
000000000000000011000000000101101101000000000000000010
111000000000001101000110001001001010000100000000000000
000000000000001111000010011101011100000000000000000000
110010000000000101100011111111100000000001000000100000
110000000000000011100110000101000000000000000000000000
000010100000000011100000010001101111000000000100000000
000000000000000000000011100101001000100000000000000000
000100000000010111000000000101101101000000000100000000
000100001110100000100000000001101110100000000000000000
000000000000100000000000010101000000000001000100000000
000000000000010000000010001101100000000000000000100000
000000000000000111000111101001000000000001000100100010
000000000000000000100000000101000000000000000000000000
010000000000001111000000001001011000000100000100000000
100000000000000101000000001101011100000000000000000000
.logic_tile 16 28
000000000000100011100000000101100000000010000010000100
000000000000011111000000000001100000000000000001000000
111000000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000011000000000010101000000000011000000000000
000000000000100001000010001011000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110101111000000000000000000000000
000000000000000000000011100011101111000000010001000001
000000000000001000000000000011100000000000100010000000
000000000000000111000011111011001111000000000001000000
000000000001000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110010000000000001000000000011100000000011010100000010
110001000000000000000000001101101000000011110000000000
.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000101000001
000000000000000000000000000101000000000010000000100100
000000000000000000000000001000000000000000000100000101
000000000000000000000000000111000000000010000001000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 18 28
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111100000000000000000000001011100000000001000101000000
000100000100000000000000001111000000000000000000000000
110000000000000000000110000111100000000001000101000000
100000000000000000000100000011000000000000000000000001
000000000000000000000000000101000000000001000100000000
000000000000000000000000000111100000000000000001000001
000000000000001000000110001001000000000001000111100000
000000000000000101000100001011100000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000010100000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000010011100000000001000111000001
000000000000000101000010101011100000000000000000000000
.logic_tile 19 28
000000000000000000000000010101100000000000000000000000
000000000000000000000010011001000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001101000000000001000000000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001000000000000000000000000000000000000
000000000000000000000000001101000000000001000000000000
000000000000000000000000000001100000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000000010101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 28
000000000000101000000000000101011001001110100000000001
000000000001011011000000001101011100001111110000000000
111000000000000000000111001001011011001110100000000000
000000000000000000000100000101011100001111110000000000
110000000000001000000110000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001000000111000000000000000000000100000000
000000000000000001000100000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000100000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 28
000000000000001001000111100001011000000011010000000000
000000000000001111000011100101101011000011000000000000
111000000000000011100011100001011010000011010000000000
000000000000000000100000000001001011000011000000000010
110000000000000001000011010000000000000000000000000000
110000000000000000100111010000000000000000000000000000
000000000000000011100111111101111101001110100000000000
000000000000001101100010000101101011001111110000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000001100000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 23 28
000000000000000000000000000001111110000011010000000000
000000000000000000000011011011111001000011000000000010
111000000000000000000011100000000000000000000101000001
000000000000000000000000001011000000000010000000000000
110000000000000000000000000000000000000000000100000010
110000000000000000000000000011000000000010000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000110110000000000000000000000000000
000000000000001111000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000000101100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
.logic_tile 24 28
001000000000000111000000000011101111001110100000000100
000000000000000000000000000111101011001111110000000000
111010000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
010000000000100000000010000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000010000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000001000000000000010000001000000
000000000000000001100000000001000000000000000000000000
000010000000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000000000000
.ramt_tile 25 28
000000000000001000000000011000000000000000
000000010000001111000011111011000000000000
111000000000001000000000000011000000000000
000000010000001011000000001101000000001000
110000000000000000000000000000000000000000
010000000000000001000010000001000000000000
000000000000100011100000001101100000000000
000000000001010000100000001111000000001000
000000000000000111100000001000000000000000
000000000000000001000010000011000000000000
000000000000001001000000010001000000001000
000000000000001011100011010011100000000000
000000000000000001000000000000000000000000
000000000000000000000000000111000000000000
010100000000000111000000011111100000000000
010000000000000000000011000011001010000100
.logic_tile 26 28
000000000000001111100010100011000000000000001000000000
000000000000001001000110110000101000000000000000010000
000010000000011011000000000011000000000000001000000000
000000000000001101100000000000101010000000000000000000
000000000000000011000000000001100000000000001000000000
000000000000000011000000000000001001000000000000000000
000000000000001000000111100101100000000000001000000000
000000000000001001000100000000101000000000000000000000
000000000000000011000011100011100000000000001000000000
000001000000000000100011100000101010000000000000000000
000000000001000000000011000011100001000000001000000000
000000000000101001000000000000001010000000000000000000
000000100000000000000000000011000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000100000000111000111100000000000001000000000
000000000111000000000100000000101001000000000000000000
.logic_tile 27 28
000001000000000111100011100001000000000000001000000000
000000100000000000100100000000100000000000000000001000
000000000000010000000010100000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000010000000000000000001001001100111000000000
000000000000100000000000000000001111110011000010000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000100000010000000000000000000001001001100111000000000
000100000000000000000000000000001100110011000000000000
001000000000001101110000000000001001001100111000000000
000000001110000101000000000000001001110011000000100000
000000000000000011000000000000001000001100111000000010
000000000000000000000000000000001110110011000000000000
000000000000000000000110110000001000001100111000000000
000000000110000000000010110000001000110011000000000000
.logic_tile 28 28
000000000100000000000110010000000000000010000001000000
000000001100000000000011111011000000000000000000000000
111000001110000011000110110101100000000000110000000000
000000000000000000100011011011101001000000000000000000
000100000000000111100110111011111101110011000000000000
000100000000000000100011111011011010010010000000000001
000000000010001111100010001111111001110011000000000000
000000000000000101000000000111111000010010000000000000
000000000000000000000011100101100000000001000100100000
000000000000000000000011001001000000000000000000000100
000100000000000001100110010101000000000001000101000000
000000000000000000000011001101100000000000000000000000
000010000000000000000000000001100000000001000110000100
000000000000000000010000001001100000000000000000000000
010000000000000000000011000101000000000001000110000000
100000000000000101000000001101000000000000000000000000
.logic_tile 29 28
000000000000000000000010000000001000111100000000000010
000000000000000001000010110000000000111100000000010000
000000000000001000000110000001001111110011000000000000
000000000000000111000000000101101101000000000000000000
000000000000001001100000010011001111110011110000000000
000001000000001011000010001111111111010010100000000000
000000000000000001100000000000000000000010000001000000
000000000000000000000010010011000000000000000000000000
000000000000000111000011101001100000000000010000000000
000000000110001001000000000101101010000000000000000000
000000000000000000000111000111100000000000110000000000
000000000000000000000000000011001011000000000000000000
000000000000000011100011001000000000000010000000000000
000000000000000000000110000001000000000000000001000000
000000001100000001000010001001001100110011000000000000
000000000000000000100100001101001001010010000000000000
.logic_tile 30 28
000000000001010000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 28
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 28
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 29
000000001100000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 29
000000000000000000000000001000000000000000
000000010000001111000000000011000000000000
111000000000000001000111101011000000000000
000000001010000000110111101001100000000000
110000000001000111000111100000000000000000
110000000000000000000100000101000000000000
000000000000010001000000000001000000000001
000000000000000000000000001111000000000000
000000000000101111000000010000000000000000
000000000001011011100011001101000000000000
000000000000000000000000011011000000000000
000000000000001011000011011111000000000000
000000000000000000000010001000000000000000
000000000000000000010010001001000000000000
010000000000000000000000011011100000000000
110000000000000000000011000001101100000000
.logic_tile 9 29
000000000000000001000110110111111111010000000000100000
000000000000000000100110001111011010110000000000000000
000000000000000101100111001101111100100000000001000000
000000000100000111000110011001101101000000000000000000
000000000000001111000110101001011100000110100000000000
000001000000001011000110001111011100001111110000000000
000000000000001101000110001001011100100000000001000000
000000001010000011100000000011101011000000000000000000
000000000000000011000011001001011000000110100001000000
000000000000000111000010010001101100001111110000000000
000000000000001111000010111101011000000110100000000000
000000000000001011000111010101111010001111110000000010
000010000000000000000111011111101101010000000000100000
000000001000000111000111001011001100110000000000000000
000000000000000000000110010011001010000110100000000000
000000000000001001000111111111101110001111110000000000
.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 11 29
000000000000010111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 29
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000100000000001010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001001000001000011000100000011
000000000000010000000000001101101000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 13 29
000000000000010000000000001111000001000001110100000010
000000000000000000000000001111001000000011110000000000
111000000001010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000010000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 29
000000000000000011000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000011000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001001011111010000000000000000
000100000000000000000000001001001000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000000000000000000000000001101101101000011100000000001
000000000000000000000000000011101111000011110000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010100000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000110000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 29
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001001011000011010000000000
000000000000000000000000000101101001000011000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000011011111000000000010000000100000
.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000011010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000001001111101010000000000000000
000000000000000000000000000011111001110000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 29
000000001110000000000110100000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000001011000000011010000000000
000000000000000000100011000011101001000011000000000010
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000101111001000011010000000000
000000000000000000000000000011001011000011000000000010
.logic_tile 24 29
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000010
000010000000000000000000000000000000000010000000000000
.ramb_tile 25 29
000000000000001111100011110000000000000000
000000010000001011100011001111000000000000
111000000000001000000000000011100000100000
000000000100000011000011110011100000000000
010000000000000000000111100000000000000000
010000000000001001000100000001000000000000
000000000000000111100010000101000000100000
000000001010000000100000001001100000000000
000000000000000111000000000000000000000000
000000000000000000100000000111000000000000
000100000000010001000000000101100000010000
000001000000000000100010000001000000000000
000000000000000011100111001000000000000000
000000000000000000000000001101000000000000
010001000000100000000000000001100001000100
010011000111000000000000000101101100000000
.logic_tile 26 29
000000000000000011000010000001001001000100000000000000
000000000000100000000011001001101101001100000000010010
111000000000000000000000010011011001110011000000000000
000000000000000000000011110001011100010010000000000010
000000000000000000000000001000000000000010000000000000
000000000000100000000000000011000000000000000000000000
000010100000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000100000001101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000111000000010000000000000010000000000000
000000000000001001000010110111000000000000000000000010
000000000000000000000000001011000000000001000100000001
000000000000001111000010011111000000000000000000000100
010000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
.logic_tile 27 29
000000000001001000000000000000001000001100111001000000
000000000000101111000000000000001000110011000000010000
000010000000001000000000000000001001001100111000000000
000000000000000111000000000000001011110011000000000000
000000000001011000000000000000001001001100111000000000
000000000000100111000011000000001110110011000000000010
000001000000000000000000010000001001001100111000000000
000010000000000000000010100000001101110011000000000010
000000000000000000000000000000001001001100111000100000
000000000000100000000000000000001101110011000000000000
000000000000000000000110110000001000001100111000100000
000000000000000000000010100000001011110011000000000000
000010100000000000000000000000001001001100111001000000
000001000000000000000000000000001000110011000000000000
000000000000100101100000000000001000001100111000000000
000000000000010000000000000000001010110011000010000000
.logic_tile 28 29
000000000000000001100011010001000001000000010000100000
000000000000000001000110000101001000000000000000000000
111000000000000000000010001111101110110011110000000000
000000000000000111000100001001001101010010100000000000
000010000000000101000111000011000000000000110000000000
000000000000000000000110001011001000000000010000000000
000000000000001011100111001001001011100000000001000000
000000000000001001000000000101111110000000000000000000
000010100000000011000010011001101111110011000000000000
000001000000000001100111010111111111010010000000000000
000000000000000000000000000101100000000001000110000100
000000000000000000000000001101000000000000000000000000
000000000000000011000000010001000000000001000100000100
000000000000000000100011000011100000000000000000000010
010000000000001101100110100101100000000001000100000000
100000000000000001100100001101100000000000000001000010
.logic_tile 29 29
000000000000000000000000010111100000000001000100000010
000000000000000000000011001001100000000000000001000000
111000000000010000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000010101000000000001000100000000
000000000000000011000011001001000000000000000001000000
000000000000000000000000000001100000000001000101000000
000000000000000011000000001101100000000000000000100010
000000000000000000000000000101100000000001000110000000
000000000000000000000000001001000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000100000000000000
000000111000000000
010000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 30
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100011100011001100000110100000000000
000000000000000000000100001001101110001111110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000011100000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 30
000000000000001000000011100000000000000000
000000010000000011000000001111000000000000
111010000000001000000000011101000000000000
000000010000001111000011010011000000000000
110000000000000111100000001000000000000000
010000000000000000100000001101000000000000
000000000000000011100111000011100000010000
000000000000000000110000001011100000000000
000000000000000111000010011000000000000000
000000000000000000100010100001000000000000
000000000000000111000000010001100000000000
000000001010001001100010111001100000000000
000000000000000000000011000000000000000000
000000000000000001000100000001000000000000
110000000000000000000000000101100000000000
010000000000000000000000000111001100000000
.logic_tile 9 30
000010100001010011000000000000000000000000000000000000
000000001000001111000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000001000000100000010000000000000000000000000000000000
000000000000000111000000000001000000000001000000000000
000000001100000000100000000101000000000000000000000000
000001000000000101100000000001011011000110100000000100
000010001010000000000000001011001100001111110000000000
000010100000000101000111000000000000000000000000000000
000001000000000000100100000000000000000000000000000000
000000000000000011100000000001001111000110100000000000
000000000000000000000000000011001100001111110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000001111100000000001000000000000
000010100000000000000000000101100000000000000000000010
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000011000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.ramt_tile 25 30
000000000000001001000000011000000000000000
000000011000001111100011111001000000000000
111000000000001000000000010011000000000001
000000010000001011000011010001100000000000
010000000000000000000111000000000000000000
110000000000001001000000000001000000000000
000000000000000111100000011101100000000000
000000000000000000000011001101000000000010
000000000000000111000000011000000000000000
000000000000000000100011100001000000000000
000010000000001001000000000111000000000000
000000000000001011000010010011100000010000
000000000000000000000011001000000000000000
000000000000000000000000001011000000000000
110000000001010000000000001001000000000100
010000000000100000000000000011101010000000
.logic_tile 26 30
001000000000000001010000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
111000000000000000000000000111000000000001000110000000
000000000000000000000000000001100000000000000000000010
000000000000000000000000000011100000000001000100000100
000000000000000000000000001011100000000000000000000010
000010000000000000000000000011000000000001000100000101
000000000000000000000000000001000000000000000010000000
000000000000001000000000000011100000000001000101000000
000000000000000101000010011011000000000000000000100000
000000000000000101100110110011100000000001000100000000
000000000000000000000010100001100000000000000000000010
000000000000000000000110100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 27 30
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000010000
000000000010000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000001101100000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000000000110100000001000001100111000000000
000000001000000000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 28 30
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000001000000000001001100000000001000110000000
000000000000000101000000001011000000000000000000000001
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000001000100000001
000000000000000000010000001011000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001001000000000001000110000000
000000000000000000000100001011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 31
001001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 31
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 31
000000000000001111100000011000000000000000
000000010000001111110011001011000000000000
111000100000000000000000010001000000000000
000001000000001001000011010001100000000000
110000000000000000000111000000000000000000
110000000000000000000100001011000000000000
000000100000000000000000011111100000000010
000001000000000011000011001011000000000000
000000000000000111100000000000000000000000
000000000000001111000011100001000000000000
000010000000000000000010011101000000000000
000100000000000000000111001101100000100000
000000000000000000000010000000000000000000
000000000000000000000000000011000000000000
010000000000000011100000001001100000000000
010000000000000000000000000101101100000000
.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 31
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 31
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000001111100000010000000000000000
000000010000000011100011110001000000000000
111000000000001000000011000011100000010000
000000000100000111000100000011100000000000
110000000000000011100010000000000000000000
010000000000000000000100000011000000000000
000000000000000000000000000001000000010000
000000000000000000000000001011100000000000
000000000000001111100011110000000000000000
000000000000001011000011110101000000000000
000000100000001001000000000001100000000000
000001000000000011000010010001000000001000
000000000000000011100000000000000000000000
000000000000000000100000001101000000000000
110000000000000000000000001111000001010000
010000000000000000000000001001001100000000
.logic_tile 26 31
000000000000000000000000001011100000000001000100000000
000100000000000000000000001111000000000000000000000010
111010000000000000000000001001100000000001000100100000
000000000000000000000010011011100000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011000000000001000100100000
000000000000000000000000001011000000000000000000000000
000000000000001000000000001111100000000001000100000010
000000000010000101000000001111000000000000000010000000
000000000000000101100010011011100000000001000100000010
000000000000000000000010101011100000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000010000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
.logic_tile 27 31
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000010000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000000
000100000000001000000110100000001000001100111000000000
000100000000000101000000000000001110110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000010000000000001010110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001000110011000000000100
.logic_tile 28 31
000000000000000000000000010000000000000000000000000000
000000000000000000010010100000000000000000000000000000
111000000000000000000000000001000000000001000100100010
000000000100000000000000001101100000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000101000000000001000100000001
000000000000000000000000001101100000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000101000000000001000110000000
000000000000000000000000001101000000000000000000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000001000000000000000000000000000000000000000000
000100000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000000000001000000000001000000000000000
000000010000001111000000000001000000000000
111000000000001000000000001001000000000000
000000010000001011000000001111000000001000
010000000000000000000011001000000000000000
110000000000000000000110011111000000000000
000000000000000111110000000011000000000000
000000000000000000000000001101100000000000
000000000000001000000011111000000000000000
000000000000000011000010110101000000000000
000000000000000001000000010111100000000000
000000000000000001100011011011000000000001
000000000000000000000000000000000000000000
000000000000001111000000000011000000000000
110000000000000011100111001011100000000000
010000000000000000100011110011101110000000
.logic_tile 9 32
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000010000000000011111011100000110100000000000
000000000000100000000011011111001111001111110000100000
000000000000000000000110100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001011000011001111011010000110100000000000
000000000000000011100000001101011111001111110000100000
000000000000001001000000000011001110000110100000000010
000000000000000011100000001101001101001111110000000000
000000000000001001000011001011000000000001000000100000
000000000000000011100000000011000000000000000000000000
000000000000000000000110000011011000000110100000000000
000000000000000000000100001001011101001111110000000100
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011100000110100000000000
000000000000000000000011011011111000001111110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 32
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110100000000000000011000000000001000000000000
000010100001000000000000000001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000111000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000000001000000000010000000000000000
000000010000001111000010101111000000000000
111000000000001000000000010101000000010000
000000010000001011000011101101100000000000
010000000000000111100011100000000000000000
010000000000000001100010000001000000000000
000000000000000000000000001101000000010000
000000000000000000000000001111000000000000
000000000000000111100000001000000000000000
000000000000000000000000000011000000000000
000000000000001001000000000111100000100000
000000000000001011100010000011100000000000
000000000000000000000011101000000000000000
000000000000000000000000001011000000000000
010000000000000000000110111001100000000000
010000000000000000000111000011101010001000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 33
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 7 33
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
001000000000000000
000000000000000000
000010000000000000
000111010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000000000000010010
000001110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000110000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000010000000000010
000000110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000010001
000000000000000010
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000001110000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
.ram_data 8 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 7
0405040504054045040540450405404501050515404500450000000001051455
0405040504050405040504050405040504050405040504050405040504050405
5415140540054105004504050405040504050405040504050405040504050405
0005400500054005000540050005400500054005004540054045400500454005
0005400500054005000540050005400500054005000540050005400500054005
0105410501054105010541050105410501054105004500454045400500054005
0105410501054105010541050105410501054105010541050105410501054105
0105040504050105000000000000145554550105051541050105410501054105
4105010504050405010514150105000540050105545501050405010541054515
0105141501050005400501050405000541054515545501051405410500054405
4005010554054005400554550105400504050105400514550405010504050405
4505400500051455040541054105400504050405010504050105141501050005
1415010500050105540540050405410540050405410545150005450541050105
0000000000000000100505400510050004540400101510050044150414551040
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 25
0440041404105000040410000400100000010501040144010000000000000000
0440041404100404040004540450044404400414041004040400045404500444
4000001004000011501104540450044404400414041004040400045404500444
0414041104110410041004050405040404040401440104004400040044000400
0454045104510450045004450445044404440441044104400440041504150414
0011001000100005000500040004000100010000000010015000045504550454
0051005000500045004500440044004100410040004000150015001400140011
0010041004140001000000000000000000000001100100550055005400540051
0015001004500454000140000001041004000000000000114400001540150015
0001400000010410040000004400101540150015550000110114001510150015
0400000041005015041555004011501504144015041500000414001004500454
1115041504150000041441154015041504500454001004140001400000010410
4000000104100000511004150414401504154400401500155015001500155515
0000000000000000101005410511050105000515105405440000145004001411
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 29
1001050101010001010100010101000000010000000100000000000000004000
1001050104010101000155015401510150014501440141014001150114011101
0000010040000001000055015401510150014501440141014001150114011101
0001500140011001000150014001100100015001000040010000100100000001
0001500140011001000150014001100100015001400110010001500140011001
0000000000000000000000000000000000000000000000010000500140011001
0000000000000000000000000000000000000000000000000000000000000000
0001400101010001000000000000000010000001000000000000000000000000
0011000140010101000100000001400150010000400000005415450010150000
0001000000014001500100005415551040150000415551005515440055105510
5001000000150015501011550015001554100115501050004410000140010101
5515501050104000551004155515401045104410000140010001000000014001
0000000150010000001550105510501550105415401500000015551500005515
0000000000000000101110010514050400000454111104001015141011151450
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 31
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 3
0000000000000000000000000000000015400000000400040000000000000111
0011001100110011001100040004000400040004000400040004000000000000
0000000000000000000000150015001500150015001500150015001100110011
0005000400040004000400010001000100010000000400000004000000040000
0015001400140014001400110011001100110010001000100010000500050005
0000000000000000000000000000000000000000001000000000001500150015
0000000000000000000000000000000000000000000000000000000000000000
0001000000005555000000000000000000014000000000000000000000000000
0000000400000000555400000001000000000000001405100000004000000004
5554000000040001000100000000555400000004555100000000000055545554
0001000055540000555455400000000055540000555400015554000400000000
0000555455510005555400005555555155505550000500045551000000040001
0000000500040000555055545554555555540000000000040000000005140000
0000000000000000101410040515050500000504044104401005040114551450
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 $abc$41255$n3$2
.sym 2 $abc$41255$n3581$2
.sym 3 $abc$41255$n7$2
.sym 4 $abc$41255$n3589$2
.sym 5 $abc$41255$n1$2
.sym 6 $abc$41255$n4$2
.sym 7 CLK$2$2
.sym 8 $abc$41255$n3579$2
.sym 264 lcd_peripheral.write_edge
.sym 267 gpio_peripheral.gpio_buttons[2]
.sym 490 gpio_peripheral.gpio_buttons[1]
.sym 1742 CLK$2
.sym 1856 $abc$41255$n3589
.sym 1862 gpio_peripheral.gpio_buttons[4]
.sym 2199 gpio_peripheral.gpio_buttons[3]
.sym 2204 gpio_peripheral.gpio_buttons[5]
.sym 2546 gpio_peripheral.gpio_buttons[6]
.sym 3111 gpio_peripheral.gpio_buttons[7]
.sym 3118 $abc$41255$n7811
.sym 3339 CLK$2
.sym 3346 SER_TX$2
.sym 8511 resetn
.sym 8514 $abc$41255$n2519
.sym 9745 $abc$41255$n7710
.sym 9861 $abc$41255$n7709
.sym 9862 $abc$41255$n3009
.sym 9866 $abc$41255$n7712
.sym 9989 gpio_peripheral.iomem_rdata[4]
.sym 10237 $abc$41255$n3589
.sym 10478 gpio_peripheral.iomem_rdata[6]
.sym 10724 soc.cpu.decoded_imm_uj[4]
.sym 10726 soc.cpu.decoded_imm_uj[2]
.sym 10849 soc.cpu.decoded_rs1[4]
.sym 10968 soc.cpu.decoded_imm_uj[1]
.sym 10970 soc.cpu.decoded_imm_uj[19]
.sym 10971 soc.cpu.decoded_imm_uj[17]
.sym 10973 soc.cpu.decoded_imm_uj[15]
.sym 11094 soc.cpu.mem_rdata_q[17]
.sym 12273 sd.sd.spi_cs
.sym 12276 sd.sd.spi_mosi
.sym 12424 gpio_peripheral.gpio_buttons[0]
.sym 12586 reset_cnt[1]
.sym 12587 reset_cnt[2]
.sym 12588 reset_cnt[3]
.sym 12589 reset_cnt[4]
.sym 12590 reset_cnt[5]
.sym 12592 reset_cnt[0]
.sym 12677 $abc$41255$n2519
.sym 12678 reset_cnt[5]
.sym 12679 reset_cnt[4]
.sym 12680 $false
.sym 12695 reset_cnt[3]
.sym 12696 reset_cnt[2]
.sym 12697 reset_cnt[1]
.sym 12698 reset_cnt[0]
.sym 12957 gpio_peripheral.iomem_rdata[2]
.sym 13482 $true
.sym 13519 $auto$alumacc.cc:474:replace_alu$6542.C[1]
.sym 13521 soc.cpu.reg_op2[0]
.sym 13522 $abc$41255$n7564
.sym 13525 $auto$alumacc.cc:474:replace_alu$6542.C[2]
.sym 13527 soc.cpu.reg_op2[1]
.sym 13528 $abc$41255$n7565
.sym 13531 $auto$alumacc.cc:474:replace_alu$6542.C[3]
.sym 13533 soc.cpu.reg_op2[2]
.sym 13534 $abc$41255$n7566
.sym 13537 $auto$alumacc.cc:474:replace_alu$6542.C[4]
.sym 13539 soc.cpu.reg_op2[3]
.sym 13540 $abc$41255$n7567
.sym 13543 $auto$alumacc.cc:474:replace_alu$6542.C[5]
.sym 13545 soc.cpu.reg_op2[4]
.sym 13546 $abc$41255$n7568
.sym 13549 $auto$alumacc.cc:474:replace_alu$6542.C[6]
.sym 13551 soc.cpu.reg_op2[5]
.sym 13552 $abc$41255$n7569
.sym 13555 $auto$alumacc.cc:474:replace_alu$6542.C[7]
.sym 13557 soc.cpu.reg_op2[6]
.sym 13558 $abc$41255$n7570
.sym 13561 $auto$alumacc.cc:474:replace_alu$6542.C[8]
.sym 13563 soc.cpu.reg_op2[7]
.sym 13564 $abc$41255$n7571
.sym 13605 $auto$alumacc.cc:474:replace_alu$6542.C[8]
.sym 13642 $auto$alumacc.cc:474:replace_alu$6542.C[9]
.sym 13644 soc.cpu.reg_op2[8]
.sym 13645 $abc$41255$n7572
.sym 13648 $auto$alumacc.cc:474:replace_alu$6542.C[10]
.sym 13650 soc.cpu.reg_op2[9]
.sym 13651 $abc$41255$n7573
.sym 13654 $auto$alumacc.cc:474:replace_alu$6542.C[11]
.sym 13656 soc.cpu.reg_op2[10]
.sym 13657 $abc$41255$n7574
.sym 13660 $auto$alumacc.cc:474:replace_alu$6542.C[12]
.sym 13662 soc.cpu.reg_op2[11]
.sym 13663 $abc$41255$n7575
.sym 13666 $auto$alumacc.cc:474:replace_alu$6542.C[13]
.sym 13668 soc.cpu.reg_op2[12]
.sym 13669 $abc$41255$n7576
.sym 13672 $auto$alumacc.cc:474:replace_alu$6542.C[14]
.sym 13674 soc.cpu.reg_op2[13]
.sym 13675 $abc$41255$n7577
.sym 13678 $auto$alumacc.cc:474:replace_alu$6542.C[15]
.sym 13680 soc.cpu.reg_op2[14]
.sym 13681 $abc$41255$n7578
.sym 13684 $auto$alumacc.cc:474:replace_alu$6542.C[16]
.sym 13686 soc.cpu.reg_op2[15]
.sym 13687 $abc$41255$n7579
.sym 13728 $auto$alumacc.cc:474:replace_alu$6542.C[16]
.sym 13765 $auto$alumacc.cc:474:replace_alu$6542.C[17]
.sym 13767 soc.cpu.reg_op2[16]
.sym 13768 $abc$41255$n7580
.sym 13771 $auto$alumacc.cc:474:replace_alu$6542.C[18]
.sym 13773 soc.cpu.reg_op2[17]
.sym 13774 $abc$41255$n7581
.sym 13777 $auto$alumacc.cc:474:replace_alu$6542.C[19]
.sym 13779 soc.cpu.reg_op2[18]
.sym 13780 $abc$41255$n7582
.sym 13783 $auto$alumacc.cc:474:replace_alu$6542.C[20]
.sym 13785 soc.cpu.reg_op2[19]
.sym 13786 $abc$41255$n7583
.sym 13789 $auto$alumacc.cc:474:replace_alu$6542.C[21]
.sym 13791 soc.cpu.reg_op2[20]
.sym 13792 $abc$41255$n7584
.sym 13795 $auto$alumacc.cc:474:replace_alu$6542.C[22]
.sym 13797 soc.cpu.reg_op2[21]
.sym 13798 $abc$41255$n7585
.sym 13801 $auto$alumacc.cc:474:replace_alu$6542.C[23]
.sym 13803 soc.cpu.reg_op2[22]
.sym 13804 $abc$41255$n7586
.sym 13807 $auto$alumacc.cc:474:replace_alu$6542.C[24]
.sym 13809 soc.cpu.reg_op2[23]
.sym 13810 $abc$41255$n7587
.sym 13851 $auto$alumacc.cc:474:replace_alu$6542.C[24]
.sym 13888 $auto$alumacc.cc:474:replace_alu$6542.C[25]
.sym 13890 soc.cpu.reg_op2[24]
.sym 13891 $abc$41255$n7588
.sym 13894 $auto$alumacc.cc:474:replace_alu$6542.C[26]
.sym 13896 soc.cpu.reg_op2[25]
.sym 13897 $abc$41255$n7589
.sym 13900 $auto$alumacc.cc:474:replace_alu$6542.C[27]
.sym 13902 soc.cpu.reg_op2[26]
.sym 13903 $abc$41255$n7590
.sym 13906 $auto$alumacc.cc:474:replace_alu$6542.C[28]
.sym 13908 soc.cpu.reg_op2[27]
.sym 13909 $abc$41255$n7591
.sym 13912 $auto$alumacc.cc:474:replace_alu$6542.C[29]
.sym 13914 soc.cpu.reg_op2[28]
.sym 13915 $abc$41255$n7592
.sym 13918 $auto$alumacc.cc:474:replace_alu$6542.C[30]
.sym 13920 soc.cpu.reg_op2[29]
.sym 13921 $abc$41255$n7562
.sym 13924 $abc$41255$n7710$2
.sym 13926 soc.cpu.reg_op2[30]
.sym 13927 $abc$41255$n7563
.sym 13930 $abc$41255$n7709$2
.sym 13932 soc.cpu.reg_op2[31]
.sym 13933 $abc$41255$n7593
.sym 13934 $abc$41255$n7710$2
.sym 13938 $abc$41255$n7432
.sym 13942 $abc$41255$n7593
.sym 13943 $abc$41255$n7562
.sym 13944 $abc$41255$n7563
.sym 14015 $abc$41255$n7709$2
.sym 14018 $abc$41255$n3010
.sym 14019 $abc$41255$n7709
.sym 14020 $abc$41255$n7710
.sym 14021 $abc$41255$n7712
.sym 14042 $false
.sym 14043 soc.cpu.reg_op2[31]
.sym 14044 $abc$41255$n7593
.sym 14045 $abc$41255$n7710
.sym 14068 soc.cpu.reg_op1[15]
.sym 14165 gpio_peripheral.gpio_buttons[4]
.sym 14166 $false
.sym 14167 $false
.sym 14168 $false
.sym 14181 $abc$41255$n3847
.sym 14182 CLK$2$2
.sym 14183 $false
.sym 14184 $abc$41255$n6509
.sym 14185 soc.cpu.decoded_rs2[0]
.sym 14186 soc.cpu.decoded_rs2[2]
.sym 14187 $abc$41255$n6186
.sym 14188 $abc$41255$n5739
.sym 14189 soc.cpu.decoded_rs2[4]
.sym 14190 $abc$41255$n5653
.sym 14191 soc.cpu.decoded_rs2[1]
.sym 14308 soc.cpu.reg_op2[19]
.sym 14309 soc.cpu.reg_op2[1]
.sym 14310 soc.cpu.reg_op2[24]
.sym 14311 soc.cpu.reg_op2[30]
.sym 14314 soc.cpu.reg_op2[25]
.sym 14423 soc.cpu.cpu_state[1]
.sym 14424 resetn
.sym 14425 $false
.sym 14426 $false
.sym 14433 $abc$41255$n4870
.sym 14436 $abc$41255$n4872
.sym 14437 soc.cpu.decoded_rs2[3]
.sym 14558 $abc$41255$n4876
.sym 14560 soc.cpu.reg_op2[26]
.sym 14639 gpio_peripheral.gpio_buttons[6]
.sym 14640 $false
.sym 14641 $false
.sym 14642 $false
.sym 14673 $abc$41255$n3847
.sym 14674 CLK$2$2
.sym 14675 $false
.sym 14676 soc.cpu.mem_rdata_latched[24]
.sym 14677 soc.cpu.decoded_rs1[1]
.sym 14678 soc.cpu.decoded_rs1[2]
.sym 14679 soc.cpu.mem_rdata_q[22]
.sym 14680 soc.cpu.mem_rdata_q[24]
.sym 14681 soc.cpu.decoded_rs1[0]
.sym 14682 $abc$41255$n5631
.sym 14683 $abc$41255$n4722
.sym 14800 $abc$41255$n5118
.sym 14801 $abc$41255$n5055
.sym 14802 $abc$41255$n3629
.sym 14803 soc.cpu.mem_rdata_latched[22]
.sym 14804 $abc$41255$n3483
.sym 14806 soc.cpu.reg_next_pc[0]
.sym 14885 soc.cpu.mem_rdata_latched[24]
.sym 14886 $false
.sym 14887 $false
.sym 14888 $false
.sym 14897 soc.cpu.mem_rdata_latched[22]
.sym 14898 $false
.sym 14899 $false
.sym 14900 $false
.sym 14919 $abc$41255$n3579$2
.sym 14920 CLK$2$2
.sym 14921 $false
.sym 14922 $abc$41255$n3048
.sym 14923 $abc$41255$n4880
.sym 14924 $abc$41255$n4882
.sym 14925 $abc$41255$n3630_1
.sym 14926 $abc$41255$n4888
.sym 14927 $abc$41255$n4884
.sym 14928 $abc$41255$n3079
.sym 14929 soc.cpu.decoded_imm[2]
.sym 15020 $abc$41255$n4888
.sym 15021 $false
.sym 15022 $false
.sym 15023 $false
.sym 15042 $true
.sym 15043 CLK$2$2
.sym 15044 $false
.sym 15045 $abc$41255$n3054_1
.sym 15046 soc.cpu.decoded_imm[7]
.sym 15047 soc.cpu.decoded_imm[24]
.sym 15048 soc.cpu.decoded_imm[17]
.sym 15049 soc.cpu.decoded_imm[19]
.sym 15050 soc.cpu.decoded_imm[23]
.sym 15051 soc.cpu.decoded_imm[26]
.sym 15052 soc.cpu.decoded_imm[1]
.sym 15119 soc.cpu.mem_rdata_latched[21]
.sym 15120 $false
.sym 15121 $false
.sym 15122 $false
.sym 15131 soc.cpu.mem_rdata_latched[19]
.sym 15132 $false
.sym 15133 $false
.sym 15134 $false
.sym 15137 soc.cpu.mem_rdata_latched[17]
.sym 15138 $false
.sym 15139 $false
.sym 15140 $false
.sym 15149 soc.cpu.mem_rdata_latched[15]
.sym 15150 $false
.sym 15151 $false
.sym 15152 $false
.sym 15165 $abc$41255$n3579$2
.sym 15166 CLK$2$2
.sym 15167 $false
.sym 15168 $abc$41255$n3583
.sym 15169 $abc$41255$n2986
.sym 15170 $abc$41255$n3069
.sym 15171 $abc$41255$n3085
.sym 15172 soc.cpu.mem_rdata_latched[17]
.sym 15173 $abc$41255$n3049
.sym 15175 soc.cpu.reg_next_pc[20]
.sym 15260 soc.cpu.mem_rdata_latched[17]
.sym 15261 $false
.sym 15262 $false
.sym 15263 $false
.sym 15288 $true
.sym 15289 CLK$2$2
.sym 15290 $false
.sym 15291 $abc$41255$n3627
.sym 15292 soc.cpu.decoded_imm_uj[23]
.sym 15293 soc.cpu.decoded_imm_uj[0]
.sym 15294 soc.cpu.decoded_imm_uj[16]
.sym 15295 soc.cpu.decoded_imm_uj[28]
.sym 15297 soc.cpu.decoded_imm_uj[7]
.sym 15298 soc.cpu.decoded_imm_uj[31]
.sym 15414 soc.cpu.mem_rdata_q[27]
.sym 15538 gpio_peripheral.iomem_rdata[7]
.sym 16698 $false
.sym 16735 $auto$alumacc.cc:474:replace_alu$6573.C[1]
.sym 16737 $abc$41255$n7$2
.sym 16738 reset_cnt[0]
.sym 16741 $auto$alumacc.cc:474:replace_alu$6573.C[2]
.sym 16742 $false
.sym 16743 $false
.sym 16744 reset_cnt[1]
.sym 16745 $auto$alumacc.cc:474:replace_alu$6573.C[1]
.sym 16747 $auto$alumacc.cc:474:replace_alu$6573.C[3]
.sym 16748 $false
.sym 16749 $false
.sym 16750 reset_cnt[2]
.sym 16751 $auto$alumacc.cc:474:replace_alu$6573.C[2]
.sym 16753 $auto$alumacc.cc:474:replace_alu$6573.C[4]
.sym 16754 $false
.sym 16755 $false
.sym 16756 reset_cnt[3]
.sym 16757 $auto$alumacc.cc:474:replace_alu$6573.C[3]
.sym 16759 $auto$alumacc.cc:474:replace_alu$6573.C[5]
.sym 16760 $false
.sym 16761 $false
.sym 16762 reset_cnt[4]
.sym 16763 $auto$alumacc.cc:474:replace_alu$6573.C[4]
.sym 16766 $false
.sym 16767 $false
.sym 16768 reset_cnt[5]
.sym 16769 $auto$alumacc.cc:474:replace_alu$6573.C[5]
.sym 16778 $false
.sym 16779 $abc$41255$n7$2
.sym 16780 reset_cnt[0]
.sym 16781 $false
.sym 16782 $true
.sym 16783 CLK$2$2
.sym 16784 $false
.sym 17031 $abc$41255$n7435
.sym 17037 gpio_peripheral.iomem_rdata[1]
.sym 17123 gpio_peripheral.gpio_buttons[2]
.sym 17124 $false
.sym 17125 $false
.sym 17126 $false
.sym 17151 $abc$41255$n3847
.sym 17152 CLK$2$2
.sym 17153 $false
.sym 17401 $true$2
.sym 17525 $abc$41255$n7051
.sym 17526 $abc$41255$n7053
.sym 17527 $abc$41255$n7571
.sym 17529 $abc$41255$n7565
.sym 17559 $true
.sym 17596 $auto$alumacc.cc:474:replace_alu$6531.C[1]
.sym 17598 soc.cpu.reg_op2[0]
.sym 17599 $abc$41255$n7564
.sym 17602 $auto$alumacc.cc:474:replace_alu$6531.C[2]
.sym 17604 soc.cpu.reg_op2[1]
.sym 17605 $abc$41255$n7565
.sym 17608 $auto$alumacc.cc:474:replace_alu$6531.C[3]
.sym 17610 soc.cpu.reg_op2[2]
.sym 17611 $abc$41255$n7566
.sym 17614 $auto$alumacc.cc:474:replace_alu$6531.C[4]
.sym 17616 soc.cpu.reg_op2[3]
.sym 17617 $abc$41255$n7567
.sym 17620 $auto$alumacc.cc:474:replace_alu$6531.C[5]
.sym 17622 soc.cpu.reg_op2[4]
.sym 17623 $abc$41255$n7568
.sym 17626 $auto$alumacc.cc:474:replace_alu$6531.C[6]
.sym 17628 soc.cpu.reg_op2[5]
.sym 17629 $abc$41255$n7569
.sym 17632 $auto$alumacc.cc:474:replace_alu$6531.C[7]
.sym 17634 soc.cpu.reg_op2[6]
.sym 17635 $abc$41255$n7570
.sym 17638 $auto$alumacc.cc:474:replace_alu$6531.C[8]
.sym 17640 soc.cpu.reg_op2[7]
.sym 17641 $abc$41255$n7571
.sym 17646 $abc$41255$n7572
.sym 17648 $abc$41255$n7577
.sym 17649 $abc$41255$n7573
.sym 17650 $abc$41255$n7579
.sym 17651 $abc$41255$n7576
.sym 17652 $abc$41255$n7574
.sym 17653 $abc$41255$n7575
.sym 17682 $auto$alumacc.cc:474:replace_alu$6531.C[8]
.sym 17719 $auto$alumacc.cc:474:replace_alu$6531.C[9]
.sym 17721 soc.cpu.reg_op2[8]
.sym 17722 $abc$41255$n7572
.sym 17725 $auto$alumacc.cc:474:replace_alu$6531.C[10]
.sym 17727 soc.cpu.reg_op2[9]
.sym 17728 $abc$41255$n7573
.sym 17731 $auto$alumacc.cc:474:replace_alu$6531.C[11]
.sym 17733 soc.cpu.reg_op2[10]
.sym 17734 $abc$41255$n7574
.sym 17737 $auto$alumacc.cc:474:replace_alu$6531.C[12]
.sym 17739 soc.cpu.reg_op2[11]
.sym 17740 $abc$41255$n7575
.sym 17743 $auto$alumacc.cc:474:replace_alu$6531.C[13]
.sym 17745 soc.cpu.reg_op2[12]
.sym 17746 $abc$41255$n7576
.sym 17749 $auto$alumacc.cc:474:replace_alu$6531.C[14]
.sym 17751 soc.cpu.reg_op2[13]
.sym 17752 $abc$41255$n7577
.sym 17755 $auto$alumacc.cc:474:replace_alu$6531.C[15]
.sym 17757 soc.cpu.reg_op2[14]
.sym 17758 $abc$41255$n7578
.sym 17761 $auto$alumacc.cc:474:replace_alu$6531.C[16]
.sym 17763 soc.cpu.reg_op2[15]
.sym 17764 $abc$41255$n7579
.sym 17769 $abc$41255$n7585
.sym 17770 $abc$41255$n4206
.sym 17771 $abc$41255$n7580
.sym 17772 $abc$41255$n4207
.sym 17773 $abc$41255$n7582
.sym 17774 $abc$41255$n7586
.sym 17775 $abc$41255$n7584
.sym 17776 $abc$41255$n4208_1
.sym 17805 $auto$alumacc.cc:474:replace_alu$6531.C[16]
.sym 17842 $auto$alumacc.cc:474:replace_alu$6531.C[17]
.sym 17844 soc.cpu.reg_op2[16]
.sym 17845 $abc$41255$n7580
.sym 17848 $auto$alumacc.cc:474:replace_alu$6531.C[18]
.sym 17850 soc.cpu.reg_op2[17]
.sym 17851 $abc$41255$n7581
.sym 17854 $auto$alumacc.cc:474:replace_alu$6531.C[19]
.sym 17856 soc.cpu.reg_op2[18]
.sym 17857 $abc$41255$n7582
.sym 17860 $auto$alumacc.cc:474:replace_alu$6531.C[20]
.sym 17862 soc.cpu.reg_op2[19]
.sym 17863 $abc$41255$n7583
.sym 17866 $auto$alumacc.cc:474:replace_alu$6531.C[21]
.sym 17868 soc.cpu.reg_op2[20]
.sym 17869 $abc$41255$n7584
.sym 17872 $auto$alumacc.cc:474:replace_alu$6531.C[22]
.sym 17874 soc.cpu.reg_op2[21]
.sym 17875 $abc$41255$n7585
.sym 17878 $auto$alumacc.cc:474:replace_alu$6531.C[23]
.sym 17880 soc.cpu.reg_op2[22]
.sym 17881 $abc$41255$n7586
.sym 17884 $auto$alumacc.cc:474:replace_alu$6531.C[24]
.sym 17886 soc.cpu.reg_op2[23]
.sym 17887 $abc$41255$n7587
.sym 17892 $abc$41255$n4204
.sym 17893 $abc$41255$n7591
.sym 17894 $abc$41255$n7590
.sym 17895 $abc$41255$n4247_1
.sym 17896 $abc$41255$n4248_1
.sym 17897 $abc$41255$n4205
.sym 17898 $abc$41255$n7592
.sym 17899 soc.cpu.reg_op1[9]
.sym 17928 $auto$alumacc.cc:474:replace_alu$6531.C[24]
.sym 17965 $auto$alumacc.cc:474:replace_alu$6531.C[25]
.sym 17967 soc.cpu.reg_op2[24]
.sym 17968 $abc$41255$n7588
.sym 17971 $auto$alumacc.cc:474:replace_alu$6531.C[26]
.sym 17973 soc.cpu.reg_op2[25]
.sym 17974 $abc$41255$n7589
.sym 17977 $auto$alumacc.cc:474:replace_alu$6531.C[27]
.sym 17979 soc.cpu.reg_op2[26]
.sym 17980 $abc$41255$n7590
.sym 17983 $auto$alumacc.cc:474:replace_alu$6531.C[28]
.sym 17985 soc.cpu.reg_op2[27]
.sym 17986 $abc$41255$n7591
.sym 17989 $auto$alumacc.cc:474:replace_alu$6531.C[29]
.sym 17991 soc.cpu.reg_op2[28]
.sym 17992 $abc$41255$n7592
.sym 17995 $auto$alumacc.cc:474:replace_alu$6531.C[30]
.sym 17997 soc.cpu.reg_op2[29]
.sym 17998 $abc$41255$n7562
.sym 18001 $auto$alumacc.cc:474:replace_alu$6531.C[31]
.sym 18003 soc.cpu.reg_op2[30]
.sym 18004 $abc$41255$n7563
.sym 18007 $abc$41255$n7432$2
.sym 18009 soc.cpu.reg_op2[31]
.sym 18010 $abc$41255$n7593
.sym 18015 $abc$41255$n4334
.sym 18016 $abc$41255$n4219
.sym 18017 $abc$41255$n4281
.sym 18018 $abc$41255$n4282_1
.sym 18019 $abc$41255$n4233_1
.sym 18020 $abc$41255$n4217_1
.sym 18021 $abc$41255$n4333
.sym 18022 soc.cpu.reg_op1[11]
.sym 18092 $abc$41255$n7432$2
.sym 18113 soc.cpu.reg_op1[31]
.sym 18114 $false
.sym 18115 $false
.sym 18116 $false
.sym 18119 soc.cpu.reg_op1[29]
.sym 18120 $false
.sym 18121 $false
.sym 18122 $false
.sym 18125 soc.cpu.reg_op1[30]
.sym 18126 $false
.sym 18127 $false
.sym 18128 $false
.sym 18138 $abc$41255$n4218_1
.sym 18139 $abc$41255$n4245_1
.sym 18140 $abc$41255$n4244_1
.sym 18141 $abc$41255$n4243
.sym 18142 soc.cpu.reg_op2[23]
.sym 18143 soc.cpu.reg_op2[2]
.sym 18144 soc.cpu.reg_op2[17]
.sym 18145 soc.cpu.reg_op2[7]
.sym 18254 $abc$41255$n4243
.sym 18255 $abc$41255$n4244_1
.sym 18256 $false
.sym 18257 $false
.sym 18258 $abc$41255$n3652
.sym 18259 CLK$2$2
.sym 18260 $false
.sym 18261 $abc$41255$n3791
.sym 18262 $abc$41255$n4222
.sym 18263 $abc$41255$n3787
.sym 18264 $abc$41255$n4280
.sym 18265 $abc$41255$n4221_1
.sym 18266 $abc$41255$n3679
.sym 18267 $abc$41255$n4283
.sym 18268 soc.cpu.reg_op1[21]
.sym 18335 soc.cpu.cpuregs.wdata[13]
.sym 18336 $false
.sym 18337 $false
.sym 18338 $false
.sym 18341 $abc$41255$n4868
.sym 18342 $false
.sym 18343 $false
.sym 18344 $false
.sym 18347 $abc$41255$n4872
.sym 18348 $false
.sym 18349 $false
.sym 18350 $false
.sym 18353 soc.cpu.cpuregs.wdata[7]
.sym 18354 $false
.sym 18355 $false
.sym 18356 $false
.sym 18359 soc.cpu.cpuregs.wdata[12]
.sym 18360 $false
.sym 18361 $false
.sym 18362 $false
.sym 18365 $abc$41255$n4876
.sym 18366 $false
.sym 18367 $false
.sym 18368 $false
.sym 18371 soc.cpu.cpuregs.wdata[11]
.sym 18372 $false
.sym 18373 $false
.sym 18374 $false
.sym 18377 $abc$41255$n4870
.sym 18378 $false
.sym 18379 $false
.sym 18380 $false
.sym 18381 $true
.sym 18382 CLK$2$2
.sym 18383 $false
.sym 18384 $abc$41255$n3785
.sym 18385 $abc$41255$n4251_1
.sym 18386 $abc$41255$n4250_1
.sym 18387 $abc$41255$n4317_1
.sym 18388 $abc$41255$n4321_1
.sym 18389 $abc$41255$n4320_1
.sym 18390 soc.cpu.reg_op1[16]
.sym 18391 soc.cpu.reg_op1[27]
.sym 18464 soc.cpu.decoded_imm[19]
.sym 18465 $abc$41255$n3703
.sym 18466 $abc$41255$n2936
.sym 18467 $false
.sym 18470 soc.cpu.decoded_imm[1]
.sym 18471 $abc$41255$n3667_1
.sym 18472 $abc$41255$n2936
.sym 18473 $false
.sym 18476 soc.cpu.decoded_imm[24]
.sym 18477 $abc$41255$n3713
.sym 18478 $abc$41255$n2936
.sym 18479 $false
.sym 18482 soc.cpu.decoded_imm[30]
.sym 18483 $abc$41255$n3725_1
.sym 18484 $abc$41255$n2936
.sym 18485 $false
.sym 18500 soc.cpu.decoded_imm[25]
.sym 18501 $abc$41255$n3715_1
.sym 18502 $abc$41255$n2936
.sym 18503 $false
.sym 18504 $abc$41255$n3647
.sym 18505 CLK$2$2
.sym 18506 $false
.sym 18507 $abc$41255$n3256
.sym 18508 $abc$41255$n3268
.sym 18509 $abc$41255$n3665_1
.sym 18510 $abc$41255$n3664
.sym 18511 $abc$41255$n4002
.sym 18512 $abc$41255$n3289
.sym 18513 $abc$41255$n4723
.sym 18599 soc.cpu.decoded_rs2[1]
.sym 18600 soc.cpu.mem_rdata_latched[21]
.sym 18601 $abc$41255$n3579$2
.sym 18602 $false
.sym 18617 soc.cpu.decoded_rs2[2]
.sym 18618 soc.cpu.mem_rdata_latched[22]
.sym 18619 $abc$41255$n3579$2
.sym 18620 $false
.sym 18623 $abc$41255$n4874
.sym 18624 $false
.sym 18625 $false
.sym 18626 $false
.sym 18627 $true
.sym 18628 CLK$2$2
.sym 18629 $false
.sym 18631 $abc$41255$n169
.sym 18632 $abc$41255$n2764
.sym 18633 $abc$41255$n2775
.sym 18634 $abc$41255$n2556
.sym 18635 $abc$41255$n2796
.sym 18637 $abc$41255$n4727
.sym 18734 soc.cpu.decoded_rs2[4]
.sym 18735 soc.cpu.mem_rdata_latched[24]
.sym 18736 $abc$41255$n3579$2
.sym 18737 $false
.sym 18746 soc.cpu.decoded_imm[26]
.sym 18747 $abc$41255$n3717
.sym 18748 $abc$41255$n2936
.sym 18749 $false
.sym 18750 $abc$41255$n3647
.sym 18751 CLK$2$2
.sym 18752 $false
.sym 18753 soc.cpu.cpuregs_rs1[23]
.sym 18754 $abc$41255$n3703
.sym 18755 $abc$41255$n3725_1
.sym 18756 $abc$41255$n3711
.sym 18757 $abc$41255$n3699
.sym 18758 $abc$41255$n3717
.sym 18759 $abc$41255$n3713
.sym 18760 soc.cpu.cpuregs_rs1[30]
.sym 18827 soc.cpu.mem_rdata_q[24]
.sym 18828 $abc$41255$n3259
.sym 18829 $abc$41255$n2562
.sym 18830 $false
.sym 18833 $abc$41255$n4882
.sym 18834 $false
.sym 18835 $false
.sym 18836 $false
.sym 18839 $abc$41255$n4884
.sym 18840 $false
.sym 18841 $false
.sym 18842 $false
.sym 18845 soc.cpu.mem_rdata_latched[22]
.sym 18846 $false
.sym 18847 $false
.sym 18848 $false
.sym 18851 soc.cpu.mem_rdata_latched[24]
.sym 18852 $false
.sym 18853 $false
.sym 18854 $false
.sym 18857 $abc$41255$n4880
.sym 18858 $false
.sym 18859 $false
.sym 18860 $false
.sym 18863 soc.cpu.cpuregs.wdata[30]
.sym 18864 $false
.sym 18865 $false
.sym 18866 $false
.sym 18869 soc.cpu.cpuregs.wdata[23]
.sym 18870 $false
.sym 18871 $false
.sym 18872 $false
.sym 18873 $true
.sym 18874 CLK$2$2
.sym 18875 $false
.sym 18876 $abc$41255$n3535
.sym 18877 $abc$41255$n3559
.sym 18878 $abc$41255$n3547
.sym 18879 $abc$41255$n3527
.sym 18880 $abc$41255$n3543
.sym 18882 soc.cpu.reg_next_pc[8]
.sym 18883 soc.cpu.reg_next_pc[10]
.sym 18956 $false
.sym 18957 $abc$41255$n4897
.sym 18958 soc.cpu.decoded_imm_uj[0]
.sym 18959 $false
.sym 18962 $false
.sym 18963 $false
.sym 18964 $abc$41255$n4897
.sym 18965 $false
.sym 18968 soc.cpu.decoded_rs1[0]
.sym 18969 soc.cpu.decoded_rs1[1]
.sym 18970 $abc$41255$n3630_1
.sym 18971 $false
.sym 18974 soc.cpu.mem_rdata_q[22]
.sym 18975 $abc$41255$n3302
.sym 18976 $abc$41255$n2562
.sym 18977 $false
.sym 18980 $abc$41255$n3497
.sym 18981 $abc$41255$n5055
.sym 18982 $abc$41255$n3484
.sym 18983 $abc$41255$n4897
.sym 18992 $abc$41255$n3006
.sym 18993 $abc$41255$n5118
.sym 18994 $abc$41255$n3483
.sym 18995 $false
.sym 18996 $abc$41255$n3589$2
.sym 18997 CLK$2$2
.sym 18998 $abc$41255$n7$2
.sym 19001 $abc$41255$n5058
.sym 19002 $abc$41255$n5059
.sym 19003 $abc$41255$n5060
.sym 19004 $abc$41255$n5061
.sym 19005 $abc$41255$n5062
.sym 19006 $abc$41255$n5063
.sym 19073 soc.cpu.mem_rdata_q[22]
.sym 19074 $abc$41255$n2505
.sym 19075 $abc$41255$n3049
.sym 19076 $false
.sym 19079 $abc$41255$n4682
.sym 19080 soc.cpu.mem_rdata_latched[15]
.sym 19081 soc.cpu.decoded_rs1[0]
.sym 19082 $abc$41255$n3579$2
.sym 19085 $abc$41255$n4682
.sym 19086 soc.cpu.mem_rdata_latched[16]
.sym 19087 soc.cpu.decoded_rs1[1]
.sym 19088 $abc$41255$n3579$2
.sym 19091 soc.cpu.decoded_rs1[2]
.sym 19092 soc.cpu.decoded_rs1[3]
.sym 19093 soc.cpu.decoded_rs1[4]
.sym 19094 soc.cpu.decoded_rs1[5]
.sym 19097 $abc$41255$n4682
.sym 19098 soc.cpu.mem_rdata_latched[19]
.sym 19099 soc.cpu.decoded_rs1[4]
.sym 19100 $abc$41255$n3579$2
.sym 19103 $abc$41255$n4682
.sym 19104 soc.cpu.mem_rdata_latched[17]
.sym 19105 soc.cpu.decoded_rs1[2]
.sym 19106 $abc$41255$n3579$2
.sym 19109 soc.cpu.mem_rdata_q[22]
.sym 19110 $abc$41255$n2507
.sym 19111 $abc$41255$n2988
.sym 19112 $false
.sym 19115 soc.cpu.instr_jal
.sym 19116 soc.cpu.decoded_imm_uj[2]
.sym 19117 $abc$41255$n3048
.sym 19118 $false
.sym 19119 $abc$41255$n3581$2
.sym 19120 CLK$2$2
.sym 19121 $abc$41255$n1$2
.sym 19122 $abc$41255$n5064
.sym 19123 $abc$41255$n5065
.sym 19124 $abc$41255$n5066
.sym 19125 $abc$41255$n5067
.sym 19126 $abc$41255$n5068
.sym 19127 $abc$41255$n5069
.sym 19128 $abc$41255$n5070
.sym 19129 $abc$41255$n5071
.sym 19196 soc.cpu.instr_jal
.sym 19197 soc.cpu.decoded_imm_uj[4]
.sym 19198 $abc$41255$n2505
.sym 19199 soc.cpu.mem_rdata_q[24]
.sym 19202 soc.cpu.instr_jal
.sym 19203 soc.cpu.decoded_imm_uj[7]
.sym 19204 $abc$41255$n2504
.sym 19205 soc.cpu.mem_rdata_q[27]
.sym 19208 $abc$41255$n2507
.sym 19209 soc.cpu.mem_rdata_q[24]
.sym 19210 $abc$41255$n2986
.sym 19211 $false
.sym 19214 soc.cpu.decoded_imm_uj[17]
.sym 19215 soc.cpu.instr_jal
.sym 19216 $abc$41255$n2987_1
.sym 19217 $abc$41255$n3069
.sym 19220 soc.cpu.decoded_imm_uj[19]
.sym 19221 soc.cpu.instr_jal
.sym 19222 $abc$41255$n2987_1
.sym 19223 $abc$41255$n3073
.sym 19226 soc.cpu.decoded_imm_uj[23]
.sym 19227 soc.cpu.instr_jal
.sym 19228 $abc$41255$n2987_1
.sym 19229 $abc$41255$n3081
.sym 19232 soc.cpu.decoded_imm_uj[26]
.sym 19233 soc.cpu.instr_jal
.sym 19234 $abc$41255$n2987_1
.sym 19235 $abc$41255$n3085
.sym 19238 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19239 soc.cpu.is_sb_sh_sw
.sym 19240 soc.cpu.mem_rdata_q[8]
.sym 19241 $abc$41255$n3046
.sym 19242 $abc$41255$n3581$2
.sym 19243 CLK$2$2
.sym 19244 $abc$41255$n1$2
.sym 19245 $abc$41255$n5072
.sym 19246 $abc$41255$n5073
.sym 19247 $abc$41255$n5074
.sym 19248 $abc$41255$n5075
.sym 19249 $abc$41255$n5076
.sym 19250 $abc$41255$n5077
.sym 19251 $abc$41255$n5078
.sym 19252 $abc$41255$n5079
.sym 19319 $abc$41255$n3497
.sym 19320 $abc$41255$n5074
.sym 19321 $abc$41255$n3484
.sym 19322 $abc$41255$n4957
.sym 19325 soc.cpu.decoded_imm_uj[24]
.sym 19326 soc.cpu.instr_jal
.sym 19327 $abc$41255$n2987_1
.sym 19328 $abc$41255$n2988
.sym 19331 soc.cpu.mem_rdata_q[17]
.sym 19332 $abc$41255$n2507
.sym 19333 $abc$41255$n2988
.sym 19334 $false
.sym 19337 soc.cpu.mem_rdata_q[26]
.sym 19338 $abc$41255$n2507
.sym 19339 $abc$41255$n2988
.sym 19340 $false
.sym 19343 soc.cpu.mem_rdata_q[17]
.sym 19344 $abc$41255$n2778
.sym 19345 $abc$41255$n2562
.sym 19346 $false
.sym 19349 soc.cpu.is_sb_sh_sw
.sym 19350 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 19351 soc.cpu.mem_rdata_q[9]
.sym 19352 $false
.sym 19361 $abc$41255$n3006
.sym 19362 $abc$41255$n5138
.sym 19363 $abc$41255$n3583
.sym 19364 $false
.sym 19365 $abc$41255$n3589$2
.sym 19366 CLK$2$2
.sym 19367 $abc$41255$n7$2
.sym 19368 $abc$41255$n5080
.sym 19369 $abc$41255$n5081
.sym 19370 $abc$41255$n5082
.sym 19371 $abc$41255$n5083
.sym 19372 $abc$41255$n5084
.sym 19373 $abc$41255$n5085
.sym 19374 $abc$41255$n3599_1
.sym 19375 $abc$41255$n3607
.sym 19442 $abc$41255$n3497
.sym 19443 $abc$41255$n5085
.sym 19444 $abc$41255$n3484
.sym 19445 $abc$41255$n4990
.sym 19448 soc.cpu.mem_rdata_latched[31]
.sym 19449 $false
.sym 19450 $false
.sym 19451 $false
.sym 19454 $false
.sym 19455 $false
.sym 19456 $false
.sym 19457 $false
.sym 19460 soc.cpu.mem_rdata_latched[16]
.sym 19461 $false
.sym 19462 $false
.sym 19463 $false
.sym 19466 soc.cpu.mem_rdata_latched[31]
.sym 19467 $false
.sym 19468 $false
.sym 19469 $false
.sym 19478 soc.cpu.mem_rdata_latched[27]
.sym 19479 $false
.sym 19480 $false
.sym 19481 $false
.sym 19484 soc.cpu.mem_rdata_latched[31]
.sym 19485 $false
.sym 19486 $false
.sym 19487 $false
.sym 19488 $abc$41255$n3579$2
.sym 19489 CLK$2$2
.sym 19490 $false
.sym 19491 soc.cpu.mem_rdata_latched[8]
.sym 19492 $abc$41255$n4886
.sym 19493 soc.cpu.mem_rdata_latched[9]
.sym 19494 $abc$41255$n4895
.sym 19495 soc.cpu.mem_rdata_q[9]
.sym 19496 soc.cpu.decoded_rs1[5]
.sym 19497 soc.cpu.mem_rdata_q[8]
.sym 19498 soc.cpu.decoded_rs1[3]
.sym 19565 soc.cpu.mem_rdata_latched[27]
.sym 19566 $false
.sym 19567 $false
.sym 19568 $false
.sym 19611 $true
.sym 19612 CLK$2$2
.sym 19613 $false
.sym 19616 soc.cpu.mem_rdata_q[18]
.sym 19694 gpio_peripheral.gpio_buttons[7]
.sym 19695 $false
.sym 19696 $false
.sym 19697 $false
.sym 19734 $abc$41255$n3847
.sym 19735 CLK$2$2
.sym 19736 $false
.sym 21021 $true
.sym 21058 $abc$41255$n3892$2
.sym 21059 $false
.sym 21060 $abc$41255$n3892
.sym 21061 $false
.sym 21062 $false
.sym 21064 $auto$alumacc.cc:474:replace_alu$6506.C[2]
.sym 21066 $true$2
.sym 21067 $abc$41255$n3891
.sym 21070 $auto$alumacc.cc:474:replace_alu$6506.C[3]
.sym 21072 $false
.sym 21073 $abc$41255$n3889
.sym 21076 $auto$alumacc.cc:474:replace_alu$6506.C[4]
.sym 21078 $false
.sym 21079 $abc$41255$n3888
.sym 21082 $auto$alumacc.cc:474:replace_alu$6506.C[5]
.sym 21084 $false
.sym 21085 $abc$41255$n3886
.sym 21088 $auto$alumacc.cc:474:replace_alu$6506.C[6]
.sym 21090 $false
.sym 21091 $abc$41255$n3885
.sym 21094 $auto$alumacc.cc:474:replace_alu$6506.C[7]
.sym 21096 $false
.sym 21097 $abc$41255$n3883
.sym 21100 $abc$41255$n7435$2
.sym 21102 $false
.sym 21103 $abc$41255$n3882
.sym 21108 $abc$41255$n7502
.sym 21109 gpio_peripheral.iomem_rdata[0]
.sym 21185 $abc$41255$n7435$2
.sym 21218 gpio_peripheral.gpio_buttons[1]
.sym 21219 $false
.sym 21220 $false
.sym 21221 $false
.sym 21228 $abc$41255$n3847
.sym 21229 CLK$2$2
.sym 21230 $false
.sym 21236 $abc$41255$n3883
.sym 21237 $abc$41255$n3886
.sym 21356 $abc$41255$n3895
.sym 21357 $abc$41255$n3882
.sym 21557 $false
.sym 21558 $false
.sym 21559 $false
.sym 21560 $false
.sym 21600 $abc$41255$n3167
.sym 21602 $abc$41255$n7569
.sym 21603 $abc$41255$n7570
.sym 21604 $abc$41255$n7567
.sym 21605 $abc$41255$n3170
.sym 21606 soc.simpleuart.recv_state[2]
.sym 21607 soc.simpleuart.recv_state[3]
.sym 21636 $true
.sym 21673 soc.simpleuart.recv_state[0]$2
.sym 21674 $false
.sym 21675 soc.simpleuart.recv_state[0]
.sym 21676 $false
.sym 21677 $false
.sym 21679 $auto$alumacc.cc:474:replace_alu$6591.C[2]
.sym 21681 $false
.sym 21682 soc.simpleuart.recv_state[1]
.sym 21685 $auto$alumacc.cc:474:replace_alu$6591.C[3]
.sym 21686 $false
.sym 21687 $false
.sym 21688 soc.simpleuart.recv_state[2]
.sym 21689 $auto$alumacc.cc:474:replace_alu$6591.C[2]
.sym 21692 $false
.sym 21693 $false
.sym 21694 soc.simpleuart.recv_state[3]
.sym 21695 $auto$alumacc.cc:474:replace_alu$6591.C[3]
.sym 21698 soc.cpu.reg_op1[7]
.sym 21699 $false
.sym 21700 $false
.sym 21701 $false
.sym 21710 soc.cpu.reg_op1[1]
.sym 21711 $false
.sym 21712 $false
.sym 21713 $false
.sym 21724 $abc$41255$n3169
.sym 21797 soc.cpu.reg_op1[8]
.sym 21798 $false
.sym 21799 $false
.sym 21800 $false
.sym 21809 soc.cpu.reg_op1[13]
.sym 21810 $false
.sym 21811 $false
.sym 21812 $false
.sym 21815 soc.cpu.reg_op1[9]
.sym 21816 $false
.sym 21817 $false
.sym 21818 $false
.sym 21821 soc.cpu.reg_op1[15]
.sym 21822 $false
.sym 21823 $false
.sym 21824 $false
.sym 21827 soc.cpu.reg_op1[12]
.sym 21828 $false
.sym 21829 $false
.sym 21830 $false
.sym 21833 soc.cpu.reg_op1[10]
.sym 21834 $false
.sym 21835 $false
.sym 21836 $false
.sym 21839 soc.cpu.reg_op1[11]
.sym 21840 $false
.sym 21841 $false
.sym 21842 $false
.sym 21846 $abc$41255$n4300_1
.sym 21847 $abc$41255$n4303_1
.sym 21848 $abc$41255$n4302
.sym 21849 $abc$41255$n7587
.sym 21850 $abc$41255$n4298_1
.sym 21851 $abc$41255$n7581
.sym 21852 $abc$41255$n4299_1
.sym 21853 soc.cpu.reg_op1[24]
.sym 21920 soc.cpu.reg_op1[21]
.sym 21921 $false
.sym 21922 $false
.sym 21923 $false
.sym 21926 soc.cpu.reg_op1[9]
.sym 21927 $abc$41255$n4143_1
.sym 21928 $abc$41255$n4207
.sym 21929 $false
.sym 21932 soc.cpu.reg_op1[16]
.sym 21933 $false
.sym 21934 $false
.sym 21935 $false
.sym 21938 $abc$41255$n4147
.sym 21939 soc.cpu.reg_op1[10]
.sym 21940 $abc$41255$n4208_1
.sym 21941 $abc$41255$n2947
.sym 21944 soc.cpu.reg_op1[18]
.sym 21945 $false
.sym 21946 $false
.sym 21947 $false
.sym 21950 soc.cpu.reg_op1[22]
.sym 21951 $false
.sym 21952 $false
.sym 21953 $false
.sym 21956 soc.cpu.reg_op1[20]
.sym 21957 $false
.sym 21958 $false
.sym 21959 $false
.sym 21962 $abc$41255$n4148_1
.sym 21963 soc.cpu.reg_op1[8]
.sym 21964 $false
.sym 21965 $false
.sym 21969 $abc$41255$n4183
.sym 21970 $abc$41255$n7588
.sym 21971 $abc$41255$n4178_1
.sym 21972 $abc$41255$n4179_1
.sym 21973 $abc$41255$n7589
.sym 21974 $abc$41255$n4180
.sym 21975 $abc$41255$n4182_1
.sym 21976 soc.cpu.reg_op1[5]
.sym 22043 soc.cpu.reg_op1[9]
.sym 22044 $abc$41255$n5413
.sym 22045 $abc$41255$n2822_1
.sym 22046 soc.cpu.cpu_state[5]
.sym 22049 soc.cpu.reg_op1[27]
.sym 22050 $false
.sym 22051 $false
.sym 22052 $false
.sym 22055 soc.cpu.reg_op1[26]
.sym 22056 $false
.sym 22057 $false
.sym 22058 $false
.sym 22061 $abc$41255$n4147
.sym 22062 soc.cpu.reg_op1[16]
.sym 22063 $abc$41255$n4248_1
.sym 22064 $abc$41255$n2947
.sym 22067 $abc$41255$n4148_1
.sym 22068 soc.cpu.reg_op1[14]
.sym 22069 $false
.sym 22070 $false
.sym 22073 soc.cpu.cpu_state[2]
.sym 22074 $abc$41255$n4209_1
.sym 22075 $abc$41255$n4206
.sym 22076 $false
.sym 22079 soc.cpu.reg_op1[28]
.sym 22080 $false
.sym 22081 $false
.sym 22082 $false
.sym 22085 $abc$41255$n5413
.sym 22086 $abc$41255$n3151
.sym 22087 $abc$41255$n4204
.sym 22088 $abc$41255$n4205
.sym 22089 $abc$41255$n3652
.sym 22090 CLK$2$2
.sym 22091 $false
.sym 22092 $abc$41255$n4329_1
.sym 22093 $abc$41255$n4331
.sym 22094 $abc$41255$n4232_1
.sym 22095 $abc$41255$n4330
.sym 22096 $abc$41255$n4230_1
.sym 22097 $abc$41255$n4231
.sym 22098 soc.cpu.reg_op1[29]
.sym 22099 soc.cpu.reg_op1[13]
.sym 22166 $abc$41255$n4148_1
.sym 22167 soc.cpu.reg_op1[28]
.sym 22168 $false
.sym 22169 $false
.sym 22172 $abc$41255$n3151
.sym 22173 $abc$41255$n5415
.sym 22174 $abc$41255$n4143_1
.sym 22175 soc.cpu.reg_op1[11]
.sym 22178 $abc$41255$n4282_1
.sym 22179 $abc$41255$n2947
.sym 22180 $abc$41255$n4143_1
.sym 22181 soc.cpu.reg_op1[21]
.sym 22184 $abc$41255$n4148_1
.sym 22185 soc.cpu.reg_op1[20]
.sym 22186 $abc$41255$n4147
.sym 22187 soc.cpu.reg_op1[22]
.sym 22190 $abc$41255$n4148_1
.sym 22191 soc.cpu.reg_op1[12]
.sym 22192 $abc$41255$n4147
.sym 22193 soc.cpu.reg_op1[14]
.sym 22196 soc.cpu.reg_op1[11]
.sym 22197 $abc$41255$n5415
.sym 22198 $abc$41255$n2822_1
.sym 22199 soc.cpu.cpu_state[5]
.sym 22202 $abc$41255$n4147
.sym 22203 soc.cpu.reg_op1[30]
.sym 22204 $abc$41255$n4334
.sym 22205 $abc$41255$n2947
.sym 22208 $abc$41255$n4217_1
.sym 22209 $abc$41255$n4218_1
.sym 22210 $false
.sym 22211 $false
.sym 22212 $abc$41255$n3652
.sym 22213 CLK$2$2
.sym 22214 $false
.sym 22215 $abc$41255$n4246
.sym 22216 $abc$41255$n4220_1
.sym 22217 $abc$41255$n4234
.sym 22218 soc.cpu.reg_op2[12]
.sym 22219 soc.cpu.reg_op2[4]
.sym 22220 soc.cpu.reg_op2[11]
.sym 22221 soc.cpu.reg_op2[6]
.sym 22222 soc.cpu.reg_op2[13]
.sym 22289 soc.cpu.cpu_state[2]
.sym 22290 $abc$41255$n4220_1
.sym 22291 $abc$41255$n4221_1
.sym 22292 $abc$41255$n4219
.sym 22295 $abc$41255$n3151
.sym 22296 $abc$41255$n5419
.sym 22297 $abc$41255$n4143_1
.sym 22298 soc.cpu.reg_op1[15]
.sym 22301 soc.cpu.cpu_state[2]
.sym 22302 $abc$41255$n4246
.sym 22303 $abc$41255$n4247_1
.sym 22304 $abc$41255$n4245_1
.sym 22307 soc.cpu.reg_op1[15]
.sym 22308 $abc$41255$n5419
.sym 22309 $abc$41255$n2822_1
.sym 22310 soc.cpu.cpu_state[5]
.sym 22313 soc.cpu.decoded_imm[23]
.sym 22314 $abc$41255$n3711
.sym 22315 $abc$41255$n2936
.sym 22316 $false
.sym 22319 soc.cpu.decoded_imm[2]
.sym 22320 $abc$41255$n3669
.sym 22321 $abc$41255$n2936
.sym 22322 $false
.sym 22325 soc.cpu.decoded_imm[17]
.sym 22326 $abc$41255$n3699
.sym 22327 $abc$41255$n2936
.sym 22328 $false
.sym 22331 soc.cpu.decoded_imm[7]
.sym 22332 $abc$41255$n3679
.sym 22333 $abc$41255$n2936
.sym 22334 $false
.sym 22335 $abc$41255$n3647
.sym 22336 CLK$2$2
.sym 22337 $false
.sym 22338 $abc$41255$n3687
.sym 22339 $abc$41255$n3669
.sym 22340 $abc$41255$n3673
.sym 22341 $abc$41255$n3689
.sym 22342 $abc$41255$n4209_1
.sym 22343 $abc$41255$n3691
.sym 22344 soc.cpu.cpuregs_rs1[12]
.sym 22345 soc.cpu.reg_op2[18]
.sym 22412 soc.cpu.decoded_rs2[4]
.sym 22413 $abc$41255$n3673
.sym 22414 soc.cpu.is_slli_srli_srai
.sym 22415 $false
.sym 22418 $abc$41255$n4148_1
.sym 22419 soc.cpu.reg_op1[10]
.sym 22420 $false
.sym 22421 $false
.sym 22424 soc.cpu.decoded_rs2[2]
.sym 22425 $abc$41255$n3669
.sym 22426 soc.cpu.is_slli_srli_srai
.sym 22427 $false
.sym 22430 soc.cpu.reg_op1[21]
.sym 22431 $abc$41255$n5425
.sym 22432 $abc$41255$n2822_1
.sym 22433 soc.cpu.cpu_state[5]
.sym 22436 $abc$41255$n4147
.sym 22437 soc.cpu.reg_op1[12]
.sym 22438 $abc$41255$n4222
.sym 22439 $abc$41255$n2947
.sym 22442 $abc$41255$n6185
.sym 22443 $abc$41255$n6186
.sym 22444 $abc$41255$n3664
.sym 22445 $abc$41255$n4723
.sym 22448 $abc$41255$n3151
.sym 22449 $abc$41255$n5425
.sym 22450 $abc$41255$n4284_1
.sym 22451 soc.cpu.cpu_state[2]
.sym 22454 $abc$41255$n4280
.sym 22455 $abc$41255$n4281
.sym 22456 $abc$41255$n4283
.sym 22457 $false
.sym 22458 $abc$41255$n3652
.sym 22459 CLK$2$2
.sym 22460 $false
.sym 22461 soc.cpu.cpuregs_rs1[11]
.sym 22462 $abc$41255$n3667_1
.sym 22463 $abc$41255$n4284_1
.sym 22464 $abc$41255$n3647
.sym 22465 $abc$41255$n4253_1
.sym 22466 $abc$41255$n4254_1
.sym 22467 $abc$41255$n4252
.sym 22468 soc.cpu.reg_op2[21]
.sym 22535 soc.cpu.decoded_rs2[1]
.sym 22536 $abc$41255$n3667_1
.sym 22537 soc.cpu.is_slli_srli_srai
.sym 22538 $false
.sym 22541 $abc$41255$n3151
.sym 22542 $abc$41255$n5420
.sym 22543 $abc$41255$n4143_1
.sym 22544 soc.cpu.reg_op1[16]
.sym 22547 soc.cpu.reg_op1[16]
.sym 22548 $abc$41255$n5420
.sym 22549 $abc$41255$n2822_1
.sym 22550 soc.cpu.cpu_state[5]
.sym 22553 soc.cpu.reg_op1[27]
.sym 22554 $abc$41255$n5431
.sym 22555 $abc$41255$n2822_1
.sym 22556 soc.cpu.cpu_state[5]
.sym 22559 $abc$41255$n4148_1
.sym 22560 soc.cpu.reg_op1[26]
.sym 22561 $abc$41255$n4147
.sym 22562 soc.cpu.reg_op1[28]
.sym 22565 $abc$41255$n3151
.sym 22566 $abc$41255$n5431
.sym 22567 $abc$41255$n4321_1
.sym 22568 $abc$41255$n2947
.sym 22571 $abc$41255$n4250_1
.sym 22572 $abc$41255$n4251_1
.sym 22573 $abc$41255$n4252
.sym 22574 $false
.sym 22577 $abc$41255$n4317_1
.sym 22578 $abc$41255$n4318_1
.sym 22579 $abc$41255$n4320_1
.sym 22580 $false
.sym 22581 $abc$41255$n3652
.sym 22582 CLK$2$2
.sym 22583 $false
.sym 22584 $abc$41255$n4318_1
.sym 22585 soc.cpu.cpuregs_rs1[21]
.sym 22586 $abc$41255$n4874
.sym 22587 $abc$41255$n3707
.sym 22588 $abc$41255$n4332
.sym 22589 $abc$41255$n6175
.sym 22590 $abc$41255$n6116
.sym 22658 $abc$41255$n4876
.sym 22659 soc.cpu.latched_rd[4]
.sym 22660 $abc$41255$n4877
.sym 22661 soc.cpu.latched_rd[5]
.sym 22664 $abc$41255$n4868
.sym 22665 soc.cpu.latched_rd[0]
.sym 22666 $abc$41255$n4870
.sym 22667 soc.cpu.latched_rd[1]
.sym 22670 soc.cpu.decoded_rs2[2]
.sym 22671 soc.cpu.decoded_rs2[3]
.sym 22672 soc.cpu.decoded_rs2[4]
.sym 22673 soc.cpu.decoded_rs2[5]
.sym 22676 soc.cpu.decoded_rs2[0]
.sym 22677 soc.cpu.decoded_rs2[1]
.sym 22678 $abc$41255$n3665_1
.sym 22679 $false
.sym 22682 $abc$41255$n3256
.sym 22683 $abc$41255$n3268
.sym 22684 $abc$41255$n3289
.sym 22685 $false
.sym 22688 $abc$41255$n4874
.sym 22689 soc.cpu.latched_rd[3]
.sym 22690 soc.cpu.latched_rd[2]
.sym 22691 $abc$41255$n4872
.sym 22694 soc.cpu.cpuregs.wen
.sym 22695 $false
.sym 22696 $false
.sym 22697 $false
.sym 22704 $true
.sym 22705 CLK$2$2
.sym 22706 $abc$41255$n4002
.sym 22707 $abc$41255$n4921
.sym 22708 soc.cpu.reg_pc[4]
.sym 22709 soc.cpu.reg_pc[21]
.sym 22710 soc.cpu.reg_pc[7]
.sym 22711 soc.cpu.reg_pc[16]
.sym 22712 soc.cpu.reg_pc[8]
.sym 22713 soc.cpu.reg_pc[13]
.sym 22714 soc.cpu.reg_pc[11]
.sym 22787 $abc$41255$n2556
.sym 22788 $abc$41255$n2764
.sym 22789 $abc$41255$n2775
.sym 22790 $abc$41255$n2796
.sym 22793 $abc$41255$n4882
.sym 22794 soc.cpu.latched_rd[1]
.sym 22795 $false
.sym 22796 $false
.sym 22799 $abc$41255$n4884
.sym 22800 soc.cpu.latched_rd[2]
.sym 22801 $abc$41255$n4888
.sym 22802 soc.cpu.latched_rd[4]
.sym 22805 $abc$41255$n4880
.sym 22806 soc.cpu.latched_rd[0]
.sym 22807 $false
.sym 22808 $false
.sym 22811 $abc$41255$n4886
.sym 22812 soc.cpu.latched_rd[3]
.sym 22813 $abc$41255$n4895
.sym 22814 soc.cpu.latched_rd[5]
.sym 22823 soc.cpu.cpuregs.wen
.sym 22824 $false
.sym 22825 $false
.sym 22826 $false
.sym 22827 $true
.sym 22828 CLK$2$2
.sym 22829 $abc$41255$n169
.sym 22830 $abc$41255$n3701
.sym 22831 $abc$41255$n4912
.sym 22832 soc.cpu.reg_pc[22]
.sym 22833 soc.cpu.reg_pc[9]
.sym 22834 soc.cpu.reg_pc[10]
.sym 22835 soc.cpu.reg_next_pc[13]
.sym 22836 soc.cpu.reg_next_pc[6]
.sym 22837 soc.cpu.reg_next_pc[4]
.sym 22904 $abc$41255$n5848
.sym 22905 $abc$41255$n4722
.sym 22906 $abc$41255$n3629
.sym 22907 $abc$41255$n4727
.sym 22910 $abc$41255$n4735
.sym 22911 $abc$41255$n4736
.sym 22912 $abc$41255$n3664
.sym 22913 $abc$41255$n4723
.sym 22916 $abc$41255$n5630
.sym 22917 $abc$41255$n5631
.sym 22918 $abc$41255$n3664
.sym 22919 $abc$41255$n4723
.sym 22922 $abc$41255$n4722
.sym 22923 $abc$41255$n4721
.sym 22924 $abc$41255$n3664
.sym 22925 $abc$41255$n4723
.sym 22928 $abc$41255$n4740
.sym 22929 $abc$41255$n4733
.sym 22930 $abc$41255$n3664
.sym 22931 $abc$41255$n4723
.sym 22934 $abc$41255$n4742
.sym 22935 $abc$41255$n4743
.sym 22936 $abc$41255$n3664
.sym 22937 $abc$41255$n4723
.sym 22940 $abc$41255$n7415
.sym 22941 $abc$41255$n6574
.sym 22942 $abc$41255$n3664
.sym 22943 $abc$41255$n4723
.sym 22946 $abc$41255$n6191
.sym 22947 $abc$41255$n5631
.sym 22948 $abc$41255$n3629
.sym 22949 $abc$41255$n4727
.sym 22953 $abc$41255$n3555
.sym 22954 $abc$41255$n4957
.sym 22955 $abc$41255$n3539
.sym 22956 $abc$41255$n4897
.sym 22957 $abc$41255$n4954
.sym 22958 $abc$41255$n3519
.sym 22959 soc.cpu.decoded_imm[31]
.sym 22960 soc.cpu.decoded_imm[22]
.sym 23027 $abc$41255$n3497
.sym 23028 $abc$41255$n5062
.sym 23029 $abc$41255$n3484
.sym 23030 $abc$41255$n4921
.sym 23033 $abc$41255$n3497
.sym 23034 $abc$41255$n5068
.sym 23035 $abc$41255$n3484
.sym 23036 $abc$41255$n4939
.sym 23039 $abc$41255$n3497
.sym 23040 $abc$41255$n5065
.sym 23041 $abc$41255$n3484
.sym 23042 $abc$41255$n4930
.sym 23045 $abc$41255$n3497
.sym 23046 $abc$41255$n5060
.sym 23047 $abc$41255$n3484
.sym 23048 $abc$41255$n4915
.sym 23051 $abc$41255$n3497
.sym 23052 $abc$41255$n5064
.sym 23053 $abc$41255$n3484
.sym 23054 $abc$41255$n4927
.sym 23063 $abc$41255$n3006
.sym 23064 $abc$41255$n5126
.sym 23065 $abc$41255$n3535
.sym 23066 $false
.sym 23069 $abc$41255$n3006
.sym 23070 $abc$41255$n5128
.sym 23071 $abc$41255$n3543
.sym 23072 $false
.sym 23073 $abc$41255$n3589$2
.sym 23074 CLK$2$2
.sym 23075 $abc$41255$n7$2
.sym 23076 $abc$41255$n3531
.sym 23077 $abc$41255$n3567
.sym 23078 $abc$41255$n3523
.sym 23079 soc.cpu.reg_next_pc[5]
.sym 23080 soc.cpu.reg_next_pc[16]
.sym 23081 soc.cpu.reg_pc[29]
.sym 23082 soc.cpu.reg_pc[19]
.sym 23083 soc.cpu.reg_next_pc[7]
.sym 23112 $true
.sym 23149 $abc$41255$n4903$2
.sym 23150 $false
.sym 23151 $abc$41255$n4903
.sym 23152 $false
.sym 23153 $false
.sym 23155 $auto$alumacc.cc:474:replace_alu$6561.C[4]
.sym 23157 $false
.sym 23158 $abc$41255$n4906
.sym 23161 $auto$alumacc.cc:474:replace_alu$6561.C[5]
.sym 23162 $false
.sym 23163 $false
.sym 23164 $abc$41255$n4909
.sym 23165 $auto$alumacc.cc:474:replace_alu$6561.C[4]
.sym 23167 $auto$alumacc.cc:474:replace_alu$6561.C[6]
.sym 23168 $false
.sym 23169 $false
.sym 23170 $abc$41255$n4912
.sym 23171 $auto$alumacc.cc:474:replace_alu$6561.C[5]
.sym 23173 $auto$alumacc.cc:474:replace_alu$6561.C[7]
.sym 23174 $false
.sym 23175 $false
.sym 23176 $abc$41255$n4915
.sym 23177 $auto$alumacc.cc:474:replace_alu$6561.C[6]
.sym 23179 $auto$alumacc.cc:474:replace_alu$6561.C[8]
.sym 23180 $false
.sym 23181 $false
.sym 23182 $abc$41255$n4918
.sym 23183 $auto$alumacc.cc:474:replace_alu$6561.C[7]
.sym 23185 $auto$alumacc.cc:474:replace_alu$6561.C[9]
.sym 23186 $false
.sym 23187 $false
.sym 23188 $abc$41255$n4921
.sym 23189 $auto$alumacc.cc:474:replace_alu$6561.C[8]
.sym 23191 $auto$alumacc.cc:474:replace_alu$6561.C[10]
.sym 23192 $false
.sym 23193 $false
.sym 23194 $abc$41255$n4924
.sym 23195 $auto$alumacc.cc:474:replace_alu$6561.C[9]
.sym 23199 $abc$41255$n3595
.sym 23200 $abc$41255$n3046
.sym 23201 $abc$41255$n2992
.sym 23202 $abc$41255$n3563
.sym 23203 $abc$41255$n3571_1
.sym 23204 soc.cpu.reg_next_pc[23]
.sym 23205 soc.cpu.reg_next_pc[15]
.sym 23206 soc.cpu.reg_next_pc[17]
.sym 23235 $auto$alumacc.cc:474:replace_alu$6561.C[10]
.sym 23272 $auto$alumacc.cc:474:replace_alu$6561.C[11]
.sym 23273 $false
.sym 23274 $false
.sym 23275 $abc$41255$n4927
.sym 23276 $auto$alumacc.cc:474:replace_alu$6561.C[10]
.sym 23278 $auto$alumacc.cc:474:replace_alu$6561.C[12]
.sym 23279 $false
.sym 23280 $false
.sym 23281 $abc$41255$n4930
.sym 23282 $auto$alumacc.cc:474:replace_alu$6561.C[11]
.sym 23284 $auto$alumacc.cc:474:replace_alu$6561.C[13]
.sym 23285 $false
.sym 23286 $false
.sym 23287 $abc$41255$n4933
.sym 23288 $auto$alumacc.cc:474:replace_alu$6561.C[12]
.sym 23290 $auto$alumacc.cc:474:replace_alu$6561.C[14]
.sym 23291 $false
.sym 23292 $false
.sym 23293 $abc$41255$n4936
.sym 23294 $auto$alumacc.cc:474:replace_alu$6561.C[13]
.sym 23296 $auto$alumacc.cc:474:replace_alu$6561.C[15]
.sym 23297 $false
.sym 23298 $false
.sym 23299 $abc$41255$n4939
.sym 23300 $auto$alumacc.cc:474:replace_alu$6561.C[14]
.sym 23302 $auto$alumacc.cc:474:replace_alu$6561.C[16]
.sym 23303 $false
.sym 23304 $false
.sym 23305 $abc$41255$n4942
.sym 23306 $auto$alumacc.cc:474:replace_alu$6561.C[15]
.sym 23308 $auto$alumacc.cc:474:replace_alu$6561.C[17]
.sym 23309 $false
.sym 23310 $false
.sym 23311 $abc$41255$n4945
.sym 23312 $auto$alumacc.cc:474:replace_alu$6561.C[16]
.sym 23314 $auto$alumacc.cc:474:replace_alu$6561.C[18]
.sym 23315 $false
.sym 23316 $false
.sym 23317 $abc$41255$n4948
.sym 23318 $auto$alumacc.cc:474:replace_alu$6561.C[17]
.sym 23322 $abc$41255$n3591
.sym 23323 $abc$41255$n3579_1
.sym 23324 $abc$41255$n3603_1
.sym 23325 soc.cpu.reg_next_pc[27]
.sym 23326 soc.cpu.reg_next_pc[22]
.sym 23327 soc.cpu.reg_next_pc[25]
.sym 23328 soc.cpu.reg_next_pc[19]
.sym 23329 soc.cpu.reg_next_pc[29]
.sym 23358 $auto$alumacc.cc:474:replace_alu$6561.C[18]
.sym 23395 $auto$alumacc.cc:474:replace_alu$6561.C[19]
.sym 23396 $false
.sym 23397 $false
.sym 23398 $abc$41255$n4951
.sym 23399 $auto$alumacc.cc:474:replace_alu$6561.C[18]
.sym 23401 $auto$alumacc.cc:474:replace_alu$6561.C[20]
.sym 23402 $false
.sym 23403 $false
.sym 23404 $abc$41255$n4954
.sym 23405 $auto$alumacc.cc:474:replace_alu$6561.C[19]
.sym 23407 $auto$alumacc.cc:474:replace_alu$6561.C[21]
.sym 23408 $false
.sym 23409 $false
.sym 23410 $abc$41255$n4957
.sym 23411 $auto$alumacc.cc:474:replace_alu$6561.C[20]
.sym 23413 $auto$alumacc.cc:474:replace_alu$6561.C[22]
.sym 23414 $false
.sym 23415 $false
.sym 23416 $abc$41255$n4960
.sym 23417 $auto$alumacc.cc:474:replace_alu$6561.C[21]
.sym 23419 $auto$alumacc.cc:474:replace_alu$6561.C[23]
.sym 23420 $false
.sym 23421 $false
.sym 23422 $abc$41255$n4963
.sym 23423 $auto$alumacc.cc:474:replace_alu$6561.C[22]
.sym 23425 $auto$alumacc.cc:474:replace_alu$6561.C[24]
.sym 23426 $false
.sym 23427 $false
.sym 23428 $abc$41255$n4966
.sym 23429 $auto$alumacc.cc:474:replace_alu$6561.C[23]
.sym 23431 $auto$alumacc.cc:474:replace_alu$6561.C[25]
.sym 23432 $false
.sym 23433 $false
.sym 23434 $abc$41255$n4969
.sym 23435 $auto$alumacc.cc:474:replace_alu$6561.C[24]
.sym 23437 $auto$alumacc.cc:474:replace_alu$6561.C[26]
.sym 23438 $false
.sym 23439 $false
.sym 23440 $abc$41255$n4972
.sym 23441 $auto$alumacc.cc:474:replace_alu$6561.C[25]
.sym 23445 $abc$41255$n3619
.sym 23446 $abc$41255$n3615
.sym 23447 $abc$41255$n3587
.sym 23448 $abc$41255$n3623
.sym 23449 $abc$41255$n3611
.sym 23450 soc.cpu.decoded_imm[20]
.sym 23451 soc.cpu.decoded_imm[6]
.sym 23452 soc.cpu.decoded_imm[4]
.sym 23481 $auto$alumacc.cc:474:replace_alu$6561.C[26]
.sym 23518 $auto$alumacc.cc:474:replace_alu$6561.C[27]
.sym 23519 $false
.sym 23520 $false
.sym 23521 $abc$41255$n4975
.sym 23522 $auto$alumacc.cc:474:replace_alu$6561.C[26]
.sym 23524 $auto$alumacc.cc:474:replace_alu$6561.C[28]
.sym 23525 $false
.sym 23526 $false
.sym 23527 $abc$41255$n4978
.sym 23528 $auto$alumacc.cc:474:replace_alu$6561.C[27]
.sym 23530 $auto$alumacc.cc:474:replace_alu$6561.C[29]
.sym 23531 $false
.sym 23532 $false
.sym 23533 $abc$41255$n4981
.sym 23534 $auto$alumacc.cc:474:replace_alu$6561.C[28]
.sym 23536 $auto$alumacc.cc:474:replace_alu$6561.C[30]
.sym 23537 $false
.sym 23538 $false
.sym 23539 $abc$41255$n4984
.sym 23540 $auto$alumacc.cc:474:replace_alu$6561.C[29]
.sym 23542 $auto$alumacc.cc:474:replace_alu$6561.C[31]
.sym 23543 $false
.sym 23544 $false
.sym 23545 $abc$41255$n4987
.sym 23546 $auto$alumacc.cc:474:replace_alu$6561.C[30]
.sym 23549 $false
.sym 23550 $false
.sym 23551 $abc$41255$n4990
.sym 23552 $auto$alumacc.cc:474:replace_alu$6561.C[31]
.sym 23555 $abc$41255$n3497
.sym 23556 $abc$41255$n5078
.sym 23557 $abc$41255$n3484
.sym 23558 $abc$41255$n4969
.sym 23561 $abc$41255$n3497
.sym 23562 $abc$41255$n5080
.sym 23563 $abc$41255$n3484
.sym 23564 $abc$41255$n4975
.sym 23568 soc.cpu.decoded_imm_uj[3]
.sym 23569 soc.cpu.decoded_imm_uj[11]
.sym 23570 soc.cpu.decoded_imm_uj[25]
.sym 23571 soc.cpu.decoded_imm_uj[29]
.sym 23572 soc.cpu.decoded_imm_uj[26]
.sym 23573 soc.cpu.decoded_imm_uj[20]
.sym 23574 soc.cpu.decoded_imm_uj[5]
.sym 23575 soc.cpu.decoded_imm_uj[6]
.sym 23642 soc.cpu.mem_rdata_q[8]
.sym 23643 $abc$41255$n3827
.sym 23644 $abc$41255$n2562
.sym 23645 $false
.sym 23648 $abc$41255$n4682
.sym 23649 soc.cpu.mem_rdata_latched[18]
.sym 23650 soc.cpu.decoded_rs1[3]
.sym 23651 $abc$41255$n3579$2
.sym 23654 soc.cpu.mem_rdata_q[9]
.sym 23655 $abc$41255$n3836
.sym 23656 $abc$41255$n2562
.sym 23657 $false
.sym 23660 $abc$41255$n5144_1
.sym 23661 soc.cpu.decoded_rs1[5]
.sym 23662 $abc$41255$n3579$2
.sym 23663 $false
.sym 23666 soc.cpu.mem_rdata_latched[9]
.sym 23667 $false
.sym 23668 $false
.sym 23669 $false
.sym 23672 $abc$41255$n4895
.sym 23673 $false
.sym 23674 $false
.sym 23675 $false
.sym 23678 soc.cpu.mem_rdata_latched[8]
.sym 23679 $false
.sym 23680 $false
.sym 23681 $false
.sym 23684 $abc$41255$n4886
.sym 23685 $false
.sym 23686 $false
.sym 23687 $false
.sym 23688 $true
.sym 23689 CLK$2$2
.sym 23690 $false
.sym 23691 $abc$41255$n3071
.sym 23692 soc.cpu.mem_rdata_latched[18]
.sym 23693 soc.cpu.decoded_imm_uj[30]
.sym 23695 soc.cpu.decoded_rd[2]
.sym 23696 soc.cpu.decoded_imm_uj[18]
.sym 23697 soc.cpu.decoded_imm_uj[22]
.sym 23698 soc.cpu.decoded_rd[1]
.sym 23777 soc.cpu.mem_rdata_latched[18]
.sym 23778 $false
.sym 23779 $false
.sym 23780 $false
.sym 23811 $true
.sym 23812 CLK$2$2
.sym 23813 $false
.sym 23819 soc.cpu.decoded_imm[18]
.sym 24477 LED$2
.sym 24658 $abc$41255$n3918
.sym 24659 $abc$41255$n3921
.sym 24660 $abc$41255$n3924
.sym 24661 $abc$41255$n3922
.sym 24663 $abc$41255$n3925
.sym 24729 $true
.sym 24766 $abc$41255$n3928$2
.sym 24767 $false
.sym 24768 $abc$41255$n3928
.sym 24769 $false
.sym 24770 $false
.sym 24772 $auto$alumacc.cc:474:replace_alu$6495.C[2]
.sym 24774 $false
.sym 24775 $abc$41255$n3927
.sym 24778 $auto$alumacc.cc:474:replace_alu$6495.C[3]
.sym 24780 $false
.sym 24781 $abc$41255$n3925
.sym 24784 $auto$alumacc.cc:474:replace_alu$6495.C[4]
.sym 24786 $false
.sym 24787 $abc$41255$n3924
.sym 24790 $auto$alumacc.cc:474:replace_alu$6495.C[5]
.sym 24792 $false
.sym 24793 $abc$41255$n3922
.sym 24796 $auto$alumacc.cc:474:replace_alu$6495.C[6]
.sym 24798 $false
.sym 24799 $abc$41255$n3921
.sym 24802 $auto$alumacc.cc:474:replace_alu$6495.C[7]
.sym 24804 $false
.sym 24805 $abc$41255$n3919
.sym 24808 $auto$alumacc.cc:474:replace_alu$6495.C[8]
.sym 24810 $false
.sym 24811 $abc$41255$n3918
.sym 24816 $abc$41255$n7691
.sym 24817 $abc$41255$n7690
.sym 24818 $abc$41255$n3916
.sym 24820 $abc$41255$n3913
.sym 24852 $auto$alumacc.cc:474:replace_alu$6495.C[8]
.sym 24889 $auto$alumacc.cc:474:replace_alu$6495.C[9]
.sym 24891 $false
.sym 24892 $abc$41255$n3916
.sym 24895 $auto$alumacc.cc:474:replace_alu$6495.C[10]
.sym 24897 $false
.sym 24898 $abc$41255$n3915
.sym 24901 $auto$alumacc.cc:474:replace_alu$6495.C[11]
.sym 24903 $false
.sym 24904 $abc$41255$n3913
.sym 24907 $auto$alumacc.cc:474:replace_alu$6495.C[12]
.sym 24909 $true$2
.sym 24910 $abc$41255$n7689
.sym 24913 $auto$alumacc.cc:474:replace_alu$6495.C[13]
.sym 24915 $true$2
.sym 24916 $abc$41255$n7690
.sym 24919 $auto$alumacc.cc:474:replace_alu$6495.C[14]
.sym 24921 $true$2
.sym 24922 $abc$41255$n7691
.sym 24925 $auto$alumacc.cc:474:replace_alu$6495.C[15]
.sym 24927 $false
.sym 24928 $abc$41255$n3907
.sym 24931 $auto$alumacc.cc:474:replace_alu$6495.C[16]
.sym 24933 $false
.sym 24934 $abc$41255$n3906
.sym 24945 $abc$41255$n2669
.sym 24946 $abc$41255$n3824_1
.sym 24975 $auto$alumacc.cc:474:replace_alu$6495.C[16]
.sym 25012 $auto$alumacc.cc:474:replace_alu$6495.C[17]
.sym 25014 $false
.sym 25015 $abc$41255$n3904
.sym 25018 $auto$alumacc.cc:474:replace_alu$6495.C[18]
.sym 25020 $false
.sym 25021 $abc$41255$n3903
.sym 25024 $auto$alumacc.cc:474:replace_alu$6495.C[19]
.sym 25026 $false
.sym 25027 $abc$41255$n3901
.sym 25030 $auto$alumacc.cc:474:replace_alu$6495.C[20]
.sym 25032 $false
.sym 25033 $abc$41255$n3900
.sym 25036 $auto$alumacc.cc:474:replace_alu$6495.C[21]
.sym 25038 $false
.sym 25039 $abc$41255$n3898
.sym 25042 $auto$alumacc.cc:474:replace_alu$6495.C[22]
.sym 25044 $false
.sym 25045 $abc$41255$n3897
.sym 25048 $auto$alumacc.cc:474:replace_alu$6495.C[23]
.sym 25050 $false
.sym 25051 $abc$41255$n3895
.sym 25054 $auto$alumacc.cc:474:replace_alu$6495.C[24]
.sym 25056 $false
.sym 25057 $abc$41255$n3894
.sym 25063 $abc$41255$n2639
.sym 25064 $abc$41255$n3906
.sym 25065 $abc$41255$n3907
.sym 25066 $abc$41255$n3891
.sym 25068 $abc$41255$n3885
.sym 25098 $auto$alumacc.cc:474:replace_alu$6495.C[24]
.sym 25135 $auto$alumacc.cc:474:replace_alu$6495.C[25]
.sym 25137 $false
.sym 25138 $abc$41255$n3892
.sym 25141 $auto$alumacc.cc:474:replace_alu$6495.C[26]
.sym 25143 $false
.sym 25144 $abc$41255$n3891
.sym 25147 $auto$alumacc.cc:474:replace_alu$6495.C[27]
.sym 25149 $false
.sym 25150 $abc$41255$n3889
.sym 25153 $auto$alumacc.cc:474:replace_alu$6495.C[28]
.sym 25155 $false
.sym 25156 $abc$41255$n3888
.sym 25159 $auto$alumacc.cc:474:replace_alu$6495.C[29]
.sym 25161 $false
.sym 25162 $abc$41255$n3886
.sym 25165 $auto$alumacc.cc:474:replace_alu$6495.C[30]
.sym 25167 $false
.sym 25168 $abc$41255$n3885
.sym 25171 $auto$alumacc.cc:474:replace_alu$6495.C[31]
.sym 25173 $false
.sym 25174 $abc$41255$n3883
.sym 25177 $abc$41255$n7502$2
.sym 25179 $false
.sym 25180 $abc$41255$n3882
.sym 25185 $abc$41255$n4781
.sym 25186 $abc$41255$n7508
.sym 25188 $abc$41255$n3823
.sym 25189 $abc$41255$n2668
.sym 25262 $abc$41255$n7502$2
.sym 25265 gpio_peripheral.gpio_buttons[0]
.sym 25266 $false
.sym 25267 $false
.sym 25268 $false
.sym 25305 $abc$41255$n3847
.sym 25306 CLK$2$2
.sym 25307 $false
.sym 25309 $abc$41255$n3894
.sym 25310 $abc$41255$n2642
.sym 25312 $abc$41255$n2612
.sym 25313 $abc$41255$n4419
.sym 25314 $abc$41255$n3889
.sym 25412 soc.cpu.mem_addr[30]
.sym 25413 $false
.sym 25414 $false
.sym 25415 $false
.sym 25418 soc.cpu.mem_addr[28]
.sym 25419 $false
.sym 25420 $false
.sym 25421 $false
.sym 25431 $abc$41255$n3897
.sym 25432 $abc$41255$n7531
.sym 25434 $abc$41255$n2652
.sym 25438 $abc$41255$n2641
.sym 25517 soc.cpu.mem_addr[22]
.sym 25518 $false
.sym 25519 $false
.sym 25520 $false
.sym 25523 soc.cpu.mem_addr[31]
.sym 25524 $false
.sym 25525 $false
.sym 25526 $false
.sym 25555 $abc$41255$n3022
.sym 25556 $abc$41255$n7551
.sym 25561 $abc$41255$n3021
.sym 25677 $abc$41255$n2514
.sym 25678 $abc$41255$n2667
.sym 25679 $abc$41255$n2666
.sym 25680 $abc$41255$n4594
.sym 25681 $abc$41255$n2613
.sym 25684 $abc$41255$n7564
.sym 25751 soc.simpleuart.recv_state[2]
.sym 25752 soc.simpleuart.recv_state[0]
.sym 25753 soc.simpleuart.recv_state[3]
.sym 25754 soc.simpleuart.recv_state[1]
.sym 25763 soc.cpu.reg_op1[5]
.sym 25764 $false
.sym 25765 $false
.sym 25766 $false
.sym 25769 soc.cpu.reg_op1[6]
.sym 25770 $false
.sym 25771 $false
.sym 25772 $false
.sym 25775 soc.cpu.reg_op1[3]
.sym 25776 $false
.sym 25777 $false
.sym 25778 $false
.sym 25781 soc.simpleuart.recv_state[1]
.sym 25782 soc.simpleuart.recv_state[2]
.sym 25783 soc.simpleuart.recv_state[3]
.sym 25784 $false
.sym 25787 $abc$41255$n3169
.sym 25788 $abc$41255$n7051
.sym 25789 $false
.sym 25790 $false
.sym 25793 $abc$41255$n3170
.sym 25794 $abc$41255$n7053
.sym 25795 $abc$41255$n3667
.sym 25796 $abc$41255$n3167
.sym 25797 $abc$41255$n3665
.sym 25798 CLK$2$2
.sym 25799 $abc$41255$n7$2
.sym 25800 soc.cpu.mem_addr[29]
.sym 25801 soc.cpu.mem_addr[15]
.sym 25804 soc.cpu.mem_addr[30]
.sym 25805 soc.cpu.mem_addr[28]
.sym 25880 $abc$41255$n3167
.sym 25881 $abc$41255$n3170
.sym 25882 $false
.sym 25883 $false
.sym 25923 $abc$41255$n4290
.sym 25924 $abc$41255$n2665
.sym 25925 $abc$41255$n4326
.sym 25926 $abc$41255$n4195
.sym 25927 $abc$41255$n4323
.sym 25928 $abc$41255$n4325_1
.sym 25929 soc.cpu.reg_op1[22]
.sym 25930 soc.cpu.reg_op1[28]
.sym 25997 $abc$41255$n3151
.sym 25998 $abc$41255$n5428
.sym 25999 $abc$41255$n4143_1
.sym 26000 soc.cpu.reg_op1[24]
.sym 26003 $abc$41255$n4148_1
.sym 26004 soc.cpu.reg_op1[23]
.sym 26005 $false
.sym 26006 $false
.sym 26009 $abc$41255$n4147
.sym 26010 soc.cpu.reg_op1[25]
.sym 26011 $abc$41255$n4303_1
.sym 26012 $abc$41255$n2947
.sym 26015 soc.cpu.reg_op1[23]
.sym 26016 $false
.sym 26017 $false
.sym 26018 $false
.sym 26021 soc.cpu.reg_op1[24]
.sym 26022 $abc$41255$n5428
.sym 26023 $abc$41255$n2822_1
.sym 26024 soc.cpu.cpu_state[5]
.sym 26027 soc.cpu.reg_op1[17]
.sym 26028 $false
.sym 26029 $false
.sym 26030 $false
.sym 26033 soc.cpu.cpu_state[2]
.sym 26034 $abc$41255$n4301_1
.sym 26035 $abc$41255$n4302
.sym 26036 $abc$41255$n4300_1
.sym 26039 $abc$41255$n4298_1
.sym 26040 $abc$41255$n4299_1
.sym 26041 $false
.sym 26042 $false
.sym 26043 $abc$41255$n3652
.sym 26044 CLK$2$2
.sym 26045 $false
.sym 26046 $abc$41255$n4194
.sym 26047 $abc$41255$n4215_1
.sym 26048 $abc$41255$n4779
.sym 26049 $abc$41255$n4193
.sym 26050 $abc$41255$n4192
.sym 26051 $abc$41255$n4212_1
.sym 26052 soc.cpu.reg_op1[7]
.sym 26053 soc.cpu.reg_op1[10]
.sym 26120 $abc$41255$n4148_1
.sym 26121 soc.cpu.reg_op1[4]
.sym 26122 $false
.sym 26123 $false
.sym 26126 soc.cpu.reg_op1[24]
.sym 26127 $false
.sym 26128 $false
.sym 26129 $false
.sym 26132 soc.cpu.reg_op1[5]
.sym 26133 $abc$41255$n5409
.sym 26134 $abc$41255$n2822_1
.sym 26135 soc.cpu.cpu_state[5]
.sym 26138 soc.cpu.cpu_state[2]
.sym 26139 $abc$41255$n4181_1
.sym 26140 $abc$41255$n4182_1
.sym 26141 $abc$41255$n4180
.sym 26144 soc.cpu.reg_op1[25]
.sym 26145 $false
.sym 26146 $false
.sym 26147 $false
.sym 26150 $abc$41255$n3151
.sym 26151 $abc$41255$n5409
.sym 26152 $abc$41255$n4143_1
.sym 26153 soc.cpu.reg_op1[5]
.sym 26156 $abc$41255$n4147
.sym 26157 soc.cpu.reg_op1[6]
.sym 26158 $abc$41255$n4183
.sym 26159 $abc$41255$n2947
.sym 26162 $abc$41255$n4178_1
.sym 26163 $abc$41255$n4179_1
.sym 26164 $false
.sym 26165 $false
.sym 26166 $abc$41255$n3652
.sym 26167 CLK$2$2
.sym 26168 $false
.sym 26169 $abc$41255$n4199
.sym 26170 $abc$41255$n4274_1
.sym 26171 $abc$41255$n4196
.sym 26172 $abc$41255$n4200
.sym 26173 $abc$41255$n4198
.sym 26174 $abc$41255$n4275_1
.sym 26175 $abc$41255$n4201
.sym 26176 soc.cpu.reg_op1[20]
.sym 26243 soc.cpu.reg_op1[29]
.sym 26244 $abc$41255$n5433
.sym 26245 $abc$41255$n2822_1
.sym 26246 soc.cpu.cpu_state[5]
.sym 26249 $abc$41255$n3151
.sym 26250 $abc$41255$n5433
.sym 26251 $abc$41255$n4143_1
.sym 26252 soc.cpu.reg_op1[29]
.sym 26255 $abc$41255$n3151
.sym 26256 $abc$41255$n5417
.sym 26257 $abc$41255$n4233_1
.sym 26258 $abc$41255$n2947
.sym 26261 soc.cpu.cpu_state[2]
.sym 26262 $abc$41255$n4332
.sym 26263 $abc$41255$n4333
.sym 26264 $abc$41255$n4331
.sym 26267 soc.cpu.reg_op1[13]
.sym 26268 $abc$41255$n4143_1
.sym 26269 $abc$41255$n4231
.sym 26270 $abc$41255$n4232_1
.sym 26273 soc.cpu.reg_op1[13]
.sym 26274 $abc$41255$n5417
.sym 26275 $abc$41255$n2822_1
.sym 26276 soc.cpu.cpu_state[5]
.sym 26279 $abc$41255$n4329_1
.sym 26280 $abc$41255$n4330
.sym 26281 $false
.sym 26282 $false
.sym 26285 $abc$41255$n4234
.sym 26286 soc.cpu.cpu_state[2]
.sym 26287 $abc$41255$n4230_1
.sym 26288 $false
.sym 26289 $abc$41255$n3652
.sym 26290 CLK$2$2
.sym 26291 $false
.sym 26292 soc.cpu.reg_op2[9]
.sym 26293 soc.cpu.reg_op2[29]
.sym 26294 soc.cpu.reg_op2[27]
.sym 26295 soc.cpu.reg_op2[5]
.sym 26296 soc.cpu.reg_op2[0]
.sym 26297 soc.cpu.reg_op2[8]
.sym 26298 soc.cpu.reg_op2[15]
.sym 26299 soc.cpu.reg_op2[10]
.sym 26366 soc.cpu.instr_lui
.sym 26367 soc.cpu.reg_pc[15]
.sym 26368 soc.cpu.cpuregs_rs1[15]
.sym 26369 soc.cpu.is_lui_auipc_jal
.sym 26372 soc.cpu.instr_lui
.sym 26373 soc.cpu.reg_pc[11]
.sym 26374 soc.cpu.cpuregs_rs1[11]
.sym 26375 soc.cpu.is_lui_auipc_jal
.sym 26378 soc.cpu.instr_lui
.sym 26379 soc.cpu.reg_pc[13]
.sym 26380 soc.cpu.cpuregs_rs1[13]
.sym 26381 soc.cpu.is_lui_auipc_jal
.sym 26384 soc.cpu.decoded_imm[12]
.sym 26385 $abc$41255$n3689
.sym 26386 $abc$41255$n2936
.sym 26387 $false
.sym 26390 soc.cpu.decoded_imm[4]
.sym 26391 $abc$41255$n3673
.sym 26392 $abc$41255$n2936
.sym 26393 $false
.sym 26396 soc.cpu.decoded_imm[11]
.sym 26397 $abc$41255$n3687
.sym 26398 $abc$41255$n2936
.sym 26399 $false
.sym 26402 soc.cpu.decoded_imm[6]
.sym 26403 $abc$41255$n3677_1
.sym 26404 $abc$41255$n2936
.sym 26405 $false
.sym 26408 soc.cpu.decoded_imm[13]
.sym 26409 $abc$41255$n3691
.sym 26410 $abc$41255$n2936
.sym 26411 $false
.sym 26412 $abc$41255$n3647
.sym 26413 CLK$2$2
.sym 26414 $false
.sym 26415 $abc$41255$n3869_1
.sym 26416 $abc$41255$n3683
.sym 26417 $abc$41255$n3693
.sym 26418 $abc$41255$n3677_1
.sym 26419 soc.cpu.cpuregs_rs1[7]
.sym 26420 $abc$41255$n3685_1
.sym 26421 $abc$41255$n3663
.sym 26422 soc.cpu.mem_addr[5]
.sym 26489 $abc$41255$n6506
.sym 26490 $abc$41255$n5653
.sym 26491 $abc$41255$n3664
.sym 26492 $abc$41255$n4723
.sym 26495 $abc$41255$n6179
.sym 26496 $abc$41255$n6180
.sym 26497 $abc$41255$n3664
.sym 26498 $abc$41255$n4723
.sym 26501 $abc$41255$n6176
.sym 26502 $abc$41255$n6175
.sym 26503 $abc$41255$n3664
.sym 26504 $abc$41255$n4723
.sym 26507 $abc$41255$n6507
.sym 26508 $abc$41255$n5739
.sym 26509 $abc$41255$n3664
.sym 26510 $abc$41255$n4723
.sym 26513 soc.cpu.instr_lui
.sym 26514 soc.cpu.reg_pc[9]
.sym 26515 soc.cpu.cpuregs_rs1[9]
.sym 26516 soc.cpu.is_lui_auipc_jal
.sym 26519 $abc$41255$n6508
.sym 26520 $abc$41255$n6509
.sym 26521 $abc$41255$n3664
.sym 26522 $abc$41255$n4723
.sym 26525 $abc$41255$n5738
.sym 26526 $abc$41255$n5739
.sym 26527 $abc$41255$n3629
.sym 26528 $abc$41255$n4727
.sym 26531 soc.cpu.decoded_imm[18]
.sym 26532 $abc$41255$n3701
.sym 26533 $abc$41255$n2936
.sym 26534 $false
.sym 26535 $abc$41255$n3647
.sym 26536 CLK$2$2
.sym 26537 $false
.sym 26538 soc.cpu.cpuregs_rs1[2]
.sym 26539 soc.cpu.cpuregs_rs1[9]
.sym 26540 soc.cpu.cpuregs_rs1[14]
.sym 26541 soc.cpu.cpuregs_rs1[15]
.sym 26542 $abc$41255$n3681
.sym 26543 $abc$41255$n3675_1
.sym 26544 $abc$41255$n3695
.sym 26545 $abc$41255$n6515
.sym 26612 $abc$41255$n5652
.sym 26613 $abc$41255$n5653
.sym 26614 $abc$41255$n3629
.sym 26615 $abc$41255$n4727
.sym 26618 $abc$41255$n6181
.sym 26619 $abc$41255$n5846
.sym 26620 $abc$41255$n3664
.sym 26621 $abc$41255$n4723
.sym 26624 soc.cpu.instr_lui
.sym 26625 soc.cpu.reg_pc[21]
.sym 26626 soc.cpu.cpuregs_rs1[21]
.sym 26627 soc.cpu.is_lui_auipc_jal
.sym 26630 resetn
.sym 26631 soc.cpu.cpu_state[2]
.sym 26632 $false
.sym 26633 $false
.sym 26636 soc.cpu.instr_lui
.sym 26637 soc.cpu.reg_pc[16]
.sym 26638 soc.cpu.cpuregs_rs1[16]
.sym 26639 soc.cpu.is_lui_auipc_jal
.sym 26642 $abc$41255$n4148_1
.sym 26643 soc.cpu.reg_op1[15]
.sym 26644 $abc$41255$n4147
.sym 26645 soc.cpu.reg_op1[17]
.sym 26648 $abc$41255$n4254_1
.sym 26649 $abc$41255$n2947
.sym 26650 $abc$41255$n4253_1
.sym 26651 soc.cpu.cpu_state[2]
.sym 26654 soc.cpu.decoded_imm[21]
.sym 26655 $abc$41255$n3707
.sym 26656 $abc$41255$n2936
.sym 26657 $false
.sym 26658 $abc$41255$n3647
.sym 26659 CLK$2$2
.sym 26660 $false
.sym 26661 $abc$41255$n7427
.sym 26662 soc.cpu.cpuregs_rs1[4]
.sym 26663 soc.cpu.cpuregs_rs1[1]
.sym 26664 soc.cpu.cpuregs_rs1[5]
.sym 26665 $abc$41255$n4930
.sym 26666 $abc$41255$n5846
.sym 26667 $abc$41255$n6183
.sym 26668 $abc$41255$n4730
.sym 26735 $abc$41255$n4319
.sym 26736 soc.cpu.cpu_state[2]
.sym 26737 $abc$41255$n4143_1
.sym 26738 soc.cpu.reg_op1[27]
.sym 26741 $abc$41255$n6115
.sym 26742 $abc$41255$n6116
.sym 26743 $abc$41255$n3629
.sym 26744 $abc$41255$n4727
.sym 26747 soc.cpu.decoded_rs2[3]
.sym 26748 soc.cpu.mem_rdata_latched[23]
.sym 26749 $abc$41255$n3579$2
.sym 26750 $false
.sym 26753 $abc$41255$n6513
.sym 26754 $abc$41255$n6116
.sym 26755 $abc$41255$n3664
.sym 26756 $abc$41255$n4723
.sym 26759 soc.cpu.instr_lui
.sym 26760 soc.cpu.reg_pc[29]
.sym 26761 soc.cpu.cpuregs_rs1[29]
.sym 26762 soc.cpu.is_lui_auipc_jal
.sym 26765 soc.cpu.cpuregs.wdata[4]
.sym 26766 $false
.sym 26767 $false
.sym 26768 $false
.sym 26771 soc.cpu.cpuregs.wdata[21]
.sym 26772 $false
.sym 26773 $false
.sym 26774 $false
.sym 26781 $true
.sym 26782 CLK$2$2
.sym 26783 $false
.sym 26784 $abc$41255$n3723
.sym 26785 $abc$41255$n4936
.sym 26786 $abc$41255$n4918
.sym 26787 $abc$41255$n3719
.sym 26788 $abc$41255$n3919_1
.sym 26789 soc.cpu.cpuregs.wdata[21]
.sym 26790 $abc$41255$n4960
.sym 26791 soc.cpu.irq_mask[28]
.sym 26858 soc.cpu.reg_next_pc[8]
.sym 26859 $abc$41255$n3533
.sym 26860 $abc$41255$n3502
.sym 26861 $abc$41255$n3481
.sym 26864 $abc$41255$n4909
.sym 26865 $false
.sym 26866 $false
.sym 26867 $false
.sym 26870 $abc$41255$n4960
.sym 26871 $false
.sym 26872 $false
.sym 26873 $false
.sym 26876 $abc$41255$n4918
.sym 26877 $false
.sym 26878 $false
.sym 26879 $false
.sym 26882 $abc$41255$n4945
.sym 26883 $false
.sym 26884 $false
.sym 26885 $false
.sym 26888 $abc$41255$n4921
.sym 26889 $false
.sym 26890 $false
.sym 26891 $false
.sym 26894 $abc$41255$n4936
.sym 26895 $false
.sym 26896 $false
.sym 26897 $false
.sym 26900 $abc$41255$n4930
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$41255$n3589$2
.sym 26905 CLK$2$2
.sym 26906 $abc$41255$n7$2
.sym 26907 $abc$41255$n3715_1
.sym 26908 soc.cpu.cpuregs_rs1[28]
.sym 26909 $abc$41255$n3721
.sym 26910 soc.cpu.reg_pc[20]
.sym 26911 soc.cpu.reg_pc[0]
.sym 26912 soc.cpu.reg_pc[1]
.sym 26913 soc.cpu.reg_pc[5]
.sym 26914 soc.cpu.reg_next_pc[11]
.sym 26981 $abc$41255$n4738
.sym 26982 $abc$41255$n4726
.sym 26983 $abc$41255$n3664
.sym 26984 $abc$41255$n4723
.sym 26987 soc.cpu.reg_next_pc[5]
.sym 26988 $abc$41255$n3521
.sym 26989 $abc$41255$n3502
.sym 26990 $abc$41255$n3481
.sym 26993 $abc$41255$n4963
.sym 26994 $false
.sym 26995 $false
.sym 26996 $false
.sym 26999 $abc$41255$n4924
.sym 27000 $false
.sym 27001 $false
.sym 27002 $false
.sym 27005 $abc$41255$n4927
.sym 27006 $false
.sym 27007 $false
.sym 27008 $false
.sym 27011 $abc$41255$n3006
.sym 27012 $abc$41255$n5131
.sym 27013 $abc$41255$n3555
.sym 27014 $false
.sym 27017 $abc$41255$n3006
.sym 27018 $abc$41255$n5124
.sym 27019 $abc$41255$n3527
.sym 27020 $false
.sym 27023 $abc$41255$n3006
.sym 27024 $abc$41255$n5122
.sym 27025 $abc$41255$n3519
.sym 27026 $false
.sym 27027 $abc$41255$n3589$2
.sym 27028 CLK$2$2
.sym 27029 $abc$41255$n7$2
.sym 27030 $abc$41255$n4987
.sym 27031 soc.cpu.cpuregs_rs1[25]
.sym 27032 soc.cpu.cpuregs.wen
.sym 27033 $abc$41255$n4963
.sym 27034 $abc$41255$n7360
.sym 27035 $abc$41255$n4787
.sym 27036 $abc$41255$n4733
.sym 27037 $abc$41255$n6574
.sym 27104 $abc$41255$n3497
.sym 27105 $abc$41255$n5067
.sym 27106 $abc$41255$n3484
.sym 27107 $abc$41255$n4936
.sym 27110 soc.cpu.reg_next_pc[20]
.sym 27111 $abc$41255$n3581_1
.sym 27112 $abc$41255$n3502
.sym 27113 $abc$41255$n3481
.sym 27116 $abc$41255$n3497
.sym 27117 $abc$41255$n5063
.sym 27118 $abc$41255$n3484
.sym 27119 $abc$41255$n4924
.sym 27122 $abc$41255$n3481
.sym 27123 soc.cpu.reg_next_pc[0]
.sym 27124 $false
.sym 27125 $false
.sym 27128 soc.cpu.reg_next_pc[19]
.sym 27129 $abc$41255$n3577
.sym 27130 $abc$41255$n3502
.sym 27131 $abc$41255$n3481
.sym 27134 $abc$41255$n3497
.sym 27135 $abc$41255$n5058
.sym 27136 $abc$41255$n3484
.sym 27137 $abc$41255$n4909
.sym 27140 soc.cpu.instr_jal
.sym 27141 soc.cpu.decoded_imm_uj[31]
.sym 27142 $abc$41255$n2992
.sym 27143 $false
.sym 27146 soc.cpu.decoded_imm_uj[22]
.sym 27147 soc.cpu.instr_jal
.sym 27148 $abc$41255$n2987_1
.sym 27149 $abc$41255$n3079
.sym 27150 $abc$41255$n3581$2
.sym 27151 CLK$2$2
.sym 27152 $abc$41255$n1$2
.sym 27154 $abc$41255$n5119
.sym 27155 $abc$41255$n5120
.sym 27156 $abc$41255$n5121
.sym 27157 $abc$41255$n5122
.sym 27158 $abc$41255$n5123
.sym 27159 $abc$41255$n5124
.sym 27160 $abc$41255$n5125
.sym 27227 $abc$41255$n3497
.sym 27228 $abc$41255$n5061
.sym 27229 $abc$41255$n3484
.sym 27230 $abc$41255$n4918
.sym 27233 $abc$41255$n3497
.sym 27234 $abc$41255$n5070
.sym 27235 $abc$41255$n3484
.sym 27236 $abc$41255$n4945
.sym 27239 $abc$41255$n3497
.sym 27240 $abc$41255$n5059
.sym 27241 $abc$41255$n3484
.sym 27242 $abc$41255$n4912
.sym 27245 $abc$41255$n3006
.sym 27246 $abc$41255$n5123
.sym 27247 $abc$41255$n3523
.sym 27248 $false
.sym 27251 $abc$41255$n3006
.sym 27252 $abc$41255$n5134
.sym 27253 $abc$41255$n3567
.sym 27254 $false
.sym 27257 $abc$41255$n4984
.sym 27258 $false
.sym 27259 $false
.sym 27260 $false
.sym 27263 $abc$41255$n4954
.sym 27264 $false
.sym 27265 $false
.sym 27266 $false
.sym 27269 $abc$41255$n3006
.sym 27270 $abc$41255$n5125
.sym 27271 $abc$41255$n3531
.sym 27272 $false
.sym 27273 $abc$41255$n3589$2
.sym 27274 CLK$2$2
.sym 27275 $abc$41255$n7$2
.sym 27276 $abc$41255$n5126
.sym 27277 $abc$41255$n5127
.sym 27278 $abc$41255$n5128
.sym 27279 $abc$41255$n5129
.sym 27280 $abc$41255$n5130
.sym 27281 $abc$41255$n5131
.sym 27282 $abc$41255$n5132
.sym 27283 $abc$41255$n5133
.sym 27350 $abc$41255$n3497
.sym 27351 $abc$41255$n5077
.sym 27352 $abc$41255$n3484
.sym 27353 $abc$41255$n4966
.sym 27356 soc.cpu.instr_jal
.sym 27357 soc.cpu.decoded_imm_uj[1]
.sym 27358 $abc$41255$n2505
.sym 27359 soc.cpu.mem_rdata_q[21]
.sym 27362 $abc$41255$n2507
.sym 27363 $abc$41255$n2504
.sym 27364 soc.cpu.mem_rdata_q[31]
.sym 27365 $false
.sym 27368 $abc$41255$n3497
.sym 27369 $abc$41255$n5069
.sym 27370 $abc$41255$n3484
.sym 27371 $abc$41255$n4942
.sym 27374 $abc$41255$n3497
.sym 27375 $abc$41255$n5071
.sym 27376 $abc$41255$n3484
.sym 27377 $abc$41255$n4948
.sym 27380 $abc$41255$n3006
.sym 27381 $abc$41255$n5141
.sym 27382 $abc$41255$n3595
.sym 27383 $false
.sym 27386 $abc$41255$n3006
.sym 27387 $abc$41255$n5133
.sym 27388 $abc$41255$n3563
.sym 27389 $false
.sym 27392 $abc$41255$n3006
.sym 27393 $abc$41255$n5135
.sym 27394 $abc$41255$n3571_1
.sym 27395 $false
.sym 27396 $abc$41255$n3589$2
.sym 27397 CLK$2$2
.sym 27398 $abc$41255$n7$2
.sym 27399 $abc$41255$n5134
.sym 27400 $abc$41255$n5135
.sym 27401 $abc$41255$n5136
.sym 27402 $abc$41255$n5137
.sym 27403 $abc$41255$n5138
.sym 27404 $abc$41255$n5139
.sym 27405 $abc$41255$n5140
.sym 27406 $abc$41255$n5141
.sym 27473 $abc$41255$n3497
.sym 27474 $abc$41255$n5076
.sym 27475 $abc$41255$n3484
.sym 27476 $abc$41255$n4963
.sym 27479 $abc$41255$n3497
.sym 27480 $abc$41255$n5073
.sym 27481 $abc$41255$n3484
.sym 27482 $abc$41255$n4954
.sym 27485 $abc$41255$n3497
.sym 27486 $abc$41255$n5079
.sym 27487 $abc$41255$n3484
.sym 27488 $abc$41255$n4972
.sym 27491 $abc$41255$n3006
.sym 27492 $abc$41255$n5145
.sym 27493 $abc$41255$n3611
.sym 27494 $false
.sym 27497 $abc$41255$n3006
.sym 27498 $abc$41255$n5140
.sym 27499 $abc$41255$n3591
.sym 27500 $false
.sym 27503 $abc$41255$n3006
.sym 27504 $abc$41255$n5143
.sym 27505 $abc$41255$n3603_1
.sym 27506 $false
.sym 27509 $abc$41255$n3006
.sym 27510 $abc$41255$n5137
.sym 27511 $abc$41255$n3579_1
.sym 27512 $false
.sym 27515 $abc$41255$n3006
.sym 27516 $abc$41255$n5147
.sym 27517 $abc$41255$n3619
.sym 27518 $false
.sym 27519 $abc$41255$n3589$2
.sym 27520 CLK$2$2
.sym 27521 $abc$41255$n7$2
.sym 27522 $abc$41255$n5142
.sym 27523 $abc$41255$n5143
.sym 27524 $abc$41255$n5144
.sym 27525 $abc$41255$n5145
.sym 27526 $abc$41255$n5146
.sym 27527 $abc$41255$n5147
.sym 27528 $abc$41255$n5148
.sym 27529 $abc$41255$n5149
.sym 27596 $abc$41255$n3497
.sym 27597 $abc$41255$n5083
.sym 27598 $abc$41255$n3484
.sym 27599 $abc$41255$n4984
.sym 27602 $abc$41255$n3497
.sym 27603 $abc$41255$n5082
.sym 27604 $abc$41255$n3484
.sym 27605 $abc$41255$n4981
.sym 27608 $abc$41255$n3497
.sym 27609 $abc$41255$n5075
.sym 27610 $abc$41255$n3484
.sym 27611 $abc$41255$n4960
.sym 27614 $abc$41255$n3497
.sym 27615 $abc$41255$n5084
.sym 27616 $abc$41255$n3484
.sym 27617 $abc$41255$n4987
.sym 27620 $abc$41255$n3497
.sym 27621 $abc$41255$n5081
.sym 27622 $abc$41255$n3484
.sym 27623 $abc$41255$n4978
.sym 27626 soc.cpu.decoded_imm_uj[20]
.sym 27627 soc.cpu.instr_jal
.sym 27628 $abc$41255$n2987_1
.sym 27629 $abc$41255$n3075
.sym 27632 soc.cpu.instr_jal
.sym 27633 soc.cpu.decoded_imm_uj[6]
.sym 27634 $abc$41255$n2504
.sym 27635 soc.cpu.mem_rdata_q[26]
.sym 27638 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 27639 soc.cpu.is_sb_sh_sw
.sym 27640 soc.cpu.mem_rdata_q[11]
.sym 27641 $abc$41255$n3054_1
.sym 27642 $abc$41255$n3581$2
.sym 27643 CLK$2$2
.sym 27644 $abc$41255$n1$2
.sym 27645 $abc$41255$n3075
.sym 27646 $abc$41255$n3044
.sym 27647 $abc$41255$n3059
.sym 27648 soc.cpu.reg_next_pc[31]
.sym 27649 soc.cpu.reg_next_pc[30]
.sym 27650 soc.cpu.reg_next_pc[21]
.sym 27652 soc.cpu.reg_next_pc[24]
.sym 27719 soc.cpu.mem_rdata_latched[23]
.sym 27720 $false
.sym 27721 $false
.sym 27722 $false
.sym 27725 soc.cpu.mem_rdata_latched[20]
.sym 27726 $false
.sym 27727 $false
.sym 27728 $false
.sym 27731 soc.cpu.mem_rdata_latched[31]
.sym 27732 $false
.sym 27733 $false
.sym 27734 $false
.sym 27737 soc.cpu.mem_rdata_latched[31]
.sym 27738 $false
.sym 27739 $false
.sym 27740 $false
.sym 27743 soc.cpu.mem_rdata_latched[31]
.sym 27744 $false
.sym 27745 $false
.sym 27746 $false
.sym 27749 soc.cpu.mem_rdata_latched[31]
.sym 27750 $false
.sym 27751 $false
.sym 27752 $false
.sym 27755 soc.cpu.mem_rdata_latched[25]
.sym 27756 $false
.sym 27757 $false
.sym 27758 $false
.sym 27761 soc.cpu.mem_rdata_latched[26]
.sym 27762 $false
.sym 27763 $false
.sym 27764 $false
.sym 27765 $abc$41255$n3579$2
.sym 27766 CLK$2$2
.sym 27767 $false
.sym 27772 soc.cpu.latched_rd[1]
.sym 27775 soc.cpu.latched_rd[2]
.sym 27842 soc.cpu.mem_rdata_q[18]
.sym 27843 $abc$41255$n2507
.sym 27844 $abc$41255$n2988
.sym 27845 $false
.sym 27848 soc.cpu.mem_rdata_q[18]
.sym 27849 $abc$41255$n2799
.sym 27850 $abc$41255$n2562
.sym 27851 $false
.sym 27854 soc.cpu.mem_rdata_latched[31]
.sym 27855 $false
.sym 27856 $false
.sym 27857 $false
.sym 27866 soc.cpu.mem_rdata_latched[9]
.sym 27867 $false
.sym 27868 $false
.sym 27869 $false
.sym 27872 soc.cpu.mem_rdata_latched[18]
.sym 27873 $false
.sym 27874 $false
.sym 27875 $false
.sym 27878 soc.cpu.mem_rdata_latched[31]
.sym 27879 $false
.sym 27880 $false
.sym 27881 $false
.sym 27884 soc.cpu.mem_rdata_latched[8]
.sym 27885 $false
.sym 27886 $false
.sym 27887 $false
.sym 27888 $abc$41255$n3579$2
.sym 27889 CLK$2$2
.sym 27890 $false
.sym 27892 $abc$41255$n2792_1
.sym 27893 $abc$41255$n2791
.sym 27894 $abc$41255$n2793
.sym 27995 soc.cpu.decoded_imm_uj[18]
.sym 27996 soc.cpu.instr_jal
.sym 27997 $abc$41255$n2987_1
.sym 27998 $abc$41255$n3071
.sym 28011 $abc$41255$n3581$2
.sym 28012 CLK$2$2
.sym 28013 $abc$41255$n1$2
.sym 28141 $abc$41255$n2794
.sym 28551 $false
.sym 28607 $abc$41255$n7843
.sym 28609 $abc$41255$n7842
.sym 28611 $abc$41255$n7841
.sym 28613 $abc$41255$n7840
.sym 28735 $abc$41255$n7839
.sym 28737 $abc$41255$n7838
.sym 28739 $abc$41255$n7837
.sym 28741 $abc$41255$n7836
.sym 28850 soc.cpu.mem_addr[7]
.sym 28851 $false
.sym 28852 $false
.sym 28853 $false
.sym 28856 soc.cpu.mem_addr[5]
.sym 28857 $false
.sym 28858 $false
.sym 28859 $false
.sym 28862 soc.cpu.mem_addr[3]
.sym 28863 $false
.sym 28864 $false
.sym 28865 $false
.sym 28868 soc.cpu.mem_addr[4]
.sym 28869 $false
.sym 28870 $false
.sym 28871 $false
.sym 28880 soc.cpu.mem_addr[2]
.sym 28881 $false
.sym 28882 $false
.sym 28883 $false
.sym 28894 $abc$41255$n7851
.sym 28896 $abc$41255$n7850
.sym 28898 $abc$41255$n7849
.sym 28900 $abc$41255$n7848
.sym 28967 soc.cpu.mem_addr[13]
.sym 28968 $false
.sym 28969 $false
.sym 28970 $false
.sym 28973 soc.cpu.mem_addr[12]
.sym 28974 $false
.sym 28975 $false
.sym 28976 $false
.sym 28979 soc.cpu.mem_addr[8]
.sym 28980 $false
.sym 28981 $false
.sym 28982 $false
.sym 28991 soc.cpu.mem_addr[10]
.sym 28992 $false
.sym 28993 $false
.sym 28994 $false
.sym 29017 $abc$41255$n7847
.sym 29019 $abc$41255$n7846
.sym 29021 $abc$41255$n7845
.sym 29023 $abc$41255$n7844
.sym 29126 $abc$41255$n7838
.sym 29127 $abc$41255$n2264
.sym 29128 $abc$41255$n2262
.sym 29129 $abc$41255$n7846
.sym 29132 $abc$41255$n7843
.sym 29133 $abc$41255$n2264
.sym 29134 $abc$41255$n2262
.sym 29135 $abc$41255$n7851
.sym 29140 $abc$41255$n7827
.sym 29142 $abc$41255$n7826
.sym 29144 $abc$41255$n7825
.sym 29146 $abc$41255$n7824
.sym 29219 $abc$41255$n2264
.sym 29220 $abc$41255$n7842
.sym 29221 $false
.sym 29222 $false
.sym 29225 soc.cpu.mem_addr[15]
.sym 29226 $false
.sym 29227 $false
.sym 29228 $false
.sym 29231 soc.cpu.mem_addr[14]
.sym 29232 $false
.sym 29233 $false
.sym 29234 $false
.sym 29237 soc.cpu.mem_addr[25]
.sym 29238 $false
.sym 29239 $false
.sym 29240 $false
.sym 29249 soc.cpu.mem_addr[29]
.sym 29250 $false
.sym 29251 $false
.sym 29252 $false
.sym 29263 $abc$41255$n7823
.sym 29265 $abc$41255$n7822
.sym 29267 $abc$41255$n7821
.sym 29269 $abc$41255$n7820
.sym 29336 $abc$41255$n3459
.sym 29337 $abc$41255$n4432
.sym 29338 $false
.sym 29339 $false
.sym 29342 soc.cpu.reg_op2[2]
.sym 29343 $false
.sym 29344 $false
.sym 29345 $false
.sym 29354 $abc$41255$n7827
.sym 29355 $abc$41255$n2267
.sym 29356 soc.ram_ready
.sym 29357 $abc$41255$n3824_1
.sym 29360 $abc$41255$n7822
.sym 29361 $abc$41255$n2267
.sym 29362 soc.ram_ready
.sym 29363 $abc$41255$n2669
.sym 29386 $abc$41255$n7859
.sym 29388 $abc$41255$n7858
.sym 29390 $abc$41255$n7857
.sym 29392 $abc$41255$n7856
.sym 29465 soc.cpu.mem_addr[23]
.sym 29466 $false
.sym 29467 $false
.sym 29468 $false
.sym 29471 $abc$41255$n7818
.sym 29472 $abc$41255$n2268
.sym 29473 $abc$41255$n2267
.sym 29474 $abc$41255$n7826
.sym 29483 $abc$41255$n2267
.sym 29484 $abc$41255$n7821
.sym 29485 $false
.sym 29486 $false
.sym 29489 soc.cpu.reg_op1[22]
.sym 29490 soc.cpu.reg_op1[21]
.sym 29491 soc.cpu.reg_op2[0]
.sym 29492 $false
.sym 29495 soc.cpu.mem_addr[26]
.sym 29496 $false
.sym 29497 $false
.sym 29498 $false
.sym 29509 $abc$41255$n7855
.sym 29511 $abc$41255$n7854
.sym 29513 $abc$41255$n7853
.sym 29515 $abc$41255$n7852
.sym 29582 soc.cpu.mem_addr[21]
.sym 29583 $false
.sym 29584 $false
.sym 29585 $false
.sym 29588 soc.cpu.reg_op2[16]
.sym 29589 $false
.sym 29590 $false
.sym 29591 $false
.sym 29600 $abc$41255$n7817
.sym 29601 $abc$41255$n2268
.sym 29602 $abc$41255$n2264
.sym 29603 $abc$41255$n7841
.sym 29624 $abc$41255$n7834
.sym 29625 $abc$41255$n2265
.sym 29626 $abc$41255$n2261
.sym 29627 $abc$41255$n7858
.sym 29632 $abc$41255$n7819
.sym 29634 $abc$41255$n7818
.sym 29636 $abc$41255$n7817
.sym 29638 $abc$41255$n7816
.sym 29711 soc.cpu.reg_op1[24]
.sym 29712 soc.cpu.reg_op2[24]
.sym 29713 soc.cpu.reg_op1[27]
.sym 29714 soc.cpu.reg_op2[27]
.sym 29717 soc.cpu.reg_op2[26]
.sym 29718 $false
.sym 29719 $false
.sym 29720 $false
.sym 29747 $abc$41255$n3023_1
.sym 29748 soc.cpu.reg_op1[29]
.sym 29749 soc.cpu.reg_op2[29]
.sym 29750 $abc$41255$n3022
.sym 29755 $abc$41255$n7815
.sym 29757 $abc$41255$n7814
.sym 29759 $abc$41255$n7813
.sym 29761 $abc$41255$n7812
.sym 29828 soc.cpu.mem_addr[28]
.sym 29829 soc.cpu.mem_addr[29]
.sym 29830 soc.cpu.mem_addr[30]
.sym 29831 soc.cpu.mem_addr[31]
.sym 29834 $abc$41255$n7830
.sym 29835 $abc$41255$n2265
.sym 29836 $abc$41255$n2261
.sym 29837 $abc$41255$n7854
.sym 29840 $abc$41255$n7814
.sym 29841 $abc$41255$n2268
.sym 29842 $abc$41255$n2667
.sym 29843 $false
.sym 29846 $abc$41255$n4356
.sym 29847 soc.cpu.reg_op1[23]
.sym 29848 soc.cpu.reg_op2[23]
.sym 29849 $abc$41255$n4595_1
.sym 29852 $abc$41255$n7845
.sym 29853 $abc$41255$n2262
.sym 29854 soc.ram_ready
.sym 29855 $abc$41255$n2614
.sym 29870 soc.cpu.reg_op1[0]
.sym 29871 $false
.sym 29872 $false
.sym 29873 $false
.sym 29878 $abc$41255$n7835
.sym 29880 $abc$41255$n7834
.sym 29882 $abc$41255$n7833
.sym 29884 $abc$41255$n7832
.sym 29951 soc.cpu.reg_op1[29]
.sym 29952 $abc$41255$n3917
.sym 29953 soc.cpu.mem_do_prefetch
.sym 29954 soc.cpu.mem_do_rinst
.sym 29957 soc.cpu.reg_op1[15]
.sym 29958 $abc$41255$n3889_1
.sym 29959 soc.cpu.mem_do_prefetch
.sym 29960 soc.cpu.mem_do_rinst
.sym 29975 soc.cpu.reg_op1[30]
.sym 29976 $abc$41255$n3919_1
.sym 29977 soc.cpu.mem_do_prefetch
.sym 29978 soc.cpu.mem_do_rinst
.sym 29981 soc.cpu.reg_op1[28]
.sym 29982 $abc$41255$n3915_1
.sym 29983 soc.cpu.mem_do_prefetch
.sym 29984 soc.cpu.mem_do_rinst
.sym 29997 $abc$41255$n3574
.sym 29998 CLK$2$2
.sym 29999 $false
.sym 30001 $abc$41255$n7831
.sym 30003 $abc$41255$n7830
.sym 30005 $abc$41255$n7829
.sym 30007 $abc$41255$n7828
.sym 30074 $abc$41255$n4148_1
.sym 30075 soc.cpu.reg_op1[21]
.sym 30076 $abc$41255$n4147
.sym 30077 soc.cpu.reg_op1[23]
.sym 30080 $abc$41255$n6734
.sym 30081 $abc$41255$n2595
.sym 30082 $abc$41255$n2668
.sym 30083 $abc$41255$n2666
.sym 30086 $abc$41255$n3151
.sym 30087 $abc$41255$n5432
.sym 30088 $abc$41255$n4327_1
.sym 30089 soc.cpu.cpu_state[2]
.sym 30092 $abc$41255$n4148_1
.sym 30093 soc.cpu.reg_op1[6]
.sym 30094 $abc$41255$n4147
.sym 30095 soc.cpu.reg_op1[8]
.sym 30098 soc.cpu.reg_op1[28]
.sym 30099 $abc$41255$n5432
.sym 30100 $abc$41255$n2822_1
.sym 30101 soc.cpu.cpu_state[5]
.sym 30104 $abc$41255$n4148_1
.sym 30105 soc.cpu.reg_op1[27]
.sym 30106 $abc$41255$n4147
.sym 30107 soc.cpu.reg_op1[29]
.sym 30110 $abc$41255$n4290
.sym 30111 $abc$41255$n2947
.sym 30112 $abc$41255$n4286
.sym 30113 $false
.sym 30116 $abc$41255$n4323
.sym 30117 $abc$41255$n4324
.sym 30118 $abc$41255$n4326
.sym 30119 $false
.sym 30120 $abc$41255$n3652
.sym 30121 CLK$2$2
.sym 30122 $false
.sym 30124 $abc$41255$n6744
.sym 30126 $abc$41255$n6742
.sym 30128 $abc$41255$n6740
.sym 30130 $abc$41255$n6738
.sym 30197 $abc$41255$n3151
.sym 30198 $abc$41255$n5411
.sym 30199 $abc$41255$n4195
.sym 30200 $abc$41255$n2947
.sym 30203 $abc$41255$n4148_1
.sym 30204 soc.cpu.reg_op1[9]
.sym 30205 $abc$41255$n4147
.sym 30206 soc.cpu.reg_op1[11]
.sym 30209 $abc$41255$n3459
.sym 30210 $abc$41255$n4430
.sym 30211 $false
.sym 30212 $false
.sym 30215 soc.cpu.reg_op1[7]
.sym 30216 $abc$41255$n5411
.sym 30217 $abc$41255$n2822_1
.sym 30218 soc.cpu.cpu_state[5]
.sym 30221 soc.cpu.reg_op1[7]
.sym 30222 $abc$41255$n4143_1
.sym 30223 $abc$41255$n4193
.sym 30224 $abc$41255$n4194
.sym 30227 $abc$41255$n4213
.sym 30228 soc.cpu.cpu_state[2]
.sym 30229 $abc$41255$n4143_1
.sym 30230 soc.cpu.reg_op1[10]
.sym 30233 $abc$41255$n4196
.sym 30234 soc.cpu.cpu_state[2]
.sym 30235 $abc$41255$n4192
.sym 30236 $false
.sym 30239 $abc$41255$n4211_1
.sym 30240 $abc$41255$n4212_1
.sym 30241 $abc$41255$n4214_1
.sym 30242 $false
.sym 30243 $abc$41255$n3652
.sym 30244 CLK$2$2
.sym 30245 $false
.sym 30247 $abc$41255$n6736
.sym 30249 $abc$41255$n6734
.sym 30251 $abc$41255$n6732
.sym 30253 $abc$41255$n6730
.sym 30320 soc.cpu.reg_op1[8]
.sym 30321 $abc$41255$n5412
.sym 30322 $abc$41255$n2822_1
.sym 30323 soc.cpu.cpu_state[5]
.sym 30326 soc.cpu.reg_op1[20]
.sym 30327 $abc$41255$n5424
.sym 30328 $abc$41255$n2822_1
.sym 30329 soc.cpu.cpu_state[5]
.sym 30332 soc.cpu.instr_lui
.sym 30333 soc.cpu.reg_pc[7]
.sym 30334 soc.cpu.cpuregs_rs1[7]
.sym 30335 soc.cpu.is_lui_auipc_jal
.sym 30338 $abc$41255$n3151
.sym 30339 $abc$41255$n5412
.sym 30340 $abc$41255$n4201
.sym 30341 $abc$41255$n2947
.sym 30344 soc.cpu.reg_op1[8]
.sym 30345 $abc$41255$n4143_1
.sym 30346 $abc$41255$n4199
.sym 30347 $abc$41255$n4200
.sym 30350 $abc$41255$n3151
.sym 30351 $abc$41255$n5424
.sym 30352 $abc$41255$n4143_1
.sym 30353 soc.cpu.reg_op1[20]
.sym 30356 $abc$41255$n4148_1
.sym 30357 soc.cpu.reg_op1[7]
.sym 30358 $abc$41255$n4147
.sym 30359 soc.cpu.reg_op1[9]
.sym 30362 $abc$41255$n4274_1
.sym 30363 $abc$41255$n4275_1
.sym 30364 $abc$41255$n4276
.sym 30365 $false
.sym 30366 $abc$41255$n3652
.sym 30367 CLK$2$2
.sym 30368 $false
.sym 30369 $abc$41255$n6514
.sym 30370 $abc$41255$n6511
.sym 30371 $abc$41255$n6508
.sym 30372 $abc$41255$n6507
.sym 30373 $abc$41255$n6506
.sym 30374 $abc$41255$n6194
.sym 30375 $abc$41255$n6192
.sym 30376 $abc$41255$n6189
.sym 30443 soc.cpu.decoded_imm[9]
.sym 30444 $abc$41255$n3683
.sym 30445 $abc$41255$n2936
.sym 30446 $false
.sym 30449 soc.cpu.decoded_imm[29]
.sym 30450 $abc$41255$n3723
.sym 30451 $abc$41255$n2936
.sym 30452 $false
.sym 30455 soc.cpu.decoded_imm[27]
.sym 30456 $abc$41255$n3719
.sym 30457 $abc$41255$n2936
.sym 30458 $false
.sym 30461 soc.cpu.decoded_imm[5]
.sym 30462 $abc$41255$n3675_1
.sym 30463 $abc$41255$n2936
.sym 30464 $false
.sym 30467 soc.cpu.decoded_imm[0]
.sym 30468 $abc$41255$n3663
.sym 30469 $abc$41255$n2936
.sym 30470 $false
.sym 30473 soc.cpu.decoded_imm[8]
.sym 30474 $abc$41255$n3681
.sym 30475 $abc$41255$n2936
.sym 30476 $false
.sym 30479 soc.cpu.decoded_imm[15]
.sym 30480 $abc$41255$n3695
.sym 30481 $abc$41255$n2936
.sym 30482 $false
.sym 30485 soc.cpu.decoded_imm[10]
.sym 30486 $abc$41255$n3685_1
.sym 30487 $abc$41255$n2936
.sym 30488 $false
.sym 30489 $abc$41255$n3647
.sym 30490 CLK$2$2
.sym 30491 $false
.sym 30492 $abc$41255$n6185
.sym 30493 $abc$41255$n6184
.sym 30494 $abc$41255$n4786
.sym 30495 $abc$41255$n6176
.sym 30496 $abc$41255$n6177
.sym 30497 $abc$41255$n6179
.sym 30498 $abc$41255$n6181
.sym 30499 $abc$41255$n6182
.sym 30566 soc.cpu.reg_next_pc[5]
.sym 30567 soc.cpu.reg_out[5]
.sym 30568 $abc$41255$n3502
.sym 30569 $false
.sym 30572 $abc$41255$n6192
.sym 30573 $abc$41255$n5634
.sym 30574 $abc$41255$n3664
.sym 30575 $abc$41255$n4723
.sym 30578 $abc$41255$n6511
.sym 30579 $abc$41255$n6512
.sym 30580 $abc$41255$n3664
.sym 30581 $abc$41255$n4723
.sym 30584 $abc$41255$n6184
.sym 30585 $abc$41255$n4730
.sym 30586 $abc$41255$n3664
.sym 30587 $abc$41255$n4723
.sym 30590 $abc$41255$n7369
.sym 30591 $abc$41255$n6186
.sym 30592 $abc$41255$n3629
.sym 30593 $abc$41255$n4727
.sym 30596 $abc$41255$n6194
.sym 30597 $abc$41255$n5647
.sym 30598 $abc$41255$n3664
.sym 30599 $abc$41255$n4723
.sym 30602 $abc$41255$n6182
.sym 30603 $abc$41255$n6183
.sym 30604 $abc$41255$n3664
.sym 30605 $abc$41255$n4723
.sym 30608 soc.cpu.reg_op1[5]
.sym 30609 $abc$41255$n3869_1
.sym 30610 soc.cpu.mem_do_prefetch
.sym 30611 soc.cpu.mem_do_rinst
.sym 30612 $abc$41255$n3574
.sym 30613 CLK$2$2
.sym 30614 $false
.sym 30615 $abc$41255$n7416
.sym 30616 $abc$41255$n7414
.sym 30617 $abc$41255$n6510
.sym 30618 $abc$41255$n5738
.sym 30619 $abc$41255$n5652
.sym 30620 $abc$41255$n5646
.sym 30621 $abc$41255$n5633
.sym 30622 $abc$41255$n7371
.sym 30689 $abc$41255$n6487
.sym 30690 $abc$41255$n6180
.sym 30691 $abc$41255$n3629
.sym 30692 $abc$41255$n4727
.sym 30695 $abc$41255$n5633
.sym 30696 $abc$41255$n5634
.sym 30697 $abc$41255$n3629
.sym 30698 $abc$41255$n4727
.sym 30701 $abc$41255$n7414
.sym 30702 $abc$41255$n6512
.sym 30703 $abc$41255$n3629
.sym 30704 $abc$41255$n4727
.sym 30707 $abc$41255$n7416
.sym 30708 $abc$41255$n6515
.sym 30709 $abc$41255$n3629
.sym 30710 $abc$41255$n4727
.sym 30713 $abc$41255$n6189
.sym 30714 $abc$41255$n6190
.sym 30715 $abc$41255$n3664
.sym 30716 $abc$41255$n4723
.sym 30719 $abc$41255$n4786
.sym 30720 $abc$41255$n4787
.sym 30721 $abc$41255$n3664
.sym 30722 $abc$41255$n4723
.sym 30725 $abc$41255$n6514
.sym 30726 $abc$41255$n6515
.sym 30727 $abc$41255$n3664
.sym 30728 $abc$41255$n4723
.sym 30731 soc.cpu.cpuregs.wdata[15]
.sym 30732 $false
.sym 30733 $false
.sym 30734 $false
.sym 30735 $true
.sym 30736 CLK$2$2
.sym 30737 $false
.sym 30738 $abc$41255$n7369
.sym 30739 $abc$41255$n4729
.sym 30740 $abc$41255$n6516
.sym 30741 $abc$41255$n6174
.sym 30742 $abc$41255$n7356
.sym 30743 $abc$41255$n6487
.sym 30744 $abc$41255$n5845
.sym 30745 $abc$41255$n6544
.sym 30812 soc.cpu.cpuregs.wen
.sym 30813 $false
.sym 30814 $false
.sym 30815 $false
.sym 30818 $abc$41255$n6174
.sym 30819 $abc$41255$n6175
.sym 30820 $abc$41255$n3629
.sym 30821 $abc$41255$n4727
.sym 30824 $abc$41255$n5845
.sym 30825 $abc$41255$n5846
.sym 30826 $abc$41255$n3629
.sym 30827 $abc$41255$n4727
.sym 30830 $abc$41255$n6516
.sym 30831 $abc$41255$n4787
.sym 30832 $abc$41255$n3629
.sym 30833 $abc$41255$n4727
.sym 30836 soc.cpu.reg_next_pc[11]
.sym 30837 $abc$41255$n3545
.sym 30838 $abc$41255$n3502
.sym 30839 $abc$41255$n3481
.sym 30842 soc.cpu.cpuregs.wdata[1]
.sym 30843 $false
.sym 30844 $false
.sym 30845 $false
.sym 30848 soc.cpu.cpuregs.wdata[0]
.sym 30849 $false
.sym 30850 $false
.sym 30851 $false
.sym 30854 soc.cpu.cpuregs.wdata[6]
.sym 30855 $false
.sym 30856 $false
.sym 30857 $false
.sym 30858 $true
.sym 30859 CLK$2$2
.sym 30860 $false
.sym 30861 $abc$41255$n7370
.sym 30862 $abc$41255$n5630
.sym 30863 $abc$41255$n5643
.sym 30864 $abc$41255$n5649
.sym 30865 $abc$41255$n5735
.sym 30866 $abc$41255$n4742
.sym 30867 $abc$41255$n7413
.sym 30868 $abc$41255$n7415
.sym 30935 $abc$41255$n5643
.sym 30936 $abc$41255$n5644
.sym 30937 $abc$41255$n3664
.sym 30938 $abc$41255$n4723
.sym 30941 soc.cpu.reg_next_pc[13]
.sym 30942 $abc$41255$n3553
.sym 30943 $abc$41255$n3502
.sym 30944 $abc$41255$n3481
.sym 30947 soc.cpu.reg_next_pc[7]
.sym 30948 $abc$41255$n3529
.sym 30949 $abc$41255$n3502
.sym 30950 $abc$41255$n3481
.sym 30953 $abc$41255$n5735
.sym 30954 $abc$41255$n5736
.sym 30955 $abc$41255$n3664
.sym 30956 $abc$41255$n4723
.sym 30959 soc.cpu.reg_next_pc[30]
.sym 30960 soc.cpu.reg_out[30]
.sym 30961 $abc$41255$n3502
.sym 30962 $false
.sym 30965 $abc$41255$n4074
.sym 30966 $abc$41255$n4075
.sym 30967 $false
.sym 30968 $false
.sym 30971 soc.cpu.reg_next_pc[21]
.sym 30972 $abc$41255$n3585
.sym 30973 $abc$41255$n3502
.sym 30974 $abc$41255$n3481
.sym 30977 soc.cpu.cpuregs_rs1[28]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$41255$n3635
.sym 30982 CLK$2$2
.sym 30983 $abc$41255$n7$2
.sym 30984 $abc$41255$n4721
.sym 30985 $abc$41255$n7357
.sym 30986 $abc$41255$n6513
.sym 30987 $abc$41255$n4750
.sym 30988 $abc$41255$n4735
.sym 30989 $abc$41255$n4738
.sym 30990 $abc$41255$n4740
.sym 30991 $abc$41255$n4745
.sym 31058 $abc$41255$n7413
.sym 31059 $abc$41255$n7360
.sym 31060 $abc$41255$n3664
.sym 31061 $abc$41255$n4723
.sym 31064 $abc$41255$n6195
.sym 31065 $abc$41255$n5650
.sym 31066 $abc$41255$n3629
.sym 31067 $abc$41255$n4727
.sym 31070 $abc$41255$n5649
.sym 31071 $abc$41255$n5650
.sym 31072 $abc$41255$n3664
.sym 31073 $abc$41255$n4723
.sym 31076 $abc$41255$n4957
.sym 31077 $false
.sym 31078 $false
.sym 31079 $false
.sym 31082 $abc$41255$n4897
.sym 31083 $false
.sym 31084 $false
.sym 31085 $false
.sym 31088 $abc$41255$n4900
.sym 31089 $false
.sym 31090 $false
.sym 31091 $false
.sym 31094 $abc$41255$n4912
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31100 $abc$41255$n3006
.sym 31101 $abc$41255$n5129
.sym 31102 $abc$41255$n3547
.sym 31103 $false
.sym 31104 $abc$41255$n3589$2
.sym 31105 CLK$2$2
.sym 31106 $abc$41255$n7$2
.sym 31107 $abc$41255$n6187
.sym 31108 $abc$41255$n6191
.sym 31109 $abc$41255$n6193
.sym 31110 $abc$41255$n6195
.sym 31111 $abc$41255$n6196
.sym 31112 $abc$41255$n6505
.sym 31113 $abc$41255$n7359
.sym 31114 $abc$41255$n6573
.sym 31181 soc.cpu.reg_next_pc[30]
.sym 31182 $abc$41255$n3621
.sym 31183 $abc$41255$n3502
.sym 31184 $abc$41255$n3481
.sym 31187 $abc$41255$n7359
.sym 31188 $abc$41255$n7360
.sym 31189 $abc$41255$n3629
.sym 31190 $abc$41255$n4727
.sym 31193 soc.cpu.latched_rd[0]
.sym 31194 soc.cpu.latched_rd[1]
.sym 31195 $abc$41255$n3369
.sym 31196 $abc$41255$n3366
.sym 31199 soc.cpu.reg_next_pc[22]
.sym 31200 $abc$41255$n3589_1
.sym 31201 $abc$41255$n3502
.sym 31202 $abc$41255$n3481
.sym 31205 soc.cpu.cpuregs.wdata[25]
.sym 31206 $false
.sym 31207 $false
.sym 31208 $false
.sym 31211 soc.cpu.cpuregs.wdata[5]
.sym 31212 $false
.sym 31213 $false
.sym 31214 $false
.sym 31217 soc.cpu.cpuregs.wdata[17]
.sym 31218 $false
.sym 31219 $false
.sym 31220 $false
.sym 31223 soc.cpu.cpuregs.wdata[24]
.sym 31224 $false
.sym 31225 $false
.sym 31226 $false
.sym 31227 $true
.sym 31228 CLK$2$2
.sym 31229 $false
.sym 31230 $abc$41255$n5848
.sym 31231 $abc$41255$n6117
.sym 31232 $abc$41255$n6115
.sym 31233 $abc$41255$n6114
.sym 31234 $abc$41255$n4748
.sym 31235 $abc$41255$n4725
.sym 31236 $abc$41255$n4732
.sym 31237 $abc$41255$n7355
.sym 31266 $false
.sym 31303 $auto$alumacc.cc:474:replace_alu$6564.C[1]
.sym 31305 $abc$41255$n4897
.sym 31306 soc.cpu.decoded_imm_uj[0]
.sym 31309 $auto$alumacc.cc:474:replace_alu$6564.C[2]
.sym 31310 $false
.sym 31311 $abc$41255$n4900
.sym 31312 soc.cpu.decoded_imm_uj[1]
.sym 31313 $auto$alumacc.cc:474:replace_alu$6564.C[1]
.sym 31315 $auto$alumacc.cc:474:replace_alu$6564.C[3]
.sym 31316 $false
.sym 31317 $abc$41255$n4903
.sym 31318 soc.cpu.decoded_imm_uj[2]
.sym 31319 $auto$alumacc.cc:474:replace_alu$6564.C[2]
.sym 31321 $auto$alumacc.cc:474:replace_alu$6564.C[4]
.sym 31322 $false
.sym 31323 $abc$41255$n4906
.sym 31324 soc.cpu.decoded_imm_uj[3]
.sym 31325 $auto$alumacc.cc:474:replace_alu$6564.C[3]
.sym 31327 $auto$alumacc.cc:474:replace_alu$6564.C[5]
.sym 31328 $false
.sym 31329 $abc$41255$n4909
.sym 31330 soc.cpu.decoded_imm_uj[4]
.sym 31331 $auto$alumacc.cc:474:replace_alu$6564.C[4]
.sym 31333 $auto$alumacc.cc:474:replace_alu$6564.C[6]
.sym 31334 $false
.sym 31335 $abc$41255$n4912
.sym 31336 soc.cpu.decoded_imm_uj[5]
.sym 31337 $auto$alumacc.cc:474:replace_alu$6564.C[5]
.sym 31339 $auto$alumacc.cc:474:replace_alu$6564.C[7]
.sym 31340 $false
.sym 31341 $abc$41255$n4915
.sym 31342 soc.cpu.decoded_imm_uj[6]
.sym 31343 $auto$alumacc.cc:474:replace_alu$6564.C[6]
.sym 31345 $auto$alumacc.cc:474:replace_alu$6564.C[8]
.sym 31346 $false
.sym 31347 $abc$41255$n4918
.sym 31348 soc.cpu.decoded_imm_uj[7]
.sym 31349 $auto$alumacc.cc:474:replace_alu$6564.C[7]
.sym 31354 $abc$41255$n7923
.sym 31356 $abc$41255$n7922
.sym 31358 $abc$41255$n7921
.sym 31360 $abc$41255$n7920
.sym 31389 $auto$alumacc.cc:474:replace_alu$6564.C[8]
.sym 31426 $auto$alumacc.cc:474:replace_alu$6564.C[9]
.sym 31427 $false
.sym 31428 $abc$41255$n4921
.sym 31429 soc.cpu.decoded_imm_uj[8]
.sym 31430 $auto$alumacc.cc:474:replace_alu$6564.C[8]
.sym 31432 $auto$alumacc.cc:474:replace_alu$6564.C[10]
.sym 31433 $false
.sym 31434 $abc$41255$n4924
.sym 31435 soc.cpu.decoded_imm_uj[9]
.sym 31436 $auto$alumacc.cc:474:replace_alu$6564.C[9]
.sym 31438 $auto$alumacc.cc:474:replace_alu$6564.C[11]
.sym 31439 $false
.sym 31440 $abc$41255$n4927
.sym 31441 soc.cpu.decoded_imm_uj[10]
.sym 31442 $auto$alumacc.cc:474:replace_alu$6564.C[10]
.sym 31444 $auto$alumacc.cc:474:replace_alu$6564.C[12]
.sym 31445 $false
.sym 31446 $abc$41255$n4930
.sym 31447 soc.cpu.decoded_imm_uj[11]
.sym 31448 $auto$alumacc.cc:474:replace_alu$6564.C[11]
.sym 31450 $auto$alumacc.cc:474:replace_alu$6564.C[13]
.sym 31451 $false
.sym 31452 $abc$41255$n4933
.sym 31453 soc.cpu.decoded_imm_uj[12]
.sym 31454 $auto$alumacc.cc:474:replace_alu$6564.C[12]
.sym 31456 $auto$alumacc.cc:474:replace_alu$6564.C[14]
.sym 31457 $false
.sym 31458 $abc$41255$n4936
.sym 31459 soc.cpu.decoded_imm_uj[13]
.sym 31460 $auto$alumacc.cc:474:replace_alu$6564.C[13]
.sym 31462 $auto$alumacc.cc:474:replace_alu$6564.C[15]
.sym 31463 $false
.sym 31464 $abc$41255$n4939
.sym 31465 soc.cpu.decoded_imm_uj[14]
.sym 31466 $auto$alumacc.cc:474:replace_alu$6564.C[14]
.sym 31468 $auto$alumacc.cc:474:replace_alu$6564.C[16]
.sym 31469 $false
.sym 31470 $abc$41255$n4942
.sym 31471 soc.cpu.decoded_imm_uj[15]
.sym 31472 $auto$alumacc.cc:474:replace_alu$6564.C[15]
.sym 31477 $abc$41255$n7919
.sym 31479 $abc$41255$n7918
.sym 31481 $abc$41255$n7917
.sym 31483 $abc$41255$n7916
.sym 31512 $auto$alumacc.cc:474:replace_alu$6564.C[16]
.sym 31549 $auto$alumacc.cc:474:replace_alu$6564.C[17]
.sym 31550 $false
.sym 31551 $abc$41255$n4945
.sym 31552 soc.cpu.decoded_imm_uj[16]
.sym 31553 $auto$alumacc.cc:474:replace_alu$6564.C[16]
.sym 31555 $auto$alumacc.cc:474:replace_alu$6564.C[18]
.sym 31556 $false
.sym 31557 $abc$41255$n4948
.sym 31558 soc.cpu.decoded_imm_uj[17]
.sym 31559 $auto$alumacc.cc:474:replace_alu$6564.C[17]
.sym 31561 $auto$alumacc.cc:474:replace_alu$6564.C[19]
.sym 31562 $false
.sym 31563 $abc$41255$n4951
.sym 31564 soc.cpu.decoded_imm_uj[18]
.sym 31565 $auto$alumacc.cc:474:replace_alu$6564.C[18]
.sym 31567 $auto$alumacc.cc:474:replace_alu$6564.C[20]
.sym 31568 $false
.sym 31569 $abc$41255$n4954
.sym 31570 soc.cpu.decoded_imm_uj[19]
.sym 31571 $auto$alumacc.cc:474:replace_alu$6564.C[19]
.sym 31573 $auto$alumacc.cc:474:replace_alu$6564.C[21]
.sym 31574 $false
.sym 31575 $abc$41255$n4957
.sym 31576 soc.cpu.decoded_imm_uj[20]
.sym 31577 $auto$alumacc.cc:474:replace_alu$6564.C[20]
.sym 31579 $auto$alumacc.cc:474:replace_alu$6564.C[22]
.sym 31580 $false
.sym 31581 $abc$41255$n4960
.sym 31582 soc.cpu.decoded_imm_uj[21]
.sym 31583 $auto$alumacc.cc:474:replace_alu$6564.C[21]
.sym 31585 $auto$alumacc.cc:474:replace_alu$6564.C[23]
.sym 31586 $false
.sym 31587 $abc$41255$n4963
.sym 31588 soc.cpu.decoded_imm_uj[22]
.sym 31589 $auto$alumacc.cc:474:replace_alu$6564.C[22]
.sym 31591 $auto$alumacc.cc:474:replace_alu$6564.C[24]
.sym 31592 $false
.sym 31593 $abc$41255$n4966
.sym 31594 soc.cpu.decoded_imm_uj[23]
.sym 31595 $auto$alumacc.cc:474:replace_alu$6564.C[23]
.sym 31600 $abc$41255$n7947
.sym 31602 $abc$41255$n7946
.sym 31604 $abc$41255$n7945
.sym 31606 $abc$41255$n7944
.sym 31635 $auto$alumacc.cc:474:replace_alu$6564.C[24]
.sym 31672 $auto$alumacc.cc:474:replace_alu$6564.C[25]
.sym 31673 $false
.sym 31674 $abc$41255$n4969
.sym 31675 soc.cpu.decoded_imm_uj[24]
.sym 31676 $auto$alumacc.cc:474:replace_alu$6564.C[24]
.sym 31678 $auto$alumacc.cc:474:replace_alu$6564.C[26]
.sym 31679 $false
.sym 31680 $abc$41255$n4972
.sym 31681 soc.cpu.decoded_imm_uj[25]
.sym 31682 $auto$alumacc.cc:474:replace_alu$6564.C[25]
.sym 31684 $auto$alumacc.cc:474:replace_alu$6564.C[27]
.sym 31685 $false
.sym 31686 $abc$41255$n4975
.sym 31687 soc.cpu.decoded_imm_uj[26]
.sym 31688 $auto$alumacc.cc:474:replace_alu$6564.C[26]
.sym 31690 $auto$alumacc.cc:474:replace_alu$6564.C[28]
.sym 31691 $false
.sym 31692 $abc$41255$n4978
.sym 31693 soc.cpu.decoded_imm_uj[27]
.sym 31694 $auto$alumacc.cc:474:replace_alu$6564.C[27]
.sym 31696 $auto$alumacc.cc:474:replace_alu$6564.C[29]
.sym 31697 $false
.sym 31698 $abc$41255$n4981
.sym 31699 soc.cpu.decoded_imm_uj[28]
.sym 31700 $auto$alumacc.cc:474:replace_alu$6564.C[28]
.sym 31702 $auto$alumacc.cc:474:replace_alu$6564.C[30]
.sym 31703 $false
.sym 31704 $abc$41255$n4984
.sym 31705 soc.cpu.decoded_imm_uj[29]
.sym 31706 $auto$alumacc.cc:474:replace_alu$6564.C[29]
.sym 31708 $auto$alumacc.cc:474:replace_alu$6564.C[31]
.sym 31709 $false
.sym 31710 $abc$41255$n4987
.sym 31711 soc.cpu.decoded_imm_uj[30]
.sym 31712 $auto$alumacc.cc:474:replace_alu$6564.C[30]
.sym 31715 $false
.sym 31716 $abc$41255$n4990
.sym 31717 soc.cpu.decoded_imm_uj[31]
.sym 31718 $auto$alumacc.cc:474:replace_alu$6564.C[31]
.sym 31723 $abc$41255$n7943
.sym 31725 $abc$41255$n7942
.sym 31727 $abc$41255$n7941
.sym 31729 $abc$41255$n7940
.sym 31796 soc.cpu.mem_rdata_q[20]
.sym 31797 $abc$41255$n2507
.sym 31798 $abc$41255$n2988
.sym 31799 $false
.sym 31802 soc.cpu.mem_rdata_q[7]
.sym 31803 soc.cpu.is_sb_sh_sw
.sym 31804 soc.cpu.instr_jal
.sym 31805 soc.cpu.decoded_imm_uj[0]
.sym 31808 soc.cpu.instr_jal
.sym 31809 soc.cpu.decoded_imm_uj[11]
.sym 31810 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 31811 soc.cpu.mem_rdata_q[7]
.sym 31814 $abc$41255$n3006
.sym 31815 $abc$41255$n5149
.sym 31816 $abc$41255$n3627
.sym 31817 $false
.sym 31820 $abc$41255$n3006
.sym 31821 $abc$41255$n5148
.sym 31822 $abc$41255$n3623
.sym 31823 $false
.sym 31826 $abc$41255$n3006
.sym 31827 $abc$41255$n5139
.sym 31828 $abc$41255$n3587
.sym 31829 $false
.sym 31838 $abc$41255$n3006
.sym 31839 $abc$41255$n5142
.sym 31840 $abc$41255$n3599_1
.sym 31841 $false
.sym 31842 $abc$41255$n3589$2
.sym 31843 CLK$2$2
.sym 31844 $abc$41255$n7$2
.sym 31846 $abc$41255$n7915
.sym 31848 $abc$41255$n7914
.sym 31850 $abc$41255$n7913
.sym 31852 $abc$41255$n7912
.sym 31943 $abc$41255$n2997
.sym 31944 soc.cpu.latched_rd[1]
.sym 31945 $abc$41255$n2829
.sym 31946 soc.cpu.decoded_rd[1]
.sym 31961 $abc$41255$n2997
.sym 31962 soc.cpu.latched_rd[2]
.sym 31963 $abc$41255$n2829
.sym 31964 soc.cpu.decoded_rd[2]
.sym 31965 $abc$41255$n3593
.sym 31966 CLK$2$2
.sym 31967 $abc$41255$n7$2
.sym 31969 $abc$41255$n7911
.sym 31971 $abc$41255$n7910
.sym 31973 $abc$41255$n7909
.sym 31975 $abc$41255$n7908
.sym 32048 $abc$41255$n7943
.sym 32049 $abc$41255$n2262
.sym 32050 $abc$41255$n2793
.sym 32051 $abc$41255$n2794
.sym 32054 $abc$41255$n7919
.sym 32055 $abc$41255$n2267
.sym 32056 soc.ram_ready
.sym 32057 $abc$41255$n2792_1
.sym 32060 $abc$41255$n7911
.sym 32061 $abc$41255$n2268
.sym 32062 $abc$41255$n2264
.sym 32063 $abc$41255$n7935
.sym 32092 $abc$41255$n7955
.sym 32094 $abc$41255$n7954
.sym 32096 $abc$41255$n7953
.sym 32098 $abc$41255$n7952
.sym 32215 $abc$41255$n7951
.sym 32217 $abc$41255$n7950
.sym 32219 $abc$41255$n7949
.sym 32221 $abc$41255$n7948
.sym 32312 $abc$41255$n7927
.sym 32313 $abc$41255$n2265
.sym 32314 $abc$41255$n2261
.sym 32315 $abc$41255$n7951
.sym 32338 $abc$41255$n7931
.sym 32340 $abc$41255$n7930
.sym 32342 $abc$41255$n7929
.sym 32344 $abc$41255$n7928
.sym 32461 $abc$41255$n7927
.sym 32463 $abc$41255$n7926
.sym 32465 $abc$41255$n7925
.sym 32467 $abc$41255$n7924
.sym 32761 $abc$41255$n3919
.sym 32767 $undef
.sym 32768 $undef
.sym 32769 $undef
.sym 32770 $undef
.sym 32771 $undef
.sym 32772 $undef
.sym 32773 $undef
.sym 32774 $undef
.sym 32775 soc.cpu.mem_addr[2]
.sym 32776 soc.cpu.mem_addr[3]
.sym 32777 $false
.sym 32778 soc.cpu.mem_addr[4]
.sym 32779 soc.cpu.mem_addr[5]
.sym 32780 soc.cpu.mem_addr[6]
.sym 32781 soc.cpu.mem_addr[7]
.sym 32782 soc.cpu.mem_addr[8]
.sym 32783 soc.cpu.mem_addr[9]
.sym 32784 soc.cpu.mem_addr[10]
.sym 32785 $false
.sym 32786 CLK$2$2
.sym 32787 $abc$41255$n4434
.sym 32788 $true$2
.sym 32789 soc.cpu.mem_wdata[5]
.sym 32790 $undef
.sym 32791 soc.cpu.mem_wdata[6]
.sym 32792 $undef
.sym 32793 soc.cpu.mem_wdata[7]
.sym 32794 $undef
.sym 32795 soc.cpu.mem_wdata[4]
.sym 32796 $undef
.sym 32898 $abc$41255$n4783
.sym 32902 $abc$41255$n3915
.sym 32905 $undef
.sym 32906 $undef
.sym 32907 $undef
.sym 32908 $undef
.sym 32909 $undef
.sym 32910 $undef
.sym 32911 $undef
.sym 32912 $undef
.sym 32913 soc.cpu.mem_addr[2]
.sym 32914 soc.cpu.mem_addr[3]
.sym 32915 $false
.sym 32916 soc.cpu.mem_addr[4]
.sym 32917 soc.cpu.mem_addr[5]
.sym 32918 soc.cpu.mem_addr[6]
.sym 32919 soc.cpu.mem_addr[7]
.sym 32920 soc.cpu.mem_addr[8]
.sym 32921 soc.cpu.mem_addr[9]
.sym 32922 soc.cpu.mem_addr[10]
.sym 32923 $false
.sym 32924 CLK$2$2
.sym 32925 $abc$41255$n4783
.sym 32926 soc.cpu.mem_wdata[0]
.sym 32927 $undef
.sym 32928 soc.cpu.mem_wdata[1]
.sym 32929 $undef
.sym 32930 soc.cpu.mem_wdata[2]
.sym 32931 $undef
.sym 32932 soc.cpu.mem_wdata[3]
.sym 32933 $undef
.sym 32934 $true$2
.sym 33002 $abc$41255$n2598
.sym 33004 $abc$41255$n2626
.sym 33005 $abc$41255$n2680
.sym 33006 $abc$41255$n4784
.sym 33007 $undef
.sym 33008 $undef
.sym 33009 $undef
.sym 33010 $undef
.sym 33011 $undef
.sym 33012 $undef
.sym 33013 $undef
.sym 33014 $undef
.sym 33015 soc.cpu.mem_addr[2]
.sym 33016 soc.cpu.mem_addr[3]
.sym 33017 $false
.sym 33018 soc.cpu.mem_addr[4]
.sym 33019 soc.cpu.mem_addr[5]
.sym 33020 soc.cpu.mem_addr[6]
.sym 33021 soc.cpu.mem_addr[7]
.sym 33022 soc.cpu.mem_addr[8]
.sym 33023 soc.cpu.mem_addr[9]
.sym 33024 soc.cpu.mem_addr[10]
.sym 33025 $false
.sym 33026 CLK$2$2
.sym 33027 $abc$41255$n4435
.sym 33028 $true$2
.sym 33029 soc.cpu.mem_wdata[5]
.sym 33030 $undef
.sym 33031 soc.cpu.mem_wdata[6]
.sym 33032 $undef
.sym 33033 soc.cpu.mem_wdata[7]
.sym 33034 $undef
.sym 33035 soc.cpu.mem_wdata[4]
.sym 33036 $undef
.sym 33108 $abc$41255$n2611
.sym 33109 $undef
.sym 33110 $undef
.sym 33111 $undef
.sym 33112 $undef
.sym 33113 $undef
.sym 33114 $undef
.sym 33115 $undef
.sym 33116 $undef
.sym 33117 soc.cpu.mem_addr[2]
.sym 33118 soc.cpu.mem_addr[3]
.sym 33119 $false
.sym 33120 soc.cpu.mem_addr[4]
.sym 33121 soc.cpu.mem_addr[5]
.sym 33122 soc.cpu.mem_addr[6]
.sym 33123 soc.cpu.mem_addr[7]
.sym 33124 soc.cpu.mem_addr[8]
.sym 33125 soc.cpu.mem_addr[9]
.sym 33126 soc.cpu.mem_addr[10]
.sym 33127 $false
.sym 33128 CLK$2$2
.sym 33129 $abc$41255$n4784
.sym 33130 soc.cpu.mem_wdata[0]
.sym 33131 $undef
.sym 33132 soc.cpu.mem_wdata[1]
.sym 33133 $undef
.sym 33134 soc.cpu.mem_wdata[2]
.sym 33135 $undef
.sym 33136 soc.cpu.mem_wdata[3]
.sym 33137 $undef
.sym 33138 $true$2
.sym 33204 $abc$41255$n2681
.sym 33206 $abc$41255$n2653
.sym 33210 $abc$41255$n2640
.sym 33211 $undef
.sym 33212 $undef
.sym 33213 $undef
.sym 33214 $undef
.sym 33215 $undef
.sym 33216 $undef
.sym 33217 $undef
.sym 33218 $undef
.sym 33219 soc.cpu.mem_addr[2]
.sym 33220 soc.cpu.mem_addr[3]
.sym 33221 $false
.sym 33222 soc.cpu.mem_addr[4]
.sym 33223 soc.cpu.mem_addr[5]
.sym 33224 soc.cpu.mem_addr[6]
.sym 33225 soc.cpu.mem_addr[7]
.sym 33226 soc.cpu.mem_addr[8]
.sym 33227 soc.cpu.mem_addr[9]
.sym 33228 soc.cpu.mem_addr[10]
.sym 33229 $false
.sym 33230 CLK$2$2
.sym 33231 $abc$41255$n4432
.sym 33232 $true$2
.sym 33233 soc.cpu.mem_wdata[5]
.sym 33234 $undef
.sym 33235 soc.cpu.mem_wdata[6]
.sym 33236 $undef
.sym 33237 soc.cpu.mem_wdata[7]
.sym 33238 $undef
.sym 33239 soc.cpu.mem_wdata[4]
.sym 33240 $undef
.sym 33307 $abc$41255$n2678
.sym 33308 $abc$41255$n3901
.sym 33310 $abc$41255$n2638
.sym 33311 $abc$41255$n2682
.sym 33312 $abc$41255$n2655
.sym 33313 $undef
.sym 33314 $undef
.sym 33315 $undef
.sym 33316 $undef
.sym 33317 $undef
.sym 33318 $undef
.sym 33319 $undef
.sym 33320 $undef
.sym 33321 soc.cpu.mem_addr[2]
.sym 33322 soc.cpu.mem_addr[3]
.sym 33323 $false
.sym 33324 soc.cpu.mem_addr[4]
.sym 33325 soc.cpu.mem_addr[5]
.sym 33326 soc.cpu.mem_addr[6]
.sym 33327 soc.cpu.mem_addr[7]
.sym 33328 soc.cpu.mem_addr[8]
.sym 33329 soc.cpu.mem_addr[9]
.sym 33330 soc.cpu.mem_addr[10]
.sym 33331 $false
.sym 33332 CLK$2$2
.sym 33333 $abc$41255$n4781
.sym 33334 soc.cpu.mem_wdata[0]
.sym 33335 $undef
.sym 33336 soc.cpu.mem_wdata[1]
.sym 33337 $undef
.sym 33338 soc.cpu.mem_wdata[2]
.sym 33339 $undef
.sym 33340 soc.cpu.mem_wdata[3]
.sym 33341 $undef
.sym 33342 $true$2
.sym 33407 $abc$41255$n2628
.sym 33408 $abc$41255$n2610
.sym 33410 $abc$41255$n2651
.sym 33411 $abc$41255$n4785
.sym 33413 $abc$41255$n2654
.sym 33414 $abc$41255$n2679
.sym 33415 $undef
.sym 33416 $undef
.sym 33417 $undef
.sym 33418 $undef
.sym 33419 $undef
.sym 33420 $undef
.sym 33421 $undef
.sym 33422 $undef
.sym 33423 soc.cpu.mem_addr[2]
.sym 33424 soc.cpu.mem_addr[3]
.sym 33425 $false
.sym 33426 soc.cpu.mem_addr[4]
.sym 33427 soc.cpu.mem_addr[5]
.sym 33428 soc.cpu.mem_addr[6]
.sym 33429 soc.cpu.mem_addr[7]
.sym 33430 soc.cpu.mem_addr[8]
.sym 33431 soc.cpu.mem_addr[9]
.sym 33432 soc.cpu.mem_addr[10]
.sym 33433 $false
.sym 33434 CLK$2$2
.sym 33435 $abc$41255$n4429
.sym 33436 $true$2
.sym 33437 soc.cpu.mem_wdata[5]
.sym 33438 $undef
.sym 33439 soc.cpu.mem_wdata[6]
.sym 33440 $undef
.sym 33441 soc.cpu.mem_wdata[7]
.sym 33442 $undef
.sym 33443 soc.cpu.mem_wdata[4]
.sym 33444 $undef
.sym 33510 $abc$41255$n2599
.sym 33516 $abc$41255$n2600
.sym 33517 $undef
.sym 33518 $undef
.sym 33519 $undef
.sym 33520 $undef
.sym 33521 $undef
.sym 33522 $undef
.sym 33523 $undef
.sym 33524 $undef
.sym 33525 soc.cpu.mem_addr[2]
.sym 33526 soc.cpu.mem_addr[3]
.sym 33527 $false
.sym 33528 soc.cpu.mem_addr[4]
.sym 33529 soc.cpu.mem_addr[5]
.sym 33530 soc.cpu.mem_addr[6]
.sym 33531 soc.cpu.mem_addr[7]
.sym 33532 soc.cpu.mem_addr[8]
.sym 33533 soc.cpu.mem_addr[9]
.sym 33534 soc.cpu.mem_addr[10]
.sym 33535 $false
.sym 33536 CLK$2$2
.sym 33537 $abc$41255$n4785
.sym 33538 soc.cpu.mem_wdata[0]
.sym 33539 $undef
.sym 33540 soc.cpu.mem_wdata[1]
.sym 33541 $undef
.sym 33542 soc.cpu.mem_wdata[2]
.sym 33543 $undef
.sym 33544 soc.cpu.mem_wdata[3]
.sym 33545 $undef
.sym 33546 $true$2
.sym 33611 $abc$41255$n3822
.sym 33612 $abc$41255$n2614
.sym 33613 $abc$41255$n2627
.sym 33614 $abc$41255$n3821
.sym 33615 $abc$41255$n4780
.sym 33617 $abc$41255$n7568
.sym 33618 $abc$41255$n7566
.sym 33619 $undef
.sym 33620 $undef
.sym 33621 $undef
.sym 33622 $undef
.sym 33623 $undef
.sym 33624 $undef
.sym 33625 $undef
.sym 33626 $undef
.sym 33627 soc.cpu.mem_addr[2]
.sym 33628 soc.cpu.mem_addr[3]
.sym 33629 $false
.sym 33630 soc.cpu.mem_addr[4]
.sym 33631 soc.cpu.mem_addr[5]
.sym 33632 soc.cpu.mem_addr[6]
.sym 33633 soc.cpu.mem_addr[7]
.sym 33634 soc.cpu.mem_addr[8]
.sym 33635 soc.cpu.mem_addr[9]
.sym 33636 soc.cpu.mem_addr[10]
.sym 33637 $false
.sym 33638 CLK$2$2
.sym 33639 $abc$41255$n4428
.sym 33640 $true$2
.sym 33641 soc.cpu.mem_wdata[5]
.sym 33642 $undef
.sym 33643 soc.cpu.mem_wdata[6]
.sym 33644 $undef
.sym 33645 soc.cpu.mem_wdata[7]
.sym 33646 $undef
.sym 33647 soc.cpu.mem_wdata[4]
.sym 33648 $undef
.sym 33713 $abc$41255$n7583
.sym 33714 $abc$41255$n4877_1
.sym 33715 $abc$41255$n7578
.sym 33716 $abc$41255$n3671
.sym 33718 soc.simpleuart.recv_state[1]
.sym 33721 $undef
.sym 33722 $undef
.sym 33723 $undef
.sym 33724 $undef
.sym 33725 $undef
.sym 33726 $undef
.sym 33727 $undef
.sym 33728 $undef
.sym 33729 soc.cpu.mem_addr[2]
.sym 33730 soc.cpu.mem_addr[3]
.sym 33731 $false
.sym 33732 soc.cpu.mem_addr[4]
.sym 33733 soc.cpu.mem_addr[5]
.sym 33734 soc.cpu.mem_addr[6]
.sym 33735 soc.cpu.mem_addr[7]
.sym 33736 soc.cpu.mem_addr[8]
.sym 33737 soc.cpu.mem_addr[9]
.sym 33738 soc.cpu.mem_addr[10]
.sym 33739 $false
.sym 33740 CLK$2$2
.sym 33741 $abc$41255$n4780
.sym 33742 soc.cpu.mem_wdata[0]
.sym 33743 $undef
.sym 33744 soc.cpu.mem_wdata[1]
.sym 33745 $undef
.sym 33746 soc.cpu.mem_wdata[2]
.sym 33747 $undef
.sym 33748 soc.cpu.mem_wdata[3]
.sym 33749 $undef
.sym 33750 $true$2
.sym 33815 $abc$41255$n2609
.sym 33816 $abc$41255$n2597
.sym 33817 $abc$41255$n4782
.sym 33818 $abc$41255$n2624
.sym 33819 $abc$41255$n2625
.sym 33820 $abc$41255$n2594
.sym 33821 $abc$41255$n4324
.sym 33822 $abc$41255$n3820
.sym 33823 $undef
.sym 33824 $undef
.sym 33825 $undef
.sym 33826 $undef
.sym 33827 $undef
.sym 33828 $undef
.sym 33829 $undef
.sym 33830 $undef
.sym 33831 soc.cpu.mem_addr[2]
.sym 33832 soc.cpu.mem_addr[3]
.sym 33833 $false
.sym 33834 soc.cpu.mem_addr[4]
.sym 33835 soc.cpu.mem_addr[5]
.sym 33836 soc.cpu.mem_addr[6]
.sym 33837 soc.cpu.mem_addr[7]
.sym 33838 soc.cpu.mem_addr[8]
.sym 33839 soc.cpu.mem_addr[9]
.sym 33840 soc.cpu.mem_addr[10]
.sym 33841 $false
.sym 33842 CLK$2$2
.sym 33843 $abc$41255$n4433
.sym 33844 $true$2
.sym 33845 soc.cpu.mem_wdata[5]
.sym 33846 $undef
.sym 33847 soc.cpu.mem_wdata[6]
.sym 33848 $undef
.sym 33849 soc.cpu.mem_wdata[7]
.sym 33850 $undef
.sym 33851 soc.cpu.mem_wdata[4]
.sym 33852 $undef
.sym 33917 $abc$41255$n4214_1
.sym 33918 $abc$41255$n4288
.sym 33919 $abc$41255$n4287
.sym 33920 $abc$41255$n2677
.sym 33921 $abc$41255$n2637
.sym 33922 $abc$41255$n4286
.sym 33923 $abc$41255$n2650
.sym 33924 $abc$41255$n4211_1
.sym 33925 $undef
.sym 33926 $undef
.sym 33927 $undef
.sym 33928 $undef
.sym 33929 $undef
.sym 33930 $undef
.sym 33931 $undef
.sym 33932 $undef
.sym 33933 soc.cpu.mem_addr[2]
.sym 33934 soc.cpu.mem_addr[3]
.sym 33935 $false
.sym 33936 soc.cpu.mem_addr[4]
.sym 33937 soc.cpu.mem_addr[5]
.sym 33938 soc.cpu.mem_addr[6]
.sym 33939 soc.cpu.mem_addr[7]
.sym 33940 soc.cpu.mem_addr[8]
.sym 33941 soc.cpu.mem_addr[9]
.sym 33942 soc.cpu.mem_addr[10]
.sym 33943 $false
.sym 33944 CLK$2$2
.sym 33945 $abc$41255$n4782
.sym 33946 soc.cpu.mem_wdata[0]
.sym 33947 $undef
.sym 33948 soc.cpu.mem_wdata[1]
.sym 33949 $undef
.sym 33950 soc.cpu.mem_wdata[2]
.sym 33951 $undef
.sym 33952 soc.cpu.mem_wdata[3]
.sym 33953 $undef
.sym 33954 $true$2
.sym 34020 $abc$41255$n5405
.sym 34021 $abc$41255$n5406
.sym 34022 $abc$41255$n5407
.sym 34023 $abc$41255$n5408
.sym 34024 $abc$41255$n5409
.sym 34025 $abc$41255$n5410
.sym 34026 $abc$41255$n5411
.sym 34027 $undef
.sym 34028 $undef
.sym 34029 $undef
.sym 34030 $undef
.sym 34031 $undef
.sym 34032 $undef
.sym 34033 $undef
.sym 34034 $undef
.sym 34035 soc.cpu.mem_addr[2]
.sym 34036 soc.cpu.mem_addr[3]
.sym 34037 $false
.sym 34038 soc.cpu.mem_addr[4]
.sym 34039 soc.cpu.mem_addr[5]
.sym 34040 soc.cpu.mem_addr[6]
.sym 34041 soc.cpu.mem_addr[7]
.sym 34042 soc.cpu.mem_addr[8]
.sym 34043 soc.cpu.mem_addr[9]
.sym 34044 soc.cpu.mem_addr[10]
.sym 34045 $false
.sym 34046 CLK$2$2
.sym 34047 $abc$41255$n4430
.sym 34048 $true$2
.sym 34049 soc.cpu.mem_wdata[5]
.sym 34050 $undef
.sym 34051 soc.cpu.mem_wdata[6]
.sym 34052 $undef
.sym 34053 soc.cpu.mem_wdata[7]
.sym 34054 $undef
.sym 34055 soc.cpu.mem_wdata[4]
.sym 34056 $undef
.sym 34121 $abc$41255$n5412
.sym 34122 $abc$41255$n5413
.sym 34123 $abc$41255$n5414
.sym 34124 $abc$41255$n5415
.sym 34125 $abc$41255$n5416
.sym 34126 $abc$41255$n5417
.sym 34127 $abc$41255$n5418
.sym 34128 $abc$41255$n5419
.sym 34129 $undef
.sym 34130 $undef
.sym 34131 $undef
.sym 34132 $undef
.sym 34133 $undef
.sym 34134 $undef
.sym 34135 $undef
.sym 34136 $undef
.sym 34137 soc.cpu.mem_addr[2]
.sym 34138 soc.cpu.mem_addr[3]
.sym 34139 $false
.sym 34140 soc.cpu.mem_addr[4]
.sym 34141 soc.cpu.mem_addr[5]
.sym 34142 soc.cpu.mem_addr[6]
.sym 34143 soc.cpu.mem_addr[7]
.sym 34144 soc.cpu.mem_addr[8]
.sym 34145 soc.cpu.mem_addr[9]
.sym 34146 soc.cpu.mem_addr[10]
.sym 34147 $false
.sym 34148 CLK$2$2
.sym 34149 $abc$41255$n4779
.sym 34150 soc.cpu.mem_wdata[0]
.sym 34151 $undef
.sym 34152 soc.cpu.mem_wdata[1]
.sym 34153 $undef
.sym 34154 soc.cpu.mem_wdata[2]
.sym 34155 $undef
.sym 34156 soc.cpu.mem_wdata[3]
.sym 34157 $undef
.sym 34158 $true$2
.sym 34223 $abc$41255$n5420
.sym 34224 $abc$41255$n5421
.sym 34225 $abc$41255$n5422
.sym 34226 $abc$41255$n5423
.sym 34227 $abc$41255$n5424
.sym 34228 $abc$41255$n5425
.sym 34229 $abc$41255$n5426
.sym 34230 $abc$41255$n5427
.sym 34231 $abc$41255$n7427
.sym 34232 $abc$41255$n7427
.sym 34233 $abc$41255$n7427
.sym 34234 $abc$41255$n7427
.sym 34235 $abc$41255$n7427
.sym 34236 $abc$41255$n7427
.sym 34237 $abc$41255$n7427
.sym 34238 $abc$41255$n7427
.sym 34239 $abc$41255$n4868
.sym 34240 $abc$41255$n4870
.sym 34241 $false
.sym 34242 $abc$41255$n4872
.sym 34243 $abc$41255$n4874
.sym 34244 $abc$41255$n4876
.sym 34245 $abc$41255$n4877
.sym 34246 $false
.sym 34247 $false
.sym 34248 $false
.sym 34249 $false
.sym 34250 CLK$2$2
.sym 34251 $true
.sym 34252 $true$2
.sym 34253 soc.cpu.cpuregs.wdata[10]
.sym 34254 soc.cpu.cpuregs.wdata[11]
.sym 34255 soc.cpu.cpuregs.wdata[12]
.sym 34256 soc.cpu.cpuregs.wdata[13]
.sym 34257 soc.cpu.cpuregs.wdata[14]
.sym 34258 soc.cpu.cpuregs.wdata[15]
.sym 34259 soc.cpu.cpuregs.wdata[8]
.sym 34260 soc.cpu.cpuregs.wdata[9]
.sym 34325 $abc$41255$n5428
.sym 34326 $abc$41255$n5429
.sym 34327 $abc$41255$n5430
.sym 34328 $abc$41255$n5431
.sym 34329 $abc$41255$n5432
.sym 34330 $abc$41255$n5433
.sym 34331 $abc$41255$n5434
.sym 34332 $abc$41255$n5435
.sym 34333 $abc$41255$n7427
.sym 34334 $abc$41255$n7427
.sym 34335 $abc$41255$n7427
.sym 34336 $abc$41255$n7427
.sym 34337 $abc$41255$n7427
.sym 34338 $abc$41255$n7427
.sym 34339 $abc$41255$n7427
.sym 34340 $abc$41255$n7427
.sym 34341 soc.cpu.latched_rd[0]
.sym 34342 soc.cpu.latched_rd[1]
.sym 34343 $false
.sym 34344 soc.cpu.latched_rd[2]
.sym 34345 soc.cpu.latched_rd[3]
.sym 34346 soc.cpu.latched_rd[4]
.sym 34347 soc.cpu.latched_rd[5]
.sym 34348 $false
.sym 34349 $false
.sym 34350 $false
.sym 34351 $false
.sym 34352 CLK$2$2
.sym 34353 soc.cpu.cpuregs.wen
.sym 34354 soc.cpu.cpuregs.wdata[0]
.sym 34355 soc.cpu.cpuregs.wdata[1]
.sym 34356 soc.cpu.cpuregs.wdata[2]
.sym 34357 soc.cpu.cpuregs.wdata[3]
.sym 34358 soc.cpu.cpuregs.wdata[4]
.sym 34359 soc.cpu.cpuregs.wdata[5]
.sym 34360 soc.cpu.cpuregs.wdata[6]
.sym 34361 soc.cpu.cpuregs.wdata[7]
.sym 34362 $true$2
.sym 34427 soc.cpu.cpuregs_rs1[0]
.sym 34428 $abc$41255$n4877
.sym 34429 soc.cpu.cpuregs_rs1[6]
.sym 34430 $abc$41255$n4868
.sym 34431 soc.cpu.reg_op2[31]
.sym 34432 soc.cpu.reg_op2[20]
.sym 34433 soc.cpu.reg_op2[28]
.sym 34434 soc.cpu.reg_op2[16]
.sym 34435 $abc$41255$n7427
.sym 34436 $abc$41255$n7427
.sym 34437 $abc$41255$n7427
.sym 34438 $abc$41255$n7427
.sym 34439 $abc$41255$n7427
.sym 34440 $abc$41255$n7427
.sym 34441 $abc$41255$n7427
.sym 34442 $abc$41255$n7427
.sym 34443 $abc$41255$n4880
.sym 34444 $abc$41255$n4882
.sym 34445 $false
.sym 34446 $abc$41255$n4884
.sym 34447 $abc$41255$n4886
.sym 34448 $abc$41255$n4888
.sym 34449 $abc$41255$n4895
.sym 34450 $false
.sym 34451 $false
.sym 34452 $false
.sym 34453 $false
.sym 34454 CLK$2$2
.sym 34455 $true
.sym 34456 $true$2
.sym 34457 soc.cpu.cpuregs.wdata[10]
.sym 34458 soc.cpu.cpuregs.wdata[11]
.sym 34459 soc.cpu.cpuregs.wdata[12]
.sym 34460 soc.cpu.cpuregs.wdata[13]
.sym 34461 soc.cpu.cpuregs.wdata[14]
.sym 34462 soc.cpu.cpuregs.wdata[15]
.sym 34463 soc.cpu.cpuregs.wdata[8]
.sym 34464 soc.cpu.cpuregs.wdata[9]
.sym 34529 $abc$41255$n3727
.sym 34530 soc.cpu.cpuregs_rs1[31]
.sym 34531 soc.cpu.cpuregs_rs1[29]
.sym 34532 $abc$41255$n3705
.sym 34533 soc.cpu.cpuregs_rs1[20]
.sym 34534 $abc$41255$n4751
.sym 34535 $abc$41255$n5644
.sym 34536 $abc$41255$n6188
.sym 34537 $abc$41255$n7427
.sym 34538 $abc$41255$n7427
.sym 34539 $abc$41255$n7427
.sym 34540 $abc$41255$n7427
.sym 34541 $abc$41255$n7427
.sym 34542 $abc$41255$n7427
.sym 34543 $abc$41255$n7427
.sym 34544 $abc$41255$n7427
.sym 34545 soc.cpu.latched_rd[0]
.sym 34546 soc.cpu.latched_rd[1]
.sym 34547 $false
.sym 34548 soc.cpu.latched_rd[2]
.sym 34549 soc.cpu.latched_rd[3]
.sym 34550 soc.cpu.latched_rd[4]
.sym 34551 soc.cpu.latched_rd[5]
.sym 34552 $false
.sym 34553 $false
.sym 34554 $false
.sym 34555 $false
.sym 34556 CLK$2$2
.sym 34557 soc.cpu.cpuregs.wen
.sym 34558 soc.cpu.cpuregs.wdata[0]
.sym 34559 soc.cpu.cpuregs.wdata[1]
.sym 34560 soc.cpu.cpuregs.wdata[2]
.sym 34561 soc.cpu.cpuregs.wdata[3]
.sym 34562 soc.cpu.cpuregs.wdata[4]
.sym 34563 soc.cpu.cpuregs.wdata[5]
.sym 34564 soc.cpu.cpuregs.wdata[6]
.sym 34565 soc.cpu.cpuregs.wdata[7]
.sym 34566 $true$2
.sym 34631 soc.cpu.cpuregs_rs1[19]
.sym 34632 $abc$41255$n3697
.sym 34633 soc.cpu.cpuregs_rs1[16]
.sym 34634 $abc$41255$n5736
.sym 34635 $abc$41255$n5650
.sym 34636 $abc$41255$n4746
.sym 34637 $abc$41255$n4736
.sym 34638 $abc$41255$n4726
.sym 34639 $abc$41255$n7427
.sym 34640 $abc$41255$n7427
.sym 34641 $abc$41255$n7427
.sym 34642 $abc$41255$n7427
.sym 34643 $abc$41255$n7427
.sym 34644 $abc$41255$n7427
.sym 34645 $abc$41255$n7427
.sym 34646 $abc$41255$n7427
.sym 34647 $abc$41255$n4868
.sym 34648 $abc$41255$n4870
.sym 34649 $false
.sym 34650 $abc$41255$n4872
.sym 34651 $abc$41255$n4874
.sym 34652 $abc$41255$n4876
.sym 34653 $abc$41255$n4877
.sym 34654 $false
.sym 34655 $false
.sym 34656 $false
.sym 34657 $false
.sym 34658 CLK$2$2
.sym 34659 $true
.sym 34660 $true$2
.sym 34661 soc.cpu.cpuregs.wdata[26]
.sym 34662 soc.cpu.cpuregs.wdata[27]
.sym 34663 soc.cpu.cpuregs.wdata[28]
.sym 34664 soc.cpu.cpuregs.wdata[29]
.sym 34665 soc.cpu.cpuregs.wdata[30]
.sym 34666 soc.cpu.cpuregs.wdata[31]
.sym 34667 soc.cpu.cpuregs.wdata[24]
.sym 34668 soc.cpu.cpuregs.wdata[25]
.sym 34733 soc.cpu.cpuregs_rs1[24]
.sym 34734 soc.cpu.cpuregs_rs1[26]
.sym 34735 $abc$41255$n3369
.sym 34736 soc.cpu.cpuregs_rs1[27]
.sym 34737 soc.cpu.cpuregs_rs1[17]
.sym 34738 soc.cpu.reg_next_pc[14]
.sym 34739 soc.cpu.reg_next_pc[9]
.sym 34740 soc.cpu.reg_pc[15]
.sym 34741 $abc$41255$n7427
.sym 34742 $abc$41255$n7427
.sym 34743 $abc$41255$n7427
.sym 34744 $abc$41255$n7427
.sym 34745 $abc$41255$n7427
.sym 34746 $abc$41255$n7427
.sym 34747 $abc$41255$n7427
.sym 34748 $abc$41255$n7427
.sym 34749 soc.cpu.latched_rd[0]
.sym 34750 soc.cpu.latched_rd[1]
.sym 34751 $false
.sym 34752 soc.cpu.latched_rd[2]
.sym 34753 soc.cpu.latched_rd[3]
.sym 34754 soc.cpu.latched_rd[4]
.sym 34755 soc.cpu.latched_rd[5]
.sym 34756 $false
.sym 34757 $false
.sym 34758 $false
.sym 34759 $false
.sym 34760 CLK$2$2
.sym 34761 soc.cpu.cpuregs.wen
.sym 34762 soc.cpu.cpuregs.wdata[16]
.sym 34763 soc.cpu.cpuregs.wdata[17]
.sym 34764 soc.cpu.cpuregs.wdata[18]
.sym 34765 soc.cpu.cpuregs.wdata[19]
.sym 34766 soc.cpu.cpuregs.wdata[20]
.sym 34767 soc.cpu.cpuregs.wdata[21]
.sym 34768 soc.cpu.cpuregs.wdata[22]
.sym 34769 soc.cpu.cpuregs.wdata[23]
.sym 34770 $true$2
.sym 34836 $abc$41255$n3551
.sym 34837 soc.cpu.mem_rdata_latched[15]
.sym 34838 $abc$41255$n4984
.sym 34839 soc.cpu.reg_next_pc[12]
.sym 34841 soc.cpu.reg_pc[30]
.sym 34843 $abc$41255$n7427
.sym 34844 $abc$41255$n7427
.sym 34845 $abc$41255$n7427
.sym 34846 $abc$41255$n7427
.sym 34847 $abc$41255$n7427
.sym 34848 $abc$41255$n7427
.sym 34849 $abc$41255$n7427
.sym 34850 $abc$41255$n7427
.sym 34851 $abc$41255$n4880
.sym 34852 $abc$41255$n4882
.sym 34853 $false
.sym 34854 $abc$41255$n4884
.sym 34855 $abc$41255$n4886
.sym 34856 $abc$41255$n4888
.sym 34857 $abc$41255$n4895
.sym 34858 $false
.sym 34859 $false
.sym 34860 $false
.sym 34861 $false
.sym 34862 CLK$2$2
.sym 34863 $true
.sym 34864 $true$2
.sym 34865 soc.cpu.cpuregs.wdata[26]
.sym 34866 soc.cpu.cpuregs.wdata[27]
.sym 34867 soc.cpu.cpuregs.wdata[28]
.sym 34868 soc.cpu.cpuregs.wdata[29]
.sym 34869 soc.cpu.cpuregs.wdata[30]
.sym 34870 soc.cpu.cpuregs.wdata[31]
.sym 34871 soc.cpu.cpuregs.wdata[24]
.sym 34872 soc.cpu.cpuregs.wdata[25]
.sym 34937 $abc$41255$n3083
.sym 34939 $abc$41255$n2990_1
.sym 34940 $abc$41255$n2994
.sym 34941 soc.cpu.decoded_imm[27]
.sym 34942 soc.cpu.decoded_imm[25]
.sym 34943 soc.cpu.decoded_imm[5]
.sym 34944 soc.cpu.decoded_imm[15]
.sym 34945 $abc$41255$n7427
.sym 34946 $abc$41255$n7427
.sym 34947 $abc$41255$n7427
.sym 34948 $abc$41255$n7427
.sym 34949 $abc$41255$n7427
.sym 34950 $abc$41255$n7427
.sym 34951 $abc$41255$n7427
.sym 34952 $abc$41255$n7427
.sym 34953 soc.cpu.latched_rd[0]
.sym 34954 soc.cpu.latched_rd[1]
.sym 34955 $false
.sym 34956 soc.cpu.latched_rd[2]
.sym 34957 soc.cpu.latched_rd[3]
.sym 34958 soc.cpu.latched_rd[4]
.sym 34959 soc.cpu.latched_rd[5]
.sym 34960 $false
.sym 34961 $false
.sym 34962 $false
.sym 34963 $false
.sym 34964 CLK$2$2
.sym 34965 soc.cpu.cpuregs.wen
.sym 34966 soc.cpu.cpuregs.wdata[16]
.sym 34967 soc.cpu.cpuregs.wdata[17]
.sym 34968 soc.cpu.cpuregs.wdata[18]
.sym 34969 soc.cpu.cpuregs.wdata[19]
.sym 34970 soc.cpu.cpuregs.wdata[20]
.sym 34971 soc.cpu.cpuregs.wdata[21]
.sym 34972 soc.cpu.cpuregs.wdata[22]
.sym 34973 soc.cpu.cpuregs.wdata[23]
.sym 34974 $true$2
.sym 35039 $abc$41255$n4765
.sym 35040 $abc$41255$n3073
.sym 35041 $abc$41255$n3575
.sym 35042 soc.cpu.reg_next_pc[28]
.sym 35044 soc.cpu.reg_next_pc[26]
.sym 35045 soc.cpu.reg_next_pc[18]
.sym 35047 $undef
.sym 35048 $undef
.sym 35049 $undef
.sym 35050 $undef
.sym 35051 $undef
.sym 35052 $undef
.sym 35053 $undef
.sym 35054 $undef
.sym 35055 soc.cpu.mem_addr[2]
.sym 35056 soc.cpu.mem_addr[3]
.sym 35057 $false
.sym 35058 soc.cpu.mem_addr[4]
.sym 35059 soc.cpu.mem_addr[5]
.sym 35060 soc.cpu.mem_addr[6]
.sym 35061 soc.cpu.mem_addr[7]
.sym 35062 soc.cpu.mem_addr[8]
.sym 35063 soc.cpu.mem_addr[9]
.sym 35064 soc.cpu.mem_addr[10]
.sym 35065 $false
.sym 35066 CLK$2$2
.sym 35067 $abc$41255$n4432
.sym 35068 $true$2
.sym 35069 soc.cpu.mem_wdata[21]
.sym 35070 $undef
.sym 35071 soc.cpu.mem_wdata[22]
.sym 35072 $undef
.sym 35073 soc.cpu.mem_wdata[23]
.sym 35074 $undef
.sym 35075 soc.cpu.mem_wdata[20]
.sym 35076 $undef
.sym 35141 $abc$41255$n4743
.sym 35146 soc.cpu.mem_rdata_q[15]
.sym 35149 $undef
.sym 35150 $undef
.sym 35151 $undef
.sym 35152 $undef
.sym 35153 $undef
.sym 35154 $undef
.sym 35155 $undef
.sym 35156 $undef
.sym 35157 soc.cpu.mem_addr[2]
.sym 35158 soc.cpu.mem_addr[3]
.sym 35159 $false
.sym 35160 soc.cpu.mem_addr[4]
.sym 35161 soc.cpu.mem_addr[5]
.sym 35162 soc.cpu.mem_addr[6]
.sym 35163 soc.cpu.mem_addr[7]
.sym 35164 soc.cpu.mem_addr[8]
.sym 35165 soc.cpu.mem_addr[9]
.sym 35166 soc.cpu.mem_addr[10]
.sym 35167 $false
.sym 35168 CLK$2$2
.sym 35169 $abc$41255$n4765
.sym 35170 soc.cpu.mem_wdata[16]
.sym 35171 $undef
.sym 35172 soc.cpu.mem_wdata[17]
.sym 35173 $undef
.sym 35174 soc.cpu.mem_wdata[18]
.sym 35175 $undef
.sym 35176 soc.cpu.mem_wdata[19]
.sym 35177 $undef
.sym 35178 $true$2
.sym 35243 $abc$41255$n2805_1
.sym 35244 $abc$41255$n3077
.sym 35245 $abc$41255$n4768
.sym 35246 $abc$41255$n2773
.sym 35247 soc.cpu.decoded_imm[11]
.sym 35248 soc.cpu.decoded_imm[29]
.sym 35249 soc.cpu.decoded_imm[30]
.sym 35250 soc.cpu.decoded_imm[21]
.sym 35251 $undef
.sym 35252 $undef
.sym 35253 $undef
.sym 35254 $undef
.sym 35255 $undef
.sym 35256 $undef
.sym 35257 $undef
.sym 35258 $undef
.sym 35259 soc.cpu.mem_addr[2]
.sym 35260 soc.cpu.mem_addr[3]
.sym 35261 $false
.sym 35262 soc.cpu.mem_addr[4]
.sym 35263 soc.cpu.mem_addr[5]
.sym 35264 soc.cpu.mem_addr[6]
.sym 35265 soc.cpu.mem_addr[7]
.sym 35266 soc.cpu.mem_addr[8]
.sym 35267 soc.cpu.mem_addr[9]
.sym 35268 soc.cpu.mem_addr[10]
.sym 35269 $false
.sym 35270 CLK$2$2
.sym 35271 $abc$41255$n4435
.sym 35272 $true$2
.sym 35273 soc.cpu.mem_wdata[21]
.sym 35274 $undef
.sym 35275 soc.cpu.mem_wdata[22]
.sym 35276 $undef
.sym 35277 soc.cpu.mem_wdata[23]
.sym 35278 $undef
.sym 35279 soc.cpu.mem_wdata[20]
.sym 35280 $undef
.sym 35345 $abc$41255$n3306
.sym 35346 $abc$41255$n3305
.sym 35347 soc.cpu.decoded_rd[0]
.sym 35351 soc.cpu.decoded_imm_uj[24]
.sym 35353 $undef
.sym 35354 $undef
.sym 35355 $undef
.sym 35356 $undef
.sym 35357 $undef
.sym 35358 $undef
.sym 35359 $undef
.sym 35360 $undef
.sym 35361 soc.cpu.mem_addr[2]
.sym 35362 soc.cpu.mem_addr[3]
.sym 35363 $false
.sym 35364 soc.cpu.mem_addr[4]
.sym 35365 soc.cpu.mem_addr[5]
.sym 35366 soc.cpu.mem_addr[6]
.sym 35367 soc.cpu.mem_addr[7]
.sym 35368 soc.cpu.mem_addr[8]
.sym 35369 soc.cpu.mem_addr[9]
.sym 35370 soc.cpu.mem_addr[10]
.sym 35371 $false
.sym 35372 CLK$2$2
.sym 35373 $abc$41255$n4768
.sym 35374 soc.cpu.mem_wdata[16]
.sym 35375 $undef
.sym 35376 soc.cpu.mem_wdata[17]
.sym 35377 $undef
.sym 35378 soc.cpu.mem_wdata[18]
.sym 35379 $undef
.sym 35380 soc.cpu.mem_wdata[19]
.sym 35381 $undef
.sym 35382 $true$2
.sym 35447 $abc$41255$n3276
.sym 35448 $abc$41255$n4764
.sym 35449 $abc$41255$n3307
.sym 35450 $abc$41255$n3295
.sym 35451 $abc$41255$n3285
.sym 35452 $abc$41255$n3274
.sym 35453 $abc$41255$n3275
.sym 35454 $abc$41255$n2784
.sym 35455 $undef
.sym 35456 $undef
.sym 35457 $undef
.sym 35458 $undef
.sym 35459 $undef
.sym 35460 $undef
.sym 35461 $undef
.sym 35462 $undef
.sym 35463 soc.cpu.mem_addr[2]
.sym 35464 soc.cpu.mem_addr[3]
.sym 35465 $false
.sym 35466 soc.cpu.mem_addr[4]
.sym 35467 soc.cpu.mem_addr[5]
.sym 35468 soc.cpu.mem_addr[6]
.sym 35469 soc.cpu.mem_addr[7]
.sym 35470 soc.cpu.mem_addr[8]
.sym 35471 soc.cpu.mem_addr[9]
.sym 35472 soc.cpu.mem_addr[10]
.sym 35473 $false
.sym 35474 CLK$2$2
.sym 35475 $abc$41255$n4428
.sym 35476 $true$2
.sym 35477 soc.cpu.mem_wdata[21]
.sym 35478 $undef
.sym 35479 soc.cpu.mem_wdata[22]
.sym 35480 $undef
.sym 35481 soc.cpu.mem_wdata[23]
.sym 35482 $undef
.sym 35483 soc.cpu.mem_wdata[20]
.sym 35484 $undef
.sym 35549 $abc$41255$n3296
.sym 35550 $abc$41255$n2802
.sym 35551 $abc$41255$n2772_1
.sym 35552 $abc$41255$n2770
.sym 35553 $abc$41255$n3286
.sym 35554 $abc$41255$n3298
.sym 35555 $abc$41255$n2782_1
.sym 35556 $abc$41255$n2804_1
.sym 35557 $undef
.sym 35558 $undef
.sym 35559 $undef
.sym 35560 $undef
.sym 35561 $undef
.sym 35562 $undef
.sym 35563 $undef
.sym 35564 $undef
.sym 35565 soc.cpu.mem_addr[2]
.sym 35566 soc.cpu.mem_addr[3]
.sym 35567 $false
.sym 35568 soc.cpu.mem_addr[4]
.sym 35569 soc.cpu.mem_addr[5]
.sym 35570 soc.cpu.mem_addr[6]
.sym 35571 soc.cpu.mem_addr[7]
.sym 35572 soc.cpu.mem_addr[8]
.sym 35573 soc.cpu.mem_addr[9]
.sym 35574 soc.cpu.mem_addr[10]
.sym 35575 $false
.sym 35576 CLK$2$2
.sym 35577 $abc$41255$n4764
.sym 35578 soc.cpu.mem_wdata[16]
.sym 35579 $undef
.sym 35580 soc.cpu.mem_wdata[17]
.sym 35581 $undef
.sym 35582 soc.cpu.mem_wdata[18]
.sym 35583 $undef
.sym 35584 soc.cpu.mem_wdata[19]
.sym 35585 $undef
.sym 35586 $true$2
.sym 35653 $abc$41255$n4769
.sym 35654 $abc$41255$n2783
.sym 35656 $abc$41255$n3297
.sym 35659 $undef
.sym 35660 $undef
.sym 35661 $undef
.sym 35662 $undef
.sym 35663 $undef
.sym 35664 $undef
.sym 35665 $undef
.sym 35666 $undef
.sym 35667 soc.cpu.mem_addr[2]
.sym 35668 soc.cpu.mem_addr[3]
.sym 35669 $false
.sym 35670 soc.cpu.mem_addr[4]
.sym 35671 soc.cpu.mem_addr[5]
.sym 35672 soc.cpu.mem_addr[6]
.sym 35673 soc.cpu.mem_addr[7]
.sym 35674 soc.cpu.mem_addr[8]
.sym 35675 soc.cpu.mem_addr[9]
.sym 35676 soc.cpu.mem_addr[10]
.sym 35677 $false
.sym 35678 CLK$2$2
.sym 35679 $abc$41255$n4429
.sym 35680 $true$2
.sym 35681 soc.cpu.mem_wdata[21]
.sym 35682 $undef
.sym 35683 soc.cpu.mem_wdata[22]
.sym 35684 $undef
.sym 35685 soc.cpu.mem_wdata[23]
.sym 35686 $undef
.sym 35687 soc.cpu.mem_wdata[20]
.sym 35688 $undef
.sym 35761 $undef
.sym 35762 $undef
.sym 35763 $undef
.sym 35764 $undef
.sym 35765 $undef
.sym 35766 $undef
.sym 35767 $undef
.sym 35768 $undef
.sym 35769 soc.cpu.mem_addr[2]
.sym 35770 soc.cpu.mem_addr[3]
.sym 35771 $false
.sym 35772 soc.cpu.mem_addr[4]
.sym 35773 soc.cpu.mem_addr[5]
.sym 35774 soc.cpu.mem_addr[6]
.sym 35775 soc.cpu.mem_addr[7]
.sym 35776 soc.cpu.mem_addr[8]
.sym 35777 soc.cpu.mem_addr[9]
.sym 35778 soc.cpu.mem_addr[10]
.sym 35779 $false
.sym 35780 CLK$2$2
.sym 35781 $abc$41255$n4769
.sym 35782 soc.cpu.mem_wdata[16]
.sym 35783 $undef
.sym 35784 soc.cpu.mem_wdata[17]
.sym 35785 $undef
.sym 35786 soc.cpu.mem_wdata[18]
.sym 35787 $undef
.sym 35788 soc.cpu.mem_wdata[19]
.sym 35789 $undef
.sym 35790 $true$2
.sym 35857 $abc$41255$n3277
.sym 35859 $abc$41255$n2771
.sym 35860 $abc$41255$n3308
.sym 35861 $abc$41255$n4766
.sym 35862 $abc$41255$n2803_1
.sym 35863 $undef
.sym 35864 $undef
.sym 35865 $undef
.sym 35866 $undef
.sym 35867 $undef
.sym 35868 $undef
.sym 35869 $undef
.sym 35870 $undef
.sym 35871 soc.cpu.mem_addr[2]
.sym 35872 soc.cpu.mem_addr[3]
.sym 35873 $false
.sym 35874 soc.cpu.mem_addr[4]
.sym 35875 soc.cpu.mem_addr[5]
.sym 35876 soc.cpu.mem_addr[6]
.sym 35877 soc.cpu.mem_addr[7]
.sym 35878 soc.cpu.mem_addr[8]
.sym 35879 soc.cpu.mem_addr[9]
.sym 35880 soc.cpu.mem_addr[10]
.sym 35881 $false
.sym 35882 CLK$2$2
.sym 35883 $abc$41255$n4433
.sym 35884 $true$2
.sym 35885 soc.cpu.mem_wdata[21]
.sym 35886 $undef
.sym 35887 soc.cpu.mem_wdata[22]
.sym 35888 $undef
.sym 35889 soc.cpu.mem_wdata[23]
.sym 35890 $undef
.sym 35891 soc.cpu.mem_wdata[20]
.sym 35892 $undef
.sym 35961 $undef
.sym 35962 $undef
.sym 35963 $undef
.sym 35964 $undef
.sym 35965 $undef
.sym 35966 $undef
.sym 35967 $undef
.sym 35968 $undef
.sym 35969 soc.cpu.mem_addr[2]
.sym 35970 soc.cpu.mem_addr[3]
.sym 35971 $false
.sym 35972 soc.cpu.mem_addr[4]
.sym 35973 soc.cpu.mem_addr[5]
.sym 35974 soc.cpu.mem_addr[6]
.sym 35975 soc.cpu.mem_addr[7]
.sym 35976 soc.cpu.mem_addr[8]
.sym 35977 soc.cpu.mem_addr[9]
.sym 35978 soc.cpu.mem_addr[10]
.sym 35979 $false
.sym 35980 CLK$2$2
.sym 35981 $abc$41255$n4766
.sym 35982 soc.cpu.mem_wdata[16]
.sym 35983 $undef
.sym 35984 soc.cpu.mem_wdata[17]
.sym 35985 $undef
.sym 35986 soc.cpu.mem_wdata[18]
.sym 35987 $undef
.sym 35988 soc.cpu.mem_wdata[19]
.sym 35989 $undef
.sym 35990 $true$2
.sym 36337 soc.cpu.mem_addr[6]
.sym 36338 $false
.sym 36339 $false
.sym 36340 $false
.sym 36380 $abc$41255$n7689
.sym 36454 $abc$41255$n3459
.sym 36455 $abc$41255$n4434
.sym 36456 $false
.sym 36457 $false
.sym 36478 soc.cpu.mem_addr[9]
.sym 36479 $false
.sym 36480 $false
.sym 36481 $false
.sym 36499 $abc$41255$n3904
.sym 36502 $abc$41255$n4433
.sym 36589 $abc$41255$n7836
.sym 36590 $abc$41255$n2264
.sym 36591 $abc$41255$n2262
.sym 36592 $abc$41255$n7844
.sym 36601 $abc$41255$n7839
.sym 36602 $abc$41255$n2264
.sym 36603 $abc$41255$n2262
.sym 36604 $abc$41255$n7847
.sym 36607 $abc$41255$n2262
.sym 36608 $abc$41255$n7848
.sym 36609 $false
.sym 36610 $false
.sym 36613 $abc$41255$n3459
.sym 36614 $abc$41255$n4435
.sym 36615 $false
.sym 36616 $false
.sym 36620 $abc$41255$n3900
.sym 36621 $abc$41255$n4434
.sym 36736 $abc$41255$n2264
.sym 36737 $abc$41255$n7837
.sym 36738 $false
.sym 36739 $false
.sym 36743 $abc$41255$n3903
.sym 36744 $abc$41255$n3027
.sym 36749 $abc$41255$n3892
.sym 36750 $abc$41255$n3034
.sym 36823 $abc$41255$n7840
.sym 36824 $abc$41255$n2264
.sym 36825 soc.ram_ready
.sym 36826 $false
.sym 36835 $abc$41255$n2262
.sym 36836 $abc$41255$n7849
.sym 36837 $false
.sym 36838 $false
.sym 36859 $abc$41255$n7850
.sym 36860 $abc$41255$n2262
.sym 36861 soc.ram_ready
.sym 36862 $false
.sym 36866 $abc$41255$n3036
.sym 36868 $abc$41255$n3035
.sym 36869 $abc$41255$n3037
.sym 36871 $abc$41255$n3033
.sym 36872 soc.cpu.mem_wdata[2]
.sym 36952 $abc$41255$n2680
.sym 36953 $abc$41255$n2679
.sym 36954 $abc$41255$n2681
.sym 36955 $abc$41255$n2682
.sym 36958 soc.cpu.mem_addr[18]
.sym 36959 $false
.sym 36960 $false
.sym 36961 $false
.sym 36970 $abc$41255$n2639
.sym 36971 $abc$41255$n2640
.sym 36972 $abc$41255$n2641
.sym 36973 $abc$41255$n2642
.sym 36976 $abc$41255$n7816
.sym 36977 $abc$41255$n2268
.sym 36978 $abc$41255$n2267
.sym 36979 $abc$41255$n7824
.sym 36982 $abc$41255$n7825
.sym 36983 $abc$41255$n2267
.sym 36984 soc.ram_ready
.sym 36985 $false
.sym 36989 $abc$41255$n3024
.sym 36990 $abc$41255$n3032
.sym 36992 $abc$41255$n3038
.sym 36994 $abc$41255$n3028
.sym 36995 $abc$41255$n3026_1
.sym 37063 $abc$41255$n7823
.sym 37064 $abc$41255$n2267
.sym 37065 $abc$41255$n2261
.sym 37066 $abc$41255$n7855
.sym 37069 $abc$41255$n7853
.sym 37070 $abc$41255$n2261
.sym 37071 $abc$41255$n2611
.sym 37072 $abc$41255$n2612
.sym 37081 $abc$41255$n2653
.sym 37082 $abc$41255$n2652
.sym 37083 $abc$41255$n2654
.sym 37084 $abc$41255$n2655
.sym 37087 $abc$41255$n3459
.sym 37088 $abc$41255$n4429
.sym 37089 $false
.sym 37090 $false
.sym 37099 $abc$41255$n7833
.sym 37100 $abc$41255$n2265
.sym 37101 $abc$41255$n2261
.sym 37102 $abc$41255$n7857
.sym 37105 $abc$41255$n7832
.sym 37106 $abc$41255$n2265
.sym 37107 $abc$41255$n2261
.sym 37108 $abc$41255$n7856
.sym 37112 $abc$41255$n3031
.sym 37113 $abc$41255$n3010
.sym 37114 $abc$41255$n3029
.sym 37116 $abc$41255$n3020_1
.sym 37117 $abc$41255$n3898
.sym 37119 $abc$41255$n3025
.sym 37192 $abc$41255$n7820
.sym 37193 $abc$41255$n2267
.sym 37194 soc.ram_ready
.sym 37195 $abc$41255$n2600
.sym 37228 $abc$41255$n7812
.sym 37229 $abc$41255$n2268
.sym 37230 $abc$41255$n2261
.sym 37231 $abc$41255$n7852
.sym 37235 $abc$41255$n2575
.sym 37236 $abc$41255$n2574
.sym 37237 $abc$41255$n2572
.sym 37238 $abc$41255$n3030
.sym 37239 LED$2
.sym 37309 $abc$41255$n7835
.sym 37310 $abc$41255$n2265
.sym 37311 $abc$41255$n2261
.sym 37312 $abc$41255$n7859
.sym 37315 $abc$41255$n7813
.sym 37316 $abc$41255$n2268
.sym 37317 $abc$41255$n2265
.sym 37318 $abc$41255$n7829
.sym 37321 $abc$41255$n7815
.sym 37322 $abc$41255$n2268
.sym 37323 soc.ram_ready
.sym 37324 $abc$41255$n2628
.sym 37327 $abc$41255$n7819
.sym 37328 $abc$41255$n2268
.sym 37329 $abc$41255$n3822
.sym 37330 $false
.sym 37333 $abc$41255$n3459
.sym 37334 $abc$41255$n4428
.sym 37335 $false
.sym 37336 $false
.sym 37345 soc.cpu.reg_op1[4]
.sym 37346 $false
.sym 37347 $false
.sym 37348 $false
.sym 37351 soc.cpu.reg_op1[2]
.sym 37352 $false
.sym 37353 $false
.sym 37354 $false
.sym 37358 $abc$41255$n3023_1
.sym 37359 soc.cpu.mem_addr[31]
.sym 37361 soc.cpu.mem_addr[14]
.sym 37362 soc.cpu.mem_addr[19]
.sym 37363 soc.cpu.mem_addr[21]
.sym 37364 soc.cpu.mem_addr[16]
.sym 37432 soc.cpu.reg_op1[19]
.sym 37433 $false
.sym 37434 $false
.sym 37435 $false
.sym 37438 soc.simpleuart.recv_state[1]
.sym 37439 $abc$41255$n3170
.sym 37440 $abc$41255$n3167
.sym 37441 $abc$41255$n3667
.sym 37444 soc.cpu.reg_op1[14]
.sym 37445 $false
.sym 37446 $false
.sym 37447 $false
.sym 37450 $abc$41255$n3667
.sym 37451 soc.simpleuart.recv_state[0]
.sym 37452 resetn
.sym 37453 $abc$41255$n3169
.sym 37462 $abc$41255$n6202
.sym 37463 soc.simpleuart.recv_state[0]
.sym 37464 $abc$41255$n3170
.sym 37465 $abc$41255$n4877_1
.sym 37478 $abc$41255$n3671
.sym 37479 CLK$2$2
.sym 37480 $abc$41255$n7$2
.sym 37482 $abc$41255$n4238_1
.sym 37483 $abc$41255$n4240
.sym 37485 $abc$41255$n4236_1
.sym 37486 $abc$41255$n4241_1
.sym 37487 $abc$41255$n4237
.sym 37488 soc.cpu.reg_op1[14]
.sym 37555 $abc$41255$n6732
.sym 37556 $abc$41255$n2595
.sym 37557 $abc$41255$n2613
.sym 37558 $abc$41255$n2610
.sym 37561 $abc$41255$n7828
.sym 37562 $abc$41255$n2265
.sym 37563 $abc$41255$n2598
.sym 37564 $false
.sym 37567 $abc$41255$n3459
.sym 37568 $abc$41255$n4433
.sym 37569 $false
.sym 37570 $false
.sym 37573 $abc$41255$n6736
.sym 37574 $abc$41255$n2595
.sym 37575 $abc$41255$n2627
.sym 37576 $abc$41255$n2625
.sym 37579 $abc$41255$n7831
.sym 37580 $abc$41255$n2265
.sym 37581 $abc$41255$n2626
.sym 37582 $false
.sym 37585 $abc$41255$n6730
.sym 37586 $abc$41255$n2595
.sym 37587 $abc$41255$n2599
.sym 37588 $abc$41255$n2597
.sym 37591 $abc$41255$n4325_1
.sym 37592 $abc$41255$n2947
.sym 37593 $abc$41255$n4143_1
.sym 37594 soc.cpu.reg_op1[28]
.sym 37597 $abc$41255$n6744
.sym 37598 $abc$41255$n2595
.sym 37599 $abc$41255$n3823
.sym 37600 $abc$41255$n3821
.sym 37604 $abc$41255$n4175_1
.sym 37605 $abc$41255$n4338
.sym 37606 $abc$41255$n4340
.sym 37607 $abc$41255$n4173_1
.sym 37608 $abc$41255$n4172_1
.sym 37609 $abc$41255$n4339
.sym 37610 $abc$41255$n4176_1
.sym 37611 soc.cpu.mem_addr[20]
.sym 37678 $abc$41255$n3151
.sym 37679 $abc$41255$n5414
.sym 37680 $abc$41255$n4215_1
.sym 37681 $abc$41255$n2947
.sym 37684 $abc$41255$n3151
.sym 37685 $abc$41255$n5426
.sym 37686 $abc$41255$n4143_1
.sym 37687 soc.cpu.reg_op1[22]
.sym 37690 soc.cpu.reg_op1[22]
.sym 37691 $abc$41255$n5426
.sym 37692 $abc$41255$n2822_1
.sym 37693 soc.cpu.cpu_state[5]
.sym 37696 $abc$41255$n2595
.sym 37697 $abc$41255$n6738
.sym 37698 $abc$41255$n2678
.sym 37699 $abc$41255$n2563
.sym 37702 $abc$41255$n2595
.sym 37703 $abc$41255$n6742
.sym 37704 $abc$41255$n2638
.sym 37705 $abc$41255$n2563
.sym 37708 soc.cpu.cpu_state[2]
.sym 37709 $abc$41255$n4289
.sym 37710 $abc$41255$n4287
.sym 37711 $abc$41255$n4288
.sym 37714 $abc$41255$n2595
.sym 37715 $abc$41255$n6740
.sym 37716 $abc$41255$n2651
.sym 37717 $abc$41255$n2563
.sym 37720 soc.cpu.reg_op1[10]
.sym 37721 $abc$41255$n5414
.sym 37722 $abc$41255$n2822_1
.sym 37723 soc.cpu.cpu_state[5]
.sym 37727 $abc$41255$n4336
.sym 37728 $abc$41255$n4278_1
.sym 37729 $abc$41255$n4337
.sym 37730 $abc$41255$n4171
.sym 37731 $abc$41255$n4276
.sym 37732 soc.cpu.reg_op1[8]
.sym 37733 soc.cpu.reg_op1[4]
.sym 37734 soc.cpu.reg_op1[30]
.sym 37763 $false
.sym 37800 $auto$alumacc.cc:474:replace_alu$6570.C[1]
.sym 37802 soc.cpu.decoded_imm[0]
.sym 37803 soc.cpu.reg_op1[0]
.sym 37806 $auto$alumacc.cc:474:replace_alu$6570.C[2]
.sym 37807 $false
.sym 37808 soc.cpu.decoded_imm[1]
.sym 37809 soc.cpu.reg_op1[1]
.sym 37810 $auto$alumacc.cc:474:replace_alu$6570.C[1]
.sym 37812 $auto$alumacc.cc:474:replace_alu$6570.C[3]
.sym 37813 $false
.sym 37814 soc.cpu.decoded_imm[2]
.sym 37815 soc.cpu.reg_op1[2]
.sym 37816 $auto$alumacc.cc:474:replace_alu$6570.C[2]
.sym 37818 $auto$alumacc.cc:474:replace_alu$6570.C[4]
.sym 37819 $false
.sym 37820 soc.cpu.decoded_imm[3]
.sym 37821 soc.cpu.reg_op1[3]
.sym 37822 $auto$alumacc.cc:474:replace_alu$6570.C[3]
.sym 37824 $auto$alumacc.cc:474:replace_alu$6570.C[5]
.sym 37825 $false
.sym 37826 soc.cpu.decoded_imm[4]
.sym 37827 soc.cpu.reg_op1[4]
.sym 37828 $auto$alumacc.cc:474:replace_alu$6570.C[4]
.sym 37830 $auto$alumacc.cc:474:replace_alu$6570.C[6]
.sym 37831 $false
.sym 37832 soc.cpu.decoded_imm[5]
.sym 37833 soc.cpu.reg_op1[5]
.sym 37834 $auto$alumacc.cc:474:replace_alu$6570.C[5]
.sym 37836 $auto$alumacc.cc:474:replace_alu$6570.C[7]
.sym 37837 $false
.sym 37838 soc.cpu.decoded_imm[6]
.sym 37839 soc.cpu.reg_op1[6]
.sym 37840 $auto$alumacc.cc:474:replace_alu$6570.C[6]
.sym 37842 $auto$alumacc.cc:474:replace_alu$6570.C[8]
.sym 37843 $false
.sym 37844 soc.cpu.decoded_imm[7]
.sym 37845 soc.cpu.reg_op1[7]
.sym 37846 $auto$alumacc.cc:474:replace_alu$6570.C[7]
.sym 37850 $abc$41255$n4181_1
.sym 37852 $abc$41255$n4213
.sym 37853 $abc$41255$n3887
.sym 37854 $abc$41255$n4239_1
.sym 37855 $abc$41255$n4202
.sym 37856 $abc$41255$n4174
.sym 37857 soc.cpu.reg_op2[3]
.sym 37886 $auto$alumacc.cc:474:replace_alu$6570.C[8]
.sym 37923 $auto$alumacc.cc:474:replace_alu$6570.C[9]
.sym 37924 $false
.sym 37925 soc.cpu.decoded_imm[8]
.sym 37926 soc.cpu.reg_op1[8]
.sym 37927 $auto$alumacc.cc:474:replace_alu$6570.C[8]
.sym 37929 $auto$alumacc.cc:474:replace_alu$6570.C[10]
.sym 37930 $false
.sym 37931 soc.cpu.decoded_imm[9]
.sym 37932 soc.cpu.reg_op1[9]
.sym 37933 $auto$alumacc.cc:474:replace_alu$6570.C[9]
.sym 37935 $auto$alumacc.cc:474:replace_alu$6570.C[11]
.sym 37936 $false
.sym 37937 soc.cpu.decoded_imm[10]
.sym 37938 soc.cpu.reg_op1[10]
.sym 37939 $auto$alumacc.cc:474:replace_alu$6570.C[10]
.sym 37941 $auto$alumacc.cc:474:replace_alu$6570.C[12]
.sym 37942 $false
.sym 37943 soc.cpu.decoded_imm[11]
.sym 37944 soc.cpu.reg_op1[11]
.sym 37945 $auto$alumacc.cc:474:replace_alu$6570.C[11]
.sym 37947 $auto$alumacc.cc:474:replace_alu$6570.C[13]
.sym 37948 $false
.sym 37949 soc.cpu.decoded_imm[12]
.sym 37950 soc.cpu.reg_op1[12]
.sym 37951 $auto$alumacc.cc:474:replace_alu$6570.C[12]
.sym 37953 $auto$alumacc.cc:474:replace_alu$6570.C[14]
.sym 37954 $false
.sym 37955 soc.cpu.decoded_imm[13]
.sym 37956 soc.cpu.reg_op1[13]
.sym 37957 $auto$alumacc.cc:474:replace_alu$6570.C[13]
.sym 37959 $auto$alumacc.cc:474:replace_alu$6570.C[15]
.sym 37960 $false
.sym 37961 soc.cpu.decoded_imm[14]
.sym 37962 soc.cpu.reg_op1[14]
.sym 37963 $auto$alumacc.cc:474:replace_alu$6570.C[14]
.sym 37965 $auto$alumacc.cc:474:replace_alu$6570.C[16]
.sym 37966 $false
.sym 37967 soc.cpu.decoded_imm[15]
.sym 37968 soc.cpu.reg_op1[15]
.sym 37969 $auto$alumacc.cc:474:replace_alu$6570.C[15]
.sym 37973 $abc$41255$n3671_1
.sym 37974 $abc$41255$n3789
.sym 37975 $abc$41255$n3901_1
.sym 37976 soc.cpu.cpuregs_rs1[13]
.sym 37977 $abc$41255$n3783
.sym 37978 $abc$41255$n3899
.sym 37979 soc.cpu.cpuregs_rs1[3]
.sym 37980 soc.cpu.reg_op2[14]
.sym 38009 $auto$alumacc.cc:474:replace_alu$6570.C[16]
.sym 38046 $auto$alumacc.cc:474:replace_alu$6570.C[17]
.sym 38047 $false
.sym 38048 soc.cpu.decoded_imm[16]
.sym 38049 soc.cpu.reg_op1[16]
.sym 38050 $auto$alumacc.cc:474:replace_alu$6570.C[16]
.sym 38052 $auto$alumacc.cc:474:replace_alu$6570.C[18]
.sym 38053 $false
.sym 38054 soc.cpu.decoded_imm[17]
.sym 38055 soc.cpu.reg_op1[17]
.sym 38056 $auto$alumacc.cc:474:replace_alu$6570.C[17]
.sym 38058 $auto$alumacc.cc:474:replace_alu$6570.C[19]
.sym 38059 $false
.sym 38060 soc.cpu.decoded_imm[18]
.sym 38061 soc.cpu.reg_op1[18]
.sym 38062 $auto$alumacc.cc:474:replace_alu$6570.C[18]
.sym 38064 $auto$alumacc.cc:474:replace_alu$6570.C[20]
.sym 38065 $false
.sym 38066 soc.cpu.decoded_imm[19]
.sym 38067 soc.cpu.reg_op1[19]
.sym 38068 $auto$alumacc.cc:474:replace_alu$6570.C[19]
.sym 38070 $auto$alumacc.cc:474:replace_alu$6570.C[21]
.sym 38071 $false
.sym 38072 soc.cpu.decoded_imm[20]
.sym 38073 soc.cpu.reg_op1[20]
.sym 38074 $auto$alumacc.cc:474:replace_alu$6570.C[20]
.sym 38076 $auto$alumacc.cc:474:replace_alu$6570.C[22]
.sym 38077 $false
.sym 38078 soc.cpu.decoded_imm[21]
.sym 38079 soc.cpu.reg_op1[21]
.sym 38080 $auto$alumacc.cc:474:replace_alu$6570.C[21]
.sym 38082 $auto$alumacc.cc:474:replace_alu$6570.C[23]
.sym 38083 $false
.sym 38084 soc.cpu.decoded_imm[22]
.sym 38085 soc.cpu.reg_op1[22]
.sym 38086 $auto$alumacc.cc:474:replace_alu$6570.C[22]
.sym 38088 $auto$alumacc.cc:474:replace_alu$6570.C[24]
.sym 38089 $false
.sym 38090 soc.cpu.decoded_imm[23]
.sym 38091 soc.cpu.reg_op1[23]
.sym 38092 $auto$alumacc.cc:474:replace_alu$6570.C[23]
.sym 38096 $abc$41255$n4311_1
.sym 38097 $abc$41255$n4313
.sym 38098 $abc$41255$n4289
.sym 38099 $abc$41255$n4312_1
.sym 38100 $abc$41255$n4277_1
.sym 38101 soc.cpu.cpuregs_rs1[8]
.sym 38102 $abc$41255$n4314_1
.sym 38103 $abc$41255$n6190
.sym 38132 $auto$alumacc.cc:474:replace_alu$6570.C[24]
.sym 38169 $auto$alumacc.cc:474:replace_alu$6570.C[25]
.sym 38170 $false
.sym 38171 soc.cpu.decoded_imm[24]
.sym 38172 soc.cpu.reg_op1[24]
.sym 38173 $auto$alumacc.cc:474:replace_alu$6570.C[24]
.sym 38175 $auto$alumacc.cc:474:replace_alu$6570.C[26]
.sym 38176 $false
.sym 38177 soc.cpu.decoded_imm[25]
.sym 38178 soc.cpu.reg_op1[25]
.sym 38179 $auto$alumacc.cc:474:replace_alu$6570.C[25]
.sym 38181 $auto$alumacc.cc:474:replace_alu$6570.C[27]
.sym 38182 $false
.sym 38183 soc.cpu.decoded_imm[26]
.sym 38184 soc.cpu.reg_op1[26]
.sym 38185 $auto$alumacc.cc:474:replace_alu$6570.C[26]
.sym 38187 $auto$alumacc.cc:474:replace_alu$6570.C[28]
.sym 38188 $false
.sym 38189 soc.cpu.decoded_imm[27]
.sym 38190 soc.cpu.reg_op1[27]
.sym 38191 $auto$alumacc.cc:474:replace_alu$6570.C[27]
.sym 38193 $auto$alumacc.cc:474:replace_alu$6570.C[29]
.sym 38194 $false
.sym 38195 soc.cpu.decoded_imm[28]
.sym 38196 soc.cpu.reg_op1[28]
.sym 38197 $auto$alumacc.cc:474:replace_alu$6570.C[28]
.sym 38199 $auto$alumacc.cc:474:replace_alu$6570.C[30]
.sym 38200 $false
.sym 38201 soc.cpu.decoded_imm[29]
.sym 38202 soc.cpu.reg_op1[29]
.sym 38203 $auto$alumacc.cc:474:replace_alu$6570.C[29]
.sym 38205 $auto$alumacc.cc:474:replace_alu$6570.C[31]
.sym 38206 $false
.sym 38207 soc.cpu.decoded_imm[30]
.sym 38208 soc.cpu.reg_op1[30]
.sym 38209 $auto$alumacc.cc:474:replace_alu$6570.C[30]
.sym 38212 $false
.sym 38213 soc.cpu.decoded_imm[31]
.sym 38214 soc.cpu.reg_op1[31]
.sym 38215 $auto$alumacc.cc:474:replace_alu$6570.C[31]
.sym 38219 $abc$41255$n4327_1
.sym 38220 $abc$41255$n4301_1
.sym 38222 $abc$41255$n4319
.sym 38223 soc.cpu.cpuregs.wdata[13]
.sym 38224 $abc$41255$n4341
.sym 38225 soc.cpu.cpuregs_rs1[10]
.sym 38226 soc.cpu.irq_mask[8]
.sym 38293 $abc$41255$n6544
.sym 38294 $abc$41255$n6183
.sym 38295 $abc$41255$n3629
.sym 38296 $abc$41255$n4727
.sym 38299 $abc$41255$n3579$2
.sym 38300 soc.cpu.decoded_rs2[5]
.sym 38301 $false
.sym 38302 $false
.sym 38305 $abc$41255$n4729
.sym 38306 $abc$41255$n4730
.sym 38307 $abc$41255$n3629
.sym 38308 $abc$41255$n4727
.sym 38311 soc.cpu.decoded_rs2[0]
.sym 38312 soc.cpu.mem_rdata_latched[20]
.sym 38313 $abc$41255$n3579$2
.sym 38314 $false
.sym 38317 soc.cpu.decoded_imm[31]
.sym 38318 $abc$41255$n3727
.sym 38319 $abc$41255$n2936
.sym 38320 $false
.sym 38323 soc.cpu.decoded_imm[20]
.sym 38324 $abc$41255$n3705
.sym 38325 $abc$41255$n2936
.sym 38326 $false
.sym 38329 soc.cpu.decoded_imm[28]
.sym 38330 $abc$41255$n3721
.sym 38331 $abc$41255$n2936
.sym 38332 $false
.sym 38335 soc.cpu.decoded_imm[16]
.sym 38336 $abc$41255$n3697
.sym 38337 $abc$41255$n2936
.sym 38338 $false
.sym 38339 $abc$41255$n3647
.sym 38340 CLK$2$2
.sym 38341 $false
.sym 38342 $abc$41255$n4909
.sym 38343 $abc$41255$n4074
.sym 38344 $abc$41255$n3917
.sym 38345 soc.cpu.cpuregs.wdata[1]
.sym 38346 $abc$41255$n4900
.sym 38347 $abc$41255$n4075
.sym 38348 $abc$41255$n4051
.sym 38349 soc.cpu.reg_op2[22]
.sym 38416 $abc$41255$n7370
.sym 38417 $abc$41255$n6188
.sym 38418 $abc$41255$n3664
.sym 38419 $abc$41255$n4723
.sym 38422 $abc$41255$n6187
.sym 38423 $abc$41255$n6188
.sym 38424 $abc$41255$n3629
.sym 38425 $abc$41255$n4727
.sym 38428 $abc$41255$n6193
.sym 38429 $abc$41255$n5644
.sym 38430 $abc$41255$n3629
.sym 38431 $abc$41255$n4727
.sym 38434 $abc$41255$n4750
.sym 38435 $abc$41255$n4751
.sym 38436 $abc$41255$n3664
.sym 38437 $abc$41255$n4723
.sym 38440 $abc$41255$n6114
.sym 38441 $abc$41255$n4751
.sym 38442 $abc$41255$n3629
.sym 38443 $abc$41255$n4727
.sym 38446 soc.cpu.cpuregs.wdata[20]
.sym 38447 $false
.sym 38448 $false
.sym 38449 $false
.sym 38452 soc.cpu.cpuregs.wdata[29]
.sym 38453 $false
.sym 38454 $false
.sym 38455 $false
.sym 38458 soc.cpu.cpuregs.wdata[31]
.sym 38459 $false
.sym 38460 $false
.sym 38461 $false
.sym 38462 $true
.sym 38463 CLK$2$2
.sym 38464 $false
.sym 38465 soc.cpu.cpuregs_rs1[18]
.sym 38466 $abc$41255$n3915_1
.sym 38467 soc.cpu.cpuregs_rs1[22]
.sym 38468 $abc$41255$n4942
.sym 38469 $abc$41255$n3709
.sym 38470 soc.cpu.cpuregs.wdata[5]
.sym 38471 $abc$41255$n4026
.sym 38472 $abc$41255$n6118
.sym 38539 $abc$41255$n4748
.sym 38540 $abc$41255$n4736
.sym 38541 $abc$41255$n3629
.sym 38542 $abc$41255$n4727
.sym 38545 $abc$41255$n4745
.sym 38546 $abc$41255$n4746
.sym 38547 $abc$41255$n3664
.sym 38548 $abc$41255$n4723
.sym 38551 $abc$41255$n7355
.sym 38552 $abc$41255$n4746
.sym 38553 $abc$41255$n3629
.sym 38554 $abc$41255$n4727
.sym 38557 soc.cpu.cpuregs.wdata[27]
.sym 38558 $false
.sym 38559 $false
.sym 38560 $false
.sym 38563 soc.cpu.cpuregs.wdata[28]
.sym 38564 $false
.sym 38565 $false
.sym 38566 $false
.sym 38569 soc.cpu.cpuregs.wdata[16]
.sym 38570 $false
.sym 38571 $false
.sym 38572 $false
.sym 38575 soc.cpu.cpuregs.wdata[19]
.sym 38576 $false
.sym 38577 $false
.sym 38578 $false
.sym 38581 soc.cpu.cpuregs.wdata[18]
.sym 38582 $false
.sym 38583 $false
.sym 38584 $false
.sym 38585 $true
.sym 38586 CLK$2$2
.sym 38587 $false
.sym 38588 $abc$41255$n4103
.sym 38589 soc.cpu.cpuregs.wdata[30]
.sym 38590 soc.cpu.cpuregs.wdata[31]
.sym 38591 $abc$41255$n3897_1
.sym 38592 soc.cpu.cpuregs.wdata[29]
.sym 38593 soc.cpu.cpuregs.wdata[28]
.sym 38594 soc.cpu.cpuregs.wdata[20]
.sym 38595 soc.cpu.reg_next_pc[1]
.sym 38662 $abc$41255$n6573
.sym 38663 $abc$41255$n6574
.sym 38664 $abc$41255$n3629
.sym 38665 $abc$41255$n4727
.sym 38668 $abc$41255$n6505
.sym 38669 $abc$41255$n4743
.sym 38670 $abc$41255$n3629
.sym 38671 $abc$41255$n4727
.sym 38674 soc.cpu.latched_rd[2]
.sym 38675 soc.cpu.latched_rd[3]
.sym 38676 soc.cpu.latched_rd[4]
.sym 38677 soc.cpu.latched_rd[5]
.sym 38680 $abc$41255$n6196
.sym 38681 $abc$41255$n5736
.sym 38682 $abc$41255$n3629
.sym 38683 $abc$41255$n4727
.sym 38686 $abc$41255$n4732
.sym 38687 $abc$41255$n4733
.sym 38688 $abc$41255$n3629
.sym 38689 $abc$41255$n4727
.sym 38692 $abc$41255$n3006
.sym 38693 $abc$41255$n5132
.sym 38694 $abc$41255$n3559
.sym 38695 $false
.sym 38698 $abc$41255$n3006
.sym 38699 $abc$41255$n5127
.sym 38700 $abc$41255$n3539
.sym 38701 $false
.sym 38704 $abc$41255$n4942
.sym 38705 $false
.sym 38706 $false
.sym 38707 $false
.sym 38708 $abc$41255$n3589$2
.sym 38709 CLK$2$2
.sym 38710 $abc$41255$n7$2
.sym 38711 $abc$41255$n4071
.sym 38712 soc.cpu.cpuregs.wdata[25]
.sym 38713 $abc$41255$n4080
.sym 38714 soc.cpu.cpuregs.wdata[23]
.sym 38715 soc.cpu.cpuregs.wdata[24]
.sym 38716 $abc$41255$n4969
.sym 38717 $abc$41255$n4083_1
.sym 38718 soc.cpu.reg_pc[24]
.sym 38791 $abc$41255$n3497
.sym 38792 $abc$41255$n5066
.sym 38793 $abc$41255$n3484
.sym 38794 $abc$41255$n4933
.sym 38797 soc.cpu.mem_rdata_q[15]
.sym 38798 $abc$41255$n2750
.sym 38799 $abc$41255$n2562
.sym 38800 $false
.sym 38803 $abc$41255$n3481
.sym 38804 soc.cpu.reg_next_pc[29]
.sym 38805 $abc$41255$n3617
.sym 38806 $false
.sym 38809 $abc$41255$n3006
.sym 38810 $abc$41255$n5130
.sym 38811 $abc$41255$n3551
.sym 38812 $false
.sym 38821 $abc$41255$n4987
.sym 38822 $false
.sym 38823 $false
.sym 38824 $false
.sym 38831 $abc$41255$n3589$2
.sym 38832 CLK$2$2
.sym 38833 $abc$41255$n7$2
.sym 38834 $abc$41255$n4105
.sym 38835 $abc$41255$n4981
.sym 38836 $abc$41255$n4086
.sym 38837 $abc$41255$n4095_1
.sym 38838 $abc$41255$n5880
.sym 38840 $abc$41255$n4098_1
.sym 38841 soc.cpu.reg_pc[28]
.sym 38908 soc.cpu.mem_rdata_q[25]
.sym 38909 $abc$41255$n2507
.sym 38910 $abc$41255$n2988
.sym 38911 $false
.sym 38920 soc.cpu.mem_rdata_q[27]
.sym 38921 $abc$41255$n2507
.sym 38922 $abc$41255$n2988
.sym 38923 $false
.sym 38926 soc.cpu.mem_rdata_q[15]
.sym 38927 $abc$41255$n2507
.sym 38928 $abc$41255$n2988
.sym 38929 $false
.sym 38932 soc.cpu.decoded_imm_uj[27]
.sym 38933 soc.cpu.instr_jal
.sym 38934 $abc$41255$n2987_1
.sym 38935 $abc$41255$n2990_1
.sym 38938 soc.cpu.decoded_imm_uj[25]
.sym 38939 soc.cpu.instr_jal
.sym 38940 $abc$41255$n2987_1
.sym 38941 $abc$41255$n3083
.sym 38944 soc.cpu.instr_jal
.sym 38945 soc.cpu.decoded_imm_uj[5]
.sym 38946 $abc$41255$n2504
.sym 38947 soc.cpu.mem_rdata_q[25]
.sym 38950 soc.cpu.decoded_imm_uj[15]
.sym 38951 soc.cpu.instr_jal
.sym 38952 $abc$41255$n2987_1
.sym 38953 $abc$41255$n2994
.sym 38954 $abc$41255$n3581$2
.sym 38955 CLK$2$2
.sym 38956 $abc$41255$n1$2
.sym 38957 $abc$41255$n3087
.sym 38958 soc.cpu.decoded_imm[16]
.sym 38959 soc.cpu.decoded_imm[8]
.sym 38960 soc.cpu.decoded_imm[10]
.sym 38961 soc.cpu.decoded_imm[3]
.sym 38962 soc.cpu.decoded_imm[9]
.sym 38963 soc.cpu.decoded_imm[28]
.sym 39031 $abc$41255$n3443
.sym 39032 $abc$41255$n4432
.sym 39033 $false
.sym 39034 $false
.sym 39037 soc.cpu.mem_rdata_q[19]
.sym 39038 $abc$41255$n2507
.sym 39039 $abc$41255$n2988
.sym 39040 $false
.sym 39043 $abc$41255$n3497
.sym 39044 $abc$41255$n5072
.sym 39045 $abc$41255$n3484
.sym 39046 $abc$41255$n4951
.sym 39049 $abc$41255$n3006
.sym 39050 $abc$41255$n5146
.sym 39051 $abc$41255$n3615
.sym 39052 $false
.sym 39061 $abc$41255$n3006
.sym 39062 $abc$41255$n5144
.sym 39063 $abc$41255$n3607
.sym 39064 $false
.sym 39067 $abc$41255$n3006
.sym 39068 $abc$41255$n5136
.sym 39069 $abc$41255$n3575
.sym 39070 $false
.sym 39077 $abc$41255$n3589$2
.sym 39078 CLK$2$2
.sym 39079 $abc$41255$n7$2
.sym 39081 soc.cpu.decoded_imm_uj[8]
.sym 39082 soc.cpu.decoded_imm_uj[13]
.sym 39083 soc.cpu.decoded_imm_uj[21]
.sym 39084 soc.cpu.decoded_imm_uj[27]
.sym 39085 soc.cpu.decoded_imm_uj[10]
.sym 39154 soc.cpu.cpuregs.wdata[26]
.sym 39155 $false
.sym 39156 $false
.sym 39157 $false
.sym 39184 soc.cpu.mem_rdata_latched[15]
.sym 39185 $false
.sym 39186 $false
.sym 39187 $false
.sym 39200 $true
.sym 39201 CLK$2$2
.sym 39202 $false
.sym 39204 $abc$41255$n3091
.sym 39205 $abc$41255$n2988
.sym 39207 $abc$41255$n3089
.sym 39208 soc.cpu.decoded_imm[0]
.sym 39277 $abc$41255$n7918
.sym 39278 $abc$41255$n2267
.sym 39279 $abc$41255$n2262
.sym 39280 $abc$41255$n7942
.sym 39283 soc.cpu.mem_rdata_q[21]
.sym 39284 $abc$41255$n2507
.sym 39285 $abc$41255$n2988
.sym 39286 $false
.sym 39289 $abc$41255$n3443
.sym 39290 $abc$41255$n4435
.sym 39291 $false
.sym 39292 $false
.sym 39295 $abc$41255$n7916
.sym 39296 $abc$41255$n2267
.sym 39297 $abc$41255$n2262
.sym 39298 $abc$41255$n7940
.sym 39301 soc.cpu.is_sb_sh_sw
.sym 39302 $abc$41255$n2505
.sym 39303 soc.cpu.mem_rdata_q[31]
.sym 39304 $abc$41255$n3059
.sym 39307 soc.cpu.decoded_imm_uj[29]
.sym 39308 soc.cpu.instr_jal
.sym 39309 $abc$41255$n2987_1
.sym 39310 $abc$41255$n3089
.sym 39313 soc.cpu.decoded_imm_uj[30]
.sym 39314 soc.cpu.instr_jal
.sym 39315 $abc$41255$n2987_1
.sym 39316 $abc$41255$n3091
.sym 39319 soc.cpu.decoded_imm_uj[21]
.sym 39320 soc.cpu.instr_jal
.sym 39321 $abc$41255$n2987_1
.sym 39322 $abc$41255$n3077
.sym 39323 $abc$41255$n3581$2
.sym 39324 CLK$2$2
.sym 39325 $abc$41255$n1$2
.sym 39329 soc.cpu.mem_rdata_latched[7]
.sym 39332 soc.cpu.mem_rdata_q[7]
.sym 39400 $abc$41255$n7922
.sym 39401 $abc$41255$n2267
.sym 39402 soc.ram_ready
.sym 39403 $abc$41255$n3307
.sym 39406 $abc$41255$n7946
.sym 39407 $abc$41255$n2262
.sym 39408 $abc$41255$n3306
.sym 39409 $abc$41255$n3308
.sym 39412 soc.cpu.mem_rdata_latched[7]
.sym 39413 $false
.sym 39414 $false
.sym 39415 $false
.sym 39436 soc.cpu.mem_rdata_latched[31]
.sym 39437 $false
.sym 39438 $false
.sym 39439 $false
.sym 39446 $abc$41255$n3579$2
.sym 39447 CLK$2$2
.sym 39448 $false
.sym 39456 soc.cpu.reg_pc[26]
.sym 39523 $abc$41255$n7912
.sym 39524 $abc$41255$n2268
.sym 39525 $abc$41255$n2261
.sym 39526 $abc$41255$n7952
.sym 39529 $abc$41255$n3443
.sym 39530 $abc$41255$n4428
.sym 39531 $false
.sym 39532 $false
.sym 39535 $abc$41255$n7914
.sym 39536 $abc$41255$n2268
.sym 39537 $abc$41255$n2261
.sym 39538 $abc$41255$n7954
.sym 39541 $abc$41255$n7915
.sym 39542 $abc$41255$n2268
.sym 39543 soc.ram_ready
.sym 39544 $abc$41255$n3296
.sym 39547 $abc$41255$n7913
.sym 39548 $abc$41255$n2268
.sym 39549 $abc$41255$n2262
.sym 39550 $abc$41255$n7945
.sym 39553 $abc$41255$n7944
.sym 39554 $abc$41255$n2262
.sym 39555 $abc$41255$n3275
.sym 39556 $abc$41255$n3277
.sym 39559 $abc$41255$n7920
.sym 39560 $abc$41255$n2267
.sym 39561 soc.ram_ready
.sym 39562 $abc$41255$n3276
.sym 39565 $abc$41255$n7909
.sym 39566 $abc$41255$n2268
.sym 39567 $abc$41255$n2267
.sym 39568 $abc$41255$n7917
.sym 39646 $abc$41255$n7947
.sym 39647 $abc$41255$n2262
.sym 39648 $abc$41255$n3297
.sym 39649 $abc$41255$n3298
.sym 39652 $abc$41255$n2803_1
.sym 39653 $abc$41255$n2804_1
.sym 39654 $abc$41255$n2805_1
.sym 39655 soc.ram_ready
.sym 39658 $abc$41255$n7908
.sym 39659 $abc$41255$n2268
.sym 39660 $abc$41255$n2261
.sym 39661 $abc$41255$n7948
.sym 39664 $abc$41255$n2771
.sym 39665 $abc$41255$n2772_1
.sym 39666 $abc$41255$n2773
.sym 39667 soc.ram_ready
.sym 39670 $abc$41255$n7921
.sym 39671 $abc$41255$n2267
.sym 39672 $abc$41255$n2261
.sym 39673 $abc$41255$n7953
.sym 39676 $abc$41255$n7923
.sym 39677 $abc$41255$n2267
.sym 39678 $abc$41255$n2264
.sym 39679 $abc$41255$n7939
.sym 39682 $abc$41255$n7941
.sym 39683 $abc$41255$n2262
.sym 39684 soc.ram_ready
.sym 39685 $abc$41255$n2783
.sym 39688 $abc$41255$n7910
.sym 39689 $abc$41255$n2268
.sym 39690 $abc$41255$n2261
.sym 39691 $abc$41255$n7950
.sym 39781 $abc$41255$n3443
.sym 39782 $abc$41255$n4429
.sym 39783 $false
.sym 39784 $false
.sym 39787 $abc$41255$n7925
.sym 39788 $abc$41255$n2265
.sym 39789 $abc$41255$n2261
.sym 39790 $abc$41255$n7949
.sym 39799 $abc$41255$n7931
.sym 39800 $abc$41255$n2265
.sym 39801 $abc$41255$n2261
.sym 39802 $abc$41255$n7955
.sym 40027 $abc$41255$n7928
.sym 40028 $abc$41255$n2265
.sym 40029 $abc$41255$n2264
.sym 40030 $abc$41255$n7936
.sym 40039 $abc$41255$n7924
.sym 40040 $abc$41255$n2265
.sym 40041 $abc$41255$n2264
.sym 40042 $abc$41255$n7932
.sym 40045 $abc$41255$n7930
.sym 40046 $abc$41255$n2265
.sym 40047 $abc$41255$n2264
.sym 40048 $abc$41255$n7938
.sym 40051 $abc$41255$n3443
.sym 40052 $abc$41255$n4433
.sym 40053 $false
.sym 40054 $false
.sym 40057 $abc$41255$n7926
.sym 40058 $abc$41255$n2265
.sym 40059 $abc$41255$n2264
.sym 40060 $abc$41255$n7934
.sym 40288 SER_RX$2
.sym 40561 soc.cpu.mem_addr[11]
.sym 40562 $false
.sym 40563 $false
.sym 40564 $false
.sym 40576 $abc$41255$n4500
.sym 40580 $abc$41255$n4464
.sym 40660 soc.cpu.mem_addr[16]
.sym 40661 $false
.sym 40662 $false
.sym 40663 $false
.sym 40678 soc.cpu.mem_addr[13]
.sym 40679 soc.cpu.mem_addr[12]
.sym 40680 soc.cpu.mem_addr[11]
.sym 40681 $false
.sym 40697 $abc$41255$n4397
.sym 40698 $abc$41255$n4400
.sym 40699 $abc$41255$n4461
.sym 40700 $abc$41255$n4399
.sym 40701 $abc$41255$n4402
.sym 40702 $abc$41255$n4463
.sym 40703 $abc$41255$n4398
.sym 40704 $abc$41255$n4396
.sym 40771 soc.cpu.mem_addr[19]
.sym 40772 $false
.sym 40773 $false
.sym 40774 $false
.sym 40777 soc.cpu.mem_addr[11]
.sym 40778 soc.cpu.mem_addr[13]
.sym 40779 soc.cpu.mem_addr[12]
.sym 40780 $false
.sym 40820 $abc$41255$n4462
.sym 40821 $abc$41255$n4465
.sym 40822 $abc$41255$n4405
.sym 40823 $abc$41255$n4401
.sym 40824 $abc$41255$n4408
.sym 40825 $abc$41255$n4407
.sym 40826 $abc$41255$n4406
.sym 40827 $abc$41255$n4404
.sym 40894 soc.cpu.mem_addr[17]
.sym 40895 $false
.sym 40896 $false
.sym 40897 $false
.sym 40900 soc.cpu.reg_op1[11]
.sym 40901 soc.cpu.reg_op2[11]
.sym 40902 $false
.sym 40903 $false
.sym 40930 soc.cpu.mem_addr[24]
.sym 40931 $false
.sym 40932 $false
.sym 40933 $false
.sym 40936 soc.cpu.reg_op1[4]
.sym 40937 soc.cpu.reg_op2[4]
.sym 40938 $false
.sym 40939 $false
.sym 40943 $abc$41255$n4415
.sym 40944 $abc$41255$n4409
.sym 40945 $abc$41255$n7523
.sym 40946 $abc$41255$n4416
.sym 40947 $abc$41255$n4466
.sym 40948 $abc$41255$n7527
.sym 40949 $abc$41255$n4417
.sym 40950 $abc$41255$n4452
.sym 41017 soc.cpu.reg_op1[2]
.sym 41018 soc.cpu.reg_op2[2]
.sym 41019 soc.cpu.reg_op1[14]
.sym 41020 soc.cpu.reg_op2[14]
.sym 41029 soc.cpu.reg_op1[13]
.sym 41030 soc.cpu.reg_op2[13]
.sym 41031 $false
.sym 41032 $false
.sym 41035 soc.cpu.reg_op1[1]
.sym 41036 soc.cpu.reg_op2[1]
.sym 41037 soc.cpu.reg_op1[7]
.sym 41038 soc.cpu.reg_op2[7]
.sym 41047 $abc$41255$n3034
.sym 41048 $abc$41255$n3035
.sym 41049 $abc$41255$n3036
.sym 41050 $abc$41255$n3037
.sym 41053 soc.cpu.reg_op2[2]
.sym 41054 $false
.sym 41055 $false
.sym 41056 $false
.sym 41063 $abc$41255$n3571
.sym 41064 CLK$2$2
.sym 41065 $false
.sym 41066 $abc$41255$n4575
.sym 41067 $abc$41255$n4567
.sym 41068 $abc$41255$n3888
.sym 41069 $abc$41255$n4576
.sym 41070 $abc$41255$n7533
.sym 41071 $abc$41255$n7535
.sym 41072 $abc$41255$n7541
.sym 41073 $abc$41255$n4568
.sym 41140 soc.cpu.reg_op1[9]
.sym 41141 soc.cpu.reg_op2[9]
.sym 41142 $false
.sym 41143 $false
.sym 41146 $abc$41255$n3038
.sym 41147 soc.cpu.reg_op1[28]
.sym 41148 soc.cpu.reg_op2[28]
.sym 41149 $abc$41255$n3033
.sym 41158 soc.cpu.reg_op1[19]
.sym 41159 soc.cpu.reg_op2[19]
.sym 41160 $false
.sym 41161 $false
.sym 41170 soc.cpu.reg_op1[17]
.sym 41171 soc.cpu.reg_op2[17]
.sym 41172 soc.cpu.reg_op1[30]
.sym 41173 soc.cpu.reg_op2[30]
.sym 41176 $abc$41255$n3027
.sym 41177 soc.cpu.reg_op1[8]
.sym 41178 soc.cpu.reg_op2[8]
.sym 41179 $abc$41255$n3028
.sym 41189 $abc$41255$n3017_1
.sym 41190 $abc$41255$n3019
.sym 41191 $abc$41255$n3011_1
.sym 41192 $abc$41255$n7553
.sym 41193 $abc$41255$n3016
.sym 41194 $abc$41255$n3015
.sym 41195 $abc$41255$n3018
.sym 41196 soc.cpu.mem_wdata[18]
.sym 41263 soc.cpu.reg_op1[21]
.sym 41264 soc.cpu.reg_op2[21]
.sym 41265 soc.cpu.reg_op1[22]
.sym 41266 soc.cpu.reg_op2[22]
.sym 41269 $abc$41255$n3011_1
.sym 41270 $abc$41255$n3020_1
.sym 41271 $abc$41255$n3025
.sym 41272 $abc$41255$n3032
.sym 41275 soc.cpu.reg_op1[20]
.sym 41276 soc.cpu.reg_op2[20]
.sym 41277 $false
.sym 41278 $false
.sym 41287 $abc$41255$n3024
.sym 41288 soc.cpu.reg_op1[23]
.sym 41289 soc.cpu.reg_op2[23]
.sym 41290 $abc$41255$n3021
.sym 41293 soc.cpu.mem_addr[20]
.sym 41294 $false
.sym 41295 $false
.sym 41296 $false
.sym 41305 $abc$41255$n3029
.sym 41306 $abc$41255$n3030
.sym 41307 $abc$41255$n3026_1
.sym 41308 $abc$41255$n3031
.sym 41312 $abc$41255$n7047
.sym 41313 $abc$41255$n3013
.sym 41314 $abc$41255$n4595_1
.sym 41315 $abc$41255$n3665
.sym 41316 $abc$41255$n3014_1
.sym 41317 $abc$41255$n3012
.sym 41318 soc.simpleuart.recv_state[0]
.sym 41386 soc.cpu.mem_addr[16]
.sym 41387 soc.cpu.mem_addr[17]
.sym 41388 soc.cpu.mem_addr[18]
.sym 41389 soc.cpu.mem_addr[19]
.sym 41392 soc.cpu.mem_addr[20]
.sym 41393 soc.cpu.mem_addr[21]
.sym 41394 soc.cpu.mem_addr[22]
.sym 41395 soc.cpu.mem_addr[23]
.sym 41398 soc.cpu.mem_addr[8]
.sym 41399 soc.cpu.mem_addr[9]
.sym 41400 soc.cpu.mem_addr[14]
.sym 41401 soc.cpu.mem_addr[15]
.sym 41404 soc.cpu.reg_op1[10]
.sym 41405 soc.cpu.reg_op2[10]
.sym 41406 $false
.sym 41407 $false
.sym 41410 soc.cpu.mem_wdata[0]
.sym 41411 $false
.sym 41412 $false
.sym 41413 $false
.sym 41432 $abc$41255$n3852
.sym 41433 CLK$2$2
.sym 41434 $abc$41255$n7$2
.sym 41435 $abc$41255$n4875_1
.sym 41436 $abc$41255$n4882_1
.sym 41437 $abc$41255$n4881
.sym 41439 soc.cpu.mem_wdata[21]
.sym 41440 soc.cpu.mem_wdata[23]
.sym 41441 soc.cpu.mem_wdata[17]
.sym 41442 soc.cpu.mem_wdata[16]
.sym 41509 soc.cpu.reg_op1[18]
.sym 41510 soc.cpu.reg_op2[18]
.sym 41511 $false
.sym 41512 $false
.sym 41515 soc.cpu.reg_op1[31]
.sym 41516 $abc$41255$n3921_1
.sym 41517 soc.cpu.mem_do_prefetch
.sym 41518 soc.cpu.mem_do_rinst
.sym 41527 soc.cpu.reg_op1[14]
.sym 41528 $abc$41255$n3887
.sym 41529 soc.cpu.mem_do_prefetch
.sym 41530 soc.cpu.mem_do_rinst
.sym 41533 soc.cpu.reg_op1[19]
.sym 41534 $abc$41255$n3897_1
.sym 41535 soc.cpu.mem_do_prefetch
.sym 41536 soc.cpu.mem_do_rinst
.sym 41539 soc.cpu.reg_op1[21]
.sym 41540 $abc$41255$n3901_1
.sym 41541 soc.cpu.mem_do_prefetch
.sym 41542 soc.cpu.mem_do_rinst
.sym 41545 soc.cpu.reg_op1[16]
.sym 41546 $abc$41255$n3891_1
.sym 41547 soc.cpu.mem_do_prefetch
.sym 41548 soc.cpu.mem_do_rinst
.sym 41555 $abc$41255$n3574
.sym 41556 CLK$2$2
.sym 41557 $false
.sym 41558 $abc$41255$n4187_1
.sym 41559 $abc$41255$n4186
.sym 41560 $abc$41255$n4190_1
.sym 41561 $abc$41255$n4189
.sym 41563 $abc$41255$n4185_1
.sym 41565 soc.cpu.reg_op1[6]
.sym 41638 $abc$41255$n3151
.sym 41639 $abc$41255$n5418
.sym 41640 $abc$41255$n4143_1
.sym 41641 soc.cpu.reg_op1[14]
.sym 41644 $abc$41255$n4147
.sym 41645 soc.cpu.reg_op1[15]
.sym 41646 $abc$41255$n4241_1
.sym 41647 $abc$41255$n2947
.sym 41656 soc.cpu.reg_op1[14]
.sym 41657 $abc$41255$n5418
.sym 41658 $abc$41255$n2822_1
.sym 41659 soc.cpu.cpu_state[5]
.sym 41662 $abc$41255$n4148_1
.sym 41663 soc.cpu.reg_op1[13]
.sym 41664 $false
.sym 41665 $false
.sym 41668 soc.cpu.cpu_state[2]
.sym 41669 $abc$41255$n4239_1
.sym 41670 $abc$41255$n4240
.sym 41671 $abc$41255$n4238_1
.sym 41674 $abc$41255$n4236_1
.sym 41675 $abc$41255$n4237
.sym 41676 $false
.sym 41677 $false
.sym 41678 $abc$41255$n3652
.sym 41679 CLK$2$2
.sym 41680 $false
.sym 41681 $abc$41255$n4165
.sym 41682 $abc$41255$n4164_1
.sym 41683 $abc$41255$n4166_1
.sym 41684 $abc$41255$n4162
.sym 41685 $abc$41255$n4168
.sym 41686 $abc$41255$n4169_1
.sym 41687 soc.cpu.reg_op1[3]
.sym 41688 soc.cpu.reg_op1[2]
.sym 41755 $abc$41255$n4147
.sym 41756 soc.cpu.reg_op1[5]
.sym 41757 $abc$41255$n4176_1
.sym 41758 $abc$41255$n2947
.sym 41761 soc.cpu.reg_op1[30]
.sym 41762 $abc$41255$n4143_1
.sym 41763 $abc$41255$n4339
.sym 41764 $false
.sym 41767 $abc$41255$n4148_1
.sym 41768 soc.cpu.reg_op1[29]
.sym 41769 $false
.sym 41770 $false
.sym 41773 $abc$41255$n3151
.sym 41774 $abc$41255$n5408
.sym 41775 $abc$41255$n4143_1
.sym 41776 soc.cpu.reg_op1[4]
.sym 41779 soc.cpu.cpu_state[2]
.sym 41780 $abc$41255$n4174
.sym 41781 $abc$41255$n4175_1
.sym 41782 $abc$41255$n4173_1
.sym 41785 $abc$41255$n4147
.sym 41786 soc.cpu.reg_op1[31]
.sym 41787 $abc$41255$n4340
.sym 41788 $abc$41255$n2947
.sym 41791 $abc$41255$n4148_1
.sym 41792 soc.cpu.reg_op1[3]
.sym 41793 $false
.sym 41794 $false
.sym 41797 soc.cpu.reg_op1[20]
.sym 41798 $abc$41255$n3899
.sym 41799 soc.cpu.mem_do_prefetch
.sym 41800 soc.cpu.mem_do_rinst
.sym 41801 $abc$41255$n3574
.sym 41802 CLK$2$2
.sym 41803 $false
.sym 41804 $abc$41255$n4159
.sym 41805 $abc$41255$n4158_1
.sym 41806 $abc$41255$n4188_1
.sym 41807 $abc$41255$n4160_1
.sym 41808 $abc$41255$n4161_1
.sym 41809 $abc$41255$n5692
.sym 41810 $abc$41255$n4167_1
.sym 41811 soc.cpu.reg_sh[0]
.sym 41878 soc.cpu.reg_op1[30]
.sym 41879 $abc$41255$n5434
.sym 41880 $abc$41255$n2822_1
.sym 41881 soc.cpu.cpu_state[5]
.sym 41884 $abc$41255$n4148_1
.sym 41885 soc.cpu.reg_op1[19]
.sym 41886 $abc$41255$n4147
.sym 41887 soc.cpu.reg_op1[21]
.sym 41890 soc.cpu.cpu_state[2]
.sym 41891 $abc$41255$n4341
.sym 41892 $abc$41255$n4338
.sym 41893 $false
.sym 41896 soc.cpu.reg_op1[4]
.sym 41897 $abc$41255$n5408
.sym 41898 $abc$41255$n2822_1
.sym 41899 soc.cpu.cpu_state[5]
.sym 41902 $abc$41255$n4278_1
.sym 41903 $abc$41255$n2947
.sym 41904 $abc$41255$n4277_1
.sym 41905 soc.cpu.cpu_state[2]
.sym 41908 $abc$41255$n4202
.sym 41909 soc.cpu.cpu_state[2]
.sym 41910 $abc$41255$n4198
.sym 41911 $false
.sym 41914 $abc$41255$n4171
.sym 41915 $abc$41255$n4172_1
.sym 41916 $false
.sym 41917 $false
.sym 41920 $abc$41255$n5434
.sym 41921 $abc$41255$n3151
.sym 41922 $abc$41255$n4336
.sym 41923 $abc$41255$n4337
.sym 41924 $abc$41255$n3652
.sym 41925 CLK$2$2
.sym 41926 $false
.sym 41928 $abc$41255$n8093
.sym 41929 $abc$41255$n8094
.sym 41930 $abc$41255$n8095
.sym 41931 $abc$41255$n8096
.sym 41932 $abc$41255$n8097
.sym 41933 $abc$41255$n8098
.sym 41934 $abc$41255$n8099
.sym 42001 soc.cpu.instr_lui
.sym 42002 soc.cpu.reg_pc[5]
.sym 42003 soc.cpu.cpuregs_rs1[5]
.sym 42004 soc.cpu.is_lui_auipc_jal
.sym 42013 soc.cpu.instr_lui
.sym 42014 soc.cpu.reg_pc[10]
.sym 42015 soc.cpu.cpuregs_rs1[10]
.sym 42016 soc.cpu.is_lui_auipc_jal
.sym 42019 soc.cpu.reg_next_pc[14]
.sym 42020 soc.cpu.reg_out[14]
.sym 42021 $abc$41255$n3502
.sym 42022 $false
.sym 42025 soc.cpu.instr_lui
.sym 42026 soc.cpu.reg_pc[14]
.sym 42027 soc.cpu.cpuregs_rs1[14]
.sym 42028 soc.cpu.is_lui_auipc_jal
.sym 42031 soc.cpu.instr_lui
.sym 42032 soc.cpu.reg_pc[8]
.sym 42033 soc.cpu.cpuregs_rs1[8]
.sym 42034 soc.cpu.is_lui_auipc_jal
.sym 42037 soc.cpu.instr_lui
.sym 42038 soc.cpu.reg_pc[4]
.sym 42039 soc.cpu.cpuregs_rs1[4]
.sym 42040 soc.cpu.is_lui_auipc_jal
.sym 42043 soc.cpu.decoded_imm[3]
.sym 42044 $abc$41255$n3671_1
.sym 42045 $abc$41255$n2936
.sym 42046 $false
.sym 42047 $abc$41255$n3647
.sym 42048 CLK$2$2
.sym 42049 $false
.sym 42050 $abc$41255$n8100
.sym 42051 $abc$41255$n8101
.sym 42052 $abc$41255$n8102
.sym 42053 $abc$41255$n8103
.sym 42054 $abc$41255$n8104
.sym 42055 $abc$41255$n8105
.sym 42056 $abc$41255$n8106
.sym 42057 $abc$41255$n8107
.sym 42124 $abc$41255$n6177
.sym 42125 $abc$41255$n6178
.sym 42126 $abc$41255$n3664
.sym 42127 $abc$41255$n4723
.sym 42130 soc.cpu.decoded_rs2[3]
.sym 42131 $abc$41255$n3671_1
.sym 42132 soc.cpu.is_slli_srli_srai
.sym 42133 $false
.sym 42136 soc.cpu.reg_next_pc[21]
.sym 42137 soc.cpu.reg_out[21]
.sym 42138 $abc$41255$n3502
.sym 42139 $false
.sym 42142 $abc$41255$n6510
.sym 42143 $abc$41255$n6509
.sym 42144 $abc$41255$n3629
.sym 42145 $abc$41255$n4727
.sym 42148 soc.cpu.decoded_rs2[0]
.sym 42149 $abc$41255$n3663
.sym 42150 soc.cpu.is_slli_srli_srai
.sym 42151 $false
.sym 42154 soc.cpu.reg_next_pc[20]
.sym 42155 soc.cpu.reg_out[20]
.sym 42156 $abc$41255$n3502
.sym 42157 $false
.sym 42160 $abc$41255$n7356
.sym 42161 $abc$41255$n6178
.sym 42162 $abc$41255$n3629
.sym 42163 $abc$41255$n4727
.sym 42166 soc.cpu.decoded_imm[14]
.sym 42167 $abc$41255$n3693
.sym 42168 $abc$41255$n2936
.sym 42169 $false
.sym 42170 $abc$41255$n3647
.sym 42171 CLK$2$2
.sym 42172 $false
.sym 42173 $abc$41255$n8108
.sym 42174 $abc$41255$n8109
.sym 42175 $abc$41255$n8110
.sym 42176 $abc$41255$n8111
.sym 42177 $abc$41255$n8112
.sym 42178 $abc$41255$n8113
.sym 42179 $abc$41255$n8114
.sym 42180 $abc$41255$n8115
.sym 42247 soc.cpu.cpu_state[2]
.sym 42248 $abc$41255$n4314_1
.sym 42249 $abc$41255$n4312_1
.sym 42250 $abc$41255$n4313
.sym 42253 $abc$41255$n3151
.sym 42254 $abc$41255$n5430
.sym 42255 $abc$41255$n4143_1
.sym 42256 soc.cpu.reg_op1[26]
.sym 42259 soc.cpu.instr_lui
.sym 42260 soc.cpu.reg_pc[22]
.sym 42261 soc.cpu.cpuregs_rs1[22]
.sym 42262 soc.cpu.is_lui_auipc_jal
.sym 42265 soc.cpu.reg_op1[26]
.sym 42266 $abc$41255$n5430
.sym 42267 $abc$41255$n2822_1
.sym 42268 soc.cpu.cpu_state[5]
.sym 42271 soc.cpu.instr_lui
.sym 42272 soc.cpu.reg_pc[20]
.sym 42273 soc.cpu.cpuregs_rs1[20]
.sym 42274 soc.cpu.is_lui_auipc_jal
.sym 42277 $abc$41255$n7371
.sym 42278 $abc$41255$n6190
.sym 42279 $abc$41255$n3629
.sym 42280 $abc$41255$n4727
.sym 42283 soc.cpu.instr_lui
.sym 42284 soc.cpu.reg_pc[26]
.sym 42285 soc.cpu.cpuregs_rs1[26]
.sym 42286 soc.cpu.is_lui_auipc_jal
.sym 42289 soc.cpu.cpuregs.wdata[8]
.sym 42290 $false
.sym 42291 $false
.sym 42292 $false
.sym 42293 $true
.sym 42294 CLK$2$2
.sym 42295 $false
.sym 42296 $abc$41255$n8116
.sym 42297 $abc$41255$n8117
.sym 42298 $abc$41255$n8118
.sym 42299 $abc$41255$n8119
.sym 42300 $abc$41255$n8120
.sym 42301 $abc$41255$n8121
.sym 42302 $abc$41255$n8122
.sym 42303 $abc$41255$n8123
.sym 42370 soc.cpu.instr_lui
.sym 42371 soc.cpu.reg_pc[28]
.sym 42372 soc.cpu.cpuregs_rs1[28]
.sym 42373 soc.cpu.is_lui_auipc_jal
.sym 42376 soc.cpu.instr_lui
.sym 42377 soc.cpu.reg_pc[24]
.sym 42378 soc.cpu.cpuregs_rs1[24]
.sym 42379 soc.cpu.is_lui_auipc_jal
.sym 42388 soc.cpu.instr_lui
.sym 42389 soc.cpu.reg_pc[27]
.sym 42390 soc.cpu.cpuregs_rs1[27]
.sym 42391 soc.cpu.is_lui_auipc_jal
.sym 42394 $abc$41255$n4050
.sym 42395 $abc$41255$n4051
.sym 42396 $false
.sym 42397 $false
.sym 42400 soc.cpu.instr_lui
.sym 42401 soc.cpu.reg_pc[30]
.sym 42402 soc.cpu.cpuregs_rs1[30]
.sym 42403 soc.cpu.is_lui_auipc_jal
.sym 42406 $abc$41255$n5646
.sym 42407 $abc$41255$n5647
.sym 42408 $abc$41255$n3629
.sym 42409 $abc$41255$n4727
.sym 42412 soc.cpu.cpuregs_rs1[8]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42416 $abc$41255$n3635
.sym 42417 CLK$2$2
.sym 42418 $abc$41255$n7$2
.sym 42419 $abc$41255$n4033
.sym 42420 soc.cpu.cpuregs.wdata[7]
.sym 42421 soc.cpu.cpuregs.wdata[8]
.sym 42422 $abc$41255$n4035
.sym 42423 $abc$41255$n4032
.sym 42424 soc.cpu.reg_pc[3]
.sym 42425 soc.cpu.reg_pc[6]
.sym 42426 soc.cpu.reg_pc[14]
.sym 42493 soc.cpu.reg_next_pc[4]
.sym 42494 $abc$41255$n3517
.sym 42495 soc.cpu.irq_state[0]
.sym 42496 $abc$41255$n3502
.sym 42499 soc.cpu.irq_state[0]
.sym 42500 soc.cpu.reg_next_pc[21]
.sym 42501 $abc$41255$n2856
.sym 42502 soc.cpu.irq_state[1]
.sym 42505 soc.cpu.reg_next_pc[29]
.sym 42506 soc.cpu.reg_out[29]
.sym 42507 $abc$41255$n3502
.sym 42508 $false
.sym 42511 soc.cpu.reg_next_pc[1]
.sym 42512 soc.cpu.irq_state[0]
.sym 42513 $abc$41255$n4015
.sym 42514 $abc$41255$n4013
.sym 42517 $abc$41255$n3481
.sym 42518 soc.cpu.reg_next_pc[1]
.sym 42519 $abc$41255$n3501
.sym 42520 $false
.sym 42523 $abc$41255$n5880
.sym 42524 $abc$41255$n6641
.sym 42525 $abc$41255$n3585
.sym 42526 $abc$41255$n3368
.sym 42529 $abc$41255$n5880
.sym 42530 $abc$41255$n6625
.sym 42531 $abc$41255$n3553
.sym 42532 $abc$41255$n3368
.sym 42535 soc.cpu.decoded_imm[22]
.sym 42536 $abc$41255$n3709
.sym 42537 $abc$41255$n2936
.sym 42538 $false
.sym 42539 $abc$41255$n3647
.sym 42540 CLK$2$2
.sym 42541 $false
.sym 42543 $abc$41255$n6603
.sym 42544 $abc$41255$n6605
.sym 42545 $abc$41255$n6607
.sym 42546 $abc$41255$n6609
.sym 42547 $abc$41255$n6611
.sym 42548 $abc$41255$n6613
.sym 42549 $abc$41255$n6615
.sym 42616 $abc$41255$n4726
.sym 42617 $abc$41255$n4725
.sym 42618 $abc$41255$n3629
.sym 42619 $abc$41255$n4727
.sym 42622 soc.cpu.reg_next_pc[28]
.sym 42623 soc.cpu.reg_out[28]
.sym 42624 $abc$41255$n3502
.sym 42625 $false
.sym 42628 $abc$41255$n6117
.sym 42629 $abc$41255$n6118
.sym 42630 $abc$41255$n3629
.sym 42631 $abc$41255$n4727
.sym 42634 soc.cpu.reg_next_pc[15]
.sym 42635 $abc$41255$n3561
.sym 42636 $abc$41255$n3502
.sym 42637 $abc$41255$n3481
.sym 42640 $abc$41255$n7357
.sym 42641 $abc$41255$n6118
.sym 42642 $abc$41255$n3664
.sym 42643 $abc$41255$n4723
.sym 42646 soc.cpu.reg_next_pc[5]
.sym 42647 soc.cpu.irq_state[0]
.sym 42648 $abc$41255$n4027
.sym 42649 $abc$41255$n4026
.sym 42652 $abc$41255$n5880
.sym 42653 $abc$41255$n6609
.sym 42654 $abc$41255$n3521
.sym 42655 $abc$41255$n3368
.sym 42658 soc.cpu.cpuregs.wdata[22]
.sym 42659 $false
.sym 42660 $false
.sym 42661 $false
.sym 42662 $true
.sym 42663 CLK$2$2
.sym 42664 $false
.sym 42665 $abc$41255$n6617
.sym 42666 $abc$41255$n6619
.sym 42667 $abc$41255$n6621
.sym 42668 $abc$41255$n6623
.sym 42669 $abc$41255$n6625
.sym 42670 $abc$41255$n6627
.sym 42671 $abc$41255$n6629
.sym 42672 $abc$41255$n6631
.sym 42739 soc.cpu.irq_state[0]
.sym 42740 soc.cpu.reg_next_pc[30]
.sym 42741 $abc$41255$n3621
.sym 42742 $abc$41255$n3368
.sym 42745 $abc$41255$n4102
.sym 42746 $abc$41255$n4103
.sym 42747 $false
.sym 42748 $false
.sym 42751 $abc$41255$n4105
.sym 42752 $abc$41255$n4106
.sym 42753 $false
.sym 42754 $false
.sym 42757 soc.cpu.reg_next_pc[19]
.sym 42758 soc.cpu.reg_out[19]
.sym 42759 $abc$41255$n3502
.sym 42760 $false
.sym 42763 $abc$41255$n4098_1
.sym 42764 $abc$41255$n4099_1
.sym 42765 $false
.sym 42766 $false
.sym 42769 $abc$41255$n4095_1
.sym 42770 $abc$41255$n4096_1
.sym 42771 $false
.sym 42772 $false
.sym 42775 $abc$41255$n4071
.sym 42776 $abc$41255$n4072_1
.sym 42777 $false
.sym 42778 $false
.sym 42781 $abc$41255$n4900
.sym 42782 $abc$41255$n5119
.sym 42783 $abc$41255$n3006
.sym 42784 $false
.sym 42785 $abc$41255$n3589$2
.sym 42786 CLK$2$2
.sym 42787 $abc$41255$n7$2
.sym 42788 $abc$41255$n6633
.sym 42789 $abc$41255$n6635
.sym 42790 $abc$41255$n6637
.sym 42791 $abc$41255$n6639
.sym 42792 $abc$41255$n6641
.sym 42793 $abc$41255$n6643
.sym 42794 $abc$41255$n6645
.sym 42795 $abc$41255$n6647
.sym 42862 soc.cpu.reg_next_pc[20]
.sym 42863 soc.cpu.irq_state[0]
.sym 42864 $abc$41255$n3367
.sym 42865 $abc$41255$n6639
.sym 42868 $abc$41255$n4086
.sym 42869 $abc$41255$n4087
.sym 42870 $false
.sym 42871 $false
.sym 42874 soc.cpu.reg_next_pc[23]
.sym 42875 soc.cpu.irq_state[0]
.sym 42876 $abc$41255$n3367
.sym 42877 $abc$41255$n6645
.sym 42880 $abc$41255$n4080
.sym 42881 $abc$41255$n4081
.sym 42882 $false
.sym 42883 $false
.sym 42886 $abc$41255$n6647
.sym 42887 $abc$41255$n3367
.sym 42888 $abc$41255$n4084
.sym 42889 $abc$41255$n4083_1
.sym 42892 soc.cpu.reg_next_pc[24]
.sym 42893 $abc$41255$n3597_1
.sym 42894 $abc$41255$n3502
.sym 42895 $abc$41255$n3481
.sym 42898 soc.cpu.irq_state[0]
.sym 42899 soc.cpu.reg_next_pc[24]
.sym 42900 $abc$41255$n3597_1
.sym 42901 $abc$41255$n3368
.sym 42904 $abc$41255$n4969
.sym 42905 $false
.sym 42906 $false
.sym 42907 $false
.sym 42908 $abc$41255$n3589$2
.sym 42909 CLK$2$2
.sym 42910 $abc$41255$n7$2
.sym 42911 $abc$41255$n6649
.sym 42912 $abc$41255$n6651
.sym 42913 $abc$41255$n6653
.sym 42914 $abc$41255$n6655
.sym 42915 $abc$41255$n6657
.sym 42916 $abc$41255$n6659
.sym 42917 $abc$41255$n6661
.sym 42918 $abc$41255$n4102
.sym 42985 soc.cpu.reg_next_pc[31]
.sym 42986 soc.cpu.irq_state[0]
.sym 42987 $abc$41255$n3367
.sym 42988 $abc$41255$n6661
.sym 42991 soc.cpu.reg_next_pc[28]
.sym 42992 $abc$41255$n3613
.sym 42993 $abc$41255$n3502
.sym 42994 $abc$41255$n3481
.sym 42997 soc.cpu.reg_next_pc[25]
.sym 42998 soc.cpu.irq_state[0]
.sym 42999 $abc$41255$n3367
.sym 43000 $abc$41255$n6649
.sym 43003 soc.cpu.reg_next_pc[28]
.sym 43004 soc.cpu.irq_state[0]
.sym 43005 $abc$41255$n3367
.sym 43006 $abc$41255$n6655
.sym 43009 soc.cpu.irq_state[1]
.sym 43010 soc.cpu.irq_state[0]
.sym 43011 $false
.sym 43012 $false
.sym 43021 soc.cpu.reg_next_pc[29]
.sym 43022 soc.cpu.irq_state[0]
.sym 43023 $abc$41255$n3367
.sym 43024 $abc$41255$n6657
.sym 43027 $abc$41255$n4981
.sym 43028 $false
.sym 43029 $false
.sym 43030 $false
.sym 43031 $abc$41255$n3589$2
.sym 43032 CLK$2$2
.sym 43033 $abc$41255$n7$2
.sym 43035 $abc$41255$n3052
.sym 43036 $abc$41255$n3067
.sym 43037 $abc$41255$n3051
.sym 43038 $abc$41255$n3081
.sym 43039 $abc$41255$n3065
.sym 43040 soc.cpu.decoded_imm[14]
.sym 43041 soc.cpu.decoded_imm[13]
.sym 43108 soc.cpu.mem_rdata_q[28]
.sym 43109 $abc$41255$n2507
.sym 43110 $abc$41255$n2988
.sym 43111 $false
.sym 43114 soc.cpu.decoded_imm_uj[16]
.sym 43115 soc.cpu.instr_jal
.sym 43116 $abc$41255$n2987_1
.sym 43117 $abc$41255$n3067
.sym 43120 soc.cpu.instr_jal
.sym 43121 soc.cpu.decoded_imm_uj[8]
.sym 43122 $abc$41255$n2504
.sym 43123 soc.cpu.mem_rdata_q[28]
.sym 43126 soc.cpu.instr_jal
.sym 43127 soc.cpu.decoded_imm_uj[10]
.sym 43128 $abc$41255$n2504
.sym 43129 soc.cpu.mem_rdata_q[30]
.sym 43132 soc.cpu.instr_jal
.sym 43133 soc.cpu.decoded_imm_uj[3]
.sym 43134 $abc$41255$n3051
.sym 43135 $false
.sym 43138 soc.cpu.instr_jal
.sym 43139 soc.cpu.decoded_imm_uj[9]
.sym 43140 $abc$41255$n2504
.sym 43141 soc.cpu.mem_rdata_q[29]
.sym 43144 soc.cpu.decoded_imm_uj[28]
.sym 43145 soc.cpu.instr_jal
.sym 43146 $abc$41255$n2987_1
.sym 43147 $abc$41255$n3087
.sym 43154 $abc$41255$n3581$2
.sym 43155 CLK$2$2
.sym 43156 $abc$41255$n1$2
.sym 43158 $abc$41255$n3063
.sym 43160 $abc$41255$n2987_1
.sym 43161 $abc$41255$n2996_1
.sym 43162 soc.cpu.mem_rdata_latched[23]
.sym 43163 $abc$41255$n2997
.sym 43164 soc.cpu.reg_pc[27]
.sym 43237 soc.cpu.mem_rdata_latched[28]
.sym 43238 $false
.sym 43239 $false
.sym 43240 $false
.sym 43243 soc.cpu.mem_rdata_latched[13]
.sym 43244 $false
.sym 43245 $false
.sym 43246 $false
.sym 43249 soc.cpu.mem_rdata_latched[31]
.sym 43250 $false
.sym 43251 $false
.sym 43252 $false
.sym 43255 soc.cpu.mem_rdata_latched[31]
.sym 43256 $false
.sym 43257 $false
.sym 43258 $false
.sym 43261 soc.cpu.mem_rdata_latched[30]
.sym 43262 $false
.sym 43263 $false
.sym 43264 $false
.sym 43277 $abc$41255$n3579$2
.sym 43278 CLK$2$2
.sym 43279 $false
.sym 43280 soc.cpu.mem_rdata_latched[20]
.sym 43283 soc.cpu.mem_rdata_q[23]
.sym 43285 soc.cpu.mem_rdata_q[20]
.sym 43360 soc.cpu.mem_rdata_q[30]
.sym 43361 $abc$41255$n2507
.sym 43362 $abc$41255$n2988
.sym 43363 $false
.sym 43366 soc.cpu.is_sb_sh_sw
.sym 43367 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43368 soc.cpu.mem_rdata_q[31]
.sym 43369 $false
.sym 43378 soc.cpu.mem_rdata_q[29]
.sym 43379 $abc$41255$n2507
.sym 43380 $abc$41255$n2988
.sym 43381 $false
.sym 43384 $abc$41255$n2505
.sym 43385 soc.cpu.mem_rdata_q[20]
.sym 43386 $abc$41255$n3044
.sym 43387 $false
.sym 43400 $abc$41255$n3581$2
.sym 43401 CLK$2$2
.sym 43402 $false
.sym 43404 soc.cpu.latched_rd[0]
.sym 43406 soc.cpu.latched_rd[3]
.sym 43409 soc.cpu.latched_rd[4]
.sym 43495 soc.cpu.mem_rdata_q[7]
.sym 43496 $abc$41255$n3817
.sym 43497 $abc$41255$n2562
.sym 43498 $false
.sym 43513 soc.cpu.mem_rdata_latched[7]
.sym 43514 $false
.sym 43515 $false
.sym 43516 $false
.sym 43523 $true
.sym 43524 CLK$2$2
.sym 43525 $false
.sym 43527 $abc$41255$n3061
.sym 43531 soc.cpu.decoded_imm[12]
.sym 43642 $abc$41255$n4975
.sym 43643 $false
.sym 43644 $false
.sym 43645 $false
.sym 43646 $abc$41255$n3589$2
.sym 43647 CLK$2$2
.sym 43648 $abc$41255$n7$2
.sym 43654 soc.cpu.decoded_imm_uj[12]
.sym 44651 $abc$41255$n4460
.sym 44653 $abc$41255$n4501
.sym 44655 $abc$41255$n4555
.sym 44658 $abc$41255$n4499_1
.sym 44737 $abc$41255$n4465
.sym 44738 $abc$41255$n4462
.sym 44739 soc.cpu.reg_op2[2]
.sym 44740 $false
.sym 44761 $abc$41255$n4466
.sym 44762 $abc$41255$n4465
.sym 44763 soc.cpu.reg_op2[2]
.sym 44764 $false
.sym 44774 $abc$41255$n4507
.sym 44775 $abc$41255$n4506
.sym 44776 $abc$41255$n4410
.sym 44777 $abc$41255$n4502
.sym 44778 $abc$41255$n4394
.sym 44779 $abc$41255$n4411
.sym 44780 $abc$41255$n4395
.sym 44781 soc.cpu.alu_out_q[7]
.sym 44848 $abc$41255$n4398
.sym 44849 soc.cpu.reg_op2[1]
.sym 44850 $false
.sym 44851 $false
.sym 44854 soc.cpu.reg_op1[6]
.sym 44855 soc.cpu.reg_op1[5]
.sym 44856 soc.cpu.reg_op2[0]
.sym 44857 $false
.sym 44860 $abc$41255$n4463
.sym 44861 $abc$41255$n4462
.sym 44862 soc.cpu.reg_op2[2]
.sym 44863 $false
.sym 44866 $abc$41255$n4401
.sym 44867 $abc$41255$n4400
.sym 44868 soc.cpu.reg_op2[1]
.sym 44869 $false
.sym 44872 soc.cpu.reg_op1[2]
.sym 44873 soc.cpu.reg_op1[1]
.sym 44874 soc.cpu.reg_op2[1]
.sym 44875 soc.cpu.reg_op2[0]
.sym 44878 $abc$41255$n4400
.sym 44879 $abc$41255$n4398
.sym 44880 soc.cpu.reg_op2[1]
.sym 44881 $false
.sym 44884 soc.cpu.reg_op1[4]
.sym 44885 soc.cpu.reg_op1[3]
.sym 44886 soc.cpu.reg_op2[0]
.sym 44887 $false
.sym 44890 $abc$41255$n4397
.sym 44891 $abc$41255$n4402
.sym 44892 $abc$41255$n4399
.sym 44893 soc.cpu.reg_op2[2]
.sym 44897 $abc$41255$n4487_1
.sym 44898 $abc$41255$n7507
.sym 44899 $abc$41255$n4484
.sym 44900 $abc$41255$n4403
.sym 44901 $abc$41255$n7512
.sym 44902 $abc$41255$n4483
.sym 44903 $abc$41255$n7509
.sym 44904 soc.cpu.alu_out_q[1]
.sym 44971 $abc$41255$n4405
.sym 44972 $abc$41255$n4401
.sym 44973 soc.cpu.reg_op2[1]
.sym 44974 $false
.sym 44977 $abc$41255$n4408
.sym 44978 $abc$41255$n4406
.sym 44979 soc.cpu.reg_op2[1]
.sym 44980 $false
.sym 44983 soc.cpu.reg_op1[10]
.sym 44984 soc.cpu.reg_op1[9]
.sym 44985 soc.cpu.reg_op2[0]
.sym 44986 $false
.sym 44989 soc.cpu.reg_op1[8]
.sym 44990 soc.cpu.reg_op1[7]
.sym 44991 soc.cpu.reg_op2[0]
.sym 44992 $false
.sym 44995 soc.cpu.reg_op1[14]
.sym 44996 soc.cpu.reg_op1[13]
.sym 44997 soc.cpu.reg_op2[0]
.sym 44998 $false
.sym 45001 $abc$41255$n4409
.sym 45002 $abc$41255$n4408
.sym 45003 soc.cpu.reg_op2[1]
.sym 45004 $false
.sym 45007 soc.cpu.reg_op1[12]
.sym 45008 soc.cpu.reg_op1[11]
.sym 45009 soc.cpu.reg_op2[0]
.sym 45010 $false
.sym 45013 $abc$41255$n4406
.sym 45014 $abc$41255$n4405
.sym 45015 soc.cpu.reg_op2[1]
.sym 45016 $false
.sym 45020 $abc$41255$n4545
.sym 45021 $abc$41255$n7525
.sym 45022 $abc$41255$n4418
.sym 45023 $abc$41255$n4527_1
.sym 45024 $abc$41255$n7529
.sym 45025 $abc$41255$n7519
.sym 45026 $abc$41255$n4558
.sym 45027 $abc$41255$n7517
.sym 45094 $abc$41255$n4417
.sym 45095 $abc$41255$n4416
.sym 45096 soc.cpu.reg_op2[1]
.sym 45097 $false
.sym 45100 soc.cpu.reg_op1[16]
.sym 45101 soc.cpu.reg_op1[15]
.sym 45102 soc.cpu.reg_op2[0]
.sym 45103 $false
.sym 45106 soc.cpu.reg_op2[12]
.sym 45107 $false
.sym 45108 $false
.sym 45109 $false
.sym 45112 soc.cpu.reg_op1[18]
.sym 45113 soc.cpu.reg_op1[17]
.sym 45114 soc.cpu.reg_op2[0]
.sym 45115 $false
.sym 45118 $abc$41255$n4409
.sym 45119 $abc$41255$n4416
.sym 45120 soc.cpu.reg_op2[1]
.sym 45121 $false
.sym 45124 soc.cpu.reg_op2[14]
.sym 45125 $false
.sym 45126 $false
.sym 45127 $false
.sym 45130 soc.cpu.reg_op1[20]
.sym 45131 soc.cpu.reg_op1[19]
.sym 45132 soc.cpu.reg_op2[0]
.sym 45133 $false
.sym 45136 $abc$41255$n4419
.sym 45137 $abc$41255$n4417
.sym 45138 soc.cpu.reg_op2[1]
.sym 45139 $false
.sym 45143 $abc$41255$n4577
.sym 45144 $abc$41255$n7539
.sym 45145 $abc$41255$n4569
.sym 45146 $abc$41255$n7545
.sym 45147 $abc$41255$n4566
.sym 45148 $abc$41255$n4581
.sym 45149 soc.cpu.alu_out_q[19]
.sym 45150 soc.cpu.alu_out_q[17]
.sym 45217 $abc$41255$n4356
.sym 45218 $abc$41255$n3038
.sym 45219 $abc$41255$n4577
.sym 45220 $abc$41255$n4576
.sym 45223 $abc$41255$n4356
.sym 45224 soc.cpu.reg_op1[17]
.sym 45225 soc.cpu.reg_op2[17]
.sym 45226 $abc$41255$n4568
.sym 45229 soc.cpu.mem_addr[27]
.sym 45230 $false
.sym 45231 $false
.sym 45232 $false
.sym 45235 $abc$41255$n4358_1
.sym 45236 $abc$41255$n4357
.sym 45237 soc.cpu.reg_op1[19]
.sym 45238 soc.cpu.reg_op2[19]
.sym 45241 soc.cpu.reg_op2[17]
.sym 45242 $false
.sym 45243 $false
.sym 45244 $false
.sym 45247 soc.cpu.reg_op2[18]
.sym 45248 $false
.sym 45249 $false
.sym 45250 $false
.sym 45253 soc.cpu.reg_op2[21]
.sym 45254 $false
.sym 45255 $false
.sym 45256 $false
.sym 45259 $abc$41255$n4358_1
.sym 45260 $abc$41255$n4357
.sym 45261 soc.cpu.reg_op1[17]
.sym 45262 soc.cpu.reg_op2[17]
.sym 45266 $abc$41255$n4579
.sym 45267 $abc$41255$n7549
.sym 45268 $abc$41255$n4557
.sym 45269 $abc$41255$n4580
.sym 45270 $abc$41255$n7543
.sym 45271 $abc$41255$n4556
.sym 45272 $abc$41255$n7557
.sym 45273 soc.cpu.alu_out_q[15]
.sym 45340 soc.cpu.reg_op1[25]
.sym 45341 soc.cpu.reg_op2[25]
.sym 45342 soc.cpu.reg_op1[26]
.sym 45343 soc.cpu.reg_op2[26]
.sym 45346 soc.cpu.reg_op1[3]
.sym 45347 soc.cpu.reg_op2[3]
.sym 45348 soc.cpu.reg_op1[12]
.sym 45349 soc.cpu.reg_op2[12]
.sym 45352 $abc$41255$n3018
.sym 45353 $abc$41255$n3015
.sym 45354 $abc$41255$n3012
.sym 45355 $abc$41255$n3019
.sym 45358 soc.cpu.reg_op2[27]
.sym 45359 $false
.sym 45360 $false
.sym 45361 $false
.sym 45364 soc.cpu.reg_op1[16]
.sym 45365 soc.cpu.reg_op2[16]
.sym 45366 $false
.sym 45367 $false
.sym 45370 $abc$41255$n3016
.sym 45371 soc.cpu.reg_op1[31]
.sym 45372 soc.cpu.reg_op2[31]
.sym 45373 $abc$41255$n3017_1
.sym 45376 soc.cpu.reg_op1[15]
.sym 45377 soc.cpu.reg_op2[15]
.sym 45378 $false
.sym 45379 $false
.sym 45382 soc.cpu.reg_op2[18]
.sym 45383 soc.cpu.mem_wordsize[2]
.sym 45384 soc.cpu.mem_wordsize[0]
.sym 45385 soc.cpu.reg_op2[2]
.sym 45386 $abc$41255$n3571
.sym 45387 CLK$2$2
.sym 45388 $false
.sym 45389 $abc$41255$n4526_1
.sym 45390 $abc$41255$n4593_1
.sym 45391 $abc$41255$n4486
.sym 45392 $abc$41255$n4525
.sym 45393 $abc$41255$n4485
.sym 45394 soc.cpu.alu_out_q[20]
.sym 45395 soc.cpu.alu_out_q[5]
.sym 45396 soc.cpu.alu_out_q[23]
.sym 45463 $false
.sym 45464 $true$2
.sym 45465 soc.simpleuart.recv_state[0]
.sym 45466 $false
.sym 45469 soc.cpu.reg_op1[5]
.sym 45470 soc.cpu.reg_op2[5]
.sym 45471 $false
.sym 45472 $false
.sym 45475 $abc$41255$n4358_1
.sym 45476 $abc$41255$n4357
.sym 45477 soc.cpu.reg_op1[23]
.sym 45478 soc.cpu.reg_op2[23]
.sym 45481 resetn
.sym 45482 $abc$41255$n3169
.sym 45483 $abc$41255$n3667
.sym 45484 $false
.sym 45487 soc.cpu.reg_op1[6]
.sym 45488 soc.cpu.reg_op2[6]
.sym 45489 $false
.sym 45490 $false
.sym 45493 $abc$41255$n3013
.sym 45494 $abc$41255$n3014_1
.sym 45495 soc.cpu.reg_op1[0]
.sym 45496 soc.cpu.reg_op2[0]
.sym 45499 $abc$41255$n3169
.sym 45500 $abc$41255$n7047
.sym 45501 $abc$41255$n4875_1
.sym 45502 $false
.sym 45509 $abc$41255$n3665
.sym 45510 CLK$2$2
.sym 45511 $abc$41255$n7$2
.sym 45512 $abc$41255$n4590
.sym 45513 $abc$41255$n4589_1
.sym 45514 soc.cpu.mem_addr[24]
.sym 45517 soc.cpu.mem_addr[17]
.sym 45518 soc.cpu.mem_addr[22]
.sym 45586 SER_RX$2
.sym 45587 $abc$41255$n6202
.sym 45588 soc.simpleuart.recv_state[0]
.sym 45589 $abc$41255$n3170
.sym 45592 $abc$41255$n6202
.sym 45593 $abc$41255$n3170
.sym 45594 soc.simpleuart.recv_state[0]
.sym 45595 $abc$41255$n3167
.sym 45598 $abc$41255$n3667
.sym 45599 $abc$41255$n3170
.sym 45600 $abc$41255$n4882_1
.sym 45601 $false
.sym 45610 soc.cpu.reg_op2[21]
.sym 45611 soc.cpu.mem_wordsize[2]
.sym 45612 soc.cpu.mem_wordsize[0]
.sym 45613 soc.cpu.reg_op2[5]
.sym 45616 soc.cpu.reg_op2[23]
.sym 45617 soc.cpu.mem_wordsize[2]
.sym 45618 soc.cpu.mem_wordsize[0]
.sym 45619 soc.cpu.reg_op2[7]
.sym 45622 soc.cpu.reg_op2[17]
.sym 45623 soc.cpu.mem_wordsize[2]
.sym 45624 soc.cpu.mem_wordsize[0]
.sym 45625 soc.cpu.reg_op2[1]
.sym 45628 soc.cpu.reg_op2[16]
.sym 45629 soc.cpu.mem_wordsize[2]
.sym 45630 soc.cpu.mem_wordsize[0]
.sym 45631 soc.cpu.reg_op2[0]
.sym 45632 $abc$41255$n3571
.sym 45633 CLK$2$2
.sym 45634 $false
.sym 45637 $abc$41255$n4266
.sym 45639 $abc$41255$n4265
.sym 45640 $abc$41255$n4262
.sym 45641 soc.cpu.reg_op1[18]
.sym 45709 $abc$41255$n3151
.sym 45710 $abc$41255$n5410
.sym 45711 $abc$41255$n4143_1
.sym 45712 soc.cpu.reg_op1[6]
.sym 45715 soc.cpu.cpu_state[2]
.sym 45716 $abc$41255$n4188_1
.sym 45717 $abc$41255$n4189
.sym 45718 $abc$41255$n4187_1
.sym 45721 $abc$41255$n4148_1
.sym 45722 soc.cpu.reg_op1[5]
.sym 45723 $false
.sym 45724 $false
.sym 45727 $abc$41255$n4147
.sym 45728 soc.cpu.reg_op1[7]
.sym 45729 $abc$41255$n4190_1
.sym 45730 $abc$41255$n2947
.sym 45739 soc.cpu.reg_op1[6]
.sym 45740 $abc$41255$n5410
.sym 45741 $abc$41255$n2822_1
.sym 45742 soc.cpu.cpu_state[5]
.sym 45751 $abc$41255$n4185_1
.sym 45752 $abc$41255$n4186
.sym 45753 $false
.sym 45754 $false
.sym 45755 $abc$41255$n3652
.sym 45756 CLK$2$2
.sym 45757 $false
.sym 45758 $abc$41255$n4225
.sym 45759 $abc$41255$n3646
.sym 45760 $abc$41255$n4226_1
.sym 45762 $abc$41255$n4227_1
.sym 45763 $abc$41255$n4263
.sym 45764 $abc$41255$n4224_1
.sym 45765 soc.cpu.reg_sh[1]
.sym 45832 soc.cpu.cpu_state[2]
.sym 45833 $abc$41255$n4167_1
.sym 45834 $abc$41255$n4168
.sym 45835 $abc$41255$n4166_1
.sym 45838 soc.cpu.reg_op1[3]
.sym 45839 $abc$41255$n5407
.sym 45840 $abc$41255$n2822_1
.sym 45841 soc.cpu.cpu_state[5]
.sym 45844 $abc$41255$n3151
.sym 45845 $abc$41255$n5407
.sym 45846 $abc$41255$n4143_1
.sym 45847 soc.cpu.reg_op1[3]
.sym 45850 $abc$41255$n4148_1
.sym 45851 soc.cpu.reg_op1[1]
.sym 45852 $abc$41255$n4147
.sym 45853 soc.cpu.reg_op1[3]
.sym 45856 $abc$41255$n4147
.sym 45857 soc.cpu.reg_op1[4]
.sym 45858 $abc$41255$n4169_1
.sym 45859 $abc$41255$n2947
.sym 45862 $abc$41255$n4148_1
.sym 45863 soc.cpu.reg_op1[2]
.sym 45864 $false
.sym 45865 $false
.sym 45868 $abc$41255$n4164_1
.sym 45869 $abc$41255$n4165
.sym 45870 $false
.sym 45871 $false
.sym 45874 $abc$41255$n4162
.sym 45875 $abc$41255$n2947
.sym 45876 $abc$41255$n4158_1
.sym 45877 $false
.sym 45878 $abc$41255$n3652
.sym 45879 CLK$2$2
.sym 45880 $false
.sym 45881 $abc$41255$n4151_1
.sym 45882 $abc$41255$n4292_1
.sym 45883 $abc$41255$n4294_1
.sym 45884 $abc$41255$n4295
.sym 45885 $abc$41255$n4293
.sym 45886 soc.cpu.reg_op1[23]
.sym 45887 soc.cpu.reg_op1[12]
.sym 45888 soc.cpu.reg_op1[1]
.sym 45955 soc.cpu.reg_op1[2]
.sym 45956 $abc$41255$n5406
.sym 45957 $abc$41255$n2822_1
.sym 45958 soc.cpu.cpu_state[5]
.sym 45961 soc.cpu.cpu_state[2]
.sym 45962 $abc$41255$n4161_1
.sym 45963 $abc$41255$n4159
.sym 45964 $abc$41255$n4160_1
.sym 45967 soc.cpu.instr_lui
.sym 45968 soc.cpu.reg_pc[6]
.sym 45969 soc.cpu.cpuregs_rs1[6]
.sym 45970 soc.cpu.is_lui_auipc_jal
.sym 45973 $abc$41255$n3151
.sym 45974 $abc$41255$n5406
.sym 45975 $abc$41255$n4143_1
.sym 45976 soc.cpu.reg_op1[2]
.sym 45979 soc.cpu.instr_lui
.sym 45980 soc.cpu.reg_pc[2]
.sym 45981 soc.cpu.cpuregs_rs1[2]
.sym 45982 soc.cpu.is_lui_auipc_jal
.sym 45985 $false
.sym 45986 soc.cpu.reg_sh[0]
.sym 45987 $false
.sym 45988 $true$2
.sym 45991 soc.cpu.instr_lui
.sym 45992 soc.cpu.reg_pc[3]
.sym 45993 soc.cpu.cpuregs_rs1[3]
.sym 45994 soc.cpu.is_lui_auipc_jal
.sym 45997 $abc$41255$n5692
.sym 45998 $abc$41255$n3783
.sym 45999 soc.cpu.cpu_state[4]
.sym 46000 $false
.sym 46001 $true
.sym 46002 CLK$2$2
.sym 46003 $false
.sym 46004 $abc$41255$n4257
.sym 46005 $abc$41255$n4259
.sym 46006 $abc$41255$n3521
.sym 46007 $abc$41255$n3529
.sym 46008 $abc$41255$n4256
.sym 46009 $abc$41255$n4258
.sym 46010 $abc$41255$n3873
.sym 46011 soc.cpu.mem_addr[7]
.sym 46040 $false
.sym 46077 $auto$alumacc.cc:474:replace_alu$6567.C[1]
.sym 46079 soc.cpu.decoded_imm[0]
.sym 46080 soc.cpu.reg_pc[0]
.sym 46083 $auto$alumacc.cc:474:replace_alu$6567.C[2]
.sym 46084 $false
.sym 46085 soc.cpu.decoded_imm[1]
.sym 46086 soc.cpu.reg_pc[1]
.sym 46087 $auto$alumacc.cc:474:replace_alu$6567.C[1]
.sym 46089 $auto$alumacc.cc:474:replace_alu$6567.C[3]
.sym 46090 $false
.sym 46091 soc.cpu.decoded_imm[2]
.sym 46092 soc.cpu.reg_pc[2]
.sym 46093 $auto$alumacc.cc:474:replace_alu$6567.C[2]
.sym 46095 $auto$alumacc.cc:474:replace_alu$6567.C[4]
.sym 46096 $false
.sym 46097 soc.cpu.decoded_imm[3]
.sym 46098 soc.cpu.reg_pc[3]
.sym 46099 $auto$alumacc.cc:474:replace_alu$6567.C[3]
.sym 46101 $auto$alumacc.cc:474:replace_alu$6567.C[5]
.sym 46102 $false
.sym 46103 soc.cpu.decoded_imm[4]
.sym 46104 soc.cpu.reg_pc[4]
.sym 46105 $auto$alumacc.cc:474:replace_alu$6567.C[4]
.sym 46107 $auto$alumacc.cc:474:replace_alu$6567.C[6]
.sym 46108 $false
.sym 46109 soc.cpu.decoded_imm[5]
.sym 46110 soc.cpu.reg_pc[5]
.sym 46111 $auto$alumacc.cc:474:replace_alu$6567.C[5]
.sym 46113 $auto$alumacc.cc:474:replace_alu$6567.C[7]
.sym 46114 $false
.sym 46115 soc.cpu.decoded_imm[6]
.sym 46116 soc.cpu.reg_pc[6]
.sym 46117 $auto$alumacc.cc:474:replace_alu$6567.C[6]
.sym 46119 $auto$alumacc.cc:474:replace_alu$6567.C[8]
.sym 46120 $false
.sym 46121 soc.cpu.decoded_imm[7]
.sym 46122 soc.cpu.reg_pc[7]
.sym 46123 $auto$alumacc.cc:474:replace_alu$6567.C[7]
.sym 46127 $abc$41255$n3889_1
.sym 46128 $abc$41255$n3581_1
.sym 46129 $abc$41255$n4228
.sym 46130 $abc$41255$n3561
.sym 46131 $abc$41255$n6178
.sym 46132 $abc$41255$n5634
.sym 46133 $abc$41255$n6180
.sym 46134 $abc$41255$n6512
.sym 46163 $auto$alumacc.cc:474:replace_alu$6567.C[8]
.sym 46200 $auto$alumacc.cc:474:replace_alu$6567.C[9]
.sym 46201 $false
.sym 46202 soc.cpu.decoded_imm[8]
.sym 46203 soc.cpu.reg_pc[8]
.sym 46204 $auto$alumacc.cc:474:replace_alu$6567.C[8]
.sym 46206 $auto$alumacc.cc:474:replace_alu$6567.C[10]
.sym 46207 $false
.sym 46208 soc.cpu.decoded_imm[9]
.sym 46209 soc.cpu.reg_pc[9]
.sym 46210 $auto$alumacc.cc:474:replace_alu$6567.C[9]
.sym 46212 $auto$alumacc.cc:474:replace_alu$6567.C[11]
.sym 46213 $false
.sym 46214 soc.cpu.decoded_imm[10]
.sym 46215 soc.cpu.reg_pc[10]
.sym 46216 $auto$alumacc.cc:474:replace_alu$6567.C[10]
.sym 46218 $auto$alumacc.cc:474:replace_alu$6567.C[12]
.sym 46219 $false
.sym 46220 soc.cpu.decoded_imm[11]
.sym 46221 soc.cpu.reg_pc[11]
.sym 46222 $auto$alumacc.cc:474:replace_alu$6567.C[11]
.sym 46224 $auto$alumacc.cc:474:replace_alu$6567.C[13]
.sym 46225 $false
.sym 46226 soc.cpu.decoded_imm[12]
.sym 46227 soc.cpu.reg_pc[12]
.sym 46228 $auto$alumacc.cc:474:replace_alu$6567.C[12]
.sym 46230 $auto$alumacc.cc:474:replace_alu$6567.C[14]
.sym 46231 $false
.sym 46232 soc.cpu.decoded_imm[13]
.sym 46233 soc.cpu.reg_pc[13]
.sym 46234 $auto$alumacc.cc:474:replace_alu$6567.C[13]
.sym 46236 $auto$alumacc.cc:474:replace_alu$6567.C[15]
.sym 46237 $false
.sym 46238 soc.cpu.decoded_imm[14]
.sym 46239 soc.cpu.reg_pc[14]
.sym 46240 $auto$alumacc.cc:474:replace_alu$6567.C[14]
.sym 46242 $auto$alumacc.cc:474:replace_alu$6567.C[16]
.sym 46243 $false
.sym 46244 soc.cpu.decoded_imm[15]
.sym 46245 soc.cpu.reg_pc[15]
.sym 46246 $auto$alumacc.cc:474:replace_alu$6567.C[15]
.sym 46250 $abc$41255$n4260
.sym 46251 $abc$41255$n4315_1
.sym 46252 soc.cpu.cpuregs.wdata[4]
.sym 46253 $abc$41255$n4264
.sym 46254 soc.cpu.cpuregs.wdata[15]
.sym 46255 $abc$41255$n4296_1
.sym 46256 $abc$41255$n4272_1
.sym 46257 soc.cpu.reg_op1[26]
.sym 46286 $auto$alumacc.cc:474:replace_alu$6567.C[16]
.sym 46323 $auto$alumacc.cc:474:replace_alu$6567.C[17]
.sym 46324 $false
.sym 46325 soc.cpu.decoded_imm[16]
.sym 46326 soc.cpu.reg_pc[16]
.sym 46327 $auto$alumacc.cc:474:replace_alu$6567.C[16]
.sym 46329 $auto$alumacc.cc:474:replace_alu$6567.C[18]
.sym 46330 $false
.sym 46331 soc.cpu.decoded_imm[17]
.sym 46332 soc.cpu.reg_pc[17]
.sym 46333 $auto$alumacc.cc:474:replace_alu$6567.C[17]
.sym 46335 $auto$alumacc.cc:474:replace_alu$6567.C[19]
.sym 46336 $false
.sym 46337 soc.cpu.decoded_imm[18]
.sym 46338 soc.cpu.reg_pc[18]
.sym 46339 $auto$alumacc.cc:474:replace_alu$6567.C[18]
.sym 46341 $auto$alumacc.cc:474:replace_alu$6567.C[20]
.sym 46342 $false
.sym 46343 soc.cpu.decoded_imm[19]
.sym 46344 soc.cpu.reg_pc[19]
.sym 46345 $auto$alumacc.cc:474:replace_alu$6567.C[19]
.sym 46347 $auto$alumacc.cc:474:replace_alu$6567.C[21]
.sym 46348 $false
.sym 46349 soc.cpu.decoded_imm[20]
.sym 46350 soc.cpu.reg_pc[20]
.sym 46351 $auto$alumacc.cc:474:replace_alu$6567.C[20]
.sym 46353 $auto$alumacc.cc:474:replace_alu$6567.C[22]
.sym 46354 $false
.sym 46355 soc.cpu.decoded_imm[21]
.sym 46356 soc.cpu.reg_pc[21]
.sym 46357 $auto$alumacc.cc:474:replace_alu$6567.C[21]
.sym 46359 $auto$alumacc.cc:474:replace_alu$6567.C[23]
.sym 46360 $false
.sym 46361 soc.cpu.decoded_imm[22]
.sym 46362 soc.cpu.reg_pc[22]
.sym 46363 $auto$alumacc.cc:474:replace_alu$6567.C[22]
.sym 46365 $auto$alumacc.cc:474:replace_alu$6567.C[24]
.sym 46366 $false
.sym 46367 soc.cpu.decoded_imm[23]
.sym 46368 soc.cpu.reg_pc[23]
.sym 46369 $auto$alumacc.cc:474:replace_alu$6567.C[23]
.sym 46373 soc.cpu.cpuregs.wdata[11]
.sym 46374 soc.cpu.cpuregs.wdata[3]
.sym 46375 $abc$41255$n3907_1
.sym 46376 $abc$41255$n4015
.sym 46377 soc.cpu.cpuregs.wdata[12]
.sym 46378 $abc$41255$n3501
.sym 46379 $abc$41255$n4044
.sym 46380 $abc$41255$n5647
.sym 46409 $auto$alumacc.cc:474:replace_alu$6567.C[24]
.sym 46446 $auto$alumacc.cc:474:replace_alu$6567.C[25]
.sym 46447 $false
.sym 46448 soc.cpu.decoded_imm[24]
.sym 46449 soc.cpu.reg_pc[24]
.sym 46450 $auto$alumacc.cc:474:replace_alu$6567.C[24]
.sym 46452 $auto$alumacc.cc:474:replace_alu$6567.C[26]
.sym 46453 $false
.sym 46454 soc.cpu.decoded_imm[25]
.sym 46455 soc.cpu.reg_pc[25]
.sym 46456 $auto$alumacc.cc:474:replace_alu$6567.C[25]
.sym 46458 $auto$alumacc.cc:474:replace_alu$6567.C[27]
.sym 46459 $false
.sym 46460 soc.cpu.decoded_imm[26]
.sym 46461 soc.cpu.reg_pc[26]
.sym 46462 $auto$alumacc.cc:474:replace_alu$6567.C[26]
.sym 46464 $auto$alumacc.cc:474:replace_alu$6567.C[28]
.sym 46465 $false
.sym 46466 soc.cpu.decoded_imm[27]
.sym 46467 soc.cpu.reg_pc[27]
.sym 46468 $auto$alumacc.cc:474:replace_alu$6567.C[27]
.sym 46470 $auto$alumacc.cc:474:replace_alu$6567.C[29]
.sym 46471 $false
.sym 46472 soc.cpu.decoded_imm[28]
.sym 46473 soc.cpu.reg_pc[28]
.sym 46474 $auto$alumacc.cc:474:replace_alu$6567.C[28]
.sym 46476 $auto$alumacc.cc:474:replace_alu$6567.C[30]
.sym 46477 $false
.sym 46478 soc.cpu.decoded_imm[29]
.sym 46479 soc.cpu.reg_pc[29]
.sym 46480 $auto$alumacc.cc:474:replace_alu$6567.C[29]
.sym 46482 $auto$alumacc.cc:474:replace_alu$6567.C[31]
.sym 46483 $false
.sym 46484 soc.cpu.decoded_imm[30]
.sym 46485 soc.cpu.reg_pc[30]
.sym 46486 $auto$alumacc.cc:474:replace_alu$6567.C[30]
.sym 46489 $false
.sym 46490 soc.cpu.decoded_imm[31]
.sym 46491 soc.cpu.reg_pc[31]
.sym 46492 $auto$alumacc.cc:474:replace_alu$6567.C[31]
.sym 46496 $abc$41255$n3617
.sym 46497 $abc$41255$n4053
.sym 46498 soc.cpu.cpuregs.wdata[14]
.sym 46499 $abc$41255$n4023
.sym 46500 $abc$41255$n3903_1
.sym 46501 $abc$41255$n4939
.sym 46502 $abc$41255$n4056
.sym 46503 $abc$41255$n4020
.sym 46570 $abc$41255$n3529
.sym 46571 $abc$41255$n3368
.sym 46572 $abc$41255$n2842
.sym 46573 soc.cpu.irq_state[1]
.sym 46576 $abc$41255$n4032
.sym 46577 $abc$41255$n4033
.sym 46578 $false
.sym 46579 $false
.sym 46582 $abc$41255$n6615
.sym 46583 $abc$41255$n3367
.sym 46584 $abc$41255$n4036
.sym 46585 $abc$41255$n4035
.sym 46588 soc.cpu.irq_state[0]
.sym 46589 soc.cpu.reg_next_pc[8]
.sym 46590 $abc$41255$n3533
.sym 46591 $abc$41255$n3368
.sym 46594 soc.cpu.reg_next_pc[7]
.sym 46595 soc.cpu.irq_state[0]
.sym 46596 $abc$41255$n3367
.sym 46597 $abc$41255$n6613
.sym 46600 $abc$41255$n4906
.sym 46601 $false
.sym 46602 $false
.sym 46603 $false
.sym 46606 $abc$41255$n4915
.sym 46607 $false
.sym 46608 $false
.sym 46609 $false
.sym 46612 $abc$41255$n4939
.sym 46613 $false
.sym 46614 $false
.sym 46615 $false
.sym 46616 $abc$41255$n3589$2
.sym 46617 CLK$2$2
.sym 46618 $abc$41255$n7$2
.sym 46619 $abc$41255$n4072_1
.sym 46620 $abc$41255$n4041_1
.sym 46621 $abc$41255$n4077
.sym 46622 $abc$41255$n7656
.sym 46623 soc.cpu.cpuregs.wdata[22]
.sym 46624 soc.cpu.cpuregs.wdata[10]
.sym 46625 soc.cpu.reg_pc[2]
.sym 46626 soc.cpu.reg_pc[12]
.sym 46655 $false
.sym 46692 $auto$alumacc.cc:474:replace_alu$6558.C[2]
.sym 46694 soc.cpu.reg_pc[1]
.sym 46695 soc.cpu.latched_compr
.sym 46698 $auto$alumacc.cc:474:replace_alu$6558.C[3]
.sym 46699 $false
.sym 46700 soc.cpu.reg_pc[2]
.sym 46701 $abc$41255$n7656
.sym 46702 $auto$alumacc.cc:474:replace_alu$6558.C[2]
.sym 46704 $auto$alumacc.cc:474:replace_alu$6558.C[4]
.sym 46705 $false
.sym 46706 soc.cpu.reg_pc[3]
.sym 46707 $false
.sym 46708 $auto$alumacc.cc:474:replace_alu$6558.C[3]
.sym 46710 $auto$alumacc.cc:474:replace_alu$6558.C[5]
.sym 46711 $false
.sym 46712 soc.cpu.reg_pc[4]
.sym 46713 $false
.sym 46714 $auto$alumacc.cc:474:replace_alu$6558.C[4]
.sym 46716 $auto$alumacc.cc:474:replace_alu$6558.C[6]
.sym 46717 $false
.sym 46718 soc.cpu.reg_pc[5]
.sym 46719 $false
.sym 46720 $auto$alumacc.cc:474:replace_alu$6558.C[5]
.sym 46722 $auto$alumacc.cc:474:replace_alu$6558.C[7]
.sym 46723 $false
.sym 46724 soc.cpu.reg_pc[6]
.sym 46725 $false
.sym 46726 $auto$alumacc.cc:474:replace_alu$6558.C[6]
.sym 46728 $auto$alumacc.cc:474:replace_alu$6558.C[8]
.sym 46729 $false
.sym 46730 soc.cpu.reg_pc[7]
.sym 46731 $false
.sym 46732 $auto$alumacc.cc:474:replace_alu$6558.C[7]
.sym 46734 $auto$alumacc.cc:474:replace_alu$6558.C[9]
.sym 46735 $false
.sym 46736 soc.cpu.reg_pc[8]
.sym 46737 $false
.sym 46738 $auto$alumacc.cc:474:replace_alu$6558.C[8]
.sym 46742 soc.cpu.cpuregs.wdata[27]
.sym 46743 $abc$41255$n3593_1
.sym 46744 $abc$41255$n3577
.sym 46745 $abc$41255$n4069_1
.sym 46746 $abc$41255$n3569
.sym 46747 $abc$41255$n3921_1
.sym 46748 $abc$41255$n3893
.sym 46749 $abc$41255$n4047
.sym 46778 $auto$alumacc.cc:474:replace_alu$6558.C[9]
.sym 46815 $auto$alumacc.cc:474:replace_alu$6558.C[10]
.sym 46816 $false
.sym 46817 soc.cpu.reg_pc[9]
.sym 46818 $false
.sym 46819 $auto$alumacc.cc:474:replace_alu$6558.C[9]
.sym 46821 $auto$alumacc.cc:474:replace_alu$6558.C[11]
.sym 46822 $false
.sym 46823 soc.cpu.reg_pc[10]
.sym 46824 $false
.sym 46825 $auto$alumacc.cc:474:replace_alu$6558.C[10]
.sym 46827 $auto$alumacc.cc:474:replace_alu$6558.C[12]
.sym 46828 $false
.sym 46829 soc.cpu.reg_pc[11]
.sym 46830 $false
.sym 46831 $auto$alumacc.cc:474:replace_alu$6558.C[11]
.sym 46833 $auto$alumacc.cc:474:replace_alu$6558.C[13]
.sym 46834 $false
.sym 46835 soc.cpu.reg_pc[12]
.sym 46836 $false
.sym 46837 $auto$alumacc.cc:474:replace_alu$6558.C[12]
.sym 46839 $auto$alumacc.cc:474:replace_alu$6558.C[14]
.sym 46840 $false
.sym 46841 soc.cpu.reg_pc[13]
.sym 46842 $false
.sym 46843 $auto$alumacc.cc:474:replace_alu$6558.C[13]
.sym 46845 $auto$alumacc.cc:474:replace_alu$6558.C[15]
.sym 46846 $false
.sym 46847 soc.cpu.reg_pc[14]
.sym 46848 $false
.sym 46849 $auto$alumacc.cc:474:replace_alu$6558.C[14]
.sym 46851 $auto$alumacc.cc:474:replace_alu$6558.C[16]
.sym 46852 $false
.sym 46853 soc.cpu.reg_pc[15]
.sym 46854 $false
.sym 46855 $auto$alumacc.cc:474:replace_alu$6558.C[15]
.sym 46857 $auto$alumacc.cc:474:replace_alu$6558.C[17]
.sym 46858 $false
.sym 46859 soc.cpu.reg_pc[16]
.sym 46860 $false
.sym 46861 $auto$alumacc.cc:474:replace_alu$6558.C[16]
.sym 46865 $abc$41255$n4063_1
.sym 46866 soc.cpu.cpuregs.wdata[17]
.sym 46867 $abc$41255$n4966
.sym 46868 $abc$41255$n4062
.sym 46869 soc.cpu.cpuregs.wdata[19]
.sym 46870 $abc$41255$n4081
.sym 46871 $abc$41255$n4068
.sym 46872 soc.cpu.reg_pc[23]
.sym 46901 $auto$alumacc.cc:474:replace_alu$6558.C[17]
.sym 46938 $auto$alumacc.cc:474:replace_alu$6558.C[18]
.sym 46939 $false
.sym 46940 soc.cpu.reg_pc[17]
.sym 46941 $false
.sym 46942 $auto$alumacc.cc:474:replace_alu$6558.C[17]
.sym 46944 $auto$alumacc.cc:474:replace_alu$6558.C[19]
.sym 46945 $false
.sym 46946 soc.cpu.reg_pc[18]
.sym 46947 $false
.sym 46948 $auto$alumacc.cc:474:replace_alu$6558.C[18]
.sym 46950 $auto$alumacc.cc:474:replace_alu$6558.C[20]
.sym 46951 $false
.sym 46952 soc.cpu.reg_pc[19]
.sym 46953 $false
.sym 46954 $auto$alumacc.cc:474:replace_alu$6558.C[19]
.sym 46956 $auto$alumacc.cc:474:replace_alu$6558.C[21]
.sym 46957 $false
.sym 46958 soc.cpu.reg_pc[20]
.sym 46959 $false
.sym 46960 $auto$alumacc.cc:474:replace_alu$6558.C[20]
.sym 46962 $auto$alumacc.cc:474:replace_alu$6558.C[22]
.sym 46963 $false
.sym 46964 soc.cpu.reg_pc[21]
.sym 46965 $false
.sym 46966 $auto$alumacc.cc:474:replace_alu$6558.C[21]
.sym 46968 $auto$alumacc.cc:474:replace_alu$6558.C[23]
.sym 46969 $false
.sym 46970 soc.cpu.reg_pc[22]
.sym 46971 $false
.sym 46972 $auto$alumacc.cc:474:replace_alu$6558.C[22]
.sym 46974 $auto$alumacc.cc:474:replace_alu$6558.C[24]
.sym 46975 $false
.sym 46976 soc.cpu.reg_pc[23]
.sym 46977 $false
.sym 46978 $auto$alumacc.cc:474:replace_alu$6558.C[23]
.sym 46980 $auto$alumacc.cc:474:replace_alu$6558.C[25]
.sym 46981 $false
.sym 46982 soc.cpu.reg_pc[24]
.sym 46983 $false
.sym 46984 $auto$alumacc.cc:474:replace_alu$6558.C[24]
.sym 46988 $abc$41255$n4948
.sym 46989 $abc$41255$n4978
.sym 46990 $abc$41255$n4990
.sym 46991 $abc$41255$n4092_1
.sym 46992 $abc$41255$n4975
.sym 46993 soc.cpu.reg_pc[31]
.sym 46994 soc.cpu.reg_pc[18]
.sym 46995 soc.cpu.reg_pc[17]
.sym 47024 $auto$alumacc.cc:474:replace_alu$6558.C[25]
.sym 47061 $auto$alumacc.cc:474:replace_alu$6558.C[26]
.sym 47062 $false
.sym 47063 soc.cpu.reg_pc[25]
.sym 47064 $false
.sym 47065 $auto$alumacc.cc:474:replace_alu$6558.C[25]
.sym 47067 $auto$alumacc.cc:474:replace_alu$6558.C[27]
.sym 47068 $false
.sym 47069 soc.cpu.reg_pc[26]
.sym 47070 $false
.sym 47071 $auto$alumacc.cc:474:replace_alu$6558.C[26]
.sym 47073 $auto$alumacc.cc:474:replace_alu$6558.C[28]
.sym 47074 $false
.sym 47075 soc.cpu.reg_pc[27]
.sym 47076 $false
.sym 47077 $auto$alumacc.cc:474:replace_alu$6558.C[27]
.sym 47079 $auto$alumacc.cc:474:replace_alu$6558.C[29]
.sym 47080 $false
.sym 47081 soc.cpu.reg_pc[28]
.sym 47082 $false
.sym 47083 $auto$alumacc.cc:474:replace_alu$6558.C[28]
.sym 47085 $auto$alumacc.cc:474:replace_alu$6558.C[30]
.sym 47086 $false
.sym 47087 soc.cpu.reg_pc[29]
.sym 47088 $false
.sym 47089 $auto$alumacc.cc:474:replace_alu$6558.C[29]
.sym 47091 $auto$alumacc.cc:474:replace_alu$6558.C[31]
.sym 47092 $false
.sym 47093 soc.cpu.reg_pc[30]
.sym 47094 $false
.sym 47095 $auto$alumacc.cc:474:replace_alu$6558.C[30]
.sym 47098 $false
.sym 47099 soc.cpu.reg_pc[31]
.sym 47100 $false
.sym 47101 $auto$alumacc.cc:474:replace_alu$6558.C[31]
.sym 47104 soc.cpu.irq_state[1]
.sym 47105 $abc$41255$n2864_1
.sym 47106 $abc$41255$n3367
.sym 47107 $abc$41255$n6659
.sym 47112 soc.cpu.mem_rdata_latched[19]
.sym 47113 soc.cpu.mem_rdata_latched[16]
.sym 47115 soc.cpu.mem_rdata_latched[10]
.sym 47116 soc.cpu.decoded_imm_uj[14]
.sym 47117 soc.cpu.instr_waitirq
.sym 47118 soc.cpu.instr_retirq
.sym 47191 soc.cpu.is_sb_sh_sw
.sym 47192 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47193 soc.cpu.mem_rdata_q[10]
.sym 47194 $false
.sym 47197 soc.cpu.mem_rdata_q[16]
.sym 47198 $abc$41255$n2507
.sym 47199 $abc$41255$n2988
.sym 47200 $false
.sym 47203 soc.cpu.mem_rdata_q[23]
.sym 47204 $abc$41255$n2505
.sym 47205 $abc$41255$n3052
.sym 47206 $false
.sym 47209 soc.cpu.mem_rdata_q[23]
.sym 47210 $abc$41255$n2507
.sym 47211 $abc$41255$n2988
.sym 47212 $false
.sym 47215 soc.cpu.mem_rdata_q[14]
.sym 47216 $abc$41255$n2507
.sym 47217 $abc$41255$n2988
.sym 47218 $false
.sym 47221 soc.cpu.decoded_imm_uj[14]
.sym 47222 soc.cpu.instr_jal
.sym 47223 $abc$41255$n2987_1
.sym 47224 $abc$41255$n3065
.sym 47227 soc.cpu.decoded_imm_uj[13]
.sym 47228 soc.cpu.instr_jal
.sym 47229 $abc$41255$n2987_1
.sym 47230 $abc$41255$n3063
.sym 47231 $abc$41255$n3581$2
.sym 47232 CLK$2$2
.sym 47233 $abc$41255$n1$2
.sym 47234 soc.cpu.mem_rdata_latched[11]
.sym 47235 soc.cpu.mem_rdata_q[19]
.sym 47236 soc.cpu.mem_rdata_q[16]
.sym 47237 soc.cpu.mem_rdata_q[10]
.sym 47238 soc.cpu.mem_rdata_q[26]
.sym 47239 soc.cpu.mem_rdata_q[25]
.sym 47240 soc.cpu.mem_rdata_q[11]
.sym 47241 soc.cpu.mem_rdata_q[28]
.sym 47314 soc.cpu.mem_rdata_q[13]
.sym 47315 $abc$41255$n2507
.sym 47316 $abc$41255$n2988
.sym 47317 $false
.sym 47326 $abc$41255$n2505
.sym 47327 soc.cpu.mem_rdata_q[31]
.sym 47328 $false
.sym 47329 $false
.sym 47332 soc.cpu.irq_state[0]
.sym 47333 soc.cpu.cpu_state[1]
.sym 47334 $abc$41255$n2997
.sym 47335 soc.cpu.latched_rd[0]
.sym 47338 soc.cpu.mem_rdata_q[23]
.sym 47339 $abc$41255$n3292
.sym 47340 $abc$41255$n2562
.sym 47341 $false
.sym 47344 $abc$41255$n2871_1
.sym 47345 soc.cpu.cpu_state[2]
.sym 47346 $false
.sym 47347 $false
.sym 47350 $abc$41255$n4978
.sym 47351 $false
.sym 47352 $false
.sym 47353 $false
.sym 47354 $abc$41255$n3589$2
.sym 47355 CLK$2$2
.sym 47356 $abc$41255$n7$2
.sym 47357 $abc$41255$n2809
.sym 47359 $abc$41255$n4682
.sym 47360 $abc$41255$n2683
.sym 47361 $abc$41255$n5144_1
.sym 47362 $abc$41255$n2721
.sym 47363 soc.cpu.decoded_rd[5]
.sym 47364 soc.cpu.decoded_imm_uj[9]
.sym 47431 soc.cpu.mem_rdata_q[20]
.sym 47432 $abc$41255$n3271
.sym 47433 $abc$41255$n2562
.sym 47434 $false
.sym 47449 soc.cpu.mem_rdata_latched[23]
.sym 47450 $false
.sym 47451 $false
.sym 47452 $false
.sym 47461 soc.cpu.mem_rdata_latched[20]
.sym 47462 $false
.sym 47463 $false
.sym 47464 $false
.sym 47477 $true
.sym 47478 CLK$2$2
.sym 47479 $false
.sym 47480 soc.cpu.decoded_rd[3]
.sym 47481 soc.cpu.decoded_rd[4]
.sym 47560 $abc$41255$n2829
.sym 47561 soc.cpu.decoded_rd[0]
.sym 47562 $abc$41255$n2996_1
.sym 47563 $false
.sym 47572 $abc$41255$n2997
.sym 47573 soc.cpu.latched_rd[3]
.sym 47574 $abc$41255$n2829
.sym 47575 soc.cpu.decoded_rd[3]
.sym 47590 $abc$41255$n2997
.sym 47591 soc.cpu.latched_rd[4]
.sym 47592 $abc$41255$n2829
.sym 47593 soc.cpu.decoded_rd[4]
.sym 47600 $abc$41255$n3593
.sym 47601 CLK$2$2
.sym 47602 $abc$41255$n7$2
.sym 47603 soc.cpu.instr_blt
.sym 47610 soc.cpu.instr_slt
.sym 47683 soc.cpu.mem_rdata_q[12]
.sym 47684 $abc$41255$n2507
.sym 47685 $abc$41255$n2988
.sym 47686 $false
.sym 47707 soc.cpu.decoded_imm_uj[12]
.sym 47708 soc.cpu.instr_jal
.sym 47709 $abc$41255$n2987_1
.sym 47710 $abc$41255$n3061
.sym 47723 $abc$41255$n3581$2
.sym 47724 CLK$2$2
.sym 47725 $abc$41255$n1$2
.sym 47732 soc.cpu.is_compare
.sym 47830 soc.cpu.mem_rdata_latched[12]
.sym 47831 $false
.sym 47832 $false
.sym 47833 $false
.sym 47846 $abc$41255$n3579$2
.sym 47847 CLK$2$2
.sym 47848 $false
.sym 48452 $abc$41255$n3928
.sym 48802 $abc$41255$n4464
.sym 48803 $abc$41255$n4461
.sym 48804 soc.cpu.reg_op2[3]
.sym 48805 $false
.sym 48814 $abc$41255$n4452
.sym 48815 $abc$41255$n4466
.sym 48816 soc.cpu.reg_op2[2]
.sym 48817 $false
.sym 48826 $abc$41255$n4501
.sym 48827 $abc$41255$n4504
.sym 48828 soc.cpu.reg_op2[3]
.sym 48829 $abc$41255$n4353
.sym 48844 $abc$41255$n4501
.sym 48845 $abc$41255$n4500
.sym 48846 soc.cpu.reg_op2[3]
.sym 48847 $abc$41255$n4353
.sym 48851 $abc$41255$n4474
.sym 48852 $abc$41255$n4458
.sym 48853 $abc$41255$n4412
.sym 48854 $abc$41255$n7513
.sym 48855 $abc$41255$n4508
.sym 48856 $abc$41255$n7510
.sym 48857 $abc$41255$n4497_1
.sym 48858 $abc$41255$n4476
.sym 48925 $abc$41255$n4358_1
.sym 48926 $abc$41255$n4357
.sym 48927 soc.cpu.reg_op1[7]
.sym 48928 soc.cpu.reg_op2[7]
.sym 48931 $abc$41255$n4356
.sym 48932 soc.cpu.reg_op1[7]
.sym 48933 soc.cpu.reg_op2[7]
.sym 48934 $abc$41255$n4507
.sym 48937 $abc$41255$n4358_1
.sym 48938 $abc$41255$n4356
.sym 48939 soc.cpu.reg_op1[1]
.sym 48940 soc.cpu.reg_op2[1]
.sym 48943 $abc$41255$n4503
.sym 48944 $abc$41255$n4373_1
.sym 48945 $abc$41255$n4508
.sym 48946 $abc$41255$n4506
.sym 48949 $abc$41255$n4395
.sym 48950 $abc$41255$n4353
.sym 48951 $abc$41255$n4410
.sym 48952 $abc$41255$n4411
.sym 48955 soc.cpu.reg_op1[1]
.sym 48956 soc.cpu.reg_op2[1]
.sym 48957 $abc$41255$n4357
.sym 48958 $abc$41255$n4412
.sym 48961 $abc$41255$n4403
.sym 48962 $abc$41255$n4396
.sym 48963 soc.cpu.reg_op2[3]
.sym 48964 $false
.sym 48967 $abc$41255$n4499_1
.sym 48968 $abc$41255$n4502
.sym 48969 $false
.sym 48970 $false
.sym 48971 $true
.sym 48972 CLK$2$2
.sym 48973 $false
.sym 48975 $abc$41255$n5753
.sym 48976 $abc$41255$n5756
.sym 48977 $abc$41255$n5759
.sym 48978 $abc$41255$n5762
.sym 48979 $abc$41255$n5765
.sym 48980 $abc$41255$n5768
.sym 48981 $abc$41255$n5771
.sym 49048 $abc$41255$n5764
.sym 49049 $abc$41255$n5765
.sym 49050 soc.cpu.instr_sub
.sym 49051 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 49054 soc.cpu.reg_op2[1]
.sym 49055 $false
.sym 49056 $false
.sym 49057 $false
.sym 49060 $abc$41255$n4407
.sym 49061 $abc$41255$n4415
.sym 49062 soc.cpu.reg_op2[2]
.sym 49063 $false
.sym 49066 $abc$41255$n4407
.sym 49067 $abc$41255$n4404
.sym 49068 soc.cpu.reg_op2[2]
.sym 49069 $false
.sym 49072 soc.cpu.reg_op2[6]
.sym 49073 $false
.sym 49074 $false
.sym 49075 $false
.sym 49078 $abc$41255$n4404
.sym 49079 $abc$41255$n4399
.sym 49080 soc.cpu.reg_op2[2]
.sym 49081 $false
.sym 49084 soc.cpu.reg_op2[3]
.sym 49085 $false
.sym 49086 $false
.sym 49087 $false
.sym 49090 $abc$41255$n4413
.sym 49091 $abc$41255$n4373_1
.sym 49092 $abc$41255$n4394
.sym 49093 $false
.sym 49094 $true
.sym 49095 CLK$2$2
.sym 49096 $false
.sym 49097 $abc$41255$n5774
.sym 49098 $abc$41255$n5777
.sym 49099 $abc$41255$n5780
.sym 49100 $abc$41255$n5783
.sym 49101 $abc$41255$n5786
.sym 49102 $abc$41255$n5789
.sym 49103 $abc$41255$n5792
.sym 49104 $abc$41255$n5795
.sym 49171 $abc$41255$n4358_1
.sym 49172 $abc$41255$n4357
.sym 49173 soc.cpu.reg_op1[13]
.sym 49174 soc.cpu.reg_op2[13]
.sym 49177 soc.cpu.reg_op2[13]
.sym 49178 $false
.sym 49179 $false
.sym 49180 $false
.sym 49183 $abc$41255$n4420
.sym 49184 $abc$41255$n4419
.sym 49185 soc.cpu.reg_op2[1]
.sym 49186 $false
.sym 49189 $abc$41255$n5779
.sym 49190 $abc$41255$n5780
.sym 49191 soc.cpu.instr_sub
.sym 49192 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 49195 soc.cpu.reg_op2[15]
.sym 49196 $false
.sym 49197 $false
.sym 49198 $false
.sym 49201 soc.cpu.reg_op2[10]
.sym 49202 $false
.sym 49203 $false
.sym 49204 $false
.sym 49207 $abc$41255$n5794
.sym 49208 $abc$41255$n5795
.sym 49209 soc.cpu.instr_sub
.sym 49210 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 49213 soc.cpu.reg_op2[9]
.sym 49214 $false
.sym 49215 $false
.sym 49216 $false
.sym 49220 $abc$41255$n5798
.sym 49221 $abc$41255$n5801
.sym 49222 $abc$41255$n5804
.sym 49223 $abc$41255$n5807
.sym 49224 $abc$41255$n5810
.sym 49225 $abc$41255$n5813
.sym 49226 $abc$41255$n5816
.sym 49227 $abc$41255$n5819
.sym 49294 $abc$41255$n5806
.sym 49295 $abc$41255$n5807
.sym 49296 soc.cpu.instr_sub
.sym 49297 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 49300 soc.cpu.reg_op2[20]
.sym 49301 $false
.sym 49302 $false
.sym 49303 $false
.sym 49306 $abc$41255$n5800
.sym 49307 $abc$41255$n5801
.sym 49308 soc.cpu.instr_sub
.sym 49309 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 49312 soc.cpu.reg_op2[23]
.sym 49313 $false
.sym 49314 $false
.sym 49315 $false
.sym 49318 soc.cpu.reg_op2[4]
.sym 49319 $abc$41255$n4413
.sym 49320 $abc$41255$n4561
.sym 49321 $false
.sym 49324 $abc$41255$n5809
.sym 49325 $abc$41255$n5810
.sym 49326 soc.cpu.instr_sub
.sym 49327 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 49330 soc.cpu.reg_op2[4]
.sym 49331 $abc$41255$n4450
.sym 49332 $abc$41255$n4561
.sym 49333 $abc$41255$n4575
.sym 49336 $abc$41255$n4566
.sym 49337 $abc$41255$n4569
.sym 49338 $abc$41255$n4567
.sym 49339 $false
.sym 49340 $true
.sym 49341 CLK$2$2
.sym 49342 $false
.sym 49343 $abc$41255$n5822
.sym 49344 $abc$41255$n5825
.sym 49345 $abc$41255$n5828
.sym 49346 $abc$41255$n5831
.sym 49347 $abc$41255$n5834
.sym 49348 $abc$41255$n5837
.sym 49349 $abc$41255$n5840
.sym 49350 $abc$41255$n5843
.sym 49417 $abc$41255$n4356
.sym 49418 $abc$41255$n3029
.sym 49419 $abc$41255$n4581
.sym 49420 $abc$41255$n4580
.sym 49423 soc.cpu.reg_op2[25]
.sym 49424 $false
.sym 49425 $false
.sym 49426 $false
.sym 49429 $abc$41255$n4358_1
.sym 49430 $abc$41255$n4357
.sym 49431 soc.cpu.reg_op1[15]
.sym 49432 soc.cpu.reg_op2[15]
.sym 49435 $abc$41255$n4358_1
.sym 49436 $abc$41255$n4357
.sym 49437 soc.cpu.reg_op1[20]
.sym 49438 soc.cpu.reg_op2[20]
.sym 49441 soc.cpu.reg_op2[22]
.sym 49442 $false
.sym 49443 $false
.sym 49444 $false
.sym 49447 $abc$41255$n4356
.sym 49448 $abc$41255$n3018
.sym 49449 $abc$41255$n4558
.sym 49450 $abc$41255$n4557
.sym 49453 soc.cpu.reg_op2[29]
.sym 49454 $false
.sym 49455 $false
.sym 49456 $false
.sym 49459 $abc$41255$n4559
.sym 49460 $abc$41255$n4373_1
.sym 49461 $abc$41255$n4555
.sym 49462 $abc$41255$n4556
.sym 49463 $true
.sym 49464 CLK$2$2
.sym 49465 $false
.sym 49466 $abc$41255$n4573
.sym 49467 $abc$41255$n4496
.sym 49468 $abc$41255$n7547
.sym 49469 $abc$41255$n7561
.sym 49470 $abc$41255$n4591
.sym 49471 $abc$41255$n7559
.sym 49472 $abc$41255$n7555
.sym 49473 $abc$41255$n4495_1
.sym 49540 $abc$41255$n4358_1
.sym 49541 $abc$41255$n4357
.sym 49542 soc.cpu.reg_op1[10]
.sym 49543 soc.cpu.reg_op2[10]
.sym 49546 soc.cpu.reg_op2[4]
.sym 49547 $abc$41255$n4503
.sym 49548 $abc$41255$n4561
.sym 49549 $false
.sym 49552 $abc$41255$n4358_1
.sym 49553 $abc$41255$n4357
.sym 49554 soc.cpu.reg_op1[5]
.sym 49555 soc.cpu.reg_op2[5]
.sym 49558 $abc$41255$n4356
.sym 49559 $abc$41255$n3030
.sym 49560 $abc$41255$n4527_1
.sym 49561 $abc$41255$n4526_1
.sym 49564 $abc$41255$n4356
.sym 49565 $abc$41255$n3013
.sym 49566 $abc$41255$n4487_1
.sym 49567 $abc$41255$n4486
.sym 49570 soc.cpu.reg_op2[4]
.sym 49571 $abc$41255$n4471
.sym 49572 $abc$41255$n4561
.sym 49573 $abc$41255$n4579
.sym 49576 $abc$41255$n4478
.sym 49577 $abc$41255$n4485
.sym 49578 $false
.sym 49579 $false
.sym 49582 $abc$41255$n4593_1
.sym 49583 $abc$41255$n4596
.sym 49584 $abc$41255$n4594
.sym 49585 $false
.sym 49586 $true
.sym 49587 CLK$2$2
.sym 49588 $false
.sym 49589 $abc$41255$n4608
.sym 49590 $abc$41255$n4571
.sym 49591 $abc$41255$n4572
.sym 49592 $abc$41255$n4610
.sym 49593 $abc$41255$n4609
.sym 49594 soc.cpu.alu_out_q[26]
.sym 49595 soc.cpu.alu_out_q[22]
.sym 49596 soc.cpu.alu_out_q[18]
.sym 49663 $abc$41255$n4358_1
.sym 49664 $abc$41255$n4357
.sym 49665 soc.cpu.reg_op1[22]
.sym 49666 soc.cpu.reg_op2[22]
.sym 49669 $abc$41255$n4356
.sym 49670 soc.cpu.reg_op1[22]
.sym 49671 soc.cpu.reg_op2[22]
.sym 49672 $abc$41255$n4590
.sym 49675 soc.cpu.reg_op1[24]
.sym 49676 $abc$41255$n3907_1
.sym 49677 soc.cpu.mem_do_prefetch
.sym 49678 soc.cpu.mem_do_rinst
.sym 49693 soc.cpu.reg_op1[17]
.sym 49694 $abc$41255$n3893
.sym 49695 soc.cpu.mem_do_prefetch
.sym 49696 soc.cpu.mem_do_rinst
.sym 49699 soc.cpu.reg_op1[22]
.sym 49700 $abc$41255$n3903_1
.sym 49701 soc.cpu.mem_do_prefetch
.sym 49702 soc.cpu.mem_do_rinst
.sym 49709 $abc$41255$n3574
.sym 49710 CLK$2$2
.sym 49711 $false
.sym 49712 $abc$41255$n2608
.sym 49714 $abc$41255$n4630
.sym 49716 $abc$41255$n4629_1
.sym 49717 soc.cpu.mem_wdata[22]
.sym 49718 soc.cpu.mem_wdata[20]
.sym 49798 $abc$41255$n4148_1
.sym 49799 soc.cpu.reg_op1[17]
.sym 49800 $abc$41255$n4147
.sym 49801 soc.cpu.reg_op1[19]
.sym 49810 $abc$41255$n3151
.sym 49811 $abc$41255$n5422
.sym 49812 $abc$41255$n4266
.sym 49813 $abc$41255$n2947
.sym 49816 soc.cpu.reg_op1[18]
.sym 49817 $abc$41255$n5422
.sym 49818 $abc$41255$n2822_1
.sym 49819 soc.cpu.cpu_state[5]
.sym 49822 $abc$41255$n4262
.sym 49823 $abc$41255$n4263
.sym 49824 $abc$41255$n4265
.sym 49825 $false
.sym 49832 $abc$41255$n3652
.sym 49833 CLK$2$2
.sym 49834 $false
.sym 49835 soc.cpu.mem_addr[23]
.sym 49837 soc.cpu.mem_addr[26]
.sym 49838 soc.cpu.mem_addr[18]
.sym 49839 soc.cpu.mem_addr[25]
.sym 49909 soc.cpu.reg_op1[12]
.sym 49910 $abc$41255$n5416
.sym 49911 $abc$41255$n2822_1
.sym 49912 soc.cpu.cpu_state[5]
.sym 49915 soc.cpu.cpu_state[4]
.sym 49916 soc.cpu.reg_sh[0]
.sym 49917 $false
.sym 49918 $false
.sym 49921 $abc$41255$n3151
.sym 49922 $abc$41255$n5416
.sym 49923 $abc$41255$n4227_1
.sym 49924 $abc$41255$n2947
.sym 49933 $abc$41255$n4148_1
.sym 49934 soc.cpu.reg_op1[11]
.sym 49935 $abc$41255$n4147
.sym 49936 soc.cpu.reg_op1[13]
.sym 49939 $abc$41255$n4264
.sym 49940 soc.cpu.cpu_state[2]
.sym 49941 $abc$41255$n4143_1
.sym 49942 soc.cpu.reg_op1[18]
.sym 49945 soc.cpu.reg_op1[12]
.sym 49946 $abc$41255$n4143_1
.sym 49947 $abc$41255$n4225
.sym 49948 $abc$41255$n4226_1
.sym 49951 soc.cpu.reg_sh[1]
.sym 49952 $abc$41255$n3785
.sym 49953 soc.cpu.cpu_state[4]
.sym 49954 $false
.sym 49955 $abc$41255$n3646
.sym 49956 CLK$2$2
.sym 49957 $false
.sym 49958 $abc$41255$n4145_1
.sym 49959 $abc$41255$n4153
.sym 49960 $abc$41255$n4142
.sym 49961 $abc$41255$n4146
.sym 49962 $abc$41255$n5404
.sym 49963 $abc$41255$n4141
.sym 49964 $abc$41255$n4152_1
.sym 49965 soc.cpu.reg_op1[0]
.sym 50032 soc.cpu.reg_op1[1]
.sym 50033 $abc$41255$n5405
.sym 50034 $abc$41255$n2822_1
.sym 50035 soc.cpu.cpu_state[5]
.sym 50038 soc.cpu.reg_op1[23]
.sym 50039 $abc$41255$n5427
.sym 50040 $abc$41255$n2822_1
.sym 50041 soc.cpu.cpu_state[5]
.sym 50044 $abc$41255$n4148_1
.sym 50045 soc.cpu.reg_op1[22]
.sym 50046 $abc$41255$n4147
.sym 50047 soc.cpu.reg_op1[24]
.sym 50050 $abc$41255$n3151
.sym 50051 $abc$41255$n5427
.sym 50052 $abc$41255$n4296_1
.sym 50053 soc.cpu.cpu_state[2]
.sym 50056 $abc$41255$n4294_1
.sym 50057 $abc$41255$n2947
.sym 50058 $abc$41255$n4143_1
.sym 50059 soc.cpu.reg_op1[23]
.sym 50062 $abc$41255$n4292_1
.sym 50063 $abc$41255$n4293
.sym 50064 $abc$41255$n4295
.sym 50065 $false
.sym 50068 $abc$41255$n4228
.sym 50069 soc.cpu.cpu_state[2]
.sym 50070 $abc$41255$n4224_1
.sym 50071 $false
.sym 50074 $abc$41255$n4151_1
.sym 50075 $abc$41255$n4152_1
.sym 50076 $false
.sym 50077 $false
.sym 50078 $abc$41255$n3652
.sym 50079 CLK$2$2
.sym 50080 $false
.sym 50081 $abc$41255$n4270
.sym 50082 $abc$41255$n4269
.sym 50083 $abc$41255$n4149_1
.sym 50084 $abc$41255$n4271_1
.sym 50085 $abc$41255$n4154_1
.sym 50086 $abc$41255$n4268
.sym 50087 soc.cpu.reg_op1[19]
.sym 50088 soc.cpu.reg_op1[17]
.sym 50155 soc.cpu.reg_op1[17]
.sym 50156 $abc$41255$n5421
.sym 50157 $abc$41255$n2822_1
.sym 50158 soc.cpu.cpu_state[5]
.sym 50161 $abc$41255$n4148_1
.sym 50162 soc.cpu.reg_op1[16]
.sym 50163 $abc$41255$n4147
.sym 50164 soc.cpu.reg_op1[18]
.sym 50167 soc.cpu.reg_out[5]
.sym 50168 soc.cpu.alu_out_q[5]
.sym 50169 soc.cpu.latched_stalu
.sym 50170 $false
.sym 50173 soc.cpu.reg_out[7]
.sym 50174 soc.cpu.alu_out_q[7]
.sym 50175 soc.cpu.latched_stalu
.sym 50176 $false
.sym 50179 soc.cpu.reg_op1[17]
.sym 50180 $abc$41255$n4143_1
.sym 50181 $abc$41255$n4257
.sym 50182 $abc$41255$n4258
.sym 50185 $abc$41255$n3151
.sym 50186 $abc$41255$n5421
.sym 50187 $abc$41255$n4259
.sym 50188 $abc$41255$n2947
.sym 50191 soc.cpu.reg_next_pc[7]
.sym 50192 soc.cpu.reg_out[7]
.sym 50193 $abc$41255$n3502
.sym 50194 $false
.sym 50197 soc.cpu.reg_op1[7]
.sym 50198 $abc$41255$n3873
.sym 50199 soc.cpu.mem_do_prefetch
.sym 50200 soc.cpu.mem_do_rinst
.sym 50201 $abc$41255$n3574
.sym 50202 CLK$2$2
.sym 50203 $false
.sym 50205 $abc$41255$n4306_1
.sym 50206 $abc$41255$n4746_1
.sym 50207 $abc$41255$n4725_1
.sym 50208 $abc$41255$n3585
.sym 50209 $abc$41255$n4305
.sym 50210 $abc$41255$n4739
.sym 50211 soc.cpu.reg_op1[25]
.sym 50278 soc.cpu.reg_next_pc[15]
.sym 50279 soc.cpu.reg_out[15]
.sym 50280 $abc$41255$n3502
.sym 50281 $false
.sym 50284 soc.cpu.reg_out[20]
.sym 50285 soc.cpu.alu_out_q[20]
.sym 50286 soc.cpu.latched_stalu
.sym 50287 $false
.sym 50290 soc.cpu.instr_lui
.sym 50291 soc.cpu.reg_pc[12]
.sym 50292 soc.cpu.cpuregs_rs1[12]
.sym 50293 soc.cpu.is_lui_auipc_jal
.sym 50296 soc.cpu.reg_out[15]
.sym 50297 soc.cpu.alu_out_q[15]
.sym 50298 soc.cpu.latched_stalu
.sym 50299 $false
.sym 50302 soc.cpu.cpuregs.wdata[3]
.sym 50303 $false
.sym 50304 $false
.sym 50305 $false
.sym 50308 soc.cpu.cpuregs.wdata[9]
.sym 50309 $false
.sym 50310 $false
.sym 50311 $false
.sym 50314 soc.cpu.cpuregs.wdata[2]
.sym 50315 $false
.sym 50316 $false
.sym 50317 $false
.sym 50320 soc.cpu.cpuregs.wdata[14]
.sym 50321 $false
.sym 50322 $false
.sym 50323 $false
.sym 50324 $true
.sym 50325 CLK$2$2
.sym 50326 $false
.sym 50327 $abc$41255$n3895_1
.sym 50328 $abc$41255$n4308_1
.sym 50329 $abc$41255$n4307
.sym 50330 $abc$41255$n3573
.sym 50331 $abc$41255$n4783_1
.sym 50332 $abc$41255$n4024
.sym 50333 $abc$41255$n4309
.sym 50334 $abc$41255$n4789
.sym 50401 soc.cpu.instr_lui
.sym 50402 soc.cpu.reg_pc[17]
.sym 50403 soc.cpu.cpuregs_rs1[17]
.sym 50404 soc.cpu.is_lui_auipc_jal
.sym 50407 $abc$41255$n4148_1
.sym 50408 soc.cpu.reg_op1[25]
.sym 50409 $abc$41255$n4147
.sym 50410 soc.cpu.reg_op1[27]
.sym 50413 $abc$41255$n4023
.sym 50414 $abc$41255$n4024
.sym 50415 $false
.sym 50416 $false
.sym 50419 soc.cpu.instr_lui
.sym 50420 soc.cpu.reg_pc[18]
.sym 50421 soc.cpu.cpuregs_rs1[18]
.sym 50422 soc.cpu.is_lui_auipc_jal
.sym 50425 $abc$41255$n3561
.sym 50426 $abc$41255$n3368
.sym 50427 $abc$41255$n4057_1
.sym 50428 $abc$41255$n4056
.sym 50431 soc.cpu.instr_lui
.sym 50432 soc.cpu.reg_pc[23]
.sym 50433 soc.cpu.cpuregs_rs1[23]
.sym 50434 soc.cpu.is_lui_auipc_jal
.sym 50437 soc.cpu.instr_lui
.sym 50438 soc.cpu.reg_pc[19]
.sym 50439 soc.cpu.cpuregs_rs1[19]
.sym 50440 soc.cpu.is_lui_auipc_jal
.sym 50443 $abc$41255$n4315_1
.sym 50444 $abc$41255$n2947
.sym 50445 $abc$41255$n4311_1
.sym 50446 $false
.sym 50447 $abc$41255$n3652
.sym 50448 CLK$2$2
.sym 50449 $false
.sym 50450 $abc$41255$n3911
.sym 50451 $abc$41255$n3605
.sym 50452 $abc$41255$n4347
.sym 50453 $abc$41255$n4344
.sym 50454 $abc$41255$n4349
.sym 50455 $abc$41255$n5166
.sym 50456 soc.cpu.cpuregs.wdata[2]
.sym 50457 soc.cpu.reg_op1[31]
.sym 50524 $abc$41255$n6621
.sym 50525 $abc$41255$n3367
.sym 50526 $abc$41255$n4045
.sym 50527 $abc$41255$n4044
.sym 50530 $abc$41255$n4020
.sym 50531 $abc$41255$n4021
.sym 50532 $false
.sym 50533 $false
.sym 50536 soc.cpu.reg_next_pc[24]
.sym 50537 soc.cpu.reg_out[24]
.sym 50538 $abc$41255$n3502
.sym 50539 $false
.sym 50542 soc.cpu.reg_out[1]
.sym 50543 soc.cpu.alu_out_q[1]
.sym 50544 soc.cpu.latched_stalu
.sym 50545 $abc$41255$n3368
.sym 50548 $abc$41255$n4047
.sym 50549 $abc$41255$n4048
.sym 50550 $false
.sym 50551 $false
.sym 50554 soc.cpu.reg_out[1]
.sym 50555 soc.cpu.alu_out_q[1]
.sym 50556 soc.cpu.latched_stalu
.sym 50557 $abc$41255$n3502
.sym 50560 soc.cpu.irq_state[0]
.sym 50561 soc.cpu.reg_next_pc[11]
.sym 50562 $abc$41255$n3545
.sym 50563 $abc$41255$n3368
.sym 50566 soc.cpu.cpuregs.wdata[10]
.sym 50567 $false
.sym 50568 $false
.sym 50569 $false
.sym 50570 $true
.sym 50571 CLK$2$2
.sym 50572 $false
.sym 50573 $abc$41255$n4039_1
.sym 50574 $abc$41255$n3589_1
.sym 50575 soc.cpu.cpuregs.wdata[9]
.sym 50576 $abc$41255$n4030
.sym 50577 $abc$41255$n4915
.sym 50578 soc.cpu.cpuregs.wdata[6]
.sym 50579 $abc$41255$n3621
.sym 50580 $abc$41255$n3891_1
.sym 50647 soc.cpu.reg_out[29]
.sym 50648 soc.cpu.alu_out_q[29]
.sym 50649 soc.cpu.latched_stalu
.sym 50650 $abc$41255$n3502
.sym 50653 soc.cpu.irq_state[0]
.sym 50654 soc.cpu.reg_next_pc[14]
.sym 50655 $abc$41255$n3557
.sym 50656 $abc$41255$n3368
.sym 50659 $abc$41255$n6627
.sym 50660 $abc$41255$n3367
.sym 50661 $abc$41255$n4054_1
.sym 50662 $abc$41255$n4053
.sym 50665 soc.cpu.reg_next_pc[4]
.sym 50666 soc.cpu.irq_state[0]
.sym 50667 $abc$41255$n3367
.sym 50668 $abc$41255$n6607
.sym 50671 soc.cpu.reg_next_pc[22]
.sym 50672 soc.cpu.reg_out[22]
.sym 50673 $abc$41255$n3502
.sym 50674 $false
.sym 50677 soc.cpu.reg_next_pc[14]
.sym 50678 $abc$41255$n3557
.sym 50679 $abc$41255$n3502
.sym 50680 $abc$41255$n3481
.sym 50683 soc.cpu.reg_next_pc[15]
.sym 50684 soc.cpu.irq_state[0]
.sym 50685 $abc$41255$n3367
.sym 50686 $abc$41255$n6629
.sym 50689 soc.cpu.reg_next_pc[3]
.sym 50690 soc.cpu.irq_state[0]
.sym 50691 $abc$41255$n3367
.sym 50692 $abc$41255$n6605
.sym 50696 $abc$41255$n4038
.sym 50697 $abc$41255$n4927
.sym 50698 $abc$41255$n4924
.sym 50699 $abc$41255$n4945
.sym 50700 $abc$41255$n4013
.sym 50701 $abc$41255$n4059
.sym 50702 $abc$41255$n4017
.sym 50703 soc.cpu.cpuregs.wdata[16]
.sym 50770 $abc$41255$n3581_1
.sym 50771 $abc$41255$n3368
.sym 50772 $abc$41255$n2866
.sym 50773 soc.cpu.irq_state[1]
.sym 50776 soc.cpu.reg_next_pc[10]
.sym 50777 soc.cpu.irq_state[0]
.sym 50778 $abc$41255$n3367
.sym 50779 $abc$41255$n6619
.sym 50782 soc.cpu.irq_state[0]
.sym 50783 soc.cpu.reg_next_pc[22]
.sym 50784 $abc$41255$n3589_1
.sym 50785 $abc$41255$n3368
.sym 50788 soc.cpu.latched_compr
.sym 50789 $false
.sym 50790 $false
.sym 50791 $false
.sym 50794 $abc$41255$n6643
.sym 50795 $abc$41255$n3367
.sym 50796 $abc$41255$n4078
.sym 50797 $abc$41255$n4077
.sym 50800 $abc$41255$n4041_1
.sym 50801 $abc$41255$n4042
.sym 50802 $false
.sym 50803 $false
.sym 50806 $abc$41255$n4903
.sym 50807 $false
.sym 50808 $false
.sym 50809 $false
.sym 50812 $abc$41255$n4933
.sym 50813 $false
.sym 50814 $false
.sym 50815 $false
.sym 50816 $abc$41255$n3589$2
.sym 50817 CLK$2$2
.sym 50818 $abc$41255$n7$2
.sym 50819 $abc$41255$n4010
.sym 50820 $abc$41255$n8092
.sym 50821 $abc$41255$n4106
.sym 50822 soc.cpu.cpuregs.wdata[0]
.sym 50823 $abc$41255$n3905
.sym 50824 $abc$41255$n2529
.sym 50825 $abc$41255$n6599
.sym 50826 $abc$41255$n3909
.sym 50893 $abc$41255$n3609
.sym 50894 $abc$41255$n3368
.sym 50895 $abc$41255$n4093_1
.sym 50896 $abc$41255$n4092_1
.sym 50899 soc.cpu.reg_out[23]
.sym 50900 soc.cpu.alu_out_q[23]
.sym 50901 soc.cpu.latched_stalu
.sym 50902 $false
.sym 50905 soc.cpu.reg_out[19]
.sym 50906 soc.cpu.alu_out_q[19]
.sym 50907 soc.cpu.latched_stalu
.sym 50908 $false
.sym 50911 $abc$41255$n3577
.sym 50912 $abc$41255$n3368
.sym 50913 $abc$41255$n2854
.sym 50914 soc.cpu.irq_state[1]
.sym 50917 soc.cpu.reg_out[17]
.sym 50918 soc.cpu.alu_out_q[17]
.sym 50919 soc.cpu.latched_stalu
.sym 50920 $false
.sym 50923 soc.cpu.reg_next_pc[31]
.sym 50924 soc.cpu.reg_out[31]
.sym 50925 $abc$41255$n3502
.sym 50926 $false
.sym 50929 soc.cpu.reg_next_pc[17]
.sym 50930 soc.cpu.reg_out[17]
.sym 50931 $abc$41255$n3502
.sym 50932 $false
.sym 50935 soc.cpu.reg_next_pc[12]
.sym 50936 soc.cpu.irq_state[0]
.sym 50937 $abc$41255$n3367
.sym 50938 $abc$41255$n6623
.sym 50942 $abc$41255$n4066_1
.sym 50943 soc.cpu.cpuregs.wdata[18]
.sym 50944 $abc$41255$n3366
.sym 50945 $abc$41255$n4065
.sym 50946 $abc$41255$n3515
.sym 50947 $abc$41255$n4951
.sym 50948 $abc$41255$n3514
.sym 50949 soc.cpu.reg_next_pc[3]
.sym 51016 soc.cpu.irq_state[0]
.sym 51017 soc.cpu.reg_next_pc[17]
.sym 51018 $abc$41255$n3569
.sym 51019 $abc$41255$n3368
.sym 51022 $abc$41255$n4062
.sym 51023 $abc$41255$n4063_1
.sym 51024 $false
.sym 51025 $false
.sym 51028 soc.cpu.reg_next_pc[23]
.sym 51029 $abc$41255$n3593_1
.sym 51030 $abc$41255$n3502
.sym 51031 $abc$41255$n3481
.sym 51034 soc.cpu.irq_state[1]
.sym 51035 $abc$41255$n2846
.sym 51036 $abc$41255$n3367
.sym 51037 $abc$41255$n6633
.sym 51040 $abc$41255$n4068
.sym 51041 $abc$41255$n4069_1
.sym 51042 $false
.sym 51043 $false
.sym 51046 $abc$41255$n3593_1
.sym 51047 $abc$41255$n3368
.sym 51048 $abc$41255$n2845
.sym 51049 soc.cpu.irq_state[1]
.sym 51052 soc.cpu.reg_next_pc[19]
.sym 51053 soc.cpu.irq_state[0]
.sym 51054 $abc$41255$n3367
.sym 51055 $abc$41255$n6637
.sym 51058 $abc$41255$n4966
.sym 51059 $false
.sym 51060 $false
.sym 51061 $false
.sym 51062 $abc$41255$n3589$2
.sym 51063 CLK$2$2
.sym 51064 $abc$41255$n7$2
.sym 51065 $abc$41255$n4089
.sym 51066 $abc$41255$n4972
.sym 51067 soc.cpu.cpuregs.wdata[26]
.sym 51068 $abc$41255$n3497
.sym 51070 $abc$41255$n4090
.sym 51071 $abc$41255$n3367
.sym 51072 soc.cpu.reg_pc[25]
.sym 51139 soc.cpu.reg_next_pc[17]
.sym 51140 $abc$41255$n3569
.sym 51141 $abc$41255$n3502
.sym 51142 $abc$41255$n3481
.sym 51145 soc.cpu.reg_next_pc[27]
.sym 51146 $abc$41255$n3609
.sym 51147 $abc$41255$n3502
.sym 51148 $abc$41255$n3481
.sym 51151 soc.cpu.reg_next_pc[31]
.sym 51152 $abc$41255$n3625
.sym 51153 $abc$41255$n3502
.sym 51154 $abc$41255$n3481
.sym 51157 soc.cpu.reg_next_pc[27]
.sym 51158 soc.cpu.irq_state[0]
.sym 51159 $abc$41255$n3367
.sym 51160 $abc$41255$n6653
.sym 51163 soc.cpu.reg_next_pc[26]
.sym 51164 $abc$41255$n3605
.sym 51165 $abc$41255$n3502
.sym 51166 $abc$41255$n3481
.sym 51169 $abc$41255$n4990
.sym 51170 $false
.sym 51171 $false
.sym 51172 $false
.sym 51175 $abc$41255$n4951
.sym 51176 $false
.sym 51177 $false
.sym 51178 $false
.sym 51181 $abc$41255$n4948
.sym 51182 $false
.sym 51183 $false
.sym 51184 $false
.sym 51185 $abc$41255$n3589$2
.sym 51186 CLK$2$2
.sym 51187 $abc$41255$n7$2
.sym 51188 soc.cpu.mem_rdata_latched[27]
.sym 51190 $abc$41255$n3592
.sym 51191 $abc$41255$n2504
.sym 51192 soc.cpu.mem_rdata_latched[28]
.sym 51193 soc.cpu.mem_rdata_latched[31]
.sym 51194 soc.cpu.mem_rdata_latched[25]
.sym 51195 soc.cpu.latched_compr
.sym 51268 soc.cpu.mem_rdata_q[19]
.sym 51269 $abc$41255$n2788
.sym 51270 $abc$41255$n2562
.sym 51271 $false
.sym 51274 soc.cpu.mem_rdata_q[16]
.sym 51275 $abc$41255$n2767
.sym 51276 $abc$41255$n2562
.sym 51277 $false
.sym 51286 soc.cpu.mem_rdata_q[10]
.sym 51287 $abc$41255$n3845_1
.sym 51288 $abc$41255$n2562
.sym 51289 $false
.sym 51292 soc.cpu.mem_rdata_latched[14]
.sym 51293 $false
.sym 51294 $false
.sym 51295 $false
.sym 51298 $abc$41255$n2809
.sym 51299 soc.cpu.mem_rdata_latched[27]
.sym 51300 $false
.sym 51301 $false
.sym 51304 $abc$41255$n4682
.sym 51305 $false
.sym 51306 $false
.sym 51307 $false
.sym 51308 $abc$41255$n3579$2
.sym 51309 CLK$2$2
.sym 51310 $false
.sym 51311 soc.cpu.mem_rdata_latched[26]
.sym 51313 soc.cpu.mem_rdata_latched[30]
.sym 51315 $abc$41255$n3003
.sym 51318 soc.cpu.latched_rd[5]
.sym 51385 soc.cpu.mem_rdata_q[11]
.sym 51386 $abc$41255$n3854_1
.sym 51387 $abc$41255$n2562
.sym 51388 $false
.sym 51391 soc.cpu.mem_rdata_latched[19]
.sym 51392 $false
.sym 51393 $false
.sym 51394 $false
.sym 51397 soc.cpu.mem_rdata_latched[16]
.sym 51398 $false
.sym 51399 $false
.sym 51400 $false
.sym 51403 soc.cpu.mem_rdata_latched[10]
.sym 51404 $false
.sym 51405 $false
.sym 51406 $false
.sym 51409 soc.cpu.mem_rdata_latched[26]
.sym 51410 $false
.sym 51411 $false
.sym 51412 $false
.sym 51415 soc.cpu.mem_rdata_latched[25]
.sym 51416 $false
.sym 51417 $false
.sym 51418 $false
.sym 51421 soc.cpu.mem_rdata_latched[11]
.sym 51422 $false
.sym 51423 $false
.sym 51424 $false
.sym 51427 soc.cpu.mem_rdata_latched[28]
.sym 51428 $false
.sym 51429 $false
.sym 51430 $false
.sym 51431 $true
.sym 51432 CLK$2$2
.sym 51433 $false
.sym 51434 soc.cpu.mem_rdata_q[29]
.sym 51436 soc.cpu.mem_rdata_q[13]
.sym 51437 soc.cpu.mem_rdata_q[30]
.sym 51438 soc.cpu.mem_rdata_q[31]
.sym 51508 soc.cpu.mem_rdata_latched[26]
.sym 51509 soc.cpu.mem_rdata_latched[28]
.sym 51510 $abc$41255$n2559
.sym 51511 $abc$41255$n2683
.sym 51520 $abc$41255$n2559
.sym 51521 $abc$41255$n2683
.sym 51522 $abc$41255$n2721
.sym 51523 $false
.sym 51526 soc.cpu.mem_rdata_latched[29]
.sym 51527 soc.cpu.mem_rdata_latched[30]
.sym 51528 soc.cpu.mem_rdata_latched[31]
.sym 51529 soc.cpu.mem_rdata_latched[25]
.sym 51532 soc.cpu.mem_rdata_latched[28]
.sym 51533 soc.cpu.mem_rdata_latched[27]
.sym 51534 $abc$41255$n2559
.sym 51535 $abc$41255$n2683
.sym 51538 soc.cpu.mem_rdata_latched[28]
.sym 51539 soc.cpu.mem_rdata_latched[27]
.sym 51540 soc.cpu.mem_rdata_latched[26]
.sym 51541 $false
.sym 51544 $false
.sym 51545 $false
.sym 51546 $false
.sym 51547 $false
.sym 51550 soc.cpu.mem_rdata_latched[29]
.sym 51551 $false
.sym 51552 $false
.sym 51553 $false
.sym 51554 $abc$41255$n3579$2
.sym 51555 CLK$2$2
.sym 51556 $false
.sym 51557 $abc$41255$n3582
.sym 51558 $abc$41255$n3039
.sym 51559 $abc$41255$n3041
.sym 51560 $abc$41255$n3008_1
.sym 51561 $abc$41255$n3040
.sym 51562 soc.cpu.instr_andi
.sym 51563 soc.cpu.instr_and
.sym 51564 soc.cpu.instr_beq
.sym 51631 soc.cpu.mem_rdata_latched[10]
.sym 51632 $false
.sym 51633 $false
.sym 51634 $false
.sym 51637 soc.cpu.mem_rdata_latched[11]
.sym 51638 $false
.sym 51639 $false
.sym 51640 $false
.sym 51677 $abc$41255$n3579$2
.sym 51678 CLK$2$2
.sym 51679 $false
.sym 51680 $abc$41255$n2541
.sym 51681 $abc$41255$n2539
.sym 51682 $abc$41255$n2543
.sym 51683 $abc$41255$n3479
.sym 51684 soc.cpu.instr_slti
.sym 51685 soc.cpu.instr_sltu
.sym 51686 soc.cpu.instr_sltiu
.sym 51687 soc.cpu.instr_bgeu
.sym 51754 soc.cpu.mem_rdata_q[12]
.sym 51755 soc.cpu.mem_rdata_q[13]
.sym 51756 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 51757 soc.cpu.mem_rdata_q[14]
.sym 51796 soc.cpu.mem_rdata_q[14]
.sym 51797 soc.cpu.mem_rdata_q[12]
.sym 51798 $abc$41255$n3389
.sym 51799 soc.cpu.mem_rdata_q[13]
.sym 51800 $abc$41255$n3582
.sym 51801 CLK$2$2
.sym 51802 $abc$41255$n7$2
.sym 51803 soc.cpu.is_slti_blt_slt
.sym 51913 soc.cpu.instr_slt
.sym 51914 $abc$41255$n3479
.sym 51915 $abc$41255$n3581$2
.sym 51916 $false
.sym 51923 $true
.sym 51924 CLK$2$2
.sym 51925 $abc$41255$n7$2
.sym 52669 soc.cpu.mem_addr[0]
.sym 52670 $false
.sym 52671 $false
.sym 52672 $false
.sym 52809 $abc$41255$n2261
.sym 52812 soc.cpu.alu_out_q[3]
.sym 52929 $abc$41255$n5752
.sym 52930 $abc$41255$n5755
.sym 52931 $abc$41255$n5758
.sym 52932 $abc$41255$n5761
.sym 52933 $abc$41255$n5764
.sym 52934 $abc$41255$n5767
.sym 52935 $abc$41255$n5770
.sym 53002 $abc$41255$n4356
.sym 53003 $abc$41255$n3034
.sym 53004 $abc$41255$n4476
.sym 53005 $abc$41255$n4475
.sym 53008 $abc$41255$n5758
.sym 53009 $abc$41255$n5759
.sym 53010 soc.cpu.instr_sub
.sym 53011 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53014 $abc$41255$n5752
.sym 53015 $abc$41255$n5753
.sym 53016 soc.cpu.instr_sub
.sym 53017 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53020 soc.cpu.reg_op2[7]
.sym 53021 $false
.sym 53022 $false
.sym 53023 $false
.sym 53026 $abc$41255$n5770
.sym 53027 $abc$41255$n5771
.sym 53028 soc.cpu.instr_sub
.sym 53029 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53032 soc.cpu.reg_op2[4]
.sym 53033 $false
.sym 53034 $false
.sym 53035 $false
.sym 53038 $abc$41255$n5767
.sym 53039 $abc$41255$n5768
.sym 53040 soc.cpu.instr_sub
.sym 53041 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53044 $abc$41255$n5761
.sym 53045 $abc$41255$n5762
.sym 53046 soc.cpu.instr_sub
.sym 53047 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53051 $abc$41255$n5773
.sym 53052 $abc$41255$n5776
.sym 53053 $abc$41255$n5779
.sym 53054 $abc$41255$n5782
.sym 53055 $abc$41255$n5785
.sym 53056 $abc$41255$n5788
.sym 53057 $abc$41255$n5791
.sym 53058 $abc$41255$n5794
.sym 53087 $true
.sym 53124 $auto$alumacc.cc:474:replace_alu$6576.C[1]
.sym 53126 soc.cpu.reg_op1[0]
.sym 53127 $abc$41255$n7506
.sym 53130 $auto$alumacc.cc:474:replace_alu$6576.C[2]
.sym 53131 $false
.sym 53132 soc.cpu.reg_op1[1]
.sym 53133 $abc$41255$n7507
.sym 53134 $auto$alumacc.cc:474:replace_alu$6576.C[1]
.sym 53136 $auto$alumacc.cc:474:replace_alu$6576.C[3]
.sym 53137 $false
.sym 53138 soc.cpu.reg_op1[2]
.sym 53139 $abc$41255$n7508
.sym 53140 $auto$alumacc.cc:474:replace_alu$6576.C[2]
.sym 53142 $auto$alumacc.cc:474:replace_alu$6576.C[4]
.sym 53143 $false
.sym 53144 soc.cpu.reg_op1[3]
.sym 53145 $abc$41255$n7509
.sym 53146 $auto$alumacc.cc:474:replace_alu$6576.C[3]
.sym 53148 $auto$alumacc.cc:474:replace_alu$6576.C[5]
.sym 53149 $false
.sym 53150 soc.cpu.reg_op1[4]
.sym 53151 $abc$41255$n7510
.sym 53152 $auto$alumacc.cc:474:replace_alu$6576.C[4]
.sym 53154 $auto$alumacc.cc:474:replace_alu$6576.C[6]
.sym 53155 $false
.sym 53156 soc.cpu.reg_op1[5]
.sym 53157 $abc$41255$n7511
.sym 53158 $auto$alumacc.cc:474:replace_alu$6576.C[5]
.sym 53160 $auto$alumacc.cc:474:replace_alu$6576.C[7]
.sym 53161 $false
.sym 53162 soc.cpu.reg_op1[6]
.sym 53163 $abc$41255$n7512
.sym 53164 $auto$alumacc.cc:474:replace_alu$6576.C[6]
.sym 53166 $auto$alumacc.cc:474:replace_alu$6576.C[8]
.sym 53167 $false
.sym 53168 soc.cpu.reg_op1[7]
.sym 53169 $abc$41255$n7513
.sym 53170 $auto$alumacc.cc:474:replace_alu$6576.C[7]
.sym 53174 $abc$41255$n5797
.sym 53175 $abc$41255$n5800
.sym 53176 $abc$41255$n5803
.sym 53177 $abc$41255$n5806
.sym 53178 $abc$41255$n5809
.sym 53179 $abc$41255$n5812
.sym 53180 $abc$41255$n5815
.sym 53181 $abc$41255$n5818
.sym 53210 $auto$alumacc.cc:474:replace_alu$6576.C[8]
.sym 53247 $auto$alumacc.cc:474:replace_alu$6576.C[9]
.sym 53248 $false
.sym 53249 soc.cpu.reg_op1[8]
.sym 53250 $abc$41255$n7515
.sym 53251 $auto$alumacc.cc:474:replace_alu$6576.C[8]
.sym 53253 $auto$alumacc.cc:474:replace_alu$6576.C[10]
.sym 53254 $false
.sym 53255 soc.cpu.reg_op1[9]
.sym 53256 $abc$41255$n7517
.sym 53257 $auto$alumacc.cc:474:replace_alu$6576.C[9]
.sym 53259 $auto$alumacc.cc:474:replace_alu$6576.C[11]
.sym 53260 $false
.sym 53261 soc.cpu.reg_op1[10]
.sym 53262 $abc$41255$n7519
.sym 53263 $auto$alumacc.cc:474:replace_alu$6576.C[10]
.sym 53265 $auto$alumacc.cc:474:replace_alu$6576.C[12]
.sym 53266 $false
.sym 53267 soc.cpu.reg_op1[11]
.sym 53268 $abc$41255$n7521
.sym 53269 $auto$alumacc.cc:474:replace_alu$6576.C[11]
.sym 53271 $auto$alumacc.cc:474:replace_alu$6576.C[13]
.sym 53272 $false
.sym 53273 soc.cpu.reg_op1[12]
.sym 53274 $abc$41255$n7523
.sym 53275 $auto$alumacc.cc:474:replace_alu$6576.C[12]
.sym 53277 $auto$alumacc.cc:474:replace_alu$6576.C[14]
.sym 53278 $false
.sym 53279 soc.cpu.reg_op1[13]
.sym 53280 $abc$41255$n7525
.sym 53281 $auto$alumacc.cc:474:replace_alu$6576.C[13]
.sym 53283 $auto$alumacc.cc:474:replace_alu$6576.C[15]
.sym 53284 $false
.sym 53285 soc.cpu.reg_op1[14]
.sym 53286 $abc$41255$n7527
.sym 53287 $auto$alumacc.cc:474:replace_alu$6576.C[14]
.sym 53289 $auto$alumacc.cc:474:replace_alu$6576.C[16]
.sym 53290 $false
.sym 53291 soc.cpu.reg_op1[15]
.sym 53292 $abc$41255$n7529
.sym 53293 $auto$alumacc.cc:474:replace_alu$6576.C[15]
.sym 53297 $abc$41255$n5821
.sym 53298 $abc$41255$n5824
.sym 53299 $abc$41255$n5827
.sym 53300 $abc$41255$n5830
.sym 53301 $abc$41255$n5833
.sym 53302 $abc$41255$n5836
.sym 53303 $abc$41255$n5839
.sym 53304 $abc$41255$n5842
.sym 53333 $auto$alumacc.cc:474:replace_alu$6576.C[16]
.sym 53370 $auto$alumacc.cc:474:replace_alu$6576.C[17]
.sym 53371 $false
.sym 53372 soc.cpu.reg_op1[16]
.sym 53373 $abc$41255$n7531
.sym 53374 $auto$alumacc.cc:474:replace_alu$6576.C[16]
.sym 53376 $auto$alumacc.cc:474:replace_alu$6576.C[18]
.sym 53377 $false
.sym 53378 soc.cpu.reg_op1[17]
.sym 53379 $abc$41255$n7533
.sym 53380 $auto$alumacc.cc:474:replace_alu$6576.C[17]
.sym 53382 $auto$alumacc.cc:474:replace_alu$6576.C[19]
.sym 53383 $false
.sym 53384 soc.cpu.reg_op1[18]
.sym 53385 $abc$41255$n7535
.sym 53386 $auto$alumacc.cc:474:replace_alu$6576.C[18]
.sym 53388 $auto$alumacc.cc:474:replace_alu$6576.C[20]
.sym 53389 $false
.sym 53390 soc.cpu.reg_op1[19]
.sym 53391 $abc$41255$n7537
.sym 53392 $auto$alumacc.cc:474:replace_alu$6576.C[19]
.sym 53394 $auto$alumacc.cc:474:replace_alu$6576.C[21]
.sym 53395 $false
.sym 53396 soc.cpu.reg_op1[20]
.sym 53397 $abc$41255$n7539
.sym 53398 $auto$alumacc.cc:474:replace_alu$6576.C[20]
.sym 53400 $auto$alumacc.cc:474:replace_alu$6576.C[22]
.sym 53401 $false
.sym 53402 soc.cpu.reg_op1[21]
.sym 53403 $abc$41255$n7541
.sym 53404 $auto$alumacc.cc:474:replace_alu$6576.C[21]
.sym 53406 $auto$alumacc.cc:474:replace_alu$6576.C[23]
.sym 53407 $false
.sym 53408 soc.cpu.reg_op1[22]
.sym 53409 $abc$41255$n7543
.sym 53410 $auto$alumacc.cc:474:replace_alu$6576.C[22]
.sym 53412 $auto$alumacc.cc:474:replace_alu$6576.C[24]
.sym 53413 $false
.sym 53414 soc.cpu.reg_op1[23]
.sym 53415 $abc$41255$n7545
.sym 53416 $auto$alumacc.cc:474:replace_alu$6576.C[23]
.sym 53420 $abc$41255$n4616
.sym 53421 $abc$41255$n4621
.sym 53422 $abc$41255$n4626_1
.sym 53423 $abc$41255$n4631_1
.sym 53424 $abc$41255$n4611
.sym 53425 $abc$41255$n4606
.sym 53426 $abc$41255$n4635_1
.sym 53427 $abc$41255$n4601
.sym 53456 $auto$alumacc.cc:474:replace_alu$6576.C[24]
.sym 53493 $auto$alumacc.cc:474:replace_alu$6576.C[25]
.sym 53494 $false
.sym 53495 soc.cpu.reg_op1[24]
.sym 53496 $abc$41255$n7547
.sym 53497 $auto$alumacc.cc:474:replace_alu$6576.C[24]
.sym 53499 $auto$alumacc.cc:474:replace_alu$6576.C[26]
.sym 53500 $false
.sym 53501 soc.cpu.reg_op1[25]
.sym 53502 $abc$41255$n7549
.sym 53503 $auto$alumacc.cc:474:replace_alu$6576.C[25]
.sym 53505 $auto$alumacc.cc:474:replace_alu$6576.C[27]
.sym 53506 $false
.sym 53507 soc.cpu.reg_op1[26]
.sym 53508 $abc$41255$n7551
.sym 53509 $auto$alumacc.cc:474:replace_alu$6576.C[26]
.sym 53511 $auto$alumacc.cc:474:replace_alu$6576.C[28]
.sym 53512 $false
.sym 53513 soc.cpu.reg_op1[27]
.sym 53514 $abc$41255$n7553
.sym 53515 $auto$alumacc.cc:474:replace_alu$6576.C[27]
.sym 53517 $auto$alumacc.cc:474:replace_alu$6576.C[29]
.sym 53518 $false
.sym 53519 soc.cpu.reg_op1[28]
.sym 53520 $abc$41255$n7555
.sym 53521 $auto$alumacc.cc:474:replace_alu$6576.C[28]
.sym 53523 $auto$alumacc.cc:474:replace_alu$6576.C[30]
.sym 53524 $false
.sym 53525 soc.cpu.reg_op1[29]
.sym 53526 $abc$41255$n7557
.sym 53527 $auto$alumacc.cc:474:replace_alu$6576.C[29]
.sym 53529 $auto$alumacc.cc:474:replace_alu$6576.C[31]
.sym 53530 $false
.sym 53531 soc.cpu.reg_op1[30]
.sym 53532 $abc$41255$n7559
.sym 53533 $auto$alumacc.cc:474:replace_alu$6576.C[30]
.sym 53536 $false
.sym 53537 soc.cpu.reg_op1[31]
.sym 53538 $abc$41255$n7561
.sym 53539 $auto$alumacc.cc:474:replace_alu$6576.C[31]
.sym 53543 $abc$41255$n4598
.sym 53544 $abc$41255$n4620
.sym 53545 $abc$41255$n4619
.sym 53546 $abc$41255$n4599
.sym 53547 $abc$41255$n4596
.sym 53548 $abc$41255$n4600
.sym 53549 soc.cpu.alu_out_q[28]
.sym 53550 soc.cpu.alu_out_q[24]
.sym 53617 $abc$41255$n5803
.sym 53618 $abc$41255$n5804
.sym 53619 soc.cpu.instr_sub
.sym 53620 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53623 $abc$41255$n4358_1
.sym 53624 $abc$41255$n4357
.sym 53625 soc.cpu.reg_op1[6]
.sym 53626 soc.cpu.reg_op2[6]
.sym 53629 soc.cpu.reg_op2[24]
.sym 53630 $false
.sym 53631 $false
.sym 53632 $false
.sym 53635 soc.cpu.reg_op2[31]
.sym 53636 $false
.sym 53637 $false
.sym 53638 $false
.sym 53641 $abc$41255$n5815
.sym 53642 $abc$41255$n5816
.sym 53643 soc.cpu.instr_sub
.sym 53644 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 53647 soc.cpu.reg_op2[30]
.sym 53648 $false
.sym 53649 $false
.sym 53650 $false
.sym 53653 soc.cpu.reg_op2[28]
.sym 53654 $false
.sym 53655 $false
.sym 53656 $false
.sym 53659 $abc$41255$n4356
.sym 53660 $abc$41255$n3014_1
.sym 53661 $abc$41255$n4497_1
.sym 53662 $abc$41255$n4496
.sym 53666 $abc$41255$n4604
.sym 53667 $abc$41255$n4377
.sym 53668 $abc$41255$n4605
.sym 53669 $abc$41255$n4588
.sym 53670 soc.cpu.alu_out_q[31]
.sym 53671 soc.cpu.alu_out_q[6]
.sym 53672 soc.cpu.alu_out_q[25]
.sym 53673 soc.cpu.alu_out_q[10]
.sym 53740 soc.cpu.reg_op2[4]
.sym 53741 $abc$41255$n4524
.sym 53742 $abc$41255$n4561
.sym 53743 $false
.sym 53746 $abc$41255$n4356
.sym 53747 $abc$41255$n3023_1
.sym 53748 $abc$41255$n4573
.sym 53749 $abc$41255$n4572
.sym 53752 $abc$41255$n4358_1
.sym 53753 $abc$41255$n4357
.sym 53754 soc.cpu.reg_op1[18]
.sym 53755 soc.cpu.reg_op2[18]
.sym 53758 $abc$41255$n4358_1
.sym 53759 $abc$41255$n4357
.sym 53760 soc.cpu.reg_op1[26]
.sym 53761 soc.cpu.reg_op2[26]
.sym 53764 $abc$41255$n4356
.sym 53765 soc.cpu.reg_op1[26]
.sym 53766 soc.cpu.reg_op2[26]
.sym 53767 $abc$41255$n4610
.sym 53770 $abc$41255$n4608
.sym 53771 $abc$41255$n4611
.sym 53772 $abc$41255$n4609
.sym 53773 $false
.sym 53776 $abc$41255$n4588
.sym 53777 $abc$41255$n4591
.sym 53778 $abc$41255$n4589_1
.sym 53779 $false
.sym 53782 soc.cpu.reg_op2[4]
.sym 53783 $abc$41255$n4438
.sym 53784 $abc$41255$n4561
.sym 53785 $abc$41255$n4571
.sym 53786 $true
.sym 53787 CLK$2$2
.sym 53788 $false
.sym 53791 $abc$41255$n5696
.sym 53792 $abc$41255$n5698
.sym 53793 $abc$41255$n5700
.sym 53794 $abc$41255$n4633_1
.sym 53795 $abc$41255$n4634_1
.sym 53796 soc.cpu.alu_out_q[30]
.sym 53863 $abc$41255$n2563
.sym 53864 $abc$41255$n2609
.sym 53865 $false
.sym 53866 $false
.sym 53875 $abc$41255$n4358_1
.sym 53876 $abc$41255$n4357
.sym 53877 soc.cpu.reg_op1[30]
.sym 53878 soc.cpu.reg_op2[30]
.sym 53887 $abc$41255$n4356
.sym 53888 soc.cpu.reg_op1[30]
.sym 53889 soc.cpu.reg_op2[30]
.sym 53890 $abc$41255$n4630
.sym 53893 soc.cpu.reg_op2[22]
.sym 53894 soc.cpu.mem_wordsize[2]
.sym 53895 soc.cpu.mem_wordsize[0]
.sym 53896 soc.cpu.reg_op2[6]
.sym 53899 soc.cpu.reg_op2[20]
.sym 53900 soc.cpu.mem_wordsize[2]
.sym 53901 soc.cpu.mem_wordsize[0]
.sym 53902 soc.cpu.reg_op2[4]
.sym 53909 $abc$41255$n3571
.sym 53910 CLK$2$2
.sym 53911 $false
.sym 53912 $abc$41255$n2883
.sym 53913 $abc$41255$n2882
.sym 53916 $abc$41255$n4432
.sym 53917 soc.cpu.reg_sh[3]
.sym 53918 soc.cpu.reg_sh[4]
.sym 53919 soc.cpu.reg_sh[2]
.sym 53986 soc.cpu.reg_op1[23]
.sym 53987 $abc$41255$n3905
.sym 53988 soc.cpu.mem_do_prefetch
.sym 53989 soc.cpu.mem_do_rinst
.sym 53998 soc.cpu.reg_op1[26]
.sym 53999 $abc$41255$n3911
.sym 54000 soc.cpu.mem_do_prefetch
.sym 54001 soc.cpu.mem_do_rinst
.sym 54004 soc.cpu.reg_op1[18]
.sym 54005 $abc$41255$n3895_1
.sym 54006 soc.cpu.mem_do_prefetch
.sym 54007 soc.cpu.mem_do_rinst
.sym 54010 soc.cpu.reg_op1[25]
.sym 54011 $abc$41255$n3909
.sym 54012 soc.cpu.mem_do_prefetch
.sym 54013 soc.cpu.mem_do_rinst
.sym 54032 $abc$41255$n3574
.sym 54033 CLK$2$2
.sym 54034 $false
.sym 54035 $abc$41255$n3525
.sym 54037 $abc$41255$n4155_1
.sym 54038 $abc$41255$n4156
.sym 54041 $abc$41255$n3871
.sym 54042 soc.cpu.mem_addr[6]
.sym 54109 $abc$41255$n5404
.sym 54110 $abc$41255$n3151
.sym 54111 $abc$41255$n4146
.sym 54112 $false
.sym 54115 $abc$41255$n3151
.sym 54116 $abc$41255$n5405
.sym 54117 $abc$41255$n4143_1
.sym 54118 soc.cpu.reg_op1[1]
.sym 54121 soc.cpu.reg_op1[0]
.sym 54122 $abc$41255$n4143_1
.sym 54123 $abc$41255$n4145_1
.sym 54124 $false
.sym 54127 $abc$41255$n2882
.sym 54128 $abc$41255$n4147
.sym 54129 soc.cpu.reg_op1[1]
.sym 54130 soc.cpu.cpu_state[4]
.sym 54133 $false
.sym 54134 soc.cpu.decoded_imm[0]
.sym 54135 soc.cpu.reg_op1[0]
.sym 54136 $false
.sym 54139 soc.cpu.reg_op1[0]
.sym 54140 $abc$41255$n5404
.sym 54141 $abc$41255$n2822_1
.sym 54142 soc.cpu.cpu_state[5]
.sym 54145 soc.cpu.cpu_state[2]
.sym 54146 $abc$41255$n4154_1
.sym 54147 $abc$41255$n4155_1
.sym 54148 $abc$41255$n4153
.sym 54151 soc.cpu.cpu_state[2]
.sym 54152 $abc$41255$n4149_1
.sym 54153 $abc$41255$n4141
.sym 54154 $abc$41255$n4142
.sym 54155 $abc$41255$n3652
.sym 54156 CLK$2$2
.sym 54157 $false
.sym 54158 $abc$41255$n3865
.sym 54159 $abc$41255$n3512
.sym 54160 soc.cpu.mem_addr[9]
.sym 54161 soc.cpu.mem_addr[8]
.sym 54162 soc.cpu.mem_addr[2]
.sym 54163 soc.cpu.mem_addr[10]
.sym 54164 soc.cpu.mem_addr[27]
.sym 54165 soc.cpu.mem_addr[3]
.sym 54232 $abc$41255$n3151
.sym 54233 $abc$41255$n5423
.sym 54234 $abc$41255$n4271_1
.sym 54235 $abc$41255$n2947
.sym 54238 soc.cpu.reg_op1[19]
.sym 54239 $abc$41255$n5423
.sym 54240 $abc$41255$n2822_1
.sym 54241 soc.cpu.cpu_state[5]
.sym 54244 soc.cpu.instr_lui
.sym 54245 soc.cpu.reg_pc[0]
.sym 54246 soc.cpu.cpuregs_rs1[0]
.sym 54247 soc.cpu.is_lui_auipc_jal
.sym 54250 $abc$41255$n4148_1
.sym 54251 soc.cpu.reg_op1[18]
.sym 54252 $abc$41255$n4147
.sym 54253 soc.cpu.reg_op1[20]
.sym 54256 soc.cpu.instr_lui
.sym 54257 soc.cpu.reg_pc[1]
.sym 54258 soc.cpu.cpuregs_rs1[1]
.sym 54259 soc.cpu.is_lui_auipc_jal
.sym 54262 soc.cpu.reg_op1[19]
.sym 54263 $abc$41255$n4143_1
.sym 54264 $abc$41255$n4269
.sym 54265 $abc$41255$n4270
.sym 54268 $abc$41255$n4272_1
.sym 54269 soc.cpu.cpu_state[2]
.sym 54270 $abc$41255$n4268
.sym 54271 $false
.sym 54274 $abc$41255$n4260
.sym 54275 soc.cpu.cpu_state[2]
.sym 54276 $abc$41255$n4256
.sym 54277 $false
.sym 54278 $abc$41255$n3652
.sym 54279 CLK$2$2
.sym 54280 $false
.sym 54281 $abc$41255$n3875
.sym 54282 $abc$41255$n4804
.sym 54283 $abc$41255$n3877
.sym 54284 $abc$41255$n3879_1
.sym 54285 $abc$41255$n4822
.sym 54286 $abc$41255$n3541
.sym 54287 soc.cpu.reg_out[21]
.sym 54288 soc.cpu.reg_out[20]
.sym 54361 $abc$41255$n3151
.sym 54362 $abc$41255$n5429
.sym 54363 $abc$41255$n4143_1
.sym 54364 soc.cpu.reg_op1[25]
.sym 54367 soc.cpu.reg_op1[11]
.sym 54368 soc.cpu.cpu_state[4]
.sym 54369 soc.cpu.cpu_state[3]
.sym 54370 $abc$41255$n8103
.sym 54373 soc.cpu.reg_op1[8]
.sym 54374 soc.cpu.cpu_state[4]
.sym 54375 soc.cpu.cpu_state[3]
.sym 54376 $abc$41255$n8100
.sym 54379 soc.cpu.reg_out[21]
.sym 54380 soc.cpu.alu_out_q[21]
.sym 54381 soc.cpu.latched_stalu
.sym 54382 $false
.sym 54385 soc.cpu.reg_op1[25]
.sym 54386 $abc$41255$n5429
.sym 54387 $abc$41255$n2822_1
.sym 54388 soc.cpu.cpu_state[5]
.sym 54391 soc.cpu.reg_op1[10]
.sym 54392 soc.cpu.cpu_state[4]
.sym 54393 soc.cpu.cpu_state[3]
.sym 54394 $abc$41255$n8102
.sym 54397 $abc$41255$n4305
.sym 54398 $abc$41255$n4306_1
.sym 54399 $abc$41255$n4307
.sym 54400 $false
.sym 54401 $abc$41255$n3652
.sym 54402 CLK$2$2
.sym 54403 $false
.sym 54404 $abc$41255$n4803
.sym 54405 $abc$41255$n4795
.sym 54406 $abc$41255$n4825
.sym 54407 $abc$41255$n3863
.sym 54408 $abc$41255$n4807
.sym 54409 $abc$41255$n4809
.sym 54410 $abc$41255$n4791
.sym 54411 soc.cpu.reg_out[18]
.sym 54478 soc.cpu.reg_next_pc[18]
.sym 54479 soc.cpu.reg_out[18]
.sym 54480 $abc$41255$n3502
.sym 54481 $false
.sym 54484 soc.cpu.instr_lui
.sym 54485 soc.cpu.reg_pc[25]
.sym 54486 soc.cpu.cpuregs_rs1[25]
.sym 54487 soc.cpu.is_lui_auipc_jal
.sym 54490 $abc$41255$n4309
.sym 54491 $abc$41255$n2947
.sym 54492 $abc$41255$n4308_1
.sym 54493 soc.cpu.cpu_state[2]
.sym 54496 soc.cpu.reg_out[18]
.sym 54497 soc.cpu.alu_out_q[18]
.sym 54498 soc.cpu.latched_stalu
.sym 54499 $false
.sym 54502 soc.cpu.reg_op1[16]
.sym 54503 soc.cpu.cpu_state[4]
.sym 54504 soc.cpu.cpu_state[3]
.sym 54505 $abc$41255$n8108
.sym 54508 $abc$41255$n3517
.sym 54509 $abc$41255$n3368
.sym 54510 $abc$41255$n2860
.sym 54511 soc.cpu.irq_state[1]
.sym 54514 $abc$41255$n4148_1
.sym 54515 soc.cpu.reg_op1[24]
.sym 54516 $abc$41255$n4147
.sym 54517 soc.cpu.reg_op1[26]
.sym 54520 soc.cpu.reg_op1[17]
.sym 54521 soc.cpu.cpu_state[4]
.sym 54522 soc.cpu.cpu_state[3]
.sym 54523 $abc$41255$n8109
.sym 54527 $abc$41255$n4828
.sym 54528 $abc$41255$n4048
.sym 54529 $abc$41255$n3597_1
.sym 54530 $abc$41255$n4827
.sym 54531 $abc$41255$n4050
.sym 54532 $abc$41255$n4021
.sym 54533 $abc$41255$n4831
.sym 54534 soc.cpu.reg_out[24]
.sym 54601 soc.cpu.reg_next_pc[26]
.sym 54602 soc.cpu.reg_out[26]
.sym 54603 $abc$41255$n3502
.sym 54604 $false
.sym 54607 soc.cpu.reg_out[26]
.sym 54608 soc.cpu.alu_out_q[26]
.sym 54609 soc.cpu.latched_stalu
.sym 54610 $false
.sym 54613 $abc$41255$n2882
.sym 54614 $abc$41255$n4148_1
.sym 54615 soc.cpu.cpu_state[4]
.sym 54616 soc.cpu.reg_op1[30]
.sym 54619 soc.cpu.reg_op1[31]
.sym 54620 $abc$41255$n5435
.sym 54621 $abc$41255$n2822_1
.sym 54622 soc.cpu.cpu_state[5]
.sym 54625 soc.cpu.instr_lui
.sym 54626 soc.cpu.reg_pc[31]
.sym 54627 soc.cpu.cpuregs_rs1[31]
.sym 54628 soc.cpu.is_lui_auipc_jal
.sym 54631 $abc$41255$n3151
.sym 54632 $abc$41255$n5435
.sym 54633 $abc$41255$n4347
.sym 54634 $abc$41255$n5165_1
.sym 54637 $abc$41255$n4017
.sym 54638 $abc$41255$n4018
.sym 54639 $false
.sym 54640 $false
.sym 54643 $abc$41255$n4349
.sym 54644 soc.cpu.cpu_state[2]
.sym 54645 $abc$41255$n4344
.sym 54646 $abc$41255$n5166
.sym 54647 $abc$41255$n3652
.sym 54648 CLK$2$2
.sym 54649 $false
.sym 54650 $abc$41255$n4906
.sym 54651 $abc$41255$n3565
.sym 54652 $abc$41255$n4815
.sym 54653 $abc$41255$n4863
.sym 54654 $abc$41255$n4029
.sym 54655 $abc$41255$n4852
.sym 54656 soc.cpu.reg_out[22]
.sym 54657 soc.cpu.reg_out[30]
.sym 54724 soc.cpu.irq_state[0]
.sym 54725 soc.cpu.reg_next_pc[9]
.sym 54726 $abc$41255$n3537
.sym 54727 $abc$41255$n3368
.sym 54730 soc.cpu.reg_out[22]
.sym 54731 soc.cpu.alu_out_q[22]
.sym 54732 soc.cpu.latched_stalu
.sym 54733 $false
.sym 54736 $abc$41255$n4038
.sym 54737 $abc$41255$n4039_1
.sym 54738 $false
.sym 54739 $false
.sym 54742 $abc$41255$n5880
.sym 54743 $abc$41255$n6611
.sym 54744 $abc$41255$n3525
.sym 54745 $abc$41255$n3368
.sym 54748 soc.cpu.reg_next_pc[6]
.sym 54749 $abc$41255$n3525
.sym 54750 $abc$41255$n3502
.sym 54751 $abc$41255$n3481
.sym 54754 $abc$41255$n4029
.sym 54755 $abc$41255$n4030
.sym 54756 $false
.sym 54757 $false
.sym 54760 soc.cpu.reg_out[30]
.sym 54761 soc.cpu.alu_out_q[30]
.sym 54762 soc.cpu.latched_stalu
.sym 54763 $false
.sym 54766 soc.cpu.reg_next_pc[16]
.sym 54767 soc.cpu.reg_out[16]
.sym 54768 $abc$41255$n3502
.sym 54769 $false
.sym 54773 $abc$41255$n4851_1
.sym 54774 $abc$41255$n3613
.sym 54775 $abc$41255$n4060_1
.sym 54776 $abc$41255$n4096_1
.sym 54777 $abc$41255$n4042
.sym 54778 $abc$41255$n4933
.sym 54779 $abc$41255$n4903
.sym 54780 soc.cpu.reg_out[28]
.sym 54847 soc.cpu.irq_state[1]
.sym 54848 $abc$41255$n2863
.sym 54849 $abc$41255$n3367
.sym 54850 $abc$41255$n6617
.sym 54853 soc.cpu.reg_next_pc[10]
.sym 54854 $abc$41255$n3541
.sym 54855 $abc$41255$n3502
.sym 54856 $abc$41255$n3481
.sym 54859 soc.cpu.reg_next_pc[9]
.sym 54860 $abc$41255$n3537
.sym 54861 $abc$41255$n3502
.sym 54862 $abc$41255$n3481
.sym 54865 soc.cpu.reg_next_pc[16]
.sym 54866 $abc$41255$n3565
.sym 54867 soc.cpu.irq_state[0]
.sym 54868 $abc$41255$n3502
.sym 54871 $abc$41255$n3367
.sym 54872 soc.cpu.reg_pc[1]
.sym 54873 soc.cpu.latched_compr
.sym 54874 $abc$41255$n4014
.sym 54877 soc.cpu.reg_next_pc[16]
.sym 54878 soc.cpu.irq_state[0]
.sym 54879 $abc$41255$n3367
.sym 54880 $abc$41255$n6631
.sym 54883 soc.cpu.reg_next_pc[2]
.sym 54884 soc.cpu.irq_state[0]
.sym 54885 $abc$41255$n3367
.sym 54886 $abc$41255$n6603
.sym 54889 $abc$41255$n4059
.sym 54890 $abc$41255$n4060_1
.sym 54891 $false
.sym 54892 $false
.sym 54896 $abc$41255$n4821
.sym 54897 $abc$41255$n4833
.sym 54899 $abc$41255$n3601_1
.sym 54900 $abc$41255$n3625
.sym 54901 $abc$41255$n3913_1
.sym 54902 soc.cpu.reg_out[25]
.sym 54903 soc.cpu.reg_out[23]
.sym 54970 soc.cpu.reg_next_pc[0]
.sym 54971 soc.cpu.latched_compr
.sym 54972 soc.cpu.irq_state[0]
.sym 54973 $abc$41255$n4011
.sym 54976 $false
.sym 54977 soc.cpu.decoded_imm[0]
.sym 54978 soc.cpu.reg_pc[0]
.sym 54979 $false
.sym 54982 $abc$41255$n3625
.sym 54983 $abc$41255$n3368
.sym 54984 $abc$41255$n2855
.sym 54985 soc.cpu.irq_state[1]
.sym 54988 $abc$41255$n6599
.sym 54989 $abc$41255$n3367
.sym 54990 $abc$41255$n4009
.sym 54991 $abc$41255$n4010
.sym 54994 soc.cpu.reg_next_pc[23]
.sym 54995 soc.cpu.reg_out[23]
.sym 54996 $abc$41255$n3502
.sym 54997 $false
.sym 55000 soc.cpu.reg_pc[0]
.sym 55001 soc.cpu.reg_pc[1]
.sym 55002 resetn
.sym 55003 soc.cpu.mem_do_rinst
.sym 55006 $false
.sym 55007 soc.cpu.reg_pc[0]
.sym 55008 $false
.sym 55009 $false
.sym 55012 soc.cpu.reg_next_pc[25]
.sym 55013 soc.cpu.reg_out[25]
.sym 55014 $abc$41255$n3502
.sym 55015 $false
.sym 55019 $abc$41255$n5161
.sym 55021 $abc$41255$n4087
.sym 55023 $abc$41255$n3593
.sym 55024 soc.cpu.reg_next_pc[2]
.sym 55093 $abc$41255$n3573
.sym 55094 $abc$41255$n3368
.sym 55095 $abc$41255$n2859
.sym 55096 soc.cpu.irq_state[1]
.sym 55099 $abc$41255$n4065
.sym 55100 $abc$41255$n4066_1
.sym 55101 $false
.sym 55102 $false
.sym 55105 soc.cpu.latched_branch
.sym 55106 $abc$41255$n3367
.sym 55107 soc.cpu.cpu_state[1]
.sym 55108 resetn
.sym 55111 soc.cpu.reg_next_pc[18]
.sym 55112 soc.cpu.irq_state[0]
.sym 55113 $abc$41255$n3367
.sym 55114 $abc$41255$n6635
.sym 55117 $abc$41255$n2830
.sym 55118 $abc$41255$n3498
.sym 55119 $abc$41255$n4906
.sym 55120 $abc$41255$n4903
.sym 55123 soc.cpu.reg_next_pc[18]
.sym 55124 $abc$41255$n3573
.sym 55125 soc.cpu.irq_state[0]
.sym 55126 $abc$41255$n3502
.sym 55129 $abc$41255$n4906
.sym 55130 $abc$41255$n3484
.sym 55131 $abc$41255$n3515
.sym 55132 $false
.sym 55135 $abc$41255$n3006
.sym 55136 $abc$41255$n5121
.sym 55137 $abc$41255$n3514
.sym 55138 $false
.sym 55139 $abc$41255$n3589$2
.sym 55140 CLK$2$2
.sym 55141 $abc$41255$n7$2
.sym 55142 $abc$41255$n3481
.sym 55144 $abc$41255$n3368
.sym 55145 $abc$41255$n3596
.sym 55146 $abc$41255$n4143_1
.sym 55147 $abc$41255$n3502
.sym 55148 soc.cpu.irq_state[0]
.sym 55149 soc.cpu.irq_state[1]
.sym 55216 soc.cpu.irq_state[1]
.sym 55217 $abc$41255$n2848
.sym 55218 $abc$41255$n3367
.sym 55219 $abc$41255$n6651
.sym 55222 soc.cpu.reg_next_pc[25]
.sym 55223 $abc$41255$n3601_1
.sym 55224 $abc$41255$n3502
.sym 55225 $abc$41255$n3481
.sym 55228 $abc$41255$n4089
.sym 55229 $abc$41255$n4090
.sym 55230 $false
.sym 55231 $false
.sym 55234 $abc$41255$n3498
.sym 55235 $abc$41255$n2830
.sym 55236 $false
.sym 55237 $false
.sym 55246 soc.cpu.irq_state[0]
.sym 55247 soc.cpu.reg_next_pc[26]
.sym 55248 $abc$41255$n3605
.sym 55249 $abc$41255$n3368
.sym 55252 $abc$41255$n3368
.sym 55253 $abc$41255$n5880
.sym 55254 $false
.sym 55255 $false
.sym 55258 $abc$41255$n4972
.sym 55259 $false
.sym 55260 $false
.sym 55261 $false
.sym 55262 $abc$41255$n3589$2
.sym 55263 CLK$2$2
.sym 55264 $abc$41255$n7$2
.sym 55265 $abc$41255$n3042
.sym 55266 soc.cpu.mem_rdata_latched[29]
.sym 55267 $abc$41255$n2870
.sym 55268 $abc$41255$n4348
.sym 55269 $abc$41255$n4147
.sym 55270 $abc$41255$n5165_1
.sym 55272 soc.cpu.latched_branch
.sym 55339 soc.cpu.mem_rdata_q[27]
.sym 55340 $abc$41255$n2741
.sym 55341 $abc$41255$n2562
.sym 55342 $false
.sym 55351 $abc$41255$n2829
.sym 55352 resetn
.sym 55353 $false
.sym 55354 $false
.sym 55357 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55358 soc.cpu.is_sb_sh_sw
.sym 55359 $abc$41255$n2505
.sym 55360 $false
.sym 55363 soc.cpu.mem_rdata_q[28]
.sym 55364 $abc$41255$n2732
.sym 55365 $abc$41255$n2562
.sym 55366 $false
.sym 55369 soc.cpu.mem_rdata_q[31]
.sym 55370 $abc$41255$n2704
.sym 55371 $abc$41255$n2562
.sym 55372 $false
.sym 55375 soc.cpu.mem_rdata_q[25]
.sym 55376 $abc$41255$n2713
.sym 55377 $abc$41255$n2562
.sym 55378 $false
.sym 55381 $false
.sym 55382 $false
.sym 55383 $false
.sym 55384 $false
.sym 55385 $abc$41255$n3592
.sym 55386 CLK$2$2
.sym 55387 $false
.sym 55388 $abc$41255$n3374
.sym 55389 $abc$41255$n3385
.sym 55390 $abc$41255$n3383
.sym 55391 soc.cpu.instr_getq
.sym 55392 soc.cpu.instr_maskirq
.sym 55393 soc.cpu.instr_setq
.sym 55395 soc.cpu.instr_timer
.sym 55462 soc.cpu.mem_rdata_q[26]
.sym 55463 $abc$41255$n2723
.sym 55464 $abc$41255$n2562
.sym 55465 $false
.sym 55474 soc.cpu.mem_rdata_q[30]
.sym 55475 $abc$41255$n2695
.sym 55476 $abc$41255$n2562
.sym 55477 $false
.sym 55486 soc.cpu.instr_setq
.sym 55487 $abc$41255$n2871_1
.sym 55488 soc.cpu.latched_rd[5]
.sym 55489 soc.cpu.cpu_state[2]
.sym 55504 soc.cpu.decoded_rd[5]
.sym 55505 $abc$41255$n2830
.sym 55506 soc.cpu.cpu_state[1]
.sym 55507 $abc$41255$n3003
.sym 55508 $abc$41255$n3593
.sym 55509 CLK$2$2
.sym 55510 $abc$41255$n7$2
.sym 55514 $abc$41255$n3376
.sym 55515 $abc$41255$n3380
.sym 55517 $abc$41255$n3373
.sym 55585 soc.cpu.mem_rdata_latched[29]
.sym 55586 $false
.sym 55587 $false
.sym 55588 $false
.sym 55597 soc.cpu.mem_rdata_latched[13]
.sym 55598 $false
.sym 55599 $false
.sym 55600 $false
.sym 55603 soc.cpu.mem_rdata_latched[30]
.sym 55604 $false
.sym 55605 $false
.sym 55606 $false
.sym 55609 soc.cpu.mem_rdata_latched[31]
.sym 55610 $false
.sym 55611 $false
.sym 55612 $false
.sym 55631 $true
.sym 55632 CLK$2$2
.sym 55633 $false
.sym 55634 $abc$41255$n4357
.sym 55635 $abc$41255$n4356
.sym 55636 $abc$41255$n4148_1
.sym 55637 $abc$41255$n4358_1
.sym 55638 $abc$41255$n2549
.sym 55639 $abc$41255$n2550
.sym 55640 soc.cpu.instr_srli
.sym 55641 soc.cpu.instr_slli
.sym 55708 $abc$41255$n3581$2
.sym 55709 resetn
.sym 55710 $false
.sym 55711 $false
.sym 55714 soc.cpu.instr_bgeu
.sym 55715 soc.cpu.instr_beq
.sym 55716 $abc$41255$n3040
.sym 55717 $abc$41255$n3010
.sym 55720 soc.cpu.is_slti_blt_slt
.sym 55721 soc.cpu.instr_bge
.sym 55722 soc.cpu.instr_beq
.sym 55723 $abc$41255$n7432
.sym 55726 soc.cpu.instr_bge
.sym 55727 soc.cpu.is_slti_blt_slt
.sym 55728 $abc$41255$n3009
.sym 55729 $abc$41255$n3039
.sym 55732 $abc$41255$n7432
.sym 55733 $abc$41255$n3041
.sym 55734 soc.cpu.instr_bne
.sym 55735 soc.cpu.instr_bgeu
.sym 55738 soc.cpu.is_alu_reg_imm
.sym 55739 soc.cpu.mem_rdata_q[14]
.sym 55740 soc.cpu.mem_rdata_q[12]
.sym 55741 soc.cpu.mem_rdata_q[13]
.sym 55744 $abc$41255$n3389
.sym 55745 soc.cpu.mem_rdata_q[14]
.sym 55746 soc.cpu.mem_rdata_q[12]
.sym 55747 soc.cpu.mem_rdata_q[13]
.sym 55750 soc.cpu.mem_rdata_q[14]
.sym 55751 soc.cpu.mem_rdata_q[12]
.sym 55752 soc.cpu.mem_rdata_q[13]
.sym 55753 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55754 $abc$41255$n3582
.sym 55755 CLK$2$2
.sym 55756 $abc$41255$n7$2
.sym 55757 soc.cpu.instr_srl
.sym 55758 soc.cpu.instr_sll
.sym 55759 soc.cpu.instr_bne
.sym 55760 soc.cpu.instr_addi
.sym 55761 soc.cpu.instr_xor
.sym 55762 soc.cpu.instr_bge
.sym 55763 soc.cpu.instr_ori
.sym 55764 soc.cpu.instr_xori
.sym 55831 soc.cpu.instr_sltu
.sym 55832 soc.cpu.instr_addi
.sym 55833 soc.cpu.instr_bgeu
.sym 55834 soc.cpu.instr_bne
.sym 55837 soc.cpu.instr_slt
.sym 55838 soc.cpu.instr_blt
.sym 55839 $abc$41255$n2540
.sym 55840 $abc$41255$n2543
.sym 55843 soc.cpu.instr_slti
.sym 55844 soc.cpu.instr_bge
.sym 55845 soc.cpu.instr_beq
.sym 55846 soc.cpu.instr_sltiu
.sym 55849 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55850 soc.cpu.instr_sltu
.sym 55851 soc.cpu.instr_slti
.sym 55852 soc.cpu.instr_sltiu
.sym 55855 soc.cpu.mem_rdata_q[14]
.sym 55856 soc.cpu.mem_rdata_q[12]
.sym 55857 soc.cpu.is_alu_reg_imm
.sym 55858 soc.cpu.mem_rdata_q[13]
.sym 55861 soc.cpu.mem_rdata_q[14]
.sym 55862 $abc$41255$n3389
.sym 55863 soc.cpu.mem_rdata_q[12]
.sym 55864 soc.cpu.mem_rdata_q[13]
.sym 55867 soc.cpu.mem_rdata_q[14]
.sym 55868 soc.cpu.is_alu_reg_imm
.sym 55869 soc.cpu.mem_rdata_q[12]
.sym 55870 soc.cpu.mem_rdata_q[13]
.sym 55873 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 55874 soc.cpu.mem_rdata_q[14]
.sym 55875 soc.cpu.mem_rdata_q[12]
.sym 55876 soc.cpu.mem_rdata_q[13]
.sym 55877 $abc$41255$n3582
.sym 55878 CLK$2$2
.sym 55879 $abc$41255$n7$2
.sym 55954 soc.cpu.instr_slt
.sym 55955 soc.cpu.instr_blt
.sym 55956 soc.cpu.instr_slti
.sym 55957 $false
.sym 56000 $true
.sym 56001 CLK$2$2
.sym 56002 $false
.sym 56884 $abc$41255$n4450
.sym 56886 $abc$41255$n4451
.sym 56887 $abc$41255$n4530_1
.sym 56888 $abc$41255$n4529_1
.sym 56889 $abc$41255$n4504
.sym 56980 $abc$41255$n4429
.sym 56981 $false
.sym 56982 $false
.sym 56983 $false
.sym 56998 $abc$41255$n4460
.sym 56999 $abc$41255$n4353
.sym 57000 $abc$41255$n4449
.sym 57001 $false
.sym 57002 $true
.sym 57003 CLK$2$2
.sym 57004 $false
.sym 57005 $abc$41255$n4503
.sym 57006 $abc$41255$n4475
.sym 57007 $abc$41255$n4559
.sym 57008 $abc$41255$n4457
.sym 57009 $abc$41255$n4449
.sym 57010 $abc$41255$n4453
.sym 57011 $abc$41255$n4459
.sym 57012 soc.cpu.alu_out_q[11]
.sym 57041 $false
.sym 57078 $auto$alumacc.cc:474:replace_alu$6555.C[1]
.sym 57080 soc.cpu.reg_op2[0]
.sym 57081 soc.cpu.reg_op1[0]
.sym 57084 $auto$alumacc.cc:474:replace_alu$6555.C[2]
.sym 57085 $false
.sym 57086 soc.cpu.reg_op2[1]
.sym 57087 soc.cpu.reg_op1[1]
.sym 57088 $auto$alumacc.cc:474:replace_alu$6555.C[1]
.sym 57090 $auto$alumacc.cc:474:replace_alu$6555.C[3]
.sym 57091 $false
.sym 57092 soc.cpu.reg_op2[2]
.sym 57093 soc.cpu.reg_op1[2]
.sym 57094 $auto$alumacc.cc:474:replace_alu$6555.C[2]
.sym 57096 $auto$alumacc.cc:474:replace_alu$6555.C[4]
.sym 57097 $false
.sym 57098 soc.cpu.reg_op2[3]
.sym 57099 soc.cpu.reg_op1[3]
.sym 57100 $auto$alumacc.cc:474:replace_alu$6555.C[3]
.sym 57102 $auto$alumacc.cc:474:replace_alu$6555.C[5]
.sym 57103 $false
.sym 57104 soc.cpu.reg_op2[4]
.sym 57105 soc.cpu.reg_op1[4]
.sym 57106 $auto$alumacc.cc:474:replace_alu$6555.C[4]
.sym 57108 $auto$alumacc.cc:474:replace_alu$6555.C[6]
.sym 57109 $false
.sym 57110 soc.cpu.reg_op2[5]
.sym 57111 soc.cpu.reg_op1[5]
.sym 57112 $auto$alumacc.cc:474:replace_alu$6555.C[5]
.sym 57114 $auto$alumacc.cc:474:replace_alu$6555.C[7]
.sym 57115 $false
.sym 57116 soc.cpu.reg_op2[6]
.sym 57117 soc.cpu.reg_op1[6]
.sym 57118 $auto$alumacc.cc:474:replace_alu$6555.C[6]
.sym 57120 $auto$alumacc.cc:474:replace_alu$6555.C[8]
.sym 57121 $false
.sym 57122 soc.cpu.reg_op2[7]
.sym 57123 soc.cpu.reg_op1[7]
.sym 57124 $auto$alumacc.cc:474:replace_alu$6555.C[7]
.sym 57128 $abc$41255$n4517
.sym 57129 $abc$41255$n4531
.sym 57130 $abc$41255$n4447
.sym 57131 $abc$41255$n4414
.sym 57132 $abc$41255$n4533
.sym 57133 $abc$41255$n4413
.sym 57134 $abc$41255$n4532
.sym 57135 $abc$41255$n7511
.sym 57164 $auto$alumacc.cc:474:replace_alu$6555.C[8]
.sym 57201 $auto$alumacc.cc:474:replace_alu$6555.C[9]
.sym 57202 $false
.sym 57203 soc.cpu.reg_op2[8]
.sym 57204 soc.cpu.reg_op1[8]
.sym 57205 $auto$alumacc.cc:474:replace_alu$6555.C[8]
.sym 57207 $auto$alumacc.cc:474:replace_alu$6555.C[10]
.sym 57208 $false
.sym 57209 soc.cpu.reg_op2[9]
.sym 57210 soc.cpu.reg_op1[9]
.sym 57211 $auto$alumacc.cc:474:replace_alu$6555.C[9]
.sym 57213 $auto$alumacc.cc:474:replace_alu$6555.C[11]
.sym 57214 $false
.sym 57215 soc.cpu.reg_op2[10]
.sym 57216 soc.cpu.reg_op1[10]
.sym 57217 $auto$alumacc.cc:474:replace_alu$6555.C[10]
.sym 57219 $auto$alumacc.cc:474:replace_alu$6555.C[12]
.sym 57220 $false
.sym 57221 soc.cpu.reg_op2[11]
.sym 57222 soc.cpu.reg_op1[11]
.sym 57223 $auto$alumacc.cc:474:replace_alu$6555.C[11]
.sym 57225 $auto$alumacc.cc:474:replace_alu$6555.C[13]
.sym 57226 $false
.sym 57227 soc.cpu.reg_op2[12]
.sym 57228 soc.cpu.reg_op1[12]
.sym 57229 $auto$alumacc.cc:474:replace_alu$6555.C[12]
.sym 57231 $auto$alumacc.cc:474:replace_alu$6555.C[14]
.sym 57232 $false
.sym 57233 soc.cpu.reg_op2[13]
.sym 57234 soc.cpu.reg_op1[13]
.sym 57235 $auto$alumacc.cc:474:replace_alu$6555.C[13]
.sym 57237 $auto$alumacc.cc:474:replace_alu$6555.C[15]
.sym 57238 $false
.sym 57239 soc.cpu.reg_op2[14]
.sym 57240 soc.cpu.reg_op1[14]
.sym 57241 $auto$alumacc.cc:474:replace_alu$6555.C[14]
.sym 57243 $auto$alumacc.cc:474:replace_alu$6555.C[16]
.sym 57244 $false
.sym 57245 soc.cpu.reg_op2[15]
.sym 57246 soc.cpu.reg_op1[15]
.sym 57247 $auto$alumacc.cc:474:replace_alu$6555.C[15]
.sym 57251 $abc$41255$n4540
.sym 57252 $abc$41255$n4546
.sym 57253 $abc$41255$n4552
.sym 57254 $abc$41255$n7521
.sym 57255 $abc$41255$n4519
.sym 57256 $abc$41255$n4544
.sym 57257 $abc$41255$n4521
.sym 57258 soc.cpu.alu_out_q[9]
.sym 57287 $auto$alumacc.cc:474:replace_alu$6555.C[16]
.sym 57324 $auto$alumacc.cc:474:replace_alu$6555.C[17]
.sym 57325 $false
.sym 57326 soc.cpu.reg_op2[16]
.sym 57327 soc.cpu.reg_op1[16]
.sym 57328 $auto$alumacc.cc:474:replace_alu$6555.C[16]
.sym 57330 $auto$alumacc.cc:474:replace_alu$6555.C[18]
.sym 57331 $false
.sym 57332 soc.cpu.reg_op2[17]
.sym 57333 soc.cpu.reg_op1[17]
.sym 57334 $auto$alumacc.cc:474:replace_alu$6555.C[17]
.sym 57336 $auto$alumacc.cc:474:replace_alu$6555.C[19]
.sym 57337 $false
.sym 57338 soc.cpu.reg_op2[18]
.sym 57339 soc.cpu.reg_op1[18]
.sym 57340 $auto$alumacc.cc:474:replace_alu$6555.C[18]
.sym 57342 $auto$alumacc.cc:474:replace_alu$6555.C[20]
.sym 57343 $false
.sym 57344 soc.cpu.reg_op2[19]
.sym 57345 soc.cpu.reg_op1[19]
.sym 57346 $auto$alumacc.cc:474:replace_alu$6555.C[19]
.sym 57348 $auto$alumacc.cc:474:replace_alu$6555.C[21]
.sym 57349 $false
.sym 57350 soc.cpu.reg_op2[20]
.sym 57351 soc.cpu.reg_op1[20]
.sym 57352 $auto$alumacc.cc:474:replace_alu$6555.C[20]
.sym 57354 $auto$alumacc.cc:474:replace_alu$6555.C[22]
.sym 57355 $false
.sym 57356 soc.cpu.reg_op2[21]
.sym 57357 soc.cpu.reg_op1[21]
.sym 57358 $auto$alumacc.cc:474:replace_alu$6555.C[21]
.sym 57360 $auto$alumacc.cc:474:replace_alu$6555.C[23]
.sym 57361 $false
.sym 57362 soc.cpu.reg_op2[22]
.sym 57363 soc.cpu.reg_op1[22]
.sym 57364 $auto$alumacc.cc:474:replace_alu$6555.C[22]
.sym 57366 $auto$alumacc.cc:474:replace_alu$6555.C[24]
.sym 57367 $false
.sym 57368 soc.cpu.reg_op2[23]
.sym 57369 soc.cpu.reg_op1[23]
.sym 57370 $auto$alumacc.cc:474:replace_alu$6555.C[23]
.sym 57374 $abc$41255$n4613_1
.sym 57375 $abc$41255$n4420
.sym 57376 $abc$41255$n7537
.sym 57377 $abc$41255$n4586
.sym 57378 $abc$41255$n4585
.sym 57379 $abc$41255$n4564
.sym 57380 $abc$41255$n4584
.sym 57381 soc.cpu.alu_out_q[21]
.sym 57410 $auto$alumacc.cc:474:replace_alu$6555.C[24]
.sym 57447 $auto$alumacc.cc:474:replace_alu$6555.C[25]
.sym 57448 $false
.sym 57449 soc.cpu.reg_op2[24]
.sym 57450 soc.cpu.reg_op1[24]
.sym 57451 $auto$alumacc.cc:474:replace_alu$6555.C[24]
.sym 57453 $auto$alumacc.cc:474:replace_alu$6555.C[26]
.sym 57454 $false
.sym 57455 soc.cpu.reg_op2[25]
.sym 57456 soc.cpu.reg_op1[25]
.sym 57457 $auto$alumacc.cc:474:replace_alu$6555.C[25]
.sym 57459 $auto$alumacc.cc:474:replace_alu$6555.C[27]
.sym 57460 $false
.sym 57461 soc.cpu.reg_op2[26]
.sym 57462 soc.cpu.reg_op1[26]
.sym 57463 $auto$alumacc.cc:474:replace_alu$6555.C[26]
.sym 57465 $auto$alumacc.cc:474:replace_alu$6555.C[28]
.sym 57466 $false
.sym 57467 soc.cpu.reg_op2[27]
.sym 57468 soc.cpu.reg_op1[27]
.sym 57469 $auto$alumacc.cc:474:replace_alu$6555.C[27]
.sym 57471 $auto$alumacc.cc:474:replace_alu$6555.C[29]
.sym 57472 $false
.sym 57473 soc.cpu.reg_op2[28]
.sym 57474 soc.cpu.reg_op1[28]
.sym 57475 $auto$alumacc.cc:474:replace_alu$6555.C[28]
.sym 57477 $auto$alumacc.cc:474:replace_alu$6555.C[30]
.sym 57478 $false
.sym 57479 soc.cpu.reg_op2[29]
.sym 57480 soc.cpu.reg_op1[29]
.sym 57481 $auto$alumacc.cc:474:replace_alu$6555.C[29]
.sym 57483 $auto$alumacc.cc:474:replace_alu$6555.C[31]
.sym 57484 $false
.sym 57485 soc.cpu.reg_op2[30]
.sym 57486 soc.cpu.reg_op1[30]
.sym 57487 $auto$alumacc.cc:474:replace_alu$6555.C[30]
.sym 57490 $false
.sym 57491 soc.cpu.reg_op2[31]
.sym 57492 soc.cpu.reg_op1[31]
.sym 57493 $auto$alumacc.cc:474:replace_alu$6555.C[31]
.sym 57497 $abc$41255$n4603
.sym 57498 $abc$41255$n4562
.sym 57499 $abc$41255$n4563
.sym 57500 soc.cpu.alu_out_q[8]
.sym 57501 soc.cpu.alu_out_q[16]
.sym 57502 soc.cpu.alu_out_q[29]
.sym 57503 soc.cpu.alu_out_q[4]
.sym 57504 soc.cpu.alu_out_q[27]
.sym 57571 $abc$41255$n5830
.sym 57572 $abc$41255$n5831
.sym 57573 soc.cpu.instr_sub
.sym 57574 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57577 $abc$41255$n5833
.sym 57578 $abc$41255$n5834
.sym 57579 soc.cpu.instr_sub
.sym 57580 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57583 $abc$41255$n5836
.sym 57584 $abc$41255$n5837
.sym 57585 soc.cpu.instr_sub
.sym 57586 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57589 $abc$41255$n5839
.sym 57590 $abc$41255$n5840
.sym 57591 soc.cpu.instr_sub
.sym 57592 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57595 $abc$41255$n5827
.sym 57596 $abc$41255$n5828
.sym 57597 soc.cpu.instr_sub
.sym 57598 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57601 $abc$41255$n5824
.sym 57602 $abc$41255$n5825
.sym 57603 soc.cpu.instr_sub
.sym 57604 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57607 $abc$41255$n5842
.sym 57608 $abc$41255$n5843
.sym 57609 soc.cpu.instr_sub
.sym 57610 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57613 $abc$41255$n5821
.sym 57614 $abc$41255$n5822
.sym 57615 soc.cpu.instr_sub
.sym 57616 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57620 $abc$41255$n4381_1
.sym 57621 $abc$41255$n4378_1
.sym 57622 $abc$41255$n4380
.sym 57623 $abc$41255$n4550
.sym 57624 $abc$41255$n4384
.sym 57625 $abc$41255$n4618
.sym 57626 $abc$41255$n4548
.sym 57627 $abc$41255$n4551
.sym 57694 soc.cpu.reg_op2[4]
.sym 57695 $abc$41255$n4515
.sym 57696 $abc$41255$n4561
.sym 57697 $false
.sym 57700 $abc$41255$n4358_1
.sym 57701 $abc$41255$n4357
.sym 57702 soc.cpu.reg_op1[28]
.sym 57703 soc.cpu.reg_op2[28]
.sym 57706 $abc$41255$n4356
.sym 57707 soc.cpu.reg_op1[28]
.sym 57708 soc.cpu.reg_op2[28]
.sym 57709 $abc$41255$n4620
.sym 57712 $abc$41255$n4356
.sym 57713 soc.cpu.reg_op1[24]
.sym 57714 soc.cpu.reg_op2[24]
.sym 57715 $abc$41255$n4600
.sym 57718 $abc$41255$n5818
.sym 57719 $abc$41255$n5819
.sym 57720 soc.cpu.instr_sub
.sym 57721 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 57724 $abc$41255$n4358_1
.sym 57725 $abc$41255$n4357
.sym 57726 soc.cpu.reg_op1[24]
.sym 57727 soc.cpu.reg_op2[24]
.sym 57730 $abc$41255$n4618
.sym 57731 $abc$41255$n4621
.sym 57732 $abc$41255$n4619
.sym 57733 $false
.sym 57736 $abc$41255$n4598
.sym 57737 $abc$41255$n4601
.sym 57738 $abc$41255$n4599
.sym 57739 $false
.sym 57740 $true
.sym 57741 CLK$2$2
.sym 57742 $false
.sym 57743 $abc$41255$n4362_1
.sym 57744 $abc$41255$n4437
.sym 57745 $abc$41255$n4438
.sym 57746 $abc$41255$n4523
.sym 57747 $abc$41255$n4524
.sym 57748 $abc$41255$n4628_1
.sym 57749 soc.cpu.alu_out_q[14]
.sym 57750 soc.cpu.alu_out_q[2]
.sym 57817 $abc$41255$n4356
.sym 57818 soc.cpu.reg_op1[25]
.sym 57819 soc.cpu.reg_op2[25]
.sym 57820 $abc$41255$n4605
.sym 57823 soc.cpu.reg_op1[17]
.sym 57824 soc.cpu.reg_op1[16]
.sym 57825 soc.cpu.reg_op2[0]
.sym 57826 $false
.sym 57829 $abc$41255$n4358_1
.sym 57830 $abc$41255$n4357
.sym 57831 soc.cpu.reg_op1[25]
.sym 57832 soc.cpu.reg_op2[25]
.sym 57835 soc.cpu.reg_op2[4]
.sym 57836 $abc$41255$n4492
.sym 57837 $abc$41255$n4561
.sym 57838 $false
.sym 57841 $abc$41255$n4559
.sym 57842 $abc$41255$n4561
.sym 57843 $abc$41255$n4635_1
.sym 57844 $abc$41255$n4633_1
.sym 57847 $abc$41255$n4492
.sym 57848 $abc$41255$n4373_1
.sym 57849 $abc$41255$n4489
.sym 57850 $abc$41255$n4495_1
.sym 57853 $abc$41255$n4603
.sym 57854 $abc$41255$n4606
.sym 57855 $abc$41255$n4604
.sym 57856 $false
.sym 57859 $abc$41255$n4524
.sym 57860 $abc$41255$n4373_1
.sym 57861 $abc$41255$n4523
.sym 57862 $abc$41255$n4525
.sym 57863 $true
.sym 57864 CLK$2$2
.sym 57865 $false
.sym 57866 $abc$41255$n4614
.sym 57870 $abc$41255$n4615
.sym 57871 soc.cpu.mem_wdata[19]
.sym 57902 $true
.sym 57939 soc.cpu.reg_sh[0]$2
.sym 57940 $false
.sym 57941 soc.cpu.reg_sh[0]
.sym 57942 $false
.sym 57943 $false
.sym 57945 $auto$alumacc.cc:474:replace_alu$6582.C[2]
.sym 57947 soc.cpu.reg_sh[1]
.sym 57948 $true$2
.sym 57951 $auto$alumacc.cc:474:replace_alu$6582.C[3]
.sym 57952 $false
.sym 57953 soc.cpu.reg_sh[2]
.sym 57954 $true$2
.sym 57955 $auto$alumacc.cc:474:replace_alu$6582.C[2]
.sym 57957 $auto$alumacc.cc:474:replace_alu$6582.C[4]
.sym 57958 $false
.sym 57959 soc.cpu.reg_sh[3]
.sym 57960 $true$2
.sym 57961 $auto$alumacc.cc:474:replace_alu$6582.C[3]
.sym 57964 $false
.sym 57965 soc.cpu.reg_sh[4]
.sym 57966 $true$2
.sym 57967 $auto$alumacc.cc:474:replace_alu$6582.C[4]
.sym 57970 $abc$41255$n4356
.sym 57971 soc.cpu.reg_op1[31]
.sym 57972 soc.cpu.reg_op2[31]
.sym 57973 $abc$41255$n4634_1
.sym 57976 $abc$41255$n4358_1
.sym 57977 $abc$41255$n4357
.sym 57978 soc.cpu.reg_op1[31]
.sym 57979 soc.cpu.reg_op2[31]
.sym 57982 $abc$41255$n4628_1
.sym 57983 $abc$41255$n4631_1
.sym 57984 $abc$41255$n4629_1
.sym 57985 $false
.sym 57986 $true
.sym 57987 CLK$2$2
.sym 57988 $false
.sym 57989 soc.cpu.mem_addr[13]
.sym 57991 soc.cpu.mem_addr[4]
.sym 57995 soc.cpu.mem_addr[12]
.sym 57996 soc.cpu.mem_addr[11]
.sym 58063 soc.cpu.reg_sh[2]
.sym 58064 soc.cpu.reg_sh[3]
.sym 58065 soc.cpu.reg_sh[4]
.sym 58066 $false
.sym 58069 soc.cpu.reg_sh[0]
.sym 58070 soc.cpu.reg_sh[1]
.sym 58071 $abc$41255$n2883
.sym 58072 $false
.sym 58087 soc.cpu.mem_addr[11]
.sym 58088 soc.cpu.mem_addr[12]
.sym 58089 soc.cpu.mem_addr[13]
.sym 58090 $false
.sym 58093 $abc$41255$n5698
.sym 58094 $abc$41255$n3789
.sym 58095 soc.cpu.cpu_state[4]
.sym 58096 $false
.sym 58099 $abc$41255$n5700
.sym 58100 $abc$41255$n3791
.sym 58101 soc.cpu.cpu_state[4]
.sym 58102 $false
.sym 58105 $abc$41255$n5696
.sym 58106 $abc$41255$n3787
.sym 58107 soc.cpu.cpu_state[4]
.sym 58108 $false
.sym 58109 $true
.sym 58110 CLK$2$2
.sym 58111 $false
.sym 58112 $abc$41255$n2947
.sym 58113 $abc$41255$n3517
.sym 58114 $abc$41255$n4354
.sym 58115 $abc$41255$n3867
.sym 58116 $abc$41255$n4355
.sym 58119 soc.cpu.reg_out[6]
.sym 58186 soc.cpu.reg_out[6]
.sym 58187 soc.cpu.alu_out_q[6]
.sym 58188 soc.cpu.latched_stalu
.sym 58189 $false
.sym 58198 $abc$41255$n4147
.sym 58199 soc.cpu.reg_op1[2]
.sym 58200 $abc$41255$n4156
.sym 58201 $abc$41255$n2947
.sym 58204 $abc$41255$n4148_1
.sym 58205 soc.cpu.reg_op1[0]
.sym 58206 $false
.sym 58207 $false
.sym 58222 soc.cpu.reg_next_pc[6]
.sym 58223 soc.cpu.reg_out[6]
.sym 58224 $abc$41255$n3502
.sym 58225 $false
.sym 58228 soc.cpu.reg_op1[6]
.sym 58229 $abc$41255$n3871
.sym 58230 soc.cpu.mem_do_prefetch
.sym 58231 soc.cpu.mem_do_rinst
.sym 58232 $abc$41255$n3574
.sym 58233 CLK$2$2
.sym 58234 $false
.sym 58235 $abc$41255$n3557
.sym 58236 $abc$41255$n4696
.sym 58237 $abc$41255$n4690
.sym 58238 $abc$41255$n3545
.sym 58240 $abc$41255$n3881
.sym 58241 $abc$41255$n4695
.sym 58242 soc.cpu.reg_out[5]
.sym 58309 soc.cpu.reg_next_pc[3]
.sym 58310 soc.cpu.reg_out[3]
.sym 58311 $abc$41255$n3502
.sym 58312 $false
.sym 58315 soc.cpu.reg_out[3]
.sym 58316 soc.cpu.alu_out_q[3]
.sym 58317 soc.cpu.latched_stalu
.sym 58318 $false
.sym 58321 soc.cpu.reg_op1[9]
.sym 58322 $abc$41255$n3877
.sym 58323 soc.cpu.mem_do_prefetch
.sym 58324 soc.cpu.mem_do_rinst
.sym 58327 soc.cpu.reg_op1[8]
.sym 58328 $abc$41255$n3875
.sym 58329 soc.cpu.mem_do_prefetch
.sym 58330 soc.cpu.mem_do_rinst
.sym 58333 soc.cpu.reg_op1[2]
.sym 58334 $abc$41255$n3863
.sym 58335 soc.cpu.mem_do_prefetch
.sym 58336 soc.cpu.mem_do_rinst
.sym 58339 soc.cpu.reg_op1[10]
.sym 58340 $abc$41255$n3879_1
.sym 58341 soc.cpu.mem_do_prefetch
.sym 58342 soc.cpu.mem_do_rinst
.sym 58345 soc.cpu.reg_op1[27]
.sym 58346 $abc$41255$n3913_1
.sym 58347 soc.cpu.mem_do_prefetch
.sym 58348 soc.cpu.mem_do_rinst
.sym 58351 soc.cpu.reg_op1[3]
.sym 58352 $abc$41255$n3865
.sym 58353 soc.cpu.mem_do_prefetch
.sym 58354 soc.cpu.mem_do_rinst
.sym 58355 $abc$41255$n3574
.sym 58356 CLK$2$2
.sym 58357 $false
.sym 58358 $abc$41255$n4813
.sym 58359 $abc$41255$n3553
.sym 58360 $abc$41255$n3883_1
.sym 58361 $abc$41255$n3533
.sym 58362 $abc$41255$n3885_1
.sym 58363 $abc$41255$n4810
.sym 58364 $abc$41255$n3537
.sym 58365 soc.cpu.irq_pending[21]
.sym 58432 soc.cpu.reg_next_pc[8]
.sym 58433 soc.cpu.reg_out[8]
.sym 58434 $abc$41255$n3502
.sym 58435 $false
.sym 58438 soc.cpu.reg_op1[20]
.sym 58439 soc.cpu.cpu_state[4]
.sym 58440 $abc$41255$n4805
.sym 58441 $abc$41255$n4807
.sym 58444 soc.cpu.reg_next_pc[9]
.sym 58445 soc.cpu.reg_out[9]
.sym 58446 $abc$41255$n3502
.sym 58447 $false
.sym 58450 soc.cpu.reg_next_pc[10]
.sym 58451 soc.cpu.reg_out[10]
.sym 58452 $abc$41255$n3502
.sym 58453 $false
.sym 58456 soc.cpu.reg_op1[23]
.sym 58457 soc.cpu.cpu_state[4]
.sym 58458 $abc$41255$n4823
.sym 58459 $abc$41255$n4825
.sym 58462 soc.cpu.reg_out[10]
.sym 58463 soc.cpu.alu_out_q[10]
.sym 58464 soc.cpu.latched_stalu
.sym 58465 $false
.sym 58468 $abc$41255$n4809
.sym 58469 $abc$41255$n4776_1
.sym 58470 $abc$41255$n4647_1
.sym 58471 $abc$41255$n4810
.sym 58474 $abc$41255$n4803
.sym 58475 $abc$41255$n4776_1
.sym 58476 $abc$41255$n4647_1
.sym 58477 $abc$41255$n4804
.sym 58478 $true
.sym 58479 CLK$2$2
.sym 58480 $abc$41255$n7$2
.sym 58481 $abc$41255$n3488
.sym 58482 $abc$41255$n2866
.sym 58483 $abc$41255$n3505
.sym 58484 $abc$41255$n4816
.sym 58485 $abc$41255$n4840
.sym 58486 $abc$41255$n4819
.sym 58487 $abc$41255$n2856
.sym 58488 soc.cpu.irq_pending[20]
.sym 58555 $abc$41255$n3271
.sym 58556 $abc$41255$n4779_1
.sym 58557 $false
.sym 58558 $false
.sym 58561 soc.cpu.reg_op1[18]
.sym 58562 soc.cpu.cpu_state[4]
.sym 58563 soc.cpu.cpu_state[3]
.sym 58564 $abc$41255$n8110
.sym 58567 soc.cpu.cpu_state[3]
.sym 58568 $abc$41255$n8115
.sym 58569 soc.cpu.cpu_state[1]
.sym 58570 soc.cpu.irq_pending[23]
.sym 58573 soc.cpu.reg_next_pc[2]
.sym 58574 soc.cpu.reg_out[2]
.sym 58575 $abc$41255$n3502
.sym 58576 $false
.sym 58579 soc.cpu.cpu_state[3]
.sym 58580 $abc$41255$n8112
.sym 58581 soc.cpu.cpu_state[1]
.sym 58582 soc.cpu.irq_pending[20]
.sym 58585 $abc$41255$n3281
.sym 58586 $abc$41255$n4779_1
.sym 58587 $false
.sym 58588 $false
.sym 58591 $abc$41255$n2799
.sym 58592 $abc$41255$n4779_1
.sym 58593 $false
.sym 58594 $false
.sym 58597 $abc$41255$n4791
.sym 58598 $abc$41255$n4776_1
.sym 58599 $abc$41255$n4647_1
.sym 58600 $abc$41255$n4792
.sym 58601 $true
.sym 58602 CLK$2$2
.sym 58603 $abc$41255$n7$2
.sym 58604 $abc$41255$n4843
.sym 58605 $abc$41255$n4839
.sym 58606 $abc$41255$n4858
.sym 58607 $abc$41255$n4018
.sym 58608 $abc$41255$n4861
.sym 58610 $abc$41255$n4849
.sym 58611 soc.cpu.reg_out[26]
.sym 58678 soc.cpu.reg_op1[24]
.sym 58679 soc.cpu.cpu_state[4]
.sym 58680 $abc$41255$n4829
.sym 58681 $abc$41255$n4831
.sym 58684 $abc$41255$n3549
.sym 58685 $abc$41255$n3368
.sym 58686 $abc$41255$n2835
.sym 58687 soc.cpu.irq_state[1]
.sym 58690 soc.cpu.reg_out[24]
.sym 58691 soc.cpu.alu_out_q[24]
.sym 58692 soc.cpu.latched_stalu
.sym 58693 $false
.sym 58696 $abc$41255$n3259
.sym 58697 $abc$41255$n4779_1
.sym 58698 $false
.sym 58699 $false
.sym 58702 soc.cpu.irq_state[0]
.sym 58703 soc.cpu.reg_next_pc[13]
.sym 58704 $abc$41255$n2858
.sym 58705 soc.cpu.irq_state[1]
.sym 58708 $abc$41255$n3512
.sym 58709 $abc$41255$n3368
.sym 58710 $abc$41255$n2850_1
.sym 58711 soc.cpu.irq_state[1]
.sym 58714 soc.cpu.cpu_state[3]
.sym 58715 $abc$41255$n8116
.sym 58716 soc.cpu.cpu_state[1]
.sym 58717 soc.cpu.irq_pending[24]
.sym 58720 $abc$41255$n4827
.sym 58721 $abc$41255$n4776_1
.sym 58722 $abc$41255$n4647_1
.sym 58723 $abc$41255$n4828
.sym 58724 $true
.sym 58725 CLK$2$2
.sym 58726 $abc$41255$n7$2
.sym 58727 $abc$41255$n2852
.sym 58728 $abc$41255$n4100
.sym 58729 $abc$41255$n4099_1
.sym 58730 $abc$41255$n4853
.sym 58731 $abc$41255$n4854
.sym 58732 $abc$41255$n4855
.sym 58733 $abc$41255$n2837
.sym 58734 soc.cpu.reg_out[29]
.sym 58801 soc.cpu.reg_next_pc[3]
.sym 58802 $abc$41255$n3512
.sym 58803 $abc$41255$n3502
.sym 58804 $abc$41255$n3481
.sym 58807 soc.cpu.reg_out[16]
.sym 58808 soc.cpu.alu_out_q[16]
.sym 58809 soc.cpu.latched_stalu
.sym 58810 $false
.sym 58813 $abc$41255$n3302
.sym 58814 $abc$41255$n4779_1
.sym 58815 $false
.sym 58816 $false
.sym 58819 $abc$41255$n2695
.sym 58820 $abc$41255$n4779_1
.sym 58821 $false
.sym 58822 $false
.sym 58825 soc.cpu.irq_state[0]
.sym 58826 soc.cpu.reg_next_pc[6]
.sym 58827 $abc$41255$n2853
.sym 58828 soc.cpu.irq_state[1]
.sym 58831 $abc$41255$n8120
.sym 58832 soc.cpu.cpu_state[3]
.sym 58833 $abc$41255$n4853
.sym 58834 $abc$41255$n4855
.sym 58837 $abc$41255$n4815
.sym 58838 $abc$41255$n4776_1
.sym 58839 $abc$41255$n4647_1
.sym 58840 $abc$41255$n4816
.sym 58843 $abc$41255$n4863
.sym 58844 $abc$41255$n4776_1
.sym 58845 $abc$41255$n4647_1
.sym 58846 $abc$41255$n4864
.sym 58847 $true
.sym 58848 CLK$2$2
.sym 58849 $abc$41255$n7$2
.sym 58851 $abc$41255$n4027
.sym 58852 $abc$41255$n2862
.sym 58853 $abc$41255$n4857
.sym 58854 $abc$41255$n4078
.sym 58855 $abc$41255$n4093_1
.sym 58856 $abc$41255$n4846
.sym 58857 $abc$41255$n4084
.sym 58924 $abc$41255$n2732
.sym 58925 $abc$41255$n4779_1
.sym 58926 $false
.sym 58927 $false
.sym 58930 soc.cpu.reg_out[28]
.sym 58931 soc.cpu.alu_out_q[28]
.sym 58932 soc.cpu.latched_stalu
.sym 58933 $false
.sym 58936 $abc$41255$n3565
.sym 58937 $abc$41255$n3368
.sym 58938 $abc$41255$n2838
.sym 58939 soc.cpu.irq_state[1]
.sym 58942 $abc$41255$n3613
.sym 58943 $abc$41255$n3368
.sym 58944 $abc$41255$n2837
.sym 58945 soc.cpu.irq_state[1]
.sym 58948 $abc$41255$n3541
.sym 58949 $abc$41255$n3368
.sym 58950 $abc$41255$n2847
.sym 58951 soc.cpu.irq_state[1]
.sym 58954 soc.cpu.reg_next_pc[12]
.sym 58955 $abc$41255$n3549
.sym 58956 $abc$41255$n3502
.sym 58957 $abc$41255$n3481
.sym 58960 soc.cpu.reg_next_pc[2]
.sym 58961 $abc$41255$n3505
.sym 58962 $abc$41255$n3502
.sym 58963 $abc$41255$n3481
.sym 58966 $abc$41255$n4851_1
.sym 58967 $abc$41255$n4776_1
.sym 58968 $abc$41255$n4647_1
.sym 58969 $abc$41255$n4852
.sym 58970 $true
.sym 58971 CLK$2$2
.sym 58972 $abc$41255$n7$2
.sym 58973 $abc$41255$n4785_1
.sym 58974 $abc$41255$n4009
.sym 58975 $abc$41255$n4651_1
.sym 58976 $abc$41255$n3609
.sym 58977 $abc$41255$n4659_1
.sym 58978 $abc$41255$n4845_1
.sym 58979 soc.cpu.reg_out[27]
.sym 58980 soc.cpu.reg_out[17]
.sym 59047 $abc$41255$n3292
.sym 59048 $abc$41255$n4779_1
.sym 59049 $abc$41255$n4776_1
.sym 59050 $abc$41255$n4647_1
.sym 59053 $abc$41255$n2713
.sym 59054 $abc$41255$n4779_1
.sym 59055 $false
.sym 59056 $false
.sym 59065 soc.cpu.reg_out[25]
.sym 59066 soc.cpu.alu_out_q[25]
.sym 59067 soc.cpu.latched_stalu
.sym 59068 $false
.sym 59071 soc.cpu.reg_out[31]
.sym 59072 soc.cpu.alu_out_q[31]
.sym 59073 soc.cpu.latched_stalu
.sym 59074 $false
.sym 59077 soc.cpu.reg_next_pc[27]
.sym 59078 soc.cpu.reg_out[27]
.sym 59079 $abc$41255$n3502
.sym 59080 $false
.sym 59083 $abc$41255$n4833
.sym 59084 $abc$41255$n4776_1
.sym 59085 $abc$41255$n4647_1
.sym 59086 $abc$41255$n4834
.sym 59089 $abc$41255$n4821
.sym 59090 $abc$41255$n4822
.sym 59091 $false
.sym 59092 $false
.sym 59093 $true
.sym 59094 CLK$2$2
.sym 59095 $abc$41255$n7$2
.sym 59096 $abc$41255$n5160
.sym 59097 $abc$41255$n2553
.sym 59098 $abc$41255$n3636
.sym 59099 $abc$41255$n2830
.sym 59100 $abc$41255$n2974
.sym 59101 soc.cpu.irq_active
.sym 59170 $abc$41255$n5120
.sym 59171 $abc$41255$n4903
.sym 59172 $abc$41255$n2868
.sym 59173 soc.cpu.instr_jal
.sym 59182 $abc$41255$n3601_1
.sym 59183 $abc$41255$n3368
.sym 59184 $abc$41255$n2865
.sym 59185 soc.cpu.irq_state[1]
.sym 59194 $abc$41255$n3636
.sym 59195 soc.cpu.cpu_state[3]
.sym 59196 $false
.sym 59197 $false
.sym 59200 $abc$41255$n4903
.sym 59201 $abc$41255$n5161
.sym 59202 $abc$41255$n5160
.sym 59203 $false
.sym 59216 $abc$41255$n3589$2
.sym 59217 CLK$2$2
.sym 59218 $abc$41255$n7$2
.sym 59219 $abc$41255$n2911
.sym 59220 soc.cpu.mem_rdata_latched[21]
.sym 59221 $abc$41255$n2886
.sym 59222 $abc$41255$n2881
.sym 59223 $abc$41255$n2829
.sym 59224 $abc$41255$n3006
.sym 59225 soc.cpu.mem_rdata_q[21]
.sym 59226 soc.cpu.alu_out_q[0]
.sym 59293 soc.cpu.irq_state[0]
.sym 59294 soc.cpu.latched_store
.sym 59295 soc.cpu.latched_branch
.sym 59296 $false
.sym 59305 soc.cpu.latched_branch
.sym 59306 soc.cpu.latched_store
.sym 59307 $false
.sym 59308 $false
.sym 59311 $abc$41255$n2870
.sym 59312 resetn
.sym 59313 $false
.sym 59314 $false
.sym 59317 $abc$41255$n2881
.sym 59318 $abc$41255$n4144
.sym 59319 $false
.sym 59320 $false
.sym 59323 soc.cpu.latched_branch
.sym 59324 soc.cpu.latched_store
.sym 59325 $false
.sym 59326 $false
.sym 59329 $abc$41255$n5880
.sym 59330 $false
.sym 59331 $false
.sym 59332 $false
.sym 59335 soc.cpu.irq_state[1]
.sym 59336 soc.cpu.irq_state[0]
.sym 59337 $false
.sym 59338 $false
.sym 59339 $abc$41255$n3596
.sym 59340 CLK$2$2
.sym 59341 $abc$41255$n7$2
.sym 59342 $abc$41255$n3628
.sym 59343 $abc$41255$n2908
.sym 59344 $abc$41255$n3007
.sym 59345 $abc$41255$n3781
.sym 59346 $abc$41255$n2889_1
.sym 59347 $abc$41255$n2871_1
.sym 59348 $abc$41255$n3005_1
.sym 59349 soc.cpu.mem_do_prefetch
.sym 59416 soc.cpu.instr_retirq
.sym 59417 soc.cpu.latched_branch
.sym 59418 soc.cpu.cpu_state[2]
.sym 59419 $false
.sym 59422 soc.cpu.mem_rdata_q[29]
.sym 59423 $abc$41255$n2685
.sym 59424 $abc$41255$n2562
.sym 59425 $false
.sym 59428 $abc$41255$n2830
.sym 59429 soc.cpu.cpu_state[1]
.sym 59430 $false
.sym 59431 $false
.sym 59434 soc.cpu.instr_srl
.sym 59435 soc.cpu.instr_srli
.sym 59436 $abc$41255$n4148_1
.sym 59437 $abc$41255$n2882
.sym 59440 $abc$41255$n4148_1
.sym 59441 soc.cpu.instr_srl
.sym 59442 soc.cpu.instr_srli
.sym 59443 $false
.sym 59446 $abc$41255$n4348
.sym 59447 soc.cpu.cpu_state[4]
.sym 59448 $abc$41255$n4144
.sym 59449 soc.cpu.reg_op1[31]
.sym 59458 $abc$41255$n3007
.sym 59459 $abc$41255$n3042
.sym 59460 $abc$41255$n3005_1
.sym 59461 $false
.sym 59462 $abc$41255$n3593
.sym 59463 CLK$2$2
.sym 59464 $abc$41255$n7$2
.sym 59465 $abc$41255$n2909
.sym 59466 $abc$41255$n3774
.sym 59467 $abc$41255$n2935_1
.sym 59468 $abc$41255$n2552
.sym 59469 $abc$41255$n3484
.sym 59470 $abc$41255$n3775
.sym 59471 $abc$41255$n3485
.sym 59472 $abc$41255$n2868
.sym 59539 soc.cpu.mem_rdata_q[28]
.sym 59540 soc.cpu.mem_rdata_q[26]
.sym 59541 soc.cpu.mem_rdata_q[25]
.sym 59542 soc.cpu.mem_rdata_q[27]
.sym 59545 soc.cpu.mem_rdata_q[28]
.sym 59546 soc.cpu.mem_rdata_q[27]
.sym 59547 $abc$41255$n3380
.sym 59548 $false
.sym 59551 soc.cpu.mem_rdata_q[28]
.sym 59552 soc.cpu.mem_rdata_q[26]
.sym 59553 soc.cpu.mem_rdata_q[25]
.sym 59554 soc.cpu.mem_rdata_q[27]
.sym 59557 $abc$41255$n3380
.sym 59558 $abc$41255$n3374
.sym 59559 $false
.sym 59560 $false
.sym 59563 $abc$41255$n3385
.sym 59564 soc.cpu.mem_rdata_q[26]
.sym 59565 soc.cpu.mem_rdata_q[25]
.sym 59566 $false
.sym 59569 soc.cpu.mem_rdata_q[26]
.sym 59570 $abc$41255$n3385
.sym 59571 soc.cpu.mem_rdata_q[25]
.sym 59572 $false
.sym 59581 $abc$41255$n3380
.sym 59582 $abc$41255$n3383
.sym 59583 $false
.sym 59584 $false
.sym 59585 $abc$41255$n3581$2
.sym 59586 CLK$2$2
.sym 59587 $false
.sym 59588 $abc$41255$n4427
.sym 59591 $abc$41255$n2538
.sym 59592 $abc$41255$n2956
.sym 59593 soc.cpu.is_lbu_lhu_lw
.sym 59594 soc.cpu.mem_wordsize[0]
.sym 59680 soc.cpu.mem_rdata_q[29]
.sym 59681 soc.cpu.mem_rdata_q[31]
.sym 59682 soc.cpu.mem_rdata_q[30]
.sym 59683 $abc$41255$n3374
.sym 59686 soc.cpu.mem_rdata_q[29]
.sym 59687 soc.cpu.mem_rdata_q[31]
.sym 59688 soc.cpu.mem_rdata_q[30]
.sym 59689 $abc$41255$n3381
.sym 59698 soc.cpu.mem_rdata_q[29]
.sym 59699 soc.cpu.mem_rdata_q[31]
.sym 59700 $abc$41255$n3374
.sym 59701 soc.cpu.mem_rdata_q[30]
.sym 59711 $abc$41255$n2545
.sym 59712 $abc$41255$n3371
.sym 59713 $abc$41255$n2551
.sym 59714 $abc$41255$n2548
.sym 59715 $abc$41255$n2544
.sym 59716 $abc$41255$n3389
.sym 59717 soc.cpu.instr_sw
.sym 59718 soc.cpu.instr_srai
.sym 59785 soc.cpu.instr_or
.sym 59786 soc.cpu.instr_ori
.sym 59787 $false
.sym 59788 $false
.sym 59791 soc.cpu.instr_xor
.sym 59792 soc.cpu.instr_xori
.sym 59793 $false
.sym 59794 $false
.sym 59797 soc.cpu.instr_sll
.sym 59798 soc.cpu.instr_slli
.sym 59799 $false
.sym 59800 $false
.sym 59803 soc.cpu.instr_and
.sym 59804 soc.cpu.instr_andi
.sym 59805 $false
.sym 59806 $false
.sym 59809 soc.cpu.instr_srli
.sym 59810 soc.cpu.instr_slli
.sym 59811 soc.cpu.instr_andi
.sym 59812 soc.cpu.instr_ori
.sym 59815 soc.cpu.instr_srl
.sym 59816 soc.cpu.instr_xor
.sym 59817 soc.cpu.instr_sll
.sym 59818 soc.cpu.instr_srai
.sym 59821 $abc$41255$n3376
.sym 59822 $abc$41255$n3375
.sym 59823 soc.cpu.is_alu_reg_imm
.sym 59824 $false
.sym 59827 $abc$41255$n3376
.sym 59828 $abc$41255$n3397
.sym 59829 soc.cpu.is_alu_reg_imm
.sym 59830 $false
.sym 59831 $abc$41255$n3581$2
.sym 59832 CLK$2$2
.sym 59833 $false
.sym 59834 $abc$41255$n2546
.sym 59835 $abc$41255$n3399
.sym 59836 $abc$41255$n3372
.sym 59837 soc.cpu.instr_or
.sym 59838 soc.cpu.instr_bltu
.sym 59839 soc.cpu.instr_sra
.sym 59840 soc.cpu.instr_sub
.sym 59841 soc.cpu.instr_add
.sym 59908 $abc$41255$n3389
.sym 59909 $abc$41255$n3375
.sym 59910 $false
.sym 59911 $false
.sym 59914 $abc$41255$n3389
.sym 59915 $abc$41255$n3397
.sym 59916 $false
.sym 59917 $false
.sym 59920 $abc$41255$n3397
.sym 59921 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59922 $false
.sym 59923 $false
.sym 59926 soc.cpu.mem_rdata_q[14]
.sym 59927 soc.cpu.mem_rdata_q[12]
.sym 59928 soc.cpu.mem_rdata_q[13]
.sym 59929 soc.cpu.is_alu_reg_imm
.sym 59932 soc.cpu.mem_rdata_q[12]
.sym 59933 soc.cpu.mem_rdata_q[13]
.sym 59934 $abc$41255$n3389
.sym 59935 soc.cpu.mem_rdata_q[14]
.sym 59938 $abc$41255$n3375
.sym 59939 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 59940 $false
.sym 59941 $false
.sym 59944 soc.cpu.mem_rdata_q[12]
.sym 59945 soc.cpu.mem_rdata_q[14]
.sym 59946 soc.cpu.is_alu_reg_imm
.sym 59947 soc.cpu.mem_rdata_q[13]
.sym 59950 soc.cpu.mem_rdata_q[12]
.sym 59951 soc.cpu.mem_rdata_q[13]
.sym 59952 soc.cpu.is_alu_reg_imm
.sym 59953 soc.cpu.mem_rdata_q[14]
.sym 59954 $abc$41255$n3582
.sym 59955 CLK$2$2
.sym 59956 $abc$41255$n7$2
.sym 59963 $abc$41255$n3284
.sym 60960 $abc$41255$n4454
.sym 61045 $abc$41255$n4454
.sym 61046 $abc$41255$n4451
.sym 61047 soc.cpu.reg_op2[3]
.sym 61048 $false
.sym 61057 $abc$41255$n4453
.sym 61058 $abc$41255$n4452
.sym 61059 soc.cpu.reg_op2[2]
.sym 61060 $false
.sym 61063 $abc$41255$n4427
.sym 61064 $abc$41255$n4454
.sym 61065 soc.cpu.reg_op2[3]
.sym 61066 $false
.sym 61069 $abc$41255$n4451
.sym 61070 $abc$41255$n4464
.sym 61071 soc.cpu.reg_op2[3]
.sym 61072 $abc$41255$n4353
.sym 61075 $abc$41255$n4456
.sym 61076 $abc$41255$n4453
.sym 61077 soc.cpu.reg_op2[2]
.sym 61078 $false
.sym 61082 $abc$41255$n5750
.sym 61083 $abc$41255$n4455
.sym 61084 $abc$41255$n4392_1
.sym 61085 $abc$41255$n4426
.sym 61086 $abc$41255$n4456
.sym 61087 $abc$41255$n5749
.sym 61088 $abc$41255$n4425
.sym 61089 $abc$41255$n4505
.sym 61156 $abc$41255$n4505
.sym 61157 $abc$41255$n4427
.sym 61158 $abc$41255$n4504
.sym 61159 soc.cpu.reg_op2[3]
.sym 61162 $abc$41255$n4358_1
.sym 61163 $abc$41255$n4357
.sym 61164 soc.cpu.reg_op1[4]
.sym 61165 soc.cpu.reg_op2[4]
.sym 61168 soc.cpu.reg_op2[3]
.sym 61169 $abc$41255$n4505
.sym 61170 $abc$41255$n4427
.sym 61171 $false
.sym 61174 $abc$41255$n4358_1
.sym 61175 soc.cpu.reg_op1[3]
.sym 61176 soc.cpu.reg_op2[3]
.sym 61177 $abc$41255$n4458
.sym 61180 $abc$41255$n4450
.sym 61181 $abc$41255$n4373_1
.sym 61182 $abc$41255$n4457
.sym 61183 $abc$41255$n4459
.sym 61186 $abc$41255$n4423
.sym 61187 $abc$41255$n4420
.sym 61188 soc.cpu.reg_op2[1]
.sym 61189 $false
.sym 61192 $abc$41255$n4356
.sym 61193 $abc$41255$n4357
.sym 61194 soc.cpu.reg_op1[3]
.sym 61195 soc.cpu.reg_op2[3]
.sym 61198 $abc$41255$n4530_1
.sym 61199 $abc$41255$n4373_1
.sym 61200 $abc$41255$n4529_1
.sym 61201 $abc$41255$n4531
.sym 61202 $true
.sym 61203 CLK$2$2
.sym 61204 $false
.sym 61205 $abc$41255$n4482
.sym 61206 $abc$41255$n4422
.sym 61207 $abc$41255$n4481
.sym 61208 $abc$41255$n4480
.sym 61209 $abc$41255$n4479
.sym 61210 $abc$41255$n4543
.sym 61211 $abc$41255$n4421
.sym 61212 $abc$41255$n4542
.sym 61279 $abc$41255$n4403
.sym 61280 $abc$41255$n4414
.sym 61281 soc.cpu.reg_op2[3]
.sym 61282 $abc$41255$n4353
.sym 61285 $abc$41255$n4356
.sym 61286 $abc$41255$n3027
.sym 61287 $abc$41255$n4533
.sym 61288 $abc$41255$n4532
.sym 61291 $abc$41255$n5755
.sym 61292 $abc$41255$n5756
.sym 61293 soc.cpu.instr_sub
.sym 61294 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61297 $abc$41255$n4418
.sym 61298 $abc$41255$n4415
.sym 61299 soc.cpu.reg_op2[2]
.sym 61300 $false
.sym 61303 $abc$41255$n5782
.sym 61304 $abc$41255$n5783
.sym 61305 soc.cpu.instr_sub
.sym 61306 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61309 $abc$41255$n4421
.sym 61310 $abc$41255$n4414
.sym 61311 soc.cpu.reg_op2[3]
.sym 61312 $false
.sym 61315 $abc$41255$n4358_1
.sym 61316 $abc$41255$n4357
.sym 61317 soc.cpu.reg_op1[11]
.sym 61318 soc.cpu.reg_op2[11]
.sym 61321 soc.cpu.reg_op2[5]
.sym 61322 $false
.sym 61323 $false
.sym 61324 $false
.sym 61328 $abc$41255$n7515
.sym 61329 $abc$41255$n4391_1
.sym 61330 $abc$41255$n4520
.sym 61331 $abc$41255$n4390
.sym 61332 $abc$41255$n4518
.sym 61333 $abc$41255$n4389_1
.sym 61334 $abc$41255$n4514
.sym 61335 soc.cpu.alu_out_q[13]
.sym 61402 $abc$41255$n5785
.sym 61403 $abc$41255$n5786
.sym 61404 soc.cpu.instr_sub
.sym 61405 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61408 $abc$41255$n5788
.sym 61409 $abc$41255$n5789
.sym 61410 soc.cpu.instr_sub
.sym 61411 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61414 $abc$41255$n5791
.sym 61415 $abc$41255$n5792
.sym 61416 soc.cpu.instr_sub
.sym 61417 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61420 soc.cpu.reg_op2[11]
.sym 61421 $false
.sym 61422 $false
.sym 61423 $false
.sym 61426 $abc$41255$n4356
.sym 61427 $abc$41255$n3024
.sym 61428 $abc$41255$n4521
.sym 61429 $abc$41255$n4520
.sym 61432 $abc$41255$n4356
.sym 61433 $abc$41255$n3035
.sym 61434 $abc$41255$n4546
.sym 61435 $abc$41255$n4545
.sym 61438 $abc$41255$n5776
.sym 61439 $abc$41255$n5777
.sym 61440 soc.cpu.instr_sub
.sym 61441 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61444 $abc$41255$n4518
.sym 61445 $abc$41255$n4373_1
.sym 61446 $abc$41255$n4517
.sym 61447 $abc$41255$n4519
.sym 61448 $true
.sym 61449 CLK$2$2
.sym 61450 $false
.sym 61451 $abc$41255$n4623
.sym 61452 $abc$41255$n4536_1
.sym 61453 $abc$41255$n4428_1
.sym 61454 $abc$41255$n4353
.sym 61455 $abc$41255$n4423
.sym 61456 $abc$41255$n4583
.sym 61457 $abc$41255$n4424
.sym 61458 $abc$41255$n4478
.sym 61525 soc.cpu.reg_op2[4]
.sym 61526 $abc$41255$n4530_1
.sym 61527 $abc$41255$n4561
.sym 61528 $false
.sym 61531 soc.cpu.reg_op1[24]
.sym 61532 soc.cpu.reg_op1[23]
.sym 61533 soc.cpu.reg_op2[0]
.sym 61534 $false
.sym 61537 soc.cpu.reg_op2[19]
.sym 61538 $false
.sym 61539 $false
.sym 61540 $false
.sym 61543 $abc$41255$n5812
.sym 61544 $abc$41255$n5813
.sym 61545 soc.cpu.instr_sub
.sym 61546 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61549 $abc$41255$n4356
.sym 61550 soc.cpu.reg_op1[21]
.sym 61551 soc.cpu.reg_op2[21]
.sym 61552 $abc$41255$n4586
.sym 61555 $abc$41255$n5797
.sym 61556 $abc$41255$n5798
.sym 61557 soc.cpu.instr_sub
.sym 61558 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 61561 $abc$41255$n4358_1
.sym 61562 $abc$41255$n4357
.sym 61563 soc.cpu.reg_op1[21]
.sym 61564 soc.cpu.reg_op2[21]
.sym 61567 $abc$41255$n4583
.sym 61568 $abc$41255$n4584
.sym 61569 $abc$41255$n4585
.sym 61570 $false
.sym 61571 $true
.sym 61572 CLK$2$2
.sym 61573 $false
.sym 61574 $abc$41255$n4351
.sym 61575 $abc$41255$n4624_1
.sym 61576 $abc$41255$n4561
.sym 61577 $abc$41255$n4515
.sym 61578 $abc$41255$n4625
.sym 61579 $abc$41255$n4373_1
.sym 61580 $abc$41255$n4374
.sym 61581 soc.cpu.alu_out_q[12]
.sym 61648 soc.cpu.reg_op2[4]
.sym 61649 $abc$41255$n4518
.sym 61650 $abc$41255$n4561
.sym 61651 $false
.sym 61654 $abc$41255$n4356
.sym 61655 $abc$41255$n3016
.sym 61656 $abc$41255$n4564
.sym 61657 $abc$41255$n4563
.sym 61660 $abc$41255$n4358_1
.sym 61661 $abc$41255$n4357
.sym 61662 soc.cpu.reg_op1[16]
.sym 61663 soc.cpu.reg_op2[16]
.sym 61666 $abc$41255$n4373_1
.sym 61667 $abc$41255$n4515
.sym 61668 $abc$41255$n4510
.sym 61669 $false
.sym 61672 soc.cpu.reg_op2[4]
.sym 61673 $abc$41255$n4374
.sym 61674 $abc$41255$n4561
.sym 61675 $abc$41255$n4562
.sym 61678 $abc$41255$n4623
.sym 61679 $abc$41255$n4626_1
.sym 61680 $abc$41255$n4624_1
.sym 61681 $false
.sym 61684 $abc$41255$n4471
.sym 61685 $abc$41255$n4373_1
.sym 61686 $abc$41255$n4468
.sym 61687 $abc$41255$n4474
.sym 61690 $abc$41255$n4613_1
.sym 61691 $abc$41255$n4616
.sym 61692 $abc$41255$n4614
.sym 61693 $false
.sym 61694 $true
.sym 61695 CLK$2$2
.sym 61696 $false
.sym 61697 $abc$41255$n4537_1
.sym 61698 $abc$41255$n4441
.sym 61699 $abc$41255$n4471
.sym 61700 $abc$41255$n4369
.sym 61701 $abc$41255$n4383
.sym 61702 $abc$41255$n4382_1
.sym 61703 $abc$41255$n4385
.sym 61704 $abc$41255$n4473
.sym 61771 soc.cpu.reg_op1[23]
.sym 61772 soc.cpu.reg_op1[22]
.sym 61773 soc.cpu.reg_op2[0]
.sym 61774 $false
.sym 61777 soc.cpu.reg_op1[19]
.sym 61778 soc.cpu.reg_op1[18]
.sym 61779 soc.cpu.reg_op2[0]
.sym 61780 $false
.sym 61783 soc.cpu.reg_op1[21]
.sym 61784 soc.cpu.reg_op1[20]
.sym 61785 soc.cpu.reg_op2[0]
.sym 61786 $false
.sym 61789 $abc$41255$n4356
.sym 61790 soc.cpu.reg_op1[14]
.sym 61791 soc.cpu.reg_op2[14]
.sym 61792 $abc$41255$n4551
.sym 61795 soc.cpu.reg_op1[25]
.sym 61796 soc.cpu.reg_op1[24]
.sym 61797 soc.cpu.reg_op2[0]
.sym 61798 $false
.sym 61801 soc.cpu.reg_op2[4]
.sym 61802 $abc$41255$n4537_1
.sym 61803 $abc$41255$n4561
.sym 61804 $false
.sym 61807 $abc$41255$n4549
.sym 61808 $abc$41255$n4552
.sym 61809 $abc$41255$n4550
.sym 61810 $false
.sym 61813 $abc$41255$n4358_1
.sym 61814 $abc$41255$n4357
.sym 61815 soc.cpu.reg_op1[14]
.sym 61816 soc.cpu.reg_op2[14]
.sym 61820 $abc$41255$n4489
.sym 61821 $abc$41255$n4492
.sym 61822 $abc$41255$n4491
.sym 61823 $abc$41255$n4439
.sym 61824 $abc$41255$n4493
.sym 61825 $abc$41255$n4442
.sym 61826 $abc$41255$n4549
.sym 61827 $abc$41255$n4553
.sym 61894 soc.cpu.reg_op1[11]
.sym 61895 soc.cpu.reg_op1[10]
.sym 61896 soc.cpu.reg_op2[0]
.sym 61897 $false
.sym 61900 $abc$41255$n4438
.sym 61901 $abc$41255$n4373_1
.sym 61902 $abc$41255$n4447
.sym 61903 $abc$41255$n4445
.sym 61906 $abc$41255$n4442
.sym 61907 $abc$41255$n4439
.sym 61908 soc.cpu.reg_op2[3]
.sym 61909 $false
.sym 61912 $abc$41255$n4439
.sym 61913 $abc$41255$n4434_1
.sym 61914 soc.cpu.reg_op2[3]
.sym 61915 $abc$41255$n4353
.sym 61918 $abc$41255$n4427
.sym 61919 $abc$41255$n4442
.sym 61920 soc.cpu.reg_op2[3]
.sym 61921 $false
.sym 61924 soc.cpu.reg_op2[4]
.sym 61925 $abc$41255$n4553
.sym 61926 $abc$41255$n4561
.sym 61927 $false
.sym 61930 $abc$41255$n4373_1
.sym 61931 $abc$41255$n4553
.sym 61932 $abc$41255$n4548
.sym 61933 $false
.sym 61936 $abc$41255$n4430_1
.sym 61937 $abc$41255$n4437
.sym 61938 $false
.sym 61939 $false
.sym 61940 $true
.sym 61941 CLK$2$2
.sym 61942 $false
.sym 61944 $abc$41255$n4387
.sym 61945 $abc$41255$n4388
.sym 61946 $abc$41255$n4386
.sym 61947 $abc$41255$n4444
.sym 61948 $abc$41255$n4494
.sym 61949 $abc$41255$n4443
.sym 62017 $abc$41255$n4356
.sym 62018 soc.cpu.reg_op1[27]
.sym 62019 soc.cpu.reg_op2[27]
.sym 62020 $abc$41255$n4615
.sym 62041 $abc$41255$n4358_1
.sym 62042 $abc$41255$n4357
.sym 62043 soc.cpu.reg_op1[27]
.sym 62044 soc.cpu.reg_op2[27]
.sym 62047 soc.cpu.reg_op2[19]
.sym 62048 soc.cpu.mem_wordsize[2]
.sym 62049 soc.cpu.mem_wordsize[0]
.sym 62050 soc.cpu.reg_op2[3]
.sym 62063 $abc$41255$n3571
.sym 62064 CLK$2$2
.sym 62065 $false
.sym 62067 $abc$41255$n4131
.sym 62072 soc.cpu.mem_wdata[27]
.sym 62140 soc.cpu.reg_op1[13]
.sym 62141 $abc$41255$n3885_1
.sym 62142 soc.cpu.mem_do_prefetch
.sym 62143 soc.cpu.mem_do_rinst
.sym 62152 soc.cpu.reg_op1[4]
.sym 62153 $abc$41255$n3867
.sym 62154 soc.cpu.mem_do_prefetch
.sym 62155 soc.cpu.mem_do_rinst
.sym 62176 soc.cpu.reg_op1[12]
.sym 62177 $abc$41255$n3883_1
.sym 62178 soc.cpu.mem_do_prefetch
.sym 62179 soc.cpu.mem_do_rinst
.sym 62182 soc.cpu.reg_op1[11]
.sym 62183 $abc$41255$n3881
.sym 62184 soc.cpu.mem_do_prefetch
.sym 62185 soc.cpu.mem_do_rinst
.sym 62186 $abc$41255$n3574
.sym 62187 CLK$2$2
.sym 62188 $false
.sym 62190 $abc$41255$n2853
.sym 62193 $abc$41255$n4703
.sym 62194 soc.cpu.irq_mask[6]
.sym 62263 $abc$41255$n2882
.sym 62264 soc.cpu.cpu_state[4]
.sym 62265 $false
.sym 62266 $false
.sym 62269 soc.cpu.reg_out[4]
.sym 62270 soc.cpu.alu_out_q[4]
.sym 62271 soc.cpu.latched_stalu
.sym 62272 $false
.sym 62275 $abc$41255$n4355
.sym 62276 $abc$41255$n4357
.sym 62277 $abc$41255$n4358_1
.sym 62278 $false
.sym 62281 soc.cpu.reg_next_pc[4]
.sym 62282 soc.cpu.reg_out[4]
.sym 62283 $abc$41255$n3502
.sym 62284 $false
.sym 62287 soc.cpu.is_compare
.sym 62288 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 62289 $abc$41255$n4356
.sym 62290 $false
.sym 62305 $abc$41255$n4699
.sym 62306 $abc$41255$n4647_1
.sym 62307 $abc$41255$n4703
.sym 62308 $false
.sym 62309 $true
.sym 62310 CLK$2$2
.sym 62311 $abc$41255$n7$2
.sym 62312 $abc$41255$n4757_1
.sym 62313 $abc$41255$n4751_1
.sym 62314 $abc$41255$n4715
.sym 62315 $abc$41255$n2835
.sym 62316 $abc$41255$n4706
.sym 62317 $abc$41255$n4760_1
.sym 62318 $abc$41255$n4697_1
.sym 62319 soc.cpu.irq_pending[12]
.sym 62386 soc.cpu.reg_out[14]
.sym 62387 soc.cpu.alu_out_q[14]
.sym 62388 soc.cpu.latched_stalu
.sym 62389 $false
.sym 62392 $abc$41255$n4659_1
.sym 62393 soc.cpu.cpuregs_rs1[5]
.sym 62394 $false
.sym 62395 $false
.sym 62398 $abc$41255$n8097
.sym 62399 soc.cpu.cpu_state[3]
.sym 62400 $abc$41255$n4691
.sym 62401 $abc$41255$n4695
.sym 62404 soc.cpu.reg_out[11]
.sym 62405 soc.cpu.alu_out_q[11]
.sym 62406 soc.cpu.latched_stalu
.sym 62407 $false
.sym 62416 soc.cpu.reg_next_pc[11]
.sym 62417 soc.cpu.reg_out[11]
.sym 62418 $abc$41255$n3502
.sym 62419 $false
.sym 62422 soc.cpu.cpu_state[4]
.sym 62423 soc.cpu.reg_op1[5]
.sym 62424 soc.cpu.cpu_state[1]
.sym 62425 soc.cpu.irq_pending[5]
.sym 62428 $abc$41255$n4696
.sym 62429 $abc$41255$n4697_1
.sym 62430 soc.cpu.cpu_state[2]
.sym 62431 $abc$41255$n4690
.sym 62432 $true
.sym 62433 CLK$2$2
.sym 62434 $abc$41255$n7$2
.sym 62435 $abc$41255$n4774_1
.sym 62436 $abc$41255$n4750_1
.sym 62437 $abc$41255$n4753
.sym 62438 $abc$41255$n4771_1
.sym 62439 $abc$41255$n3549
.sym 62440 soc.cpu.reg_out[13]
.sym 62441 soc.cpu.reg_out[15]
.sym 62442 soc.cpu.reg_out[12]
.sym 62509 soc.cpu.cpu_state[4]
.sym 62510 soc.cpu.reg_op1[21]
.sym 62511 soc.cpu.cpu_state[1]
.sym 62512 soc.cpu.irq_pending[21]
.sym 62515 soc.cpu.reg_out[13]
.sym 62516 soc.cpu.alu_out_q[13]
.sym 62517 soc.cpu.latched_stalu
.sym 62518 $false
.sym 62521 soc.cpu.reg_next_pc[12]
.sym 62522 soc.cpu.reg_out[12]
.sym 62523 $abc$41255$n3502
.sym 62524 $false
.sym 62527 soc.cpu.reg_out[8]
.sym 62528 soc.cpu.alu_out_q[8]
.sym 62529 soc.cpu.latched_stalu
.sym 62530 $false
.sym 62533 soc.cpu.reg_next_pc[13]
.sym 62534 soc.cpu.reg_out[13]
.sym 62535 $abc$41255$n3502
.sym 62536 $false
.sym 62539 $abc$41255$n8113
.sym 62540 soc.cpu.cpu_state[3]
.sym 62541 $abc$41255$n4811
.sym 62542 $abc$41255$n4813
.sym 62545 soc.cpu.reg_out[9]
.sym 62546 soc.cpu.alu_out_q[9]
.sym 62547 soc.cpu.latched_stalu
.sym 62548 $false
.sym 62551 soc.cpu.irq_pending[21]
.sym 62552 soc.cpu.irq_mask[21]
.sym 62553 $false
.sym 62554 $false
.sym 62555 $abc$41255$n3630
.sym 62556 CLK$2$2
.sym 62557 $abc$41255$n7$2
.sym 62558 $abc$41255$n4817
.sym 62559 $abc$41255$n4668_1
.sym 62560 $abc$41255$n4798
.sym 62561 $abc$41255$n4818
.sym 62562 $abc$41255$n4801
.sym 62563 $abc$41255$n4057_1
.sym 62564 soc.cpu.irq_mask[22]
.sym 62565 soc.cpu.irq_mask[26]
.sym 62632 soc.cpu.irq_pending[20]
.sym 62633 soc.cpu.irq_pending[21]
.sym 62634 soc.cpu.irq_pending[22]
.sym 62635 soc.cpu.irq_pending[23]
.sym 62638 soc.cpu.irq_mask[20]
.sym 62639 soc.cpu.irq_pending[20]
.sym 62640 $false
.sym 62641 $false
.sym 62644 soc.cpu.reg_out[2]
.sym 62645 soc.cpu.alu_out_q[2]
.sym 62646 soc.cpu.latched_stalu
.sym 62647 $false
.sym 62650 soc.cpu.reg_op1[22]
.sym 62651 soc.cpu.cpu_state[4]
.sym 62652 $abc$41255$n4817
.sym 62653 $abc$41255$n4819
.sym 62656 soc.cpu.reg_op1[26]
.sym 62657 soc.cpu.cpu_state[4]
.sym 62658 $abc$41255$n4841
.sym 62659 $abc$41255$n4843
.sym 62662 soc.cpu.cpu_state[3]
.sym 62663 $abc$41255$n8114
.sym 62664 soc.cpu.cpu_state[1]
.sym 62665 soc.cpu.irq_pending[22]
.sym 62668 soc.cpu.irq_mask[21]
.sym 62669 soc.cpu.irq_pending[21]
.sym 62670 $false
.sym 62671 $false
.sym 62674 soc.cpu.irq_pending[20]
.sym 62675 soc.cpu.irq_mask[20]
.sym 62676 $false
.sym 62677 $false
.sym 62678 $abc$41255$n3630
.sym 62679 CLK$2$2
.sym 62680 $abc$41255$n7$2
.sym 62681 $abc$41255$n2857_1
.sym 62682 $abc$41255$n4834
.sym 62683 $abc$41255$n4036
.sym 62684 $abc$41255$n2834
.sym 62685 $abc$41255$n4837
.sym 62686 $abc$41255$n4045
.sym 62687 $abc$41255$n2861
.sym 62688 soc.cpu.irq_pending[15]
.sym 62755 soc.cpu.cpu_state[3]
.sym 62756 $abc$41255$n8118
.sym 62757 soc.cpu.cpu_state[1]
.sym 62758 soc.cpu.irq_pending[26]
.sym 62761 $abc$41255$n2723
.sym 62762 $abc$41255$n4779_1
.sym 62763 $abc$41255$n4776_1
.sym 62764 $abc$41255$n4647_1
.sym 62767 soc.cpu.reg_op1[29]
.sym 62768 soc.cpu.cpu_state[4]
.sym 62769 $abc$41255$n4859
.sym 62770 $abc$41255$n4861
.sym 62773 $abc$41255$n3505
.sym 62774 $abc$41255$n3368
.sym 62775 $abc$41255$n2861
.sym 62776 soc.cpu.irq_state[1]
.sym 62779 soc.cpu.cpu_state[3]
.sym 62780 $abc$41255$n8121
.sym 62781 soc.cpu.cpu_state[1]
.sym 62782 soc.cpu.irq_pending[29]
.sym 62791 soc.cpu.reg_op1[27]
.sym 62792 soc.cpu.cpu_state[4]
.sym 62793 soc.cpu.cpu_state[3]
.sym 62794 $abc$41255$n8119
.sym 62797 $abc$41255$n4839
.sym 62798 $abc$41255$n4840
.sym 62799 $false
.sym 62800 $false
.sym 62801 $true
.sym 62802 CLK$2$2
.sym 62803 $abc$41255$n7$2
.sym 62804 $abc$41255$n4870_1
.sym 62805 $abc$41255$n4864
.sym 62806 $abc$41255$n2848
.sym 62807 $abc$41255$n4867_1
.sym 62808 $abc$41255$n3491
.sym 62809 $abc$41255$n4873_1
.sym 62810 soc.cpu.irq_pending[26]
.sym 62811 soc.cpu.irq_pending[28]
.sym 62878 $abc$41255$n2853
.sym 62879 $abc$41255$n2854
.sym 62880 $abc$41255$n2855
.sym 62881 $abc$41255$n2856
.sym 62884 soc.cpu.reg_out[29]
.sym 62885 soc.cpu.alu_out_q[29]
.sym 62886 soc.cpu.latched_stalu
.sym 62887 $abc$41255$n3368
.sym 62890 soc.cpu.irq_mask[29]
.sym 62891 soc.cpu.irq_state[1]
.sym 62892 soc.cpu.irq_pending[29]
.sym 62893 $abc$41255$n4100
.sym 62896 $abc$41255$n4659_1
.sym 62897 soc.cpu.cpuregs_rs1[28]
.sym 62898 $abc$41255$n4854
.sym 62899 soc.cpu.cpu_state[2]
.sym 62902 soc.cpu.instr_maskirq
.sym 62903 soc.cpu.irq_mask[28]
.sym 62904 soc.cpu.instr_timer
.sym 62905 soc.cpu.timer[28]
.sym 62908 soc.cpu.cpu_state[4]
.sym 62909 soc.cpu.reg_op1[28]
.sym 62910 soc.cpu.cpu_state[1]
.sym 62911 soc.cpu.irq_pending[28]
.sym 62914 soc.cpu.irq_mask[28]
.sym 62915 soc.cpu.irq_pending[28]
.sym 62916 $false
.sym 62917 $false
.sym 62920 $abc$41255$n4857
.sym 62921 $abc$41255$n4858
.sym 62922 $false
.sym 62923 $false
.sym 62924 $true
.sym 62925 CLK$2$2
.sym 62926 $abc$41255$n7$2
.sym 62927 $abc$41255$n2832
.sym 62928 $abc$41255$n2836_1
.sym 62929 $abc$41255$n2839
.sym 62930 $abc$41255$n2833
.sym 62931 $abc$41255$n3630
.sym 62932 soc.cpu.irq_pending[22]
.sym 62933 soc.cpu.irq_pending[24]
.sym 62934 soc.cpu.irq_pending[27]
.sym 63007 soc.cpu.irq_mask[5]
.sym 63008 soc.cpu.irq_state[1]
.sym 63009 soc.cpu.irq_pending[5]
.sym 63010 $false
.sym 63013 $abc$41255$n2863
.sym 63014 $abc$41255$n2864_1
.sym 63015 $abc$41255$n2865
.sym 63016 $abc$41255$n2866
.sym 63019 $abc$41255$n2685
.sym 63020 $abc$41255$n4779_1
.sym 63021 $abc$41255$n4776_1
.sym 63022 $abc$41255$n4647_1
.sym 63025 soc.cpu.irq_mask[22]
.sym 63026 soc.cpu.irq_state[1]
.sym 63027 soc.cpu.irq_pending[22]
.sym 63028 $false
.sym 63031 soc.cpu.irq_mask[27]
.sym 63032 soc.cpu.irq_state[1]
.sym 63033 soc.cpu.irq_pending[27]
.sym 63034 $false
.sym 63037 soc.cpu.irq_pending[27]
.sym 63038 soc.cpu.cpu_state[1]
.sym 63039 $abc$41255$n4847
.sym 63040 $abc$41255$n4849
.sym 63043 soc.cpu.irq_mask[24]
.sym 63044 soc.cpu.irq_state[1]
.sym 63045 soc.cpu.irq_pending[24]
.sym 63046 $false
.sym 63050 $abc$41255$n4797
.sym 63052 $abc$41255$n4649_1
.sym 63053 $abc$41255$n4648
.sym 63054 $abc$41255$n4869_1
.sym 63055 soc.cpu.reg_out[0]
.sym 63056 soc.cpu.reg_out[31]
.sym 63057 soc.cpu.reg_out[19]
.sym 63124 $abc$41255$n2778
.sym 63125 $abc$41255$n4779_1
.sym 63126 $false
.sym 63127 $false
.sym 63130 soc.cpu.reg_out[0]
.sym 63131 soc.cpu.alu_out_q[0]
.sym 63132 soc.cpu.latched_stalu
.sym 63133 $abc$41255$n3368
.sym 63136 soc.cpu.cpu_state[3]
.sym 63137 $abc$41255$n8092
.sym 63138 soc.cpu.reg_op1[0]
.sym 63139 soc.cpu.cpu_state[4]
.sym 63142 soc.cpu.reg_out[27]
.sym 63143 soc.cpu.alu_out_q[27]
.sym 63144 soc.cpu.latched_stalu
.sym 63145 $false
.sym 63148 $abc$41255$n2553
.sym 63149 soc.cpu.instr_retirq
.sym 63150 $false
.sym 63151 $false
.sym 63154 $abc$41255$n2741
.sym 63155 $abc$41255$n4779_1
.sym 63156 $false
.sym 63157 $false
.sym 63160 $abc$41255$n4845_1
.sym 63161 $abc$41255$n4776_1
.sym 63162 $abc$41255$n4647_1
.sym 63163 $abc$41255$n4846
.sym 63166 $abc$41255$n4785_1
.sym 63167 $abc$41255$n4776_1
.sym 63168 $abc$41255$n4647_1
.sym 63169 $abc$41255$n4786_1
.sym 63170 $true
.sym 63171 CLK$2$2
.sym 63172 $abc$41255$n7$2
.sym 63174 $abc$41255$n3643
.sym 63175 $abc$41255$n4647_1
.sym 63177 $abc$41255$n3155
.sym 63178 $abc$41255$n3812
.sym 63179 $abc$41255$n2831
.sym 63180 soc.cpu.irq_delay
.sym 63247 $abc$41255$n3486
.sym 63248 soc.cpu.decoder_trigger
.sym 63249 $abc$41255$n2868
.sym 63250 $abc$41255$n2830
.sym 63253 soc.cpu.instr_timer
.sym 63254 soc.cpu.instr_maskirq
.sym 63255 soc.cpu.instr_retirq
.sym 63256 $false
.sym 63259 $abc$41255$n3589$2
.sym 63260 soc.cpu.cpu_state[2]
.sym 63261 $false
.sym 63262 $false
.sym 63265 $abc$41255$n2831
.sym 63266 $abc$41255$n5880
.sym 63267 $false
.sym 63268 $false
.sym 63271 soc.cpu.instr_retirq
.sym 63272 soc.cpu.cpu_state[2]
.sym 63273 $false
.sym 63274 $false
.sym 63277 soc.cpu.irq_state[0]
.sym 63278 $abc$41255$n2974
.sym 63279 soc.cpu.irq_active
.sym 63280 soc.cpu.cpu_state[1]
.sym 63293 $abc$41255$n3636
.sym 63294 CLK$2$2
.sym 63295 $abc$41255$n7$2
.sym 63296 $abc$41255$n4144
.sym 63297 $abc$41255$n2910_1
.sym 63298 $abc$41255$n2537
.sym 63299 $abc$41255$n2893
.sym 63300 soc.cpu.cpu_state[4]
.sym 63301 soc.cpu.cpu_state[0]
.sym 63302 soc.cpu.irq_pending[2]
.sym 63303 soc.cpu.cpu_state[2]
.sym 63370 $abc$41255$n2868
.sym 63371 $abc$41255$n2830
.sym 63372 $false
.sym 63373 $false
.sym 63376 soc.cpu.mem_rdata_q[21]
.sym 63377 $abc$41255$n3281
.sym 63378 $abc$41255$n2562
.sym 63379 $false
.sym 63382 $abc$41255$n2868
.sym 63383 soc.cpu.decoder_trigger
.sym 63384 $abc$41255$n5880
.sym 63385 soc.cpu.cpu_state[1]
.sym 63388 $abc$41255$n2882
.sym 63389 soc.cpu.cpu_state[4]
.sym 63390 $false
.sym 63391 $false
.sym 63394 $abc$41255$n2830
.sym 63395 soc.cpu.cpu_state[1]
.sym 63396 $false
.sym 63397 $false
.sym 63400 $abc$41255$n2911
.sym 63401 soc.cpu.decoder_trigger
.sym 63402 soc.cpu.instr_jal
.sym 63403 $false
.sym 63406 soc.cpu.mem_rdata_latched[21]
.sym 63407 $false
.sym 63408 $false
.sym 63409 $false
.sym 63412 $abc$41255$n3008_1
.sym 63413 soc.cpu.is_compare
.sym 63414 $abc$41255$n4351
.sym 63415 $false
.sym 63416 $true
.sym 63417 CLK$2$2
.sym 63418 $false
.sym 63419 $abc$41255$n2929
.sym 63420 $abc$41255$n3794
.sym 63421 $abc$41255$n3498
.sym 63422 $abc$41255$n3608
.sym 63423 $abc$41255$n2892
.sym 63424 $abc$41255$n3603
.sym 63425 $abc$41255$n3499
.sym 63426 soc.cpu.decoder_trigger
.sym 63493 $abc$41255$n2929
.sym 63494 $abc$41255$n3597
.sym 63495 $false
.sym 63496 $false
.sym 63499 $abc$41255$n2909
.sym 63500 $abc$41255$n2830
.sym 63501 soc.cpu.cpu_state[1]
.sym 63502 $abc$41255$n2871_1
.sym 63505 $abc$41255$n3008_1
.sym 63506 $abc$41255$n2889_1
.sym 63507 $false
.sym 63508 $false
.sym 63511 soc.cpu.mem_do_rinst
.sym 63512 soc.cpu.mem_do_prefetch
.sym 63513 $abc$41255$n2882
.sym 63514 soc.cpu.cpu_state[4]
.sym 63517 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 63518 soc.cpu.cpu_state[3]
.sym 63519 $false
.sym 63520 $false
.sym 63523 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 63524 soc.cpu.cpu_state[3]
.sym 63525 $false
.sym 63526 $false
.sym 63529 $abc$41255$n2871_1
.sym 63530 soc.cpu.instr_jalr
.sym 63531 $abc$41255$n3006
.sym 63532 soc.cpu.cpu_state[1]
.sym 63535 soc.cpu.instr_jalr
.sym 63536 soc.cpu.instr_retirq
.sym 63537 $false
.sym 63538 $false
.sym 63539 $abc$41255$n3628
.sym 63540 CLK$2$2
.sym 63541 $abc$41255$n3597
.sym 63542 $abc$41255$n3776
.sym 63543 $abc$41255$n2938
.sym 63544 $abc$41255$n3780
.sym 63545 $abc$41255$n5163
.sym 63546 $abc$41255$n5164
.sym 63547 $abc$41255$n2946
.sym 63548 $abc$41255$n2934
.sym 63549 soc.cpu.mem_do_rinst
.sym 63616 soc.cpu.instr_jal
.sym 63617 soc.cpu.decoder_trigger
.sym 63618 $abc$41255$n2868
.sym 63619 $false
.sym 63622 $abc$41255$n2909
.sym 63623 $abc$41255$n3485
.sym 63624 $abc$41255$n3775
.sym 63625 soc.cpu.cpu_state[1]
.sym 63628 $abc$41255$n2538
.sym 63629 soc.cpu.is_slli_srli_srai
.sym 63630 $abc$41255$n2552
.sym 63631 $false
.sym 63634 soc.cpu.instr_setq
.sym 63635 soc.cpu.instr_getq
.sym 63636 $abc$41255$n2553
.sym 63637 $false
.sym 63640 soc.cpu.decoder_trigger
.sym 63641 $abc$41255$n2868
.sym 63642 $abc$41255$n3485
.sym 63643 $false
.sym 63646 soc.cpu.do_waitirq
.sym 63647 soc.cpu.decoder_trigger
.sym 63648 soc.cpu.irq_state[0]
.sym 63649 $false
.sym 63652 $abc$41255$n3486
.sym 63653 $abc$41255$n2868
.sym 63654 $abc$41255$n2830
.sym 63655 $false
.sym 63658 soc.cpu.do_waitirq
.sym 63659 soc.cpu.decoder_trigger
.sym 63660 soc.cpu.instr_waitirq
.sym 63661 $false
.sym 63665 $abc$41255$n5718
.sym 63666 $abc$41255$n3599
.sym 63667 $abc$41255$n2505
.sym 63668 $abc$41255$n2936
.sym 63669 $abc$41255$n1
.sym 63670 $abc$41255$n2821
.sym 63672 soc.cpu.mem_do_wdata
.sym 63739 soc.cpu.instr_srai
.sym 63740 soc.cpu.instr_sra
.sym 63741 soc.cpu.reg_op1[31]
.sym 63742 $false
.sym 63757 $abc$41255$n2539
.sym 63758 $abc$41255$n2544
.sym 63759 $abc$41255$n2552
.sym 63760 $false
.sym 63763 $abc$41255$n2822_1
.sym 63764 resetn
.sym 63765 $abc$41255$n2542
.sym 63766 soc.cpu.cpu_state[5]
.sym 63769 $abc$41255$n1050
.sym 63770 $false
.sym 63771 $false
.sym 63772 $false
.sym 63775 soc.cpu.mem_wordsize[0]
.sym 63776 $abc$41255$n2813
.sym 63777 $abc$41255$n2956
.sym 63778 $abc$41255$n2957
.sym 63785 $true
.sym 63786 CLK$2$2
.sym 63787 $false
.sym 63788 $abc$41255$n2542
.sym 63789 $abc$41255$n2540
.sym 63790 soc.cpu.is_sll_srl_sra
.sym 63791 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 63792 soc.cpu.instr_sh
.sym 63793 soc.cpu.is_slli_srli_srai
.sym 63794 soc.cpu.instr_sb
.sym 63795 soc.cpu.instr_lh
.sym 63862 $abc$41255$n1050
.sym 63863 soc.cpu.instr_jal
.sym 63864 $abc$41255$n2507
.sym 63865 $abc$41255$n2546
.sym 63868 soc.cpu.mem_rdata_q[13]
.sym 63869 soc.cpu.mem_rdata_q[12]
.sym 63870 $abc$41255$n3376
.sym 63871 $abc$41255$n3372
.sym 63874 soc.cpu.instr_waitirq
.sym 63875 soc.cpu.instr_and
.sym 63876 soc.cpu.instr_or
.sym 63877 soc.cpu.instr_sra
.sym 63880 soc.cpu.instr_xori
.sym 63881 soc.cpu.instr_sw
.sym 63882 soc.cpu.instr_bltu
.sym 63883 $abc$41255$n2549
.sym 63886 $abc$41255$n2545
.sym 63887 $abc$41255$n2548
.sym 63888 $abc$41255$n2550
.sym 63889 $abc$41255$n2551
.sym 63892 $abc$41255$n3376
.sym 63893 soc.cpu.is_alu_reg_reg
.sym 63894 $false
.sym 63895 $false
.sym 63898 soc.cpu.mem_rdata_q[14]
.sym 63899 soc.cpu.mem_rdata_q[12]
.sym 63900 soc.cpu.is_sb_sh_sw
.sym 63901 soc.cpu.mem_rdata_q[13]
.sym 63904 $abc$41255$n3372
.sym 63905 soc.cpu.is_alu_reg_imm
.sym 63906 $false
.sym 63907 $false
.sym 63908 $abc$41255$n3581$2
.sym 63909 CLK$2$2
.sym 63910 $false
.sym 63911 $abc$41255$n2507
.sym 63913 $abc$41255$n1066
.sym 63915 $abc$41255$n3375
.sym 63916 $abc$41255$n3397
.sym 63918 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 63985 soc.cpu.instr_jalr
.sym 63986 soc.cpu.instr_add
.sym 63987 soc.cpu.instr_sub
.sym 63988 $false
.sym 63991 soc.cpu.mem_rdata_q[14]
.sym 63992 soc.cpu.mem_rdata_q[12]
.sym 63993 soc.cpu.mem_rdata_q[13]
.sym 63994 soc.cpu.is_alu_reg_reg
.sym 63997 $abc$41255$n3373
.sym 63998 $abc$41255$n3375
.sym 63999 $false
.sym 64000 $false
.sym 64003 soc.cpu.mem_rdata_q[12]
.sym 64004 soc.cpu.mem_rdata_q[14]
.sym 64005 $abc$41255$n3389
.sym 64006 soc.cpu.mem_rdata_q[13]
.sym 64009 soc.cpu.mem_rdata_q[12]
.sym 64010 soc.cpu.mem_rdata_q[14]
.sym 64011 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 64012 soc.cpu.mem_rdata_q[13]
.sym 64015 $abc$41255$n3372
.sym 64016 soc.cpu.is_alu_reg_reg
.sym 64017 $false
.sym 64018 $false
.sym 64021 $abc$41255$n3373
.sym 64022 $abc$41255$n3399
.sym 64023 $false
.sym 64024 $false
.sym 64027 soc.cpu.mem_rdata_q[14]
.sym 64028 soc.cpu.mem_rdata_q[12]
.sym 64029 soc.cpu.mem_rdata_q[13]
.sym 64030 $abc$41255$n3389
.sym 64031 $abc$41255$n3582
.sym 64032 CLK$2$2
.sym 64033 $abc$41255$n7$2
.sym 64036 $abc$41255$n3283
.sym 64144 $abc$41255$n6772
.sym 64145 $abc$41255$n2595
.sym 64146 $abc$41255$n3286
.sym 64147 $abc$41255$n3285
.sym 64408 $abc$41255$n3287
.sym 64599 $abc$41255$n4
.sym 64756 $abc$41255$n3
.sym 65115 $abc$41255$n4456
.sym 65116 $abc$41255$n4455
.sym 65117 soc.cpu.reg_op2[2]
.sym 65118 $false
.sym 65162 $abc$41255$n7506
.sym 65232 $false
.sym 65233 soc.cpu.reg_op1[0]
.sym 65234 $abc$41255$n7506
.sym 65235 $true$2
.sym 65238 soc.cpu.reg_op2[1]
.sym 65239 $abc$41255$n4426
.sym 65240 $abc$41255$n4427
.sym 65241 $false
.sym 65244 $abc$41255$n5749
.sym 65245 $abc$41255$n5750
.sym 65246 soc.cpu.instr_sub
.sym 65247 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65250 soc.cpu.reg_op2[0]
.sym 65251 soc.cpu.reg_op1[31]
.sym 65252 $false
.sym 65253 $false
.sym 65256 $abc$41255$n4428_1
.sym 65257 $abc$41255$n4424
.sym 65258 soc.cpu.reg_op2[1]
.sym 65259 $false
.sym 65262 $false
.sym 65263 soc.cpu.reg_op2[0]
.sym 65264 soc.cpu.reg_op1[0]
.sym 65265 $false
.sym 65268 $abc$41255$n4427
.sym 65269 $abc$41255$n4426
.sym 65270 $abc$41255$n4428_1
.sym 65271 soc.cpu.reg_op2[1]
.sym 65274 soc.cpu.reg_op2[1]
.sym 65275 soc.cpu.reg_op2[2]
.sym 65276 $abc$41255$n4426
.sym 65277 $false
.sym 65355 $abc$41255$n4484
.sym 65356 $abc$41255$n4483
.sym 65357 soc.cpu.reg_op2[3]
.sym 65358 $false
.sym 65361 $abc$41255$n4424
.sym 65362 $abc$41255$n4423
.sym 65363 soc.cpu.reg_op2[1]
.sym 65364 $false
.sym 65367 $abc$41255$n4427
.sym 65368 $abc$41255$n4425
.sym 65369 soc.cpu.reg_op2[2]
.sym 65370 $false
.sym 65373 $abc$41255$n4422
.sym 65374 $abc$41255$n4418
.sym 65375 soc.cpu.reg_op2[2]
.sym 65376 $false
.sym 65379 $abc$41255$n4481
.sym 65380 $abc$41255$n4480
.sym 65381 soc.cpu.reg_op2[3]
.sym 65382 $false
.sym 65385 $abc$41255$n4427
.sym 65386 $abc$41255$n4481
.sym 65387 soc.cpu.reg_op2[3]
.sym 65388 $false
.sym 65391 $abc$41255$n4425
.sym 65392 $abc$41255$n4422
.sym 65393 soc.cpu.reg_op2[2]
.sym 65394 $false
.sym 65397 $abc$41255$n4484
.sym 65398 $abc$41255$n4480
.sym 65399 soc.cpu.reg_op2[3]
.sym 65400 $abc$41255$n4353
.sym 65407 $abc$41255$n4429
.sym 65409 $abc$41255$n4513
.sym 65411 soc.cpu.mem_wdata[3]
.sym 65478 soc.cpu.reg_op2[8]
.sym 65479 $false
.sym 65480 $false
.sym 65481 $false
.sym 65484 $abc$41255$n4358_1
.sym 65485 $abc$41255$n4356
.sym 65486 soc.cpu.reg_op1[0]
.sym 65487 soc.cpu.reg_op2[0]
.sym 65490 $abc$41255$n4358_1
.sym 65491 $abc$41255$n4357
.sym 65492 soc.cpu.reg_op1[9]
.sym 65493 soc.cpu.reg_op2[9]
.sym 65496 soc.cpu.reg_op2[0]
.sym 65497 soc.cpu.reg_op1[0]
.sym 65498 $abc$41255$n4357
.sym 65499 $false
.sym 65502 $abc$41255$n4427
.sym 65503 $abc$41255$n4421
.sym 65504 soc.cpu.reg_op2[3]
.sym 65505 $false
.sym 65508 $abc$41255$n4390
.sym 65509 $abc$41255$n4392_1
.sym 65510 $abc$41255$n4391_1
.sym 65511 $false
.sym 65514 $abc$41255$n5773
.sym 65515 $abc$41255$n5774
.sym 65516 soc.cpu.instr_sub
.sym 65517 soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub
.sym 65520 $abc$41255$n4543
.sym 65521 $abc$41255$n4373_1
.sym 65522 $abc$41255$n4542
.sym 65523 $abc$41255$n4544
.sym 65524 $true
.sym 65525 CLK$2$2
.sym 65526 $false
.sym 65528 $abc$41255$n4538_1
.sym 65529 $abc$41255$n4446
.sym 65530 $abc$41255$n4510
.sym 65531 $abc$41255$n4512
.sym 65532 $abc$41255$n4445
.sym 65534 $abc$41255$n4539
.sym 65601 soc.cpu.reg_op2[4]
.sym 65602 $abc$41255$n4543
.sym 65603 $abc$41255$n4561
.sym 65604 $false
.sym 65607 $abc$41255$n4537_1
.sym 65608 $abc$41255$n4373_1
.sym 65609 $abc$41255$n4540
.sym 65610 $abc$41255$n4538_1
.sym 65613 soc.cpu.reg_op1[30]
.sym 65614 soc.cpu.reg_op1[29]
.sym 65615 soc.cpu.reg_op2[0]
.sym 65616 $false
.sym 65619 soc.cpu.reg_op2[4]
.sym 65620 $abc$41255$n4354
.sym 65621 $false
.sym 65622 $false
.sym 65625 soc.cpu.reg_op1[26]
.sym 65626 soc.cpu.reg_op1[25]
.sym 65627 soc.cpu.reg_op2[0]
.sym 65628 $false
.sym 65631 soc.cpu.reg_op2[4]
.sym 65632 $abc$41255$n4479
.sym 65633 $abc$41255$n4561
.sym 65634 $false
.sym 65637 soc.cpu.reg_op1[28]
.sym 65638 soc.cpu.reg_op1[27]
.sym 65639 soc.cpu.reg_op2[0]
.sym 65640 $false
.sym 65643 $abc$41255$n4482
.sym 65644 $abc$41255$n4479
.sym 65645 soc.cpu.reg_op2[4]
.sym 65646 $abc$41255$n4354
.sym 65650 $abc$41255$n4511
.sym 65651 $abc$41255$n4352
.sym 65652 $abc$41255$n4375_1
.sym 65653 $abc$41255$n4470
.sym 65654 $abc$41255$n4535
.sym 65655 $abc$41255$n4469
.sym 65656 $abc$41255$n4468
.sym 65657 $abc$41255$n4359_1
.sym 65724 $abc$41255$n4374
.sym 65725 $abc$41255$n4373_1
.sym 65726 $abc$41255$n4352
.sym 65727 $abc$41255$n4389_1
.sym 65730 $abc$41255$n4356
.sym 65731 soc.cpu.reg_op1[29]
.sym 65732 soc.cpu.reg_op2[29]
.sym 65733 $abc$41255$n4625
.sym 65736 soc.cpu.reg_op2[4]
.sym 65737 $abc$41255$n4427
.sym 65738 $abc$41255$n4354
.sym 65739 $false
.sym 65742 $abc$41255$n4427
.sym 65743 $abc$41255$n4382_1
.sym 65744 soc.cpu.reg_op2[3]
.sym 65745 $false
.sym 65748 $abc$41255$n4358_1
.sym 65749 $abc$41255$n4357
.sym 65750 soc.cpu.reg_op1[29]
.sym 65751 soc.cpu.reg_op2[29]
.sym 65754 $abc$41255$n4354
.sym 65755 soc.cpu.reg_op2[4]
.sym 65756 $false
.sym 65757 $false
.sym 65760 $abc$41255$n4382_1
.sym 65761 $abc$41255$n4375_1
.sym 65762 soc.cpu.reg_op2[3]
.sym 65763 $false
.sym 65766 $abc$41255$n4535
.sym 65767 $abc$41255$n4536_1
.sym 65768 $false
.sym 65769 $false
.sym 65770 $true
.sym 65771 CLK$2$2
.sym 65772 $false
.sym 65773 $abc$41255$n4361_1
.sym 65774 $abc$41255$n4433_1
.sym 65775 $abc$41255$n4376_1
.sym 65776 $abc$41255$n4379_1
.sym 65777 $abc$41255$n4371
.sym 65778 $abc$41255$n4360
.sym 65779 $abc$41255$n4472
.sym 65780 $abc$41255$n4440
.sym 65847 $abc$41255$n4427
.sym 65848 $abc$41255$n4473
.sym 65849 soc.cpu.reg_op2[3]
.sym 65850 $false
.sym 65853 $abc$41255$n4384
.sym 65854 $abc$41255$n4381_1
.sym 65855 soc.cpu.reg_op2[1]
.sym 65856 $false
.sym 65859 $abc$41255$n4473
.sym 65860 $abc$41255$n4472
.sym 65861 soc.cpu.reg_op2[3]
.sym 65862 $false
.sym 65865 soc.cpu.reg_op1[7]
.sym 65866 soc.cpu.reg_op1[6]
.sym 65867 soc.cpu.reg_op2[0]
.sym 65868 $false
.sym 65871 $abc$41255$n4385
.sym 65872 $abc$41255$n4384
.sym 65873 soc.cpu.reg_op2[1]
.sym 65874 $false
.sym 65877 $abc$41255$n4386
.sym 65878 $abc$41255$n4383
.sym 65879 soc.cpu.reg_op2[2]
.sym 65880 $false
.sym 65883 soc.cpu.reg_op1[27]
.sym 65884 soc.cpu.reg_op1[26]
.sym 65885 soc.cpu.reg_op2[0]
.sym 65886 $false
.sym 65889 $abc$41255$n4427
.sym 65890 $abc$41255$n4386
.sym 65891 soc.cpu.reg_op2[2]
.sym 65892 $false
.sym 65896 $abc$41255$n4435_1
.sym 65897 $abc$41255$n4434_1
.sym 65898 $abc$41255$n4364
.sym 65899 $abc$41255$n4490
.sym 65900 $abc$41255$n4363
.sym 65901 $abc$41255$n4436
.sym 65902 $abc$41255$n4430_1
.sym 65903 $abc$41255$n4365_1
.sym 65970 $abc$41255$n4491
.sym 65971 $abc$41255$n4490
.sym 65972 soc.cpu.reg_op2[3]
.sym 65973 $abc$41255$n4353
.sym 65976 $abc$41255$n4494
.sym 65977 $abc$41255$n4493
.sym 65978 soc.cpu.reg_op2[3]
.sym 65979 $false
.sym 65982 $abc$41255$n4440
.sym 65983 $abc$41255$n4436
.sym 65984 soc.cpu.reg_op2[2]
.sym 65985 $false
.sym 65988 $abc$41255$n4441
.sym 65989 $abc$41255$n4440
.sym 65990 soc.cpu.reg_op2[2]
.sym 65991 $false
.sym 65994 $abc$41255$n4443
.sym 65995 $abc$41255$n4441
.sym 65996 soc.cpu.reg_op2[2]
.sym 65997 $false
.sym 66000 $abc$41255$n4444
.sym 66001 $abc$41255$n4443
.sym 66002 soc.cpu.reg_op2[2]
.sym 66003 $false
.sym 66006 $abc$41255$n4491
.sym 66007 $abc$41255$n4493
.sym 66008 soc.cpu.reg_op2[3]
.sym 66009 $abc$41255$n4353
.sym 66012 $abc$41255$n4427
.sym 66013 $abc$41255$n4494
.sym 66014 soc.cpu.reg_op2[3]
.sym 66015 $false
.sym 66022 soc.cpu.mem_wdata[0]
.sym 66099 soc.cpu.reg_op1[29]
.sym 66100 soc.cpu.reg_op1[28]
.sym 66101 soc.cpu.reg_op2[0]
.sym 66102 $false
.sym 66105 soc.cpu.reg_op1[31]
.sym 66106 soc.cpu.reg_op1[30]
.sym 66107 soc.cpu.reg_op2[0]
.sym 66108 $false
.sym 66111 $abc$41255$n4388
.sym 66112 $abc$41255$n4387
.sym 66113 soc.cpu.reg_op2[1]
.sym 66114 $false
.sym 66117 $abc$41255$n4427
.sym 66118 $abc$41255$n4388
.sym 66119 soc.cpu.reg_op2[1]
.sym 66120 $false
.sym 66123 $abc$41255$n4427
.sym 66124 $abc$41255$n4444
.sym 66125 soc.cpu.reg_op2[2]
.sym 66126 $false
.sym 66129 $abc$41255$n4387
.sym 66130 $abc$41255$n4385
.sym 66131 soc.cpu.reg_op2[1]
.sym 66132 $false
.sym 66147 $abc$41255$n2623
.sym 66222 soc.cpu.mem_wordsize[2]
.sym 66223 soc.cpu.reg_op2[3]
.sym 66224 soc.cpu.reg_op2[27]
.sym 66225 soc.cpu.mem_wordsize[0]
.sym 66252 soc.cpu.mem_wordsize[2]
.sym 66253 soc.cpu.reg_op2[11]
.sym 66254 $abc$41255$n4131
.sym 66255 $false
.sym 66262 $abc$41255$n3571
.sym 66263 CLK$2$2
.sym 66264 $false
.sym 66265 $abc$41255$n4704
.sym 66267 $abc$41255$n4705
.sym 66268 $abc$41255$n2860
.sym 66269 $abc$41255$n4676_1
.sym 66271 soc.cpu.irq_pending[4]
.sym 66272 soc.cpu.irq_pending[6]
.sym 66345 soc.cpu.irq_mask[6]
.sym 66346 soc.cpu.irq_pending[6]
.sym 66347 $false
.sym 66348 $false
.sym 66363 soc.cpu.reg_op1[6]
.sym 66364 soc.cpu.cpu_state[4]
.sym 66365 $abc$41255$n4704
.sym 66366 $abc$41255$n4706
.sym 66369 soc.cpu.cpuregs_rs1[6]
.sym 66370 $false
.sym 66371 $false
.sym 66372 $false
.sym 66385 $abc$41255$n3635
.sym 66386 CLK$2$2
.sym 66387 $abc$41255$n7$2
.sym 66388 $abc$41255$n4764_1
.sym 66389 $abc$41255$n4688
.sym 66390 $abc$41255$n3493
.sym 66391 $abc$41255$n4679_1
.sym 66392 $abc$41255$n4712
.sym 66393 soc.cpu.reg_out[3]
.sym 66394 soc.cpu.reg_out[14]
.sym 66395 soc.cpu.reg_out[7]
.sym 66462 soc.cpu.irq_pending[13]
.sym 66463 soc.cpu.cpu_state[1]
.sym 66464 $abc$41255$n4758_1
.sym 66465 $abc$41255$n4760_1
.sym 66468 $abc$41255$n4659_1
.sym 66469 soc.cpu.cpuregs_rs1[12]
.sym 66470 $abc$41255$n4752
.sym 66471 soc.cpu.cpu_state[2]
.sym 66474 soc.cpu.reg_op1[7]
.sym 66475 soc.cpu.cpu_state[4]
.sym 66476 soc.cpu.cpu_state[3]
.sym 66477 $abc$41255$n8099
.sym 66480 soc.cpu.irq_mask[12]
.sym 66481 soc.cpu.irq_pending[12]
.sym 66482 $false
.sym 66483 $false
.sym 66486 soc.cpu.cpu_state[3]
.sym 66487 $abc$41255$n8098
.sym 66488 soc.cpu.cpu_state[1]
.sym 66489 soc.cpu.irq_pending[6]
.sym 66492 soc.cpu.reg_op1[13]
.sym 66493 soc.cpu.cpu_state[4]
.sym 66494 soc.cpu.cpu_state[3]
.sym 66495 $abc$41255$n8105
.sym 66498 soc.cpu.instr_maskirq
.sym 66499 soc.cpu.irq_mask[5]
.sym 66500 soc.cpu.instr_timer
.sym 66501 soc.cpu.timer[5]
.sym 66504 soc.cpu.irq_pending[12]
.sym 66505 soc.cpu.irq_mask[12]
.sym 66506 $false
.sym 66507 $false
.sym 66508 $abc$41255$n3630
.sym 66509 CLK$2$2
.sym 66510 $abc$41255$n7$2
.sym 66511 $abc$41255$n4763_1
.sym 66512 $abc$41255$n4767_1
.sym 66513 $abc$41255$n4762
.sym 66514 $abc$41255$n4756_1
.sym 66515 $abc$41255$n4755_1
.sym 66516 $abc$41255$n4729_1
.sym 66517 $abc$41255$n4732_1
.sym 66518 soc.cpu.reg_out[9]
.sym 66585 soc.cpu.cpu_state[4]
.sym 66586 soc.cpu.reg_op1[15]
.sym 66587 soc.cpu.cpu_state[1]
.sym 66588 soc.cpu.irq_pending[15]
.sym 66591 soc.cpu.reg_op1[12]
.sym 66592 soc.cpu.cpu_state[4]
.sym 66593 $abc$41255$n4751_1
.sym 66594 $abc$41255$n4753
.sym 66597 soc.cpu.cpu_state[3]
.sym 66598 $abc$41255$n8104
.sym 66599 soc.cpu.cpu_state[1]
.sym 66600 soc.cpu.irq_pending[12]
.sym 66603 $abc$41255$n8107
.sym 66604 soc.cpu.cpu_state[3]
.sym 66605 $abc$41255$n4772_1
.sym 66606 $abc$41255$n4774_1
.sym 66609 soc.cpu.reg_out[12]
.sym 66610 soc.cpu.alu_out_q[12]
.sym 66611 soc.cpu.latched_stalu
.sym 66612 $false
.sym 66615 $abc$41255$n4755_1
.sym 66616 $abc$41255$n4717
.sym 66617 $abc$41255$n4647_1
.sym 66618 $abc$41255$n4757_1
.sym 66621 $abc$41255$n4769_1
.sym 66622 $abc$41255$n4647_1
.sym 66623 $abc$41255$n4771_1
.sym 66624 $false
.sym 66627 $abc$41255$n4748_1
.sym 66628 $abc$41255$n4717
.sym 66629 $abc$41255$n4647_1
.sym 66630 $abc$41255$n4750_1
.sym 66631 $true
.sym 66632 CLK$2$2
.sym 66633 $abc$41255$n7$2
.sym 66634 $abc$41255$n4792
.sym 66635 $abc$41255$n4669_1
.sym 66636 $abc$41255$n4663_1
.sym 66637 $abc$41255$n4841
.sym 66638 $abc$41255$n4743_1
.sym 66639 $abc$41255$n4842_1
.sym 66640 soc.cpu.reg_out[2]
.sym 66641 soc.cpu.reg_out[11]
.sym 66708 $abc$41255$n4659_1
.sym 66709 soc.cpu.cpuregs_rs1[22]
.sym 66710 $abc$41255$n4818
.sym 66711 soc.cpu.cpu_state[2]
.sym 66714 soc.cpu.cpu_state[3]
.sym 66715 $abc$41255$n8094
.sym 66716 soc.cpu.cpu_state[1]
.sym 66717 soc.cpu.irq_pending[2]
.sym 66720 soc.cpu.reg_op1[19]
.sym 66721 soc.cpu.cpu_state[4]
.sym 66722 $abc$41255$n4799
.sym 66723 $abc$41255$n4801
.sym 66726 soc.cpu.instr_maskirq
.sym 66727 soc.cpu.irq_mask[22]
.sym 66728 soc.cpu.instr_timer
.sym 66729 soc.cpu.timer[22]
.sym 66732 soc.cpu.cpu_state[3]
.sym 66733 $abc$41255$n8111
.sym 66734 soc.cpu.cpu_state[1]
.sym 66735 soc.cpu.irq_pending[19]
.sym 66738 soc.cpu.irq_mask[15]
.sym 66739 soc.cpu.irq_state[1]
.sym 66740 soc.cpu.irq_pending[15]
.sym 66741 $false
.sym 66744 soc.cpu.cpuregs_rs1[22]
.sym 66745 $false
.sym 66746 $false
.sym 66747 $false
.sym 66750 soc.cpu.cpuregs_rs1[26]
.sym 66751 $false
.sym 66752 $false
.sym 66753 $false
.sym 66754 $abc$41255$n3635
.sym 66755 CLK$2$2
.sym 66756 $abc$41255$n7$2
.sym 66757 $abc$41255$n2851
.sym 66758 $abc$41255$n3494
.sym 66759 $abc$41255$n3495
.sym 66760 $abc$41255$n3492
.sym 66761 $abc$41255$n2859
.sym 66762 $abc$41255$n2849
.sym 66763 $abc$41255$n2850_1
.sym 66764 soc.cpu.irq_pending[3]
.sym 66831 $abc$41255$n2858
.sym 66832 $abc$41255$n2859
.sym 66833 $abc$41255$n2860
.sym 66834 $abc$41255$n2861
.sym 66837 soc.cpu.reg_op1[25]
.sym 66838 soc.cpu.cpu_state[4]
.sym 66839 $abc$41255$n4835
.sym 66840 $abc$41255$n4837
.sym 66843 soc.cpu.irq_mask[8]
.sym 66844 soc.cpu.irq_state[1]
.sym 66845 soc.cpu.irq_pending[8]
.sym 66846 $false
.sym 66849 soc.cpu.irq_mask[11]
.sym 66850 soc.cpu.irq_pending[11]
.sym 66851 $abc$41255$n2835
.sym 66852 $abc$41255$n2836_1
.sym 66855 soc.cpu.cpu_state[3]
.sym 66856 $abc$41255$n8117
.sym 66857 soc.cpu.cpu_state[1]
.sym 66858 soc.cpu.irq_pending[25]
.sym 66861 soc.cpu.irq_mask[11]
.sym 66862 soc.cpu.irq_state[1]
.sym 66863 soc.cpu.irq_pending[11]
.sym 66864 $false
.sym 66867 soc.cpu.irq_mask[2]
.sym 66868 soc.cpu.irq_pending[2]
.sym 66869 $false
.sym 66870 $false
.sym 66873 soc.cpu.irq_pending[15]
.sym 66874 soc.cpu.irq_mask[15]
.sym 66875 $false
.sym 66876 $false
.sym 66877 $abc$41255$n3630
.sym 66878 CLK$2$2
.sym 66879 $abc$41255$n7$2
.sym 66880 $abc$41255$n3489
.sym 66881 $abc$41255$n4780_1
.sym 66882 $abc$41255$n3486
.sym 66883 $abc$41255$n2840
.sym 66884 $abc$41255$n3490
.sym 66885 $abc$41255$n3487
.sym 66886 $abc$41255$n2865
.sym 66887 soc.cpu.reg_out[16]
.sym 66954 soc.cpu.reg_op1[31]
.sym 66955 soc.cpu.cpu_state[4]
.sym 66956 $abc$41255$n4871_1
.sym 66957 $abc$41255$n4873_1
.sym 66960 soc.cpu.reg_op1[30]
.sym 66961 soc.cpu.cpu_state[4]
.sym 66962 $abc$41255$n4865
.sym 66963 $abc$41255$n4867_1
.sym 66966 soc.cpu.irq_mask[26]
.sym 66967 soc.cpu.irq_pending[26]
.sym 66968 $false
.sym 66969 $false
.sym 66972 soc.cpu.cpu_state[3]
.sym 66973 $abc$41255$n8122
.sym 66974 soc.cpu.cpu_state[1]
.sym 66975 soc.cpu.irq_pending[30]
.sym 66978 soc.cpu.irq_pending[24]
.sym 66979 soc.cpu.irq_pending[25]
.sym 66980 soc.cpu.irq_pending[26]
.sym 66981 soc.cpu.irq_pending[27]
.sym 66984 soc.cpu.cpu_state[3]
.sym 66985 $abc$41255$n8123
.sym 66986 soc.cpu.cpu_state[1]
.sym 66987 soc.cpu.irq_pending[31]
.sym 66990 soc.cpu.irq_pending[26]
.sym 66991 soc.cpu.irq_mask[26]
.sym 66992 $false
.sym 66993 $false
.sym 66996 soc.cpu.irq_pending[28]
.sym 66997 soc.cpu.irq_mask[28]
.sym 66998 $false
.sym 66999 $false
.sym 67000 $abc$41255$n3630
.sym 67001 CLK$2$2
.sym 67002 $abc$41255$n7$2
.sym 67003 $abc$41255$n4748_1
.sym 67004 $abc$41255$n4749
.sym 67005 $abc$41255$n4778
.sym 67006 $abc$41255$n4727_1
.sym 67007 $abc$41255$n2844
.sym 67008 $abc$41255$n4014
.sym 67009 $abc$41255$n4786_1
.sym 67010 soc.cpu.irq_pending[5]
.sym 67077 $abc$41255$n2833
.sym 67078 $abc$41255$n2840
.sym 67079 $abc$41255$n2857_1
.sym 67080 $abc$41255$n2862
.sym 67083 soc.cpu.irq_mask[27]
.sym 67084 soc.cpu.irq_pending[27]
.sym 67085 soc.cpu.irq_mask[24]
.sym 67086 soc.cpu.irq_pending[24]
.sym 67089 soc.cpu.irq_mask[22]
.sym 67090 soc.cpu.irq_pending[22]
.sym 67091 soc.cpu.irq_mask[5]
.sym 67092 soc.cpu.irq_pending[5]
.sym 67095 $abc$41255$n2837
.sym 67096 $abc$41255$n2838
.sym 67097 $abc$41255$n2834
.sym 67098 $abc$41255$n2839
.sym 67101 soc.cpu.cpu_state[1]
.sym 67102 soc.cpu.irq_state[1]
.sym 67103 resetn
.sym 67104 $false
.sym 67107 soc.cpu.irq_pending[22]
.sym 67108 soc.cpu.irq_mask[22]
.sym 67109 $false
.sym 67110 $false
.sym 67113 soc.cpu.irq_pending[24]
.sym 67114 soc.cpu.irq_mask[24]
.sym 67115 $false
.sym 67116 $false
.sym 67119 soc.cpu.irq_pending[27]
.sym 67120 soc.cpu.irq_mask[27]
.sym 67121 $false
.sym 67122 $false
.sym 67123 $abc$41255$n3630
.sym 67124 CLK$2$2
.sym 67125 $abc$41255$n7$2
.sym 67126 $abc$41255$n4742_1
.sym 67127 $abc$41255$n4721_1
.sym 67128 $abc$41255$n4728
.sym 67129 $abc$41255$n4741
.sym 67130 $abc$41255$n4011
.sym 67131 $abc$41255$n3594
.sym 67133 soc.cpu.latched_stalu
.sym 67200 $abc$41255$n2788
.sym 67201 $abc$41255$n4779_1
.sym 67202 $false
.sym 67203 $false
.sym 67212 $abc$41255$n2553
.sym 67213 soc.cpu.cpuregs_rs1[0]
.sym 67214 $abc$41255$n4650
.sym 67215 soc.cpu.cpu_state[2]
.sym 67218 soc.cpu.irq_pending[0]
.sym 67219 soc.cpu.cpu_state[1]
.sym 67220 $abc$41255$n4649_1
.sym 67221 $abc$41255$n4651_1
.sym 67224 $abc$41255$n2704
.sym 67225 $abc$41255$n4779_1
.sym 67226 $false
.sym 67227 $false
.sym 67230 $abc$41255$n4643_1
.sym 67231 $abc$41255$n4648
.sym 67232 $false
.sym 67233 $false
.sym 67236 $abc$41255$n4869_1
.sym 67237 $abc$41255$n4776_1
.sym 67238 $abc$41255$n4647_1
.sym 67239 $abc$41255$n4870_1
.sym 67242 $abc$41255$n4797
.sym 67243 $abc$41255$n4776_1
.sym 67244 $abc$41255$n4647_1
.sym 67245 $abc$41255$n4798
.sym 67246 $true
.sym 67247 CLK$2$2
.sym 67248 $abc$41255$n7$2
.sym 67249 $abc$41255$n3130
.sym 67252 $abc$41255$n2536
.sym 67253 $abc$41255$n2526
.sym 67254 $abc$41255$n2895_1
.sym 67255 soc.cpu.irq_pending[1]
.sym 67329 $abc$41255$n2868
.sym 67330 $abc$41255$n2829
.sym 67331 soc.cpu.decoder_trigger
.sym 67332 resetn
.sym 67335 soc.cpu.cpu_state[3]
.sym 67336 $abc$41255$n3155
.sym 67337 $false
.sym 67338 $false
.sym 67347 soc.cpu.cpu_state[1]
.sym 67348 soc.cpu.cpu_state[2]
.sym 67349 soc.cpu.cpu_state[4]
.sym 67350 $false
.sym 67353 soc.cpu.irq_mask[2]
.sym 67354 soc.cpu.irq_state[1]
.sym 67355 soc.cpu.cpu_state[1]
.sym 67356 soc.cpu.irq_pending[2]
.sym 67359 $abc$41255$n2832
.sym 67360 soc.cpu.irq_delay
.sym 67361 soc.cpu.irq_active
.sym 67362 soc.cpu.decoder_trigger
.sym 67365 soc.cpu.irq_active
.sym 67366 $false
.sym 67367 $false
.sym 67368 $false
.sym 67369 $abc$41255$n3643
.sym 67370 CLK$2$2
.sym 67371 $abc$41255$n7$2
.sym 67372 $abc$41255$n5717
.sym 67373 $abc$41255$n3601
.sym 67374 $abc$41255$n2928
.sym 67375 $abc$41255$n2897
.sym 67376 $abc$41255$n2822_1
.sym 67377 $abc$41255$n2521
.sym 67378 $abc$41255$n5151
.sym 67379 soc.cpu.mem_do_rdata
.sym 67446 soc.cpu.cpu_state[0]
.sym 67447 soc.cpu.cpu_state[1]
.sym 67448 soc.cpu.cpu_state[3]
.sym 67449 $false
.sym 67452 $abc$41255$n2893
.sym 67453 $abc$41255$n2911
.sym 67454 $abc$41255$n2524
.sym 67455 $false
.sym 67458 $abc$41255$n2538
.sym 67459 soc.cpu.cpu_state[2]
.sym 67460 $false
.sym 67461 $false
.sym 67464 soc.cpu.instr_jal
.sym 67465 soc.cpu.decoder_trigger
.sym 67466 $false
.sym 67467 $false
.sym 67470 $abc$41255$n2946
.sym 67471 soc.cpu.cpu_state[2]
.sym 67472 $abc$41255$n2947
.sym 67473 $abc$41255$n2521
.sym 67476 $abc$41255$n2554
.sym 67477 $abc$41255$n2536
.sym 67478 $abc$41255$n2521
.sym 67479 $false
.sym 67482 resetn
.sym 67483 $abc$41255$n3812
.sym 67484 $abc$41255$n2554
.sym 67485 $abc$41255$n2526
.sym 67488 $abc$41255$n2522
.sym 67489 $abc$41255$n2928
.sym 67490 $abc$41255$n2929
.sym 67491 $false
.sym 67492 $true
.sym 67493 CLK$2$2
.sym 67494 $false
.sym 67495 $abc$41255$n2828
.sym 67496 $abc$41255$n4641
.sym 67497 $abc$41255$n4639
.sym 67498 $abc$41255$n2869
.sym 67499 $abc$41255$n4640_1
.sym 67500 $abc$41255$n2878_1
.sym 67501 soc.cpu.mem_rdata_latched[14]
.sym 67502 soc.cpu.latched_store
.sym 67569 soc.cpu.instr_waitirq
.sym 67570 $abc$41255$n2893
.sym 67571 $abc$41255$n2829
.sym 67572 $false
.sym 67575 soc.cpu.cpu_state[0]
.sym 67576 $abc$41255$n3155
.sym 67577 $false
.sym 67578 $false
.sym 67581 soc.cpu.instr_waitirq
.sym 67582 $abc$41255$n2893
.sym 67583 $abc$41255$n3499
.sym 67584 $false
.sym 67587 $abc$41255$n3007
.sym 67588 $abc$41255$n3597
.sym 67589 $abc$41255$n3155
.sym 67590 $false
.sym 67593 soc.cpu.instr_waitirq
.sym 67594 $abc$41255$n2893
.sym 67595 $abc$41255$n2829
.sym 67596 $false
.sym 67599 $abc$41255$n3007
.sym 67600 resetn
.sym 67601 $false
.sym 67602 $false
.sym 67605 $abc$41255$n3486
.sym 67606 $abc$41255$n2868
.sym 67607 $false
.sym 67608 $false
.sym 67611 $abc$41255$n3007
.sym 67612 $abc$41255$n3794
.sym 67613 $abc$41255$n3579$2
.sym 67614 $abc$41255$n5709
.sym 67615 $true
.sym 67616 CLK$2$2
.sym 67617 $false
.sym 67618 $abc$41255$n3581
.sym 67619 $abc$41255$n2816
.sym 67620 soc.cpu.mem_rdata_latched[13]
.sym 67621 $abc$41255$n2937
.sym 67622 $abc$41255$n5709
.sym 67623 $abc$41255$n3597
.sym 67624 soc.cpu.do_waitirq
.sym 67625 soc.cpu.decoder_pseudo_trigger
.sym 67692 $abc$41255$n2936
.sym 67693 soc.cpu.mem_do_prefetch
.sym 67694 $abc$41255$n5164
.sym 67695 soc.cpu.cpu_state[2]
.sym 67698 $abc$41255$n2538
.sym 67699 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 67700 $false
.sym 67701 $false
.sym 67704 soc.cpu.cpu_state[2]
.sym 67705 $abc$41255$n2938
.sym 67706 $abc$41255$n3781
.sym 67707 $false
.sym 67710 soc.cpu.mem_do_prefetch
.sym 67711 soc.cpu.mem_do_rinst
.sym 67712 soc.cpu.is_sll_srl_sra
.sym 67713 $abc$41255$n2935_1
.sym 67716 soc.cpu.is_sb_sh_sw
.sym 67717 $abc$41255$n5163
.sym 67718 $abc$41255$n2936
.sym 67719 $abc$41255$n2935_1
.sym 67722 $abc$41255$n2938
.sym 67723 soc.cpu.is_sll_srl_sra
.sym 67724 $abc$41255$n2934
.sym 67725 soc.cpu.is_slli_srli_srai
.sym 67728 $abc$41255$n2935_1
.sym 67729 $abc$41255$n2936
.sym 67730 $false
.sym 67731 $false
.sym 67734 $abc$41255$n3776
.sym 67735 $abc$41255$n3774
.sym 67736 $abc$41255$n3780
.sym 67737 $abc$41255$n3597
.sym 67738 $abc$41255$n3608
.sym 67739 CLK$2$2
.sym 67740 $abc$41255$n3603
.sym 67741 $abc$41255$n2823
.sym 67742 $abc$41255$n2813
.sym 67743 $abc$41255$n2824
.sym 67744 $abc$41255$n2957
.sym 67745 $abc$41255$n2812
.sym 67746 $abc$41255$n2820
.sym 67747 soc.cpu.mem_wordsize[2]
.sym 67748 soc.cpu.is_lui_auipc_jal
.sym 67815 $abc$41255$n2822_1
.sym 67816 soc.cpu.cpu_state[5]
.sym 67817 $false
.sym 67818 $false
.sym 67821 $abc$41255$n5718
.sym 67822 $abc$41255$n3597
.sym 67823 $false
.sym 67824 $false
.sym 67827 soc.cpu.instr_jalr
.sym 67828 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 67829 soc.cpu.is_alu_reg_imm
.sym 67830 $false
.sym 67833 soc.cpu.is_lui_auipc_jal
.sym 67834 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 67835 $false
.sym 67836 $false
.sym 67839 $abc$41255$n1066
.sym 67840 $abc$41255$n2504
.sym 67841 $false
.sym 67842 $false
.sym 67845 $abc$41255$n2822_1
.sym 67846 resetn
.sym 67847 soc.cpu.cpu_state[5]
.sym 67848 soc.cpu.instr_sh
.sym 67857 $abc$41255$n5718
.sym 67858 $false
.sym 67859 $false
.sym 67860 $false
.sym 67861 $abc$41255$n3599
.sym 67862 CLK$2$2
.sym 67863 $abc$41255$n7$2
.sym 67864 $abc$41255$n2959
.sym 67865 soc.cpu.mem_rdata_latched[12]
.sym 67866 $abc$41255$n1050
.sym 67867 $abc$41255$n3426
.sym 67868 soc.cpu.instr_lhu
.sym 67869 soc.cpu.instr_lbu
.sym 67870 soc.cpu.instr_lw
.sym 67871 soc.cpu.instr_lb
.sym 67938 soc.cpu.instr_sh
.sym 67939 soc.cpu.instr_sb
.sym 67940 $false
.sym 67941 $false
.sym 67944 soc.cpu.instr_lh
.sym 67945 soc.cpu.instr_lb
.sym 67946 $abc$41255$n2541
.sym 67947 $abc$41255$n2542
.sym 67950 $abc$41255$n3371
.sym 67951 soc.cpu.is_alu_reg_reg
.sym 67952 $false
.sym 67953 $false
.sym 67956 soc.cpu.mem_rdata_q[13]
.sym 67957 soc.cpu.mem_rdata_q[12]
.sym 67958 soc.cpu.is_alu_reg_imm
.sym 67959 soc.cpu.instr_jalr
.sym 67962 $abc$41255$n3397
.sym 67963 soc.cpu.is_sb_sh_sw
.sym 67964 $false
.sym 67965 $false
.sym 67968 $abc$41255$n3371
.sym 67969 soc.cpu.is_alu_reg_imm
.sym 67970 $false
.sym 67971 $false
.sym 67974 soc.cpu.mem_rdata_q[14]
.sym 67975 soc.cpu.mem_rdata_q[12]
.sym 67976 soc.cpu.mem_rdata_q[13]
.sym 67977 soc.cpu.is_sb_sh_sw
.sym 67980 $abc$41255$n3397
.sym 67981 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 67982 $false
.sym 67983 $false
.sym 67984 $abc$41255$n3581$2
.sym 67985 CLK$2$2
.sym 67986 $false
.sym 67989 soc.cpu.mem_rdata_q[12]
.sym 67990 soc.cpu.mem_rdata_q[14]
.sym 68061 soc.cpu.instr_lui
.sym 68062 soc.cpu.instr_auipc
.sym 68063 $false
.sym 68064 $false
.sym 68073 soc.cpu.instr_jal
.sym 68074 $abc$41255$n2507
.sym 68075 $false
.sym 68076 $false
.sym 68085 soc.cpu.mem_rdata_q[13]
.sym 68086 soc.cpu.mem_rdata_q[12]
.sym 68087 soc.cpu.mem_rdata_q[14]
.sym 68088 $false
.sym 68091 soc.cpu.mem_rdata_q[14]
.sym 68092 soc.cpu.mem_rdata_q[13]
.sym 68093 soc.cpu.mem_rdata_q[12]
.sym 68094 $false
.sym 68103 $abc$41255$n1066
.sym 68104 soc.cpu.instr_addi
.sym 68105 $abc$41255$n2546
.sym 68106 $false
.sym 68107 $true
.sym 68108 CLK$2$2
.sym 68109 $abc$41255$n3581
.sym 68196 soc.ram_ready
.sym 68197 $abc$41255$n3284
.sym 68198 $abc$41255$n3287
.sym 68199 $abc$41255$n2563
.sym 68583 $abc$41255$n7929
.sym 68584 $abc$41255$n2265
.sym 68585 $abc$41255$n2264
.sym 68586 $abc$41255$n7937
.sym 68646 $abc$41255$n1
.sym 68676 $abc$41255$n3
.sym 68958 $abc$41255$n2509
.sym 68959 soc.cpu.mem_addr[2]
.sym 68960 $false
.sym 68961 $false
.sym 68992 $abc$41255$n3927
.sym 69333 soc.cpu.reg_op2[0]
.sym 69334 $false
.sym 69335 $false
.sym 69336 $false
.sym 69482 soc.cpu.mem_wdata[6]
.sym 69486 soc.cpu.mem_wdata[7]
.sym 69573 soc.cpu.mem_addr[11]
.sym 69574 soc.cpu.mem_addr[12]
.sym 69575 soc.cpu.mem_addr[13]
.sym 69576 $false
.sym 69585 soc.cpu.reg_op1[8]
.sym 69586 soc.cpu.reg_op2[8]
.sym 69587 $abc$41255$n4357
.sym 69588 $abc$41255$n4514
.sym 69597 soc.cpu.reg_op2[3]
.sym 69598 $false
.sym 69599 $false
.sym 69600 $false
.sym 69601 $abc$41255$n3571
.sym 69602 CLK$2$2
.sym 69603 $false
.sym 69606 soc.cpu.mem_addr[0]
.sym 69684 $abc$41255$n4356
.sym 69685 soc.cpu.reg_op1[12]
.sym 69686 soc.cpu.reg_op2[12]
.sym 69687 $abc$41255$n4539
.sym 69690 $abc$41255$n4358_1
.sym 69691 $abc$41255$n4357
.sym 69692 soc.cpu.reg_op1[2]
.sym 69693 soc.cpu.reg_op2[2]
.sym 69696 $abc$41255$n4511
.sym 69697 $abc$41255$n4512
.sym 69698 $abc$41255$n4513
.sym 69699 $false
.sym 69702 $abc$41255$n4358_1
.sym 69703 $abc$41255$n4356
.sym 69704 soc.cpu.reg_op1[8]
.sym 69705 soc.cpu.reg_op2[8]
.sym 69708 $abc$41255$n4356
.sym 69709 soc.cpu.reg_op1[2]
.sym 69710 soc.cpu.reg_op2[2]
.sym 69711 $abc$41255$n4446
.sym 69720 $abc$41255$n4358_1
.sym 69721 $abc$41255$n4357
.sym 69722 soc.cpu.reg_op1[12]
.sym 69723 soc.cpu.reg_op2[12]
.sym 69727 $abc$41255$n4137_1
.sym 69728 $abc$41255$n4370
.sym 69729 $abc$41255$n4366
.sym 69730 $abc$41255$n4129
.sym 69731 $abc$41255$n4372_1
.sym 69732 $abc$41255$n4435
.sym 69733 soc.cpu.mem_wdata[30]
.sym 69734 soc.cpu.mem_wdata[26]
.sym 69801 $abc$41255$n4359_1
.sym 69802 $abc$41255$n4375_1
.sym 69803 soc.cpu.reg_op2[3]
.sym 69804 $abc$41255$n4353
.sym 69807 $abc$41255$n4366
.sym 69808 $abc$41255$n4359_1
.sym 69809 soc.cpu.reg_op2[3]
.sym 69810 $abc$41255$n4353
.sym 69813 $abc$41255$n4379_1
.sym 69814 $abc$41255$n4376_1
.sym 69815 soc.cpu.reg_op2[2]
.sym 69816 $false
.sym 69819 $abc$41255$n4363
.sym 69820 $abc$41255$n4376_1
.sym 69821 soc.cpu.reg_op2[2]
.sym 69822 $false
.sym 69825 $abc$41255$n4470
.sym 69826 $abc$41255$n4472
.sym 69827 soc.cpu.reg_op2[3]
.sym 69828 $abc$41255$n4353
.sym 69831 $abc$41255$n4367_1
.sym 69832 $abc$41255$n4360
.sym 69833 soc.cpu.reg_op2[2]
.sym 69834 $false
.sym 69837 $abc$41255$n4470
.sym 69838 $abc$41255$n4469
.sym 69839 soc.cpu.reg_op2[3]
.sym 69840 $abc$41255$n4353
.sym 69843 $abc$41255$n4363
.sym 69844 $abc$41255$n4360
.sym 69845 soc.cpu.reg_op2[2]
.sym 69846 $false
.sym 69851 $abc$41255$n4133_1
.sym 69852 $abc$41255$n3432
.sym 69853 $abc$41255$n4368_1
.sym 69854 $abc$41255$n4432_1
.sym 69855 $abc$41255$n4431
.sym 69856 $abc$41255$n4367_1
.sym 69857 soc.cpu.mem_wdata[28]
.sym 69924 soc.cpu.reg_op1[9]
.sym 69925 soc.cpu.reg_op1[8]
.sym 69926 soc.cpu.reg_op2[0]
.sym 69927 $false
.sym 69930 $abc$41255$n4369
.sym 69931 $abc$41255$n4361_1
.sym 69932 soc.cpu.reg_op2[1]
.sym 69933 $false
.sym 69936 $abc$41255$n4378_1
.sym 69937 $abc$41255$n4377
.sym 69938 soc.cpu.reg_op2[1]
.sym 69939 $false
.sym 69942 $abc$41255$n4381_1
.sym 69943 $abc$41255$n4380
.sym 69944 soc.cpu.reg_op2[1]
.sym 69945 $false
.sym 69948 soc.cpu.reg_op1[3]
.sym 69949 soc.cpu.reg_op1[2]
.sym 69950 soc.cpu.reg_op2[0]
.sym 69951 $false
.sym 69954 $abc$41255$n4362_1
.sym 69955 $abc$41255$n4361_1
.sym 69956 soc.cpu.reg_op2[1]
.sym 69957 $false
.sym 69960 $abc$41255$n4383
.sym 69961 $abc$41255$n4379_1
.sym 69962 soc.cpu.reg_op2[2]
.sym 69963 $false
.sym 69966 $abc$41255$n4380
.sym 69967 $abc$41255$n4378_1
.sym 69968 soc.cpu.reg_op2[1]
.sym 69969 $false
.sym 69974 $abc$41255$n4139_1
.sym 69977 soc.cpu.mem_wdata[31]
.sym 70047 $abc$41255$n4364
.sym 70048 $abc$41255$n4362_1
.sym 70049 soc.cpu.reg_op2[1]
.sym 70050 $false
.sym 70053 $abc$41255$n4436
.sym 70054 $abc$41255$n4435_1
.sym 70055 soc.cpu.reg_op2[2]
.sym 70056 $false
.sym 70059 soc.cpu.reg_op1[13]
.sym 70060 soc.cpu.reg_op1[12]
.sym 70061 soc.cpu.reg_op2[0]
.sym 70062 $false
.sym 70065 $abc$41255$n4435_1
.sym 70066 $abc$41255$n4433_1
.sym 70067 soc.cpu.reg_op2[2]
.sym 70068 $false
.sym 70071 $abc$41255$n4365_1
.sym 70072 $abc$41255$n4364
.sym 70073 soc.cpu.reg_op2[1]
.sym 70074 $false
.sym 70077 $abc$41255$n4365_1
.sym 70078 $abc$41255$n4377
.sym 70079 soc.cpu.reg_op2[1]
.sym 70080 $false
.sym 70083 $abc$41255$n4434_1
.sym 70084 $abc$41255$n4431
.sym 70085 soc.cpu.reg_op2[3]
.sym 70086 $abc$41255$n4353
.sym 70089 soc.cpu.reg_op1[15]
.sym 70090 soc.cpu.reg_op1[14]
.sym 70091 soc.cpu.reg_op2[0]
.sym 70092 $false
.sym 70096 $abc$41255$n4428
.sym 70097 $abc$41255$n2593
.sym 70100 $abc$41255$n2664
.sym 70188 soc.cpu.reg_op2[0]
.sym 70189 $false
.sym 70190 $false
.sym 70191 $false
.sym 70216 $abc$41255$n3571
.sym 70217 CLK$2$2
.sym 70218 $false
.sym 70219 $abc$41255$n4430
.sym 70220 soc.cpu.mem_wdata[10]
.sym 70221 soc.cpu.mem_wdata[15]
.sym 70222 soc.cpu.mem_wdata[4]
.sym 70224 soc.cpu.mem_wdata[14]
.sym 70225 soc.cpu.mem_wdata[11]
.sym 70226 soc.cpu.mem_wdata[12]
.sym 70323 $abc$41255$n2563
.sym 70324 $abc$41255$n2624
.sym 70325 $false
.sym 70326 $false
.sym 70343 $abc$41255$n4687
.sym 70344 $abc$41255$n4685_1
.sym 70346 $abc$41255$n4686
.sym 70347 $abc$41255$n4677_1
.sym 70348 $abc$41255$n4678_1
.sym 70349 soc.cpu.irq_mask[4]
.sym 70416 $abc$41255$n4659_1
.sym 70417 soc.cpu.cpuregs_rs1[6]
.sym 70418 $abc$41255$n4705
.sym 70419 soc.cpu.cpu_state[2]
.sym 70428 soc.cpu.instr_maskirq
.sym 70429 soc.cpu.irq_mask[6]
.sym 70430 soc.cpu.instr_timer
.sym 70431 soc.cpu.timer[6]
.sym 70434 soc.cpu.irq_mask[4]
.sym 70435 soc.cpu.irq_pending[4]
.sym 70436 $false
.sym 70437 $false
.sym 70440 soc.cpu.reg_op1[3]
.sym 70441 soc.cpu.cpu_state[4]
.sym 70442 $abc$41255$n4677_1
.sym 70443 $abc$41255$n4679_1
.sym 70452 soc.cpu.irq_pending[4]
.sym 70453 soc.cpu.irq_mask[4]
.sym 70454 $false
.sym 70455 $false
.sym 70458 soc.cpu.irq_pending[6]
.sym 70459 soc.cpu.irq_mask[6]
.sym 70460 $false
.sym 70461 $false
.sym 70462 $abc$41255$n3630
.sym 70463 CLK$2$2
.sym 70464 $abc$41255$n7$2
.sym 70465 $abc$41255$n4752
.sym 70466 $abc$41255$n4765_1
.sym 70467 $abc$41255$n4724
.sym 70468 $abc$41255$n4766_1
.sym 70469 soc.cpu.irq_mask[12]
.sym 70470 soc.cpu.irq_mask[3]
.sym 70471 soc.cpu.irq_mask[14]
.sym 70472 soc.cpu.irq_mask[5]
.sym 70539 soc.cpu.reg_op1[14]
.sym 70540 soc.cpu.cpu_state[4]
.sym 70541 $abc$41255$n4765_1
.sym 70542 $abc$41255$n4767_1
.sym 70545 soc.cpu.cpu_state[3]
.sym 70546 $abc$41255$n8096
.sym 70547 soc.cpu.cpu_state[1]
.sym 70548 soc.cpu.irq_pending[4]
.sym 70551 soc.cpu.irq_pending[4]
.sym 70552 soc.cpu.irq_pending[5]
.sym 70553 soc.cpu.irq_pending[6]
.sym 70554 soc.cpu.irq_pending[7]
.sym 70557 soc.cpu.cpu_state[3]
.sym 70558 $abc$41255$n8095
.sym 70559 soc.cpu.cpu_state[1]
.sym 70560 soc.cpu.irq_pending[3]
.sym 70563 soc.cpu.irq_pending[7]
.sym 70564 soc.cpu.cpu_state[1]
.sym 70565 $abc$41255$n4713
.sym 70566 $abc$41255$n4715
.sym 70569 $abc$41255$n4672_1
.sym 70570 $abc$41255$n4647_1
.sym 70571 $abc$41255$n4676_1
.sym 70572 $false
.sym 70575 $abc$41255$n4762
.sym 70576 $abc$41255$n4717
.sym 70577 $abc$41255$n4647_1
.sym 70578 $abc$41255$n4764_1
.sym 70581 $abc$41255$n4708
.sym 70582 $abc$41255$n4647_1
.sym 70583 $abc$41255$n4712
.sym 70584 $false
.sym 70585 $true
.sym 70586 CLK$2$2
.sym 70587 $abc$41255$n7$2
.sym 70588 $abc$41255$n4736_1
.sym 70589 $abc$41255$n4730_1
.sym 70590 $abc$41255$n4723_1
.sym 70591 $abc$41255$n4717
.sym 70592 $abc$41255$n4722_1
.sym 70593 soc.cpu.reg_out[10]
.sym 70594 soc.cpu.reg_out[8]
.sym 70662 $abc$41255$n2695
.sym 70663 $abc$41255$n4721_1
.sym 70664 $abc$41255$n3335
.sym 70665 $abc$41255$n3469
.sym 70668 soc.cpu.cpu_state[3]
.sym 70669 $abc$41255$n8106
.sym 70670 soc.cpu.cpu_state[1]
.sym 70671 soc.cpu.irq_pending[14]
.sym 70674 $abc$41255$n4763_1
.sym 70675 $abc$41255$n4718_1
.sym 70676 $false
.sym 70677 $false
.sym 70680 $abc$41255$n2685
.sym 70681 $abc$41255$n4721_1
.sym 70682 $abc$41255$n3326
.sym 70683 $abc$41255$n3469
.sym 70686 $abc$41255$n4756_1
.sym 70687 $abc$41255$n4718_1
.sym 70688 $false
.sym 70689 $false
.sym 70692 $abc$41255$n8101
.sym 70693 soc.cpu.cpu_state[3]
.sym 70694 $abc$41255$n4730_1
.sym 70695 $abc$41255$n4732_1
.sym 70698 soc.cpu.cpu_state[4]
.sym 70699 soc.cpu.reg_op1[9]
.sym 70700 soc.cpu.cpu_state[1]
.sym 70701 soc.cpu.irq_pending[9]
.sym 70704 $abc$41255$n4727_1
.sym 70705 $abc$41255$n4717
.sym 70706 $abc$41255$n4647_1
.sym 70707 $abc$41255$n4729_1
.sym 70708 $true
.sym 70709 CLK$2$2
.sym 70710 $abc$41255$n7$2
.sym 70711 $abc$41255$n2845
.sym 70712 $abc$41255$n2842
.sym 70713 soc.cpu.irq_pending[23]
.sym 70714 soc.cpu.irq_pending[7]
.sym 70715 soc.cpu.irq_pending[13]
.sym 70716 soc.cpu.irq_pending[8]
.sym 70717 soc.cpu.irq_pending[18]
.sym 70718 soc.cpu.irq_pending[11]
.sym 70785 soc.cpu.irq_pending[18]
.sym 70786 soc.cpu.cpu_state[1]
.sym 70787 $abc$41255$n4793
.sym 70788 $abc$41255$n4795
.sym 70791 $abc$41255$n4659_1
.sym 70792 soc.cpu.cpuregs_rs1[2]
.sym 70793 $false
.sym 70794 $false
.sym 70797 soc.cpu.reg_op1[2]
.sym 70798 soc.cpu.cpu_state[4]
.sym 70799 $abc$41255$n4664_1
.sym 70800 $abc$41255$n4668_1
.sym 70803 $abc$41255$n4659_1
.sym 70804 soc.cpu.cpuregs_rs1[26]
.sym 70805 $abc$41255$n4842_1
.sym 70806 soc.cpu.cpu_state[2]
.sym 70809 soc.cpu.irq_pending[11]
.sym 70810 soc.cpu.cpu_state[1]
.sym 70811 $abc$41255$n4744
.sym 70812 $abc$41255$n4746_1
.sym 70815 soc.cpu.instr_maskirq
.sym 70816 soc.cpu.irq_mask[26]
.sym 70817 soc.cpu.instr_timer
.sym 70818 soc.cpu.timer[26]
.sym 70821 $abc$41255$n4669_1
.sym 70822 $abc$41255$n4670_1
.sym 70823 soc.cpu.cpu_state[2]
.sym 70824 $abc$41255$n4663_1
.sym 70827 $abc$41255$n4741
.sym 70828 $abc$41255$n4647_1
.sym 70829 $abc$41255$n4743_1
.sym 70830 $false
.sym 70831 $true
.sym 70832 CLK$2$2
.sym 70833 $abc$41255$n7$2
.sym 70834 $abc$41255$n4661_1
.sym 70835 $abc$41255$n3496
.sym 70836 $abc$41255$n2858
.sym 70837 $abc$41255$n4859
.sym 70838 $abc$41255$n4657_1
.sym 70839 $abc$41255$n3810
.sym 70840 soc.cpu.reg_out[1]
.sym 70841 soc.cpu.irq_pending[0]
.sym 70908 soc.cpu.irq_mask[15]
.sym 70909 soc.cpu.irq_pending[15]
.sym 70910 soc.cpu.irq_mask[8]
.sym 70911 soc.cpu.irq_pending[8]
.sym 70914 soc.cpu.irq_pending[0]
.sym 70915 soc.cpu.irq_pending[1]
.sym 70916 soc.cpu.irq_pending[2]
.sym 70917 soc.cpu.irq_pending[3]
.sym 70920 soc.cpu.irq_pending[12]
.sym 70921 soc.cpu.irq_pending[13]
.sym 70922 soc.cpu.irq_pending[14]
.sym 70923 soc.cpu.irq_pending[15]
.sym 70926 $abc$41255$n3493
.sym 70927 $abc$41255$n3494
.sym 70928 $abc$41255$n3495
.sym 70929 $abc$41255$n3496
.sym 70932 soc.cpu.irq_mask[18]
.sym 70933 soc.cpu.irq_pending[18]
.sym 70934 $false
.sym 70935 $false
.sym 70938 soc.cpu.irq_mask[0]
.sym 70939 soc.cpu.irq_pending[0]
.sym 70940 $abc$41255$n2850_1
.sym 70941 $abc$41255$n2851
.sym 70944 soc.cpu.irq_mask[3]
.sym 70945 soc.cpu.irq_pending[3]
.sym 70946 $false
.sym 70947 $false
.sym 70950 soc.cpu.irq_pending[3]
.sym 70951 soc.cpu.irq_mask[3]
.sym 70952 $false
.sym 70953 $false
.sym 70954 $abc$41255$n3630
.sym 70955 CLK$2$2
.sym 70956 $abc$41255$n7$2
.sym 70957 $abc$41255$n2843_1
.sym 70958 $abc$41255$n2841
.sym 70959 $abc$41255$n2838
.sym 70960 $abc$41255$n4054_1
.sym 70961 soc.cpu.irq_pending[25]
.sym 70962 soc.cpu.irq_pending[29]
.sym 70963 soc.cpu.irq_pending[16]
.sym 70964 soc.cpu.irq_pending[14]
.sym 71031 soc.cpu.irq_pending[16]
.sym 71032 soc.cpu.irq_pending[17]
.sym 71033 soc.cpu.irq_pending[18]
.sym 71034 soc.cpu.irq_pending[19]
.sym 71037 soc.cpu.irq_pending[16]
.sym 71038 soc.cpu.cpu_state[1]
.sym 71039 $abc$41255$n4781_1
.sym 71040 $abc$41255$n4783_1
.sym 71043 $abc$41255$n3487
.sym 71044 $abc$41255$n3492
.sym 71045 $false
.sym 71046 $false
.sym 71049 $abc$41255$n2841
.sym 71050 $abc$41255$n2844
.sym 71051 $abc$41255$n2849
.sym 71052 $abc$41255$n2852
.sym 71055 soc.cpu.irq_pending[28]
.sym 71056 soc.cpu.irq_pending[29]
.sym 71057 soc.cpu.irq_pending[30]
.sym 71058 soc.cpu.irq_pending[31]
.sym 71061 $abc$41255$n3488
.sym 71062 $abc$41255$n3489
.sym 71063 $abc$41255$n3490
.sym 71064 $abc$41255$n3491
.sym 71067 soc.cpu.irq_mask[25]
.sym 71068 soc.cpu.irq_pending[25]
.sym 71069 $false
.sym 71070 $false
.sym 71073 $abc$41255$n4778
.sym 71074 $abc$41255$n4776_1
.sym 71075 $abc$41255$n4647_1
.sym 71076 $abc$41255$n4780_1
.sym 71077 $true
.sym 71078 CLK$2$2
.sym 71079 $abc$41255$n7$2
.sym 71080 $abc$41255$n4847
.sym 71081 $abc$41255$n4719
.sym 71082 $abc$41255$n4848_1
.sym 71083 $abc$41255$n4734
.sym 71084 $abc$41255$n4735_1
.sym 71085 $abc$41255$n4787_1
.sym 71086 $abc$41255$n4720_1
.sym 71087 soc.cpu.irq_mask[27]
.sym 71154 $abc$41255$n4749
.sym 71155 $abc$41255$n4718_1
.sym 71156 $false
.sym 71157 $false
.sym 71160 $abc$41255$n2732
.sym 71161 $abc$41255$n4721_1
.sym 71162 $abc$41255$n3317
.sym 71163 $abc$41255$n3469
.sym 71166 $abc$41255$n2767
.sym 71167 $abc$41255$n4779_1
.sym 71168 $false
.sym 71169 $false
.sym 71172 $abc$41255$n4728
.sym 71173 $abc$41255$n4718_1
.sym 71174 $false
.sym 71175 $false
.sym 71178 $abc$41255$n2845
.sym 71179 $abc$41255$n2846
.sym 71180 $abc$41255$n2847
.sym 71181 $abc$41255$n2848
.sym 71184 soc.cpu.irq_mask[1]
.sym 71185 soc.cpu.irq_state[1]
.sym 71186 soc.cpu.irq_pending[1]
.sym 71187 $false
.sym 71190 soc.cpu.irq_pending[17]
.sym 71191 soc.cpu.cpu_state[1]
.sym 71192 $abc$41255$n4787_1
.sym 71193 $abc$41255$n4789
.sym 71196 soc.cpu.irq_pending[5]
.sym 71197 soc.cpu.irq_mask[5]
.sym 71198 $false
.sym 71199 $false
.sym 71200 $abc$41255$n3630
.sym 71201 CLK$2$2
.sym 71202 $abc$41255$n7$2
.sym 71203 $abc$41255$n4776_1
.sym 71204 $abc$41255$n4779_1
.sym 71205 $abc$41255$n4709_1
.sym 71206 $abc$41255$n4718_1
.sym 71207 $abc$41255$n4777_1
.sym 71208 $abc$41255$n4708
.sym 71209 $abc$41255$n4770
.sym 71210 $abc$41255$n4769_1
.sym 71277 $abc$41255$n2741
.sym 71278 $abc$41255$n4721_1
.sym 71279 $abc$41255$n3854_1
.sym 71280 $abc$41255$n3469
.sym 71283 soc.cpu.reg_op1[1]
.sym 71284 soc.cpu.mem_wordsize[2]
.sym 71285 $false
.sym 71286 $false
.sym 71289 $abc$41255$n2713
.sym 71290 $abc$41255$n4721_1
.sym 71291 $abc$41255$n3836
.sym 71292 $abc$41255$n3469
.sym 71295 $abc$41255$n4742_1
.sym 71296 $abc$41255$n4708
.sym 71297 $abc$41255$n4718_1
.sym 71298 $false
.sym 71301 soc.cpu.irq_mask[0]
.sym 71302 soc.cpu.irq_state[1]
.sym 71303 soc.cpu.irq_pending[0]
.sym 71304 $false
.sym 71307 $abc$41255$n3589$2
.sym 71308 soc.cpu.cpu_state[3]
.sym 71309 $false
.sym 71310 $false
.sym 71319 soc.cpu.latched_stalu
.sym 71320 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 71321 soc.cpu.cpu_state[3]
.sym 71322 $false
.sym 71323 $abc$41255$n3594
.sym 71324 CLK$2$2
.sym 71325 $abc$41255$n7$2
.sym 71327 $abc$41255$n2533
.sym 71328 $abc$41255$n2523
.sym 71331 $abc$41255$n2903
.sym 71333 $abc$41255$n2522
.sym 71400 soc.cpu.irq_mask[1]
.sym 71401 soc.cpu.irq_state[1]
.sym 71402 soc.cpu.cpu_state[1]
.sym 71403 soc.cpu.cpu_state[2]
.sym 71418 soc.cpu.irq_active
.sym 71419 soc.cpu.irq_mask[1]
.sym 71420 $abc$41255$n2537
.sym 71421 soc.cpu.cpu_state[0]
.sym 71424 soc.cpu.irq_active
.sym 71425 soc.cpu.irq_mask[2]
.sym 71426 $false
.sym 71427 $false
.sym 71430 soc.cpu.irq_active
.sym 71431 soc.cpu.irq_mask[1]
.sym 71432 $abc$41255$n2537
.sym 71433 $false
.sym 71436 $abc$41255$n3130
.sym 71437 soc.cpu.irq_pending[1]
.sym 71438 $abc$41255$n2895_1
.sym 71439 $false
.sym 71446 $abc$41255$n3636
.sym 71447 CLK$2$2
.sym 71448 $abc$41255$n7$2
.sym 71449 $abc$41255$n2906
.sym 71450 $abc$41255$n5146_1
.sym 71451 $abc$41255$n2887
.sym 71453 $abc$41255$n5153_1
.sym 71454 $abc$41255$n5171_1
.sym 71455 $abc$41255$n2891
.sym 71456 soc.cpu.cpu_state[1]
.sym 71523 $abc$41255$n2816
.sym 71524 soc.cpu.mem_do_rdata
.sym 71525 $abc$41255$n3151
.sym 71526 $false
.sym 71529 $abc$41255$n5717
.sym 71530 $abc$41255$n3597
.sym 71531 $false
.sym 71532 $false
.sym 71535 $abc$41255$n2532
.sym 71536 $abc$41255$n2868
.sym 71537 $abc$41255$n2829
.sym 71538 soc.cpu.decoder_trigger
.sym 71541 $abc$41255$n2895_1
.sym 71542 $abc$41255$n2886
.sym 71543 $false
.sym 71544 $false
.sym 71547 $abc$41255$n2816
.sym 71548 soc.cpu.mem_do_wdata
.sym 71549 $false
.sym 71550 $false
.sym 71553 $abc$41255$n2522
.sym 71554 $abc$41255$n2532
.sym 71555 $false
.sym 71556 $false
.sym 71559 $abc$41255$n2868
.sym 71560 $abc$41255$n2829
.sym 71561 $abc$41255$n2870
.sym 71562 $abc$41255$n2897
.sym 71565 $abc$41255$n5717
.sym 71566 $false
.sym 71567 $false
.sym 71568 $false
.sym 71569 $abc$41255$n3601
.sym 71570 CLK$2$2
.sym 71571 $abc$41255$n7$2
.sym 71572 $abc$41255$n2940_1
.sym 71573 $abc$41255$n3151
.sym 71574 $abc$41255$n5170
.sym 71575 $abc$41255$n2819
.sym 71576 $abc$41255$n5168_1
.sym 71577 $abc$41255$n2894
.sym 71578 $abc$41255$n5169
.sym 71579 soc.cpu.latched_is_lh
.sym 71646 $abc$41255$n2829
.sym 71647 $abc$41255$n2868
.sym 71648 $false
.sym 71649 $false
.sym 71652 soc.cpu.cpu_state[5]
.sym 71653 soc.cpu.cpu_state[2]
.sym 71654 $false
.sym 71655 $false
.sym 71658 $abc$41255$n4641
.sym 71659 $abc$41255$n4144
.sym 71660 $abc$41255$n4640_1
.sym 71661 $abc$41255$n2878_1
.sym 71664 $abc$41255$n2870
.sym 71665 $abc$41255$n2871_1
.sym 71666 $false
.sym 71667 $false
.sym 71670 soc.cpu.cpu_state[0]
.sym 71671 $abc$41255$n4641
.sym 71672 soc.cpu.latched_store
.sym 71673 $false
.sym 71676 soc.cpu.cpu_state[2]
.sym 71677 $abc$41255$n2552
.sym 71678 $abc$41255$n2871_1
.sym 71679 $false
.sym 71682 soc.cpu.mem_rdata_q[14]
.sym 71683 $abc$41255$n3335
.sym 71684 $abc$41255$n2562
.sym 71685 $false
.sym 71688 $abc$41255$n3499
.sym 71689 $abc$41255$n2829
.sym 71690 $abc$41255$n3007
.sym 71691 $abc$41255$n4639
.sym 71692 $true
.sym 71693 CLK$2$2
.sym 71694 $abc$41255$n7$2
.sym 71695 $abc$41255$n3312
.sym 71696 $abc$41255$n2970
.sym 71697 $abc$41255$n3313
.sym 71698 $abc$41255$n2933
.sym 71699 $abc$41255$n2932
.sym 71701 soc.cpu.cpu_state[6]
.sym 71702 soc.cpu.cpu_state[3]
.sym 71769 soc.cpu.decoder_pseudo_trigger
.sym 71770 soc.cpu.decoder_trigger
.sym 71771 $false
.sym 71772 $false
.sym 71775 $abc$41255$n2759
.sym 71776 soc.cpu.mem_do_prefetch
.sym 71777 $false
.sym 71778 $false
.sym 71781 soc.cpu.mem_rdata_q[13]
.sym 71782 $abc$41255$n3326
.sym 71783 $abc$41255$n2562
.sym 71784 $false
.sym 71787 $abc$41255$n2938
.sym 71788 soc.cpu.is_sll_srl_sra
.sym 71789 soc.cpu.is_sb_sh_sw
.sym 71790 $false
.sym 71793 soc.cpu.cpu_state[1]
.sym 71794 soc.cpu.mem_do_prefetch
.sym 71795 $abc$41255$n2759
.sym 71796 $abc$41255$n2819
.sym 71799 $abc$41255$n2759
.sym 71800 resetn
.sym 71801 $false
.sym 71802 $false
.sym 71805 $abc$41255$n2828
.sym 71806 $abc$41255$n3486
.sym 71807 $false
.sym 71808 $false
.sym 71811 $abc$41255$n5709
.sym 71812 $false
.sym 71813 $false
.sym 71814 $false
.sym 71815 $true
.sym 71816 CLK$2$2
.sym 71817 $abc$41255$n7$2
.sym 71818 $abc$41255$n3152
.sym 71819 $abc$41255$n3588
.sym 71820 $abc$41255$n3652
.sym 71821 $abc$41255$n2958
.sym 71822 $abc$41255$n2817
.sym 71824 soc.cpu.latched_is_lu
.sym 71892 soc.cpu.instr_lh
.sym 71893 soc.cpu.instr_lhu
.sym 71894 $abc$41255$n2816
.sym 71895 $abc$41255$n2824
.sym 71898 $abc$41255$n2820
.sym 71899 $abc$41255$n3652
.sym 71900 $false
.sym 71901 $false
.sym 71904 $abc$41255$n3589$2
.sym 71905 soc.cpu.cpu_state[5]
.sym 71906 soc.cpu.mem_do_rdata
.sym 71907 $abc$41255$n2819
.sym 71910 $abc$41255$n2816
.sym 71911 $abc$41255$n2824
.sym 71912 $abc$41255$n2959
.sym 71913 $abc$41255$n2958
.sym 71916 $abc$41255$n2819
.sym 71917 $abc$41255$n2813
.sym 71918 soc.cpu.mem_wordsize[2]
.sym 71919 $false
.sym 71922 soc.cpu.mem_do_wdata
.sym 71923 $abc$41255$n2816
.sym 71924 soc.cpu.cpu_state[5]
.sym 71925 $false
.sym 71928 $abc$41255$n2812
.sym 71929 $abc$41255$n2821
.sym 71930 $abc$41255$n2823
.sym 71931 $false
.sym 71934 $abc$41255$n1066
.sym 71935 $false
.sym 71936 $false
.sym 71937 $false
.sym 71938 $true
.sym 71939 CLK$2$2
.sym 71940 $false
.sym 71943 $abc$41255$n3580
.sym 71945 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 72015 soc.cpu.instr_lbu
.sym 72016 soc.cpu.instr_lhu
.sym 72017 soc.cpu.instr_lh
.sym 72018 soc.cpu.instr_lb
.sym 72021 soc.cpu.mem_rdata_q[12]
.sym 72022 $abc$41255$n3317
.sym 72023 $abc$41255$n2562
.sym 72024 $false
.sym 72027 soc.cpu.instr_lw
.sym 72028 soc.cpu.instr_lbu
.sym 72029 soc.cpu.instr_lhu
.sym 72030 $false
.sym 72033 soc.cpu.mem_rdata_latched[12]
.sym 72034 soc.cpu.mem_rdata_latched[13]
.sym 72035 soc.cpu.mem_rdata_latched[14]
.sym 72036 $abc$41255$n3359
.sym 72039 $abc$41255$n3375
.sym 72040 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 72041 $false
.sym 72042 $false
.sym 72045 soc.cpu.mem_rdata_q[12]
.sym 72046 soc.cpu.mem_rdata_q[13]
.sym 72047 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 72048 soc.cpu.mem_rdata_q[14]
.sym 72051 soc.cpu.mem_rdata_q[14]
.sym 72052 soc.cpu.mem_rdata_q[12]
.sym 72053 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 72054 soc.cpu.mem_rdata_q[13]
.sym 72057 soc.cpu.mem_rdata_q[14]
.sym 72058 soc.cpu.mem_rdata_q[12]
.sym 72059 soc.cpu.mem_rdata_q[13]
.sym 72060 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 72061 $abc$41255$n3581$2
.sym 72062 CLK$2$2
.sym 72063 $false
.sym 72065 soc.cpu.instr_auipc
.sym 72066 soc.cpu.is_alu_reg_imm
.sym 72067 soc.cpu.is_alu_reg_reg
.sym 72068 soc.cpu.instr_lui
.sym 72071 soc.cpu.instr_jalr
.sym 72150 soc.cpu.mem_rdata_latched[12]
.sym 72151 $false
.sym 72152 $false
.sym 72153 $false
.sym 72156 soc.cpu.mem_rdata_latched[14]
.sym 72157 $false
.sym 72158 $false
.sym 72159 $false
.sym 72184 $true
.sym 72185 CLK$2$2
.sym 72186 $false
.sym 72723 $abc$41255$n3581
.sym 73066 $abc$41255$n7811
.sym 73071 sd.sd.spi_sclk
.sym 73157 soc.cpu.mem_addr[1]
.sym 73158 $false
.sym 73159 $false
.sym 73160 $false
.sym 73637 soc.cpu.reg_op2[6]
.sym 73638 $false
.sym 73639 $false
.sym 73640 $false
.sym 73661 soc.cpu.reg_op2[7]
.sym 73662 $false
.sym 73663 $false
.sym 73664 $false
.sym 73677 $abc$41255$n3571
.sym 73678 CLK$2$2
.sym 73679 $false
.sym 73683 soc.cpu.mem_addr[1]
.sym 73766 $false
.sym 73767 $false
.sym 73768 $false
.sym 73769 $false
.sym 73800 $abc$41255$n3574
.sym 73801 CLK$2$2
.sym 73802 $false
.sym 73803 $abc$41255$n4127
.sym 73804 $abc$41255$n2517
.sym 73805 $abc$41255$n2568
.sym 73806 $abc$41255$n3847
.sym 73807 $abc$41255$n4
.sym 73808 soc.cpu.mem_wdata[1]
.sym 73810 soc.cpu.mem_wdata[5]
.sym 73877 soc.cpu.mem_wordsize[0]
.sym 73878 soc.cpu.reg_op2[6]
.sym 73879 soc.cpu.reg_op2[14]
.sym 73880 soc.cpu.mem_wordsize[2]
.sym 73883 $abc$41255$n4372_1
.sym 73884 $abc$41255$n4371
.sym 73885 soc.cpu.reg_op2[1]
.sym 73886 $false
.sym 73889 $abc$41255$n4370
.sym 73890 $abc$41255$n4367_1
.sym 73891 soc.cpu.reg_op2[2]
.sym 73892 $false
.sym 73895 soc.cpu.mem_wordsize[0]
.sym 73896 soc.cpu.reg_op2[2]
.sym 73897 soc.cpu.reg_op2[10]
.sym 73898 soc.cpu.mem_wordsize[2]
.sym 73901 soc.cpu.reg_op1[0]
.sym 73902 soc.cpu.reg_op1[1]
.sym 73903 soc.cpu.reg_op2[0]
.sym 73904 $false
.sym 73907 soc.cpu.mem_addr[12]
.sym 73908 soc.cpu.mem_addr[13]
.sym 73909 soc.cpu.mem_addr[11]
.sym 73910 $false
.sym 73913 soc.cpu.mem_wordsize[0]
.sym 73914 soc.cpu.reg_op2[30]
.sym 73915 $abc$41255$n4137_1
.sym 73916 $false
.sym 73919 soc.cpu.mem_wordsize[0]
.sym 73920 soc.cpu.reg_op2[26]
.sym 73921 $abc$41255$n4129
.sym 73922 $false
.sym 73923 $abc$41255$n3571
.sym 73924 CLK$2$2
.sym 73925 $false
.sym 73926 $abc$41255$n3431
.sym 73927 $abc$41255$n2565
.sym 73928 $abc$41255$n4709
.sym 73929 $abc$41255$n3428
.sym 73930 $abc$41255$n3430
.sym 73931 $abc$41255$n3459
.sym 73932 $abc$41255$n3852
.sym 73933 $abc$41255$n3429
.sym 74006 soc.cpu.mem_wordsize[2]
.sym 74007 soc.cpu.reg_op2[4]
.sym 74008 soc.cpu.reg_op2[28]
.sym 74009 soc.cpu.mem_wordsize[0]
.sym 74012 soc.cpu.mem_addr[10]
.sym 74013 soc.cpu.mem_addr[12]
.sym 74014 soc.cpu.mem_addr[11]
.sym 74015 $false
.sym 74018 soc.cpu.reg_op1[5]
.sym 74019 soc.cpu.reg_op1[4]
.sym 74020 soc.cpu.reg_op2[0]
.sym 74021 $false
.sym 74024 $abc$41255$n4371
.sym 74025 $abc$41255$n4368_1
.sym 74026 soc.cpu.reg_op2[1]
.sym 74027 $false
.sym 74030 $abc$41255$n4433_1
.sym 74031 $abc$41255$n4432_1
.sym 74032 soc.cpu.reg_op2[2]
.sym 74033 $false
.sym 74036 $abc$41255$n4369
.sym 74037 $abc$41255$n4368_1
.sym 74038 soc.cpu.reg_op2[1]
.sym 74039 $false
.sym 74042 soc.cpu.mem_wordsize[2]
.sym 74043 soc.cpu.reg_op2[12]
.sym 74044 $abc$41255$n4133_1
.sym 74045 $false
.sym 74046 $abc$41255$n3571
.sym 74047 CLK$2$2
.sym 74048 $false
.sym 74049 $abc$41255$n2515
.sym 74050 $abc$41255$n3095
.sym 74051 $abc$41255$n2978
.sym 74052 $abc$41255$n3093
.sym 74053 $abc$41255$n2762
.sym 74054 $abc$41255$n3578
.sym 74055 $abc$41255$n2761
.sym 74056 soc.cpu.mem_valid
.sym 74129 soc.cpu.mem_wordsize[0]
.sym 74130 soc.cpu.reg_op2[7]
.sym 74131 soc.cpu.reg_op2[15]
.sym 74132 soc.cpu.mem_wordsize[2]
.sym 74147 soc.cpu.mem_wordsize[0]
.sym 74148 soc.cpu.reg_op2[31]
.sym 74149 $abc$41255$n4139_1
.sym 74150 $false
.sym 74169 $abc$41255$n3571
.sym 74170 CLK$2$2
.sym 74171 $false
.sym 74172 $abc$41255$n2981_1
.sym 74173 $abc$41255$n2976_1
.sym 74174 $abc$41255$n2980
.sym 74175 $abc$41255$n2977_1
.sym 74176 $abc$41255$n2763
.sym 74177 $abc$41255$n3096
.sym 74178 soc.cpu.mem_state[0]
.sym 74179 soc.cpu.mem_state[1]
.sym 74246 soc.cpu.mem_addr[12]
.sym 74247 soc.cpu.mem_addr[11]
.sym 74248 soc.cpu.mem_addr[13]
.sym 74249 $false
.sym 74252 $abc$41255$n2563
.sym 74253 $abc$41255$n2594
.sym 74254 $false
.sym 74255 $false
.sym 74270 $abc$41255$n2563
.sym 74271 $abc$41255$n2665
.sym 74272 $false
.sym 74273 $false
.sym 74296 $abc$41255$n3134
.sym 74299 $abc$41255$n3568
.sym 74300 $abc$41255$n2759
.sym 74301 gpio_peripheral.iomem_rdata[5]
.sym 74369 soc.cpu.mem_addr[11]
.sym 74370 soc.cpu.mem_addr[12]
.sym 74371 soc.cpu.mem_addr[13]
.sym 74372 $false
.sym 74375 soc.cpu.reg_op2[10]
.sym 74376 soc.cpu.reg_op2[2]
.sym 74377 $abc$41255$n4108
.sym 74378 $false
.sym 74381 soc.cpu.reg_op2[15]
.sym 74382 soc.cpu.reg_op2[7]
.sym 74383 $abc$41255$n4108
.sym 74384 $false
.sym 74387 soc.cpu.reg_op2[4]
.sym 74388 $false
.sym 74389 $false
.sym 74390 $false
.sym 74399 soc.cpu.reg_op2[14]
.sym 74400 soc.cpu.reg_op2[6]
.sym 74401 $abc$41255$n4108
.sym 74402 $false
.sym 74405 soc.cpu.reg_op2[11]
.sym 74406 soc.cpu.reg_op2[3]
.sym 74407 $abc$41255$n4108
.sym 74408 $false
.sym 74411 soc.cpu.reg_op2[12]
.sym 74412 soc.cpu.reg_op2[4]
.sym 74413 $abc$41255$n4108
.sym 74414 $false
.sym 74415 $abc$41255$n3571
.sym 74416 CLK$2$2
.sym 74417 $false
.sym 74420 soc.cpu.reg_out[4]
.sym 74422 soc.cpu.trap
.sym 74498 soc.cpu.instr_maskirq
.sym 74499 soc.cpu.irq_mask[4]
.sym 74500 soc.cpu.instr_timer
.sym 74501 soc.cpu.timer[4]
.sym 74504 soc.cpu.reg_op1[4]
.sym 74505 soc.cpu.cpu_state[4]
.sym 74506 $abc$41255$n4686
.sym 74507 $abc$41255$n4688
.sym 74516 $abc$41255$n4659_1
.sym 74517 soc.cpu.cpuregs_rs1[4]
.sym 74518 $abc$41255$n4687
.sym 74519 soc.cpu.cpu_state[2]
.sym 74522 $abc$41255$n4659_1
.sym 74523 soc.cpu.cpuregs_rs1[3]
.sym 74524 $abc$41255$n4678_1
.sym 74525 soc.cpu.cpu_state[2]
.sym 74528 soc.cpu.instr_maskirq
.sym 74529 soc.cpu.irq_mask[3]
.sym 74530 soc.cpu.instr_timer
.sym 74531 soc.cpu.timer[3]
.sym 74534 soc.cpu.cpuregs_rs1[4]
.sym 74535 $false
.sym 74536 $false
.sym 74537 $false
.sym 74538 $abc$41255$n3635
.sym 74539 CLK$2$2
.sym 74540 $abc$41255$n7$2
.sym 74541 $abc$41255$n4713
.sym 74542 $abc$41255$n4758_1
.sym 74543 $abc$41255$n4714
.sym 74544 $abc$41255$n4692
.sym 74545 $abc$41255$n4759_1
.sym 74546 $abc$41255$n4691
.sym 74547 soc.cpu.irq_mask[13]
.sym 74548 soc.cpu.irq_mask[7]
.sym 74615 soc.cpu.instr_maskirq
.sym 74616 soc.cpu.irq_mask[12]
.sym 74617 soc.cpu.instr_timer
.sym 74618 soc.cpu.timer[12]
.sym 74621 $abc$41255$n4659_1
.sym 74622 soc.cpu.cpuregs_rs1[14]
.sym 74623 $abc$41255$n4766_1
.sym 74624 soc.cpu.cpu_state[2]
.sym 74627 soc.cpu.instr_maskirq
.sym 74628 soc.cpu.irq_mask[8]
.sym 74629 soc.cpu.instr_timer
.sym 74630 soc.cpu.timer[8]
.sym 74633 soc.cpu.instr_maskirq
.sym 74634 soc.cpu.irq_mask[14]
.sym 74635 soc.cpu.instr_timer
.sym 74636 soc.cpu.timer[14]
.sym 74639 soc.cpu.cpuregs_rs1[12]
.sym 74640 $false
.sym 74641 $false
.sym 74642 $false
.sym 74645 soc.cpu.cpuregs_rs1[3]
.sym 74646 $false
.sym 74647 $false
.sym 74648 $false
.sym 74651 soc.cpu.cpuregs_rs1[14]
.sym 74652 $false
.sym 74653 $false
.sym 74654 $false
.sym 74657 soc.cpu.cpuregs_rs1[5]
.sym 74658 $false
.sym 74659 $false
.sym 74660 $false
.sym 74661 $abc$41255$n3635
.sym 74662 CLK$2$2
.sym 74663 $abc$41255$n7$2
.sym 74664 $abc$41255$n4823
.sym 74665 $abc$41255$n4773_1
.sym 74666 $abc$41255$n4824
.sym 74667 $abc$41255$n4772_1
.sym 74668 $abc$41255$n3579
.sym 74669 $abc$41255$n4731
.sym 74670 soc.cpu.irq_mask[9]
.sym 74671 soc.cpu.irq_mask[23]
.sym 74738 soc.cpu.irq_pending[10]
.sym 74739 soc.cpu.cpu_state[1]
.sym 74740 $abc$41255$n4737
.sym 74741 $abc$41255$n4739
.sym 74744 $abc$41255$n4659_1
.sym 74745 soc.cpu.cpuregs_rs1[9]
.sym 74746 $abc$41255$n4731
.sym 74747 soc.cpu.cpu_state[2]
.sym 74750 $abc$41255$n4659_1
.sym 74751 soc.cpu.cpuregs_rs1[8]
.sym 74752 $abc$41255$n4724
.sym 74753 soc.cpu.cpu_state[2]
.sym 74756 $abc$41255$n4708
.sym 74757 $abc$41255$n4718_1
.sym 74758 $false
.sym 74759 $false
.sym 74762 soc.cpu.irq_pending[8]
.sym 74763 soc.cpu.cpu_state[1]
.sym 74764 $abc$41255$n4723_1
.sym 74765 $abc$41255$n4725_1
.sym 74768 $abc$41255$n4734
.sym 74769 $abc$41255$n4717
.sym 74770 $abc$41255$n4647_1
.sym 74771 $abc$41255$n4736_1
.sym 74774 $abc$41255$n4719
.sym 74775 $abc$41255$n4717
.sym 74776 $abc$41255$n4647_1
.sym 74777 $abc$41255$n4722_1
.sym 74784 $true
.sym 74785 CLK$2$2
.sym 74786 $abc$41255$n7$2
.sym 74787 $abc$41255$n4744
.sym 74788 $abc$41255$n4664_1
.sym 74789 $abc$41255$n4670_1
.sym 74790 $abc$41255$n4745_1
.sym 74791 soc.cpu.irq_mask[2]
.sym 74792 soc.cpu.irq_mask[19]
.sym 74793 soc.cpu.irq_mask[11]
.sym 74794 soc.cpu.irq_mask[15]
.sym 74861 soc.cpu.irq_mask[23]
.sym 74862 soc.cpu.irq_pending[23]
.sym 74863 $false
.sym 74864 $false
.sym 74867 soc.cpu.irq_mask[7]
.sym 74868 soc.cpu.irq_pending[7]
.sym 74869 $false
.sym 74870 $false
.sym 74873 soc.cpu.irq_pending[23]
.sym 74874 soc.cpu.irq_mask[23]
.sym 74875 $false
.sym 74876 $false
.sym 74879 soc.cpu.irq_pending[7]
.sym 74880 soc.cpu.irq_mask[7]
.sym 74881 $false
.sym 74882 $false
.sym 74885 soc.cpu.irq_pending[13]
.sym 74886 soc.cpu.irq_mask[13]
.sym 74887 $false
.sym 74888 $false
.sym 74891 soc.cpu.irq_pending[8]
.sym 74892 soc.cpu.irq_mask[8]
.sym 74893 $false
.sym 74894 $false
.sym 74897 soc.cpu.irq_pending[18]
.sym 74898 soc.cpu.irq_mask[18]
.sym 74899 $false
.sym 74900 $false
.sym 74903 soc.cpu.irq_pending[11]
.sym 74904 soc.cpu.irq_mask[11]
.sym 74905 $false
.sym 74906 $false
.sym 74907 $abc$41255$n3630
.sym 74908 CLK$2$2
.sym 74909 $abc$41255$n7$2
.sym 74910 $abc$41255$n2854
.sym 74911 $abc$41255$n4658
.sym 74912 $abc$41255$n2847
.sym 74913 $abc$41255$n2863
.sym 74914 $abc$41255$n4650
.sym 74915 soc.cpu.irq_pending[9]
.sym 74916 soc.cpu.irq_pending[10]
.sym 74917 soc.cpu.irq_pending[19]
.sym 74984 soc.cpu.irq_pending[1]
.sym 74985 soc.cpu.cpu_state[1]
.sym 74986 soc.cpu.reg_op1[1]
.sym 74987 soc.cpu.cpu_state[4]
.sym 74990 soc.cpu.irq_pending[8]
.sym 74991 soc.cpu.irq_pending[9]
.sym 74992 soc.cpu.irq_pending[10]
.sym 74993 soc.cpu.irq_pending[11]
.sym 74996 soc.cpu.irq_mask[13]
.sym 74997 soc.cpu.irq_pending[13]
.sym 74998 $false
.sym 74999 $false
.sym 75002 $abc$41255$n4659_1
.sym 75003 soc.cpu.cpuregs_rs1[29]
.sym 75004 $abc$41255$n4860
.sym 75005 soc.cpu.cpu_state[2]
.sym 75008 $abc$41255$n8093
.sym 75009 soc.cpu.cpu_state[3]
.sym 75010 $abc$41255$n4658
.sym 75011 $abc$41255$n4661_1
.sym 75014 soc.cpu.irq_mask[0]
.sym 75015 soc.cpu.irq_state[1]
.sym 75016 soc.cpu.cpu_state[1]
.sym 75017 $false
.sym 75020 $abc$41255$n4653_1
.sym 75021 $abc$41255$n4647_1
.sym 75022 $abc$41255$n4657_1
.sym 75023 $false
.sym 75026 soc.cpu.irq_pending[0]
.sym 75027 $abc$41255$n3797_1
.sym 75028 $abc$41255$n3810
.sym 75029 $false
.sym 75030 $true
.sym 75031 CLK$2$2
.sym 75032 $abc$41255$n7$2
.sym 75033 $abc$41255$n2855
.sym 75034 $abc$41255$n4781_1
.sym 75035 $abc$41255$n4871_1
.sym 75036 $abc$41255$n4665_1
.sym 75037 $abc$41255$n4865
.sym 75038 $abc$41255$n4872_1
.sym 75039 soc.cpu.irq_pending[31]
.sym 75107 soc.cpu.irq_mask[29]
.sym 75108 soc.cpu.irq_pending[29]
.sym 75109 soc.cpu.irq_mask[14]
.sym 75110 soc.cpu.irq_pending[14]
.sym 75113 soc.cpu.irq_mask[1]
.sym 75114 soc.cpu.irq_pending[1]
.sym 75115 $abc$41255$n2842
.sym 75116 $abc$41255$n2843_1
.sym 75119 soc.cpu.irq_mask[16]
.sym 75120 soc.cpu.irq_pending[16]
.sym 75121 $false
.sym 75122 $false
.sym 75125 soc.cpu.irq_mask[14]
.sym 75126 soc.cpu.irq_state[1]
.sym 75127 soc.cpu.irq_pending[14]
.sym 75128 $false
.sym 75131 soc.cpu.irq_pending[25]
.sym 75132 soc.cpu.irq_mask[25]
.sym 75133 $false
.sym 75134 $false
.sym 75137 soc.cpu.irq_pending[29]
.sym 75138 soc.cpu.irq_mask[29]
.sym 75139 $false
.sym 75140 $false
.sym 75143 soc.cpu.irq_pending[16]
.sym 75144 soc.cpu.irq_mask[16]
.sym 75145 $false
.sym 75146 $false
.sym 75149 soc.cpu.irq_pending[14]
.sym 75150 soc.cpu.irq_mask[14]
.sym 75151 $false
.sym 75152 $false
.sym 75153 $abc$41255$n3630
.sym 75154 CLK$2$2
.sym 75155 $abc$41255$n7$2
.sym 75156 $abc$41255$n2864_1
.sym 75157 $abc$41255$n4644
.sym 75158 $abc$41255$n2760
.sym 75159 $abc$41255$n4643_1
.sym 75160 $abc$41255$n2846
.sym 75161 soc.cpu.irq_pending[17]
.sym 75162 soc.cpu.irq_pending[30]
.sym 75230 $abc$41255$n4659_1
.sym 75231 soc.cpu.cpuregs_rs1[27]
.sym 75232 $abc$41255$n4848_1
.sym 75233 soc.cpu.cpu_state[2]
.sym 75236 $abc$41255$n4720_1
.sym 75237 $abc$41255$n4718_1
.sym 75238 $false
.sym 75239 $false
.sym 75242 soc.cpu.instr_maskirq
.sym 75243 soc.cpu.irq_mask[27]
.sym 75244 soc.cpu.instr_timer
.sym 75245 soc.cpu.timer[27]
.sym 75248 $abc$41255$n4735_1
.sym 75249 $abc$41255$n4718_1
.sym 75250 $false
.sym 75251 $false
.sym 75254 $abc$41255$n2723
.sym 75255 $abc$41255$n4721_1
.sym 75256 $abc$41255$n3845_1
.sym 75257 $abc$41255$n3469
.sym 75260 $abc$41255$n4659_1
.sym 75261 soc.cpu.cpuregs_rs1[17]
.sym 75262 $abc$41255$n4788
.sym 75263 soc.cpu.cpu_state[2]
.sym 75266 $abc$41255$n3827
.sym 75267 $abc$41255$n3469
.sym 75268 $abc$41255$n3259
.sym 75269 $abc$41255$n4721_1
.sym 75272 soc.cpu.cpuregs_rs1[27]
.sym 75273 $false
.sym 75274 $false
.sym 75275 $false
.sym 75276 $abc$41255$n3635
.sym 75277 CLK$2$2
.sym 75278 $abc$41255$n7$2
.sym 75280 $abc$41255$n4710
.sym 75284 $abc$41255$n2525
.sym 75285 $abc$41255$n2527
.sym 75353 $abc$41255$n4709_1
.sym 75354 $abc$41255$n4711
.sym 75355 $abc$41255$n4718_1
.sym 75356 $abc$41255$n4777_1
.sym 75359 soc.cpu.mem_wordsize[0]
.sym 75360 soc.cpu.latched_is_lu
.sym 75361 $false
.sym 75362 $false
.sym 75365 $abc$41255$n4710
.sym 75366 $abc$41255$n4108
.sym 75367 $false
.sym 75368 $false
.sym 75371 soc.cpu.latched_is_lh
.sym 75372 soc.cpu.latched_is_lu
.sym 75373 $false
.sym 75374 $false
.sym 75377 $abc$41255$n4770
.sym 75378 soc.cpu.latched_is_lh
.sym 75379 $false
.sym 75380 $false
.sym 75383 $abc$41255$n4709_1
.sym 75384 $abc$41255$n4711
.sym 75385 $false
.sym 75386 $false
.sym 75389 $abc$41255$n2704
.sym 75390 $abc$41255$n4721_1
.sym 75391 $abc$41255$n2750
.sym 75392 $abc$41255$n3469
.sym 75395 $abc$41255$n4770
.sym 75396 $abc$41255$n4708
.sym 75397 $abc$41255$n4718_1
.sym 75398 $false
.sym 75402 $abc$41255$n2524
.sym 75403 $abc$41255$n2530
.sym 75404 $abc$41255$n2528
.sym 75406 $abc$41255$n2535
.sym 75407 $abc$41255$n2534
.sym 75408 $abc$41255$n2531
.sym 75409 $abc$41255$n2554
.sym 75482 $abc$41255$n2529
.sym 75483 soc.cpu.mem_do_wdata
.sym 75484 soc.cpu.mem_do_rdata
.sym 75485 resetn
.sym 75488 $abc$41255$n2524
.sym 75489 $abc$41255$n2528
.sym 75490 $false
.sym 75491 $false
.sym 75506 $abc$41255$n2533
.sym 75507 $abc$41255$n2523
.sym 75508 $abc$41255$n2895_1
.sym 75509 $false
.sym 75518 $abc$41255$n2530
.sym 75519 $abc$41255$n2523
.sym 75520 $false
.sym 75521 $false
.sym 75525 $abc$41255$n2872
.sym 75526 $abc$41255$n2902
.sym 75527 $abc$41255$n5152
.sym 75528 $abc$41255$n2876
.sym 75530 $abc$41255$n2532
.sym 75531 $abc$41255$n2877
.sym 75532 $abc$41255$n2905_1
.sym 75599 $abc$41255$n2928
.sym 75600 soc.cpu.instr_jal
.sym 75601 $abc$41255$n2528
.sym 75602 $abc$41255$n2908
.sym 75605 $abc$41255$n2886
.sym 75606 $abc$41255$n2894
.sym 75607 $abc$41255$n2528
.sym 75608 $abc$41255$n2533
.sym 75611 $abc$41255$n2522
.sym 75612 $abc$41255$n2532
.sym 75613 $abc$41255$n2889_1
.sym 75614 $abc$41255$n2759
.sym 75623 $abc$41255$n2910_1
.sym 75624 soc.cpu.cpu_state[1]
.sym 75625 $abc$41255$n2906
.sym 75626 $abc$41255$n5152
.sym 75629 $abc$41255$n2887
.sym 75630 $abc$41255$n2891
.sym 75631 $abc$41255$n2874
.sym 75632 $abc$41255$n5146_1
.sym 75635 $abc$41255$n2892
.sym 75636 $abc$41255$n2894
.sym 75637 $abc$41255$n2895_1
.sym 75638 $abc$41255$n2872
.sym 75641 $abc$41255$n5170
.sym 75642 $abc$41255$n5171_1
.sym 75643 $abc$41255$n5153_1
.sym 75644 $false
.sym 75645 $true
.sym 75646 CLK$2$2
.sym 75647 $false
.sym 75648 $abc$41255$n2880
.sym 75649 $abc$41255$n2884_1
.sym 75650 $abc$41255$n2879
.sym 75651 $abc$41255$n2875
.sym 75653 $abc$41255$n2874
.sym 75654 $abc$41255$n2904
.sym 75722 $abc$41255$n2521
.sym 75723 $abc$41255$n2759
.sym 75724 $abc$41255$n2889_1
.sym 75725 $false
.sym 75728 soc.cpu.cpu_state[1]
.sym 75729 $abc$41255$n3152
.sym 75730 $false
.sym 75731 $false
.sym 75734 $abc$41255$n2828
.sym 75735 $abc$41255$n5168_1
.sym 75736 $abc$41255$n2869
.sym 75737 $abc$41255$n5169
.sym 75740 soc.cpu.cpu_state[0]
.sym 75741 soc.cpu.cpu_state[3]
.sym 75742 soc.cpu.cpu_state[2]
.sym 75743 soc.cpu.cpu_state[4]
.sym 75746 $abc$41255$n2872
.sym 75747 $abc$41255$n2533
.sym 75748 $abc$41255$n2884_1
.sym 75749 $abc$41255$n2869
.sym 75752 soc.cpu.cpu_state[5]
.sym 75753 soc.cpu.cpu_state[6]
.sym 75754 soc.cpu.mem_do_prefetch
.sym 75755 $abc$41255$n2759
.sym 75758 $abc$41255$n2897
.sym 75759 $abc$41255$n2876
.sym 75760 $abc$41255$n2884_1
.sym 75761 $abc$41255$n2894
.sym 75764 soc.cpu.cpu_state[1]
.sym 75765 soc.cpu.instr_lh
.sym 75766 soc.cpu.latched_is_lh
.sym 75767 $abc$41255$n3152
.sym 75768 $abc$41255$n3588
.sym 75769 CLK$2$2
.sym 75770 $abc$41255$n7$2
.sym 75771 $abc$41255$n3311
.sym 75775 soc.cpu.cpu_state[5]
.sym 75845 $abc$41255$n2938
.sym 75846 $abc$41255$n2933
.sym 75847 $abc$41255$n3313
.sym 75848 $false
.sym 75851 soc.cpu.mem_do_prefetch
.sym 75852 $abc$41255$n2759
.sym 75853 soc.cpu.cpu_state[6]
.sym 75854 $false
.sym 75857 $abc$41255$n2532
.sym 75858 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 75859 $abc$41255$n2934
.sym 75860 $false
.sym 75863 $abc$41255$n2522
.sym 75864 $abc$41255$n2934
.sym 75865 $false
.sym 75866 $false
.sym 75869 $abc$41255$n3313
.sym 75870 $abc$41255$n2933
.sym 75871 $abc$41255$n2937
.sym 75872 $abc$41255$n2936
.sym 75881 $abc$41255$n2938
.sym 75882 soc.cpu.cpu_state[2]
.sym 75883 $abc$41255$n2970
.sym 75884 $abc$41255$n2521
.sym 75887 $abc$41255$n2521
.sym 75888 $abc$41255$n2932
.sym 75889 soc.cpu.cpu_state[2]
.sym 75890 $abc$41255$n2940_1
.sym 75891 $true
.sym 75892 CLK$2$2
.sym 75893 $false
.sym 75900 $abc$41255$n2559
.sym 75968 soc.cpu.cpu_state[5]
.sym 75969 $abc$41255$n2819
.sym 75970 $false
.sym 75971 $false
.sym 75974 $abc$41255$n2816
.sym 75975 soc.cpu.mem_do_rdata
.sym 75976 $abc$41255$n2817
.sym 75977 $false
.sym 75980 $abc$41255$n3588
.sym 75981 resetn
.sym 75982 $false
.sym 75983 $false
.sym 75986 $abc$41255$n2819
.sym 75987 soc.cpu.mem_wordsize[0]
.sym 75988 soc.cpu.cpu_state[1]
.sym 75989 resetn
.sym 75992 $abc$41255$n3589$2
.sym 75993 soc.cpu.cpu_state[5]
.sym 75994 $abc$41255$n2819
.sym 75995 $false
.sym 76004 soc.cpu.cpu_state[1]
.sym 76005 soc.cpu.is_lbu_lhu_lw
.sym 76006 soc.cpu.latched_is_lu
.sym 76007 $abc$41255$n3152
.sym 76014 $abc$41255$n3588
.sym 76015 CLK$2$2
.sym 76016 $abc$41255$n7$2
.sym 76017 $abc$41255$n3356
.sym 76019 $abc$41255$n3359
.sym 76020 $abc$41255$n3352
.sym 76021 $abc$41255$n3351
.sym 76022 soc.cpu.instr_jal
.sym 76023 soc.cpu.is_sb_sh_sw
.sym 76024 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 76103 $abc$41255$n3579$2
.sym 76104 resetn
.sym 76105 $false
.sym 76106 $false
.sym 76115 $abc$41255$n3350
.sym 76116 $abc$41255$n3359
.sym 76117 $false
.sym 76118 $false
.sym 76137 $abc$41255$n3580
.sym 76138 CLK$2$2
.sym 76139 $abc$41255$n7$2
.sym 76140 $abc$41255$n3350
.sym 76144 $abc$41255$n3354
.sym 76146 $abc$41255$n3362
.sym 76220 $abc$41255$n3362
.sym 76221 $abc$41255$n3354
.sym 76222 $false
.sym 76223 $false
.sym 76226 $abc$41255$n3350
.sym 76227 $abc$41255$n3354
.sym 76228 $false
.sym 76229 $false
.sym 76232 $abc$41255$n3350
.sym 76233 $abc$41255$n3352
.sym 76234 $false
.sym 76235 $false
.sym 76238 $abc$41255$n3362
.sym 76239 $abc$41255$n3352
.sym 76240 $false
.sym 76241 $false
.sym 76256 $abc$41255$n3426
.sym 76257 $abc$41255$n3362
.sym 76258 $false
.sym 76259 $false
.sym 76260 $abc$41255$n3579$2
.sym 76261 CLK$2$2
.sym 76262 $false
.sym 76856 $abc$41255$n3731
.sym 76859 sd.sd.spi_state[4]
.sym 76983 $abc$41255$n6591
.sym 76987 sd.sd.spi_state[0]
.sym 77143 $abc$41255$n3758
.sym 77145 $abc$41255$n7809
.sym 77149 sd.iomem_rdata[0]
.sym 77222 sd.sd.mode_cpol
.sym 77223 sd.sd.spi_sclk
.sym 77224 $false
.sym 77225 $false
.sym 77252 $abc$41255$n7809
.sym 77253 $false
.sym 77254 $false
.sym 77255 $false
.sym 77262 $abc$41255$n3758
.sym 77263 CLK$2$2
.sym 77264 $abc$41255$n7$2
.sym 77268 sd.sd.mode_cpha
.sym 77270 sd.sd.mode_cpol
.sym 77395 sd.sd.spi_cs
.sym 77512 $abc$41255$n2660
.sym 77515 $abc$41255$n2604
.sym 77517 $abc$41255$n2586
.sym 77638 sd.iomem_rdata[6]
.sym 77849 $false
.sym 77850 $false
.sym 77851 $false
.sym 77852 $false
.sym 77877 $abc$41255$n3574
.sym 77878 CLK$2$2
.sym 77879 $false
.sym 77880 $abc$41255$n2513
.sym 77881 $abc$41255$n2563
.sym 77882 $abc$41255$n2920_1
.sym 77883 $abc$41255$n2516
.sym 77884 $abc$41255$n3845
.sym 77885 $abc$41255$n2567
.sym 77886 $abc$41255$n4135
.sym 77887 gpio_peripheral.iomem_ready
.sym 77954 soc.cpu.mem_wordsize[2]
.sym 77955 soc.cpu.reg_op2[1]
.sym 77956 soc.cpu.reg_op2[25]
.sym 77957 soc.cpu.mem_wordsize[0]
.sym 77960 $abc$41255$n7435
.sym 77961 soc.cpu.mem_valid
.sym 77962 $false
.sym 77963 $false
.sym 77966 soc.cpu.mem_addr[27]
.sym 77967 soc.cpu.mem_addr[24]
.sym 77968 soc.cpu.mem_addr[26]
.sym 77969 $false
.sym 77972 $abc$41255$n3845
.sym 77973 resetn
.sym 77974 $false
.sym 77975 $false
.sym 77978 $abc$41255$n2513
.sym 77979 $abc$41255$n2517
.sym 77980 $false
.sym 77981 $false
.sym 77984 soc.cpu.reg_op2[1]
.sym 77985 $false
.sym 77986 $false
.sym 77987 $false
.sym 77996 soc.cpu.reg_op2[5]
.sym 77997 $false
.sym 77998 $false
.sym 77999 $false
.sym 78000 $abc$41255$n3571
.sym 78001 CLK$2$2
.sym 78002 $false
.sym 78003 $abc$41255$n2566
.sym 78004 $abc$41255$n2564
.sym 78005 $abc$41255$n2576
.sym 78006 $abc$41255$n2589
.sym 78007 $abc$41255$n2590
.sym 78008 $abc$41255$n2573
.sym 78009 $abc$41255$n2570
.sym 78010 $abc$41255$n2585
.sym 78077 $abc$41255$n2574
.sym 78078 $abc$41255$n2575
.sym 78079 $abc$41255$n3432
.sym 78080 $false
.sym 78083 soc.cpu.mem_addr[27]
.sym 78084 soc.cpu.mem_addr[26]
.sym 78085 $false
.sym 78086 $false
.sym 78089 $abc$41255$n3428
.sym 78090 $abc$41255$n3093
.sym 78091 $abc$41255$n7502
.sym 78092 $false
.sym 78095 $abc$41255$n3429
.sym 78096 $abc$41255$n2925_1
.sym 78097 $abc$41255$n3430
.sym 78098 $abc$41255$n3431
.sym 78101 soc.cpu.mem_addr[24]
.sym 78102 $abc$41255$n2572
.sym 78103 soc.cpu.mem_addr[13]
.sym 78104 $abc$41255$n2565
.sym 78107 $abc$41255$n4709
.sym 78108 soc.cpu.mem_wstrb[0]
.sym 78109 $false
.sym 78110 $false
.sym 78113 $abc$41255$n3845
.sym 78114 soc.cpu.mem_wstrb[0]
.sym 78115 resetn
.sym 78116 $false
.sym 78119 soc.cpu.mem_addr[25]
.sym 78120 $abc$41255$n2514
.sym 78121 $false
.sym 78122 $false
.sym 78127 $abc$41255$n2584
.sym 78130 $abc$41255$n2603
.sym 78131 $abc$41255$n4125
.sym 78132 $abc$41255$n2659
.sym 78133 soc.cpu.mem_wdata[24]
.sym 78200 soc.cpu.mem_addr[27]
.sym 78201 soc.cpu.mem_addr[26]
.sym 78202 $false
.sym 78203 $false
.sym 78206 soc.cpu.mem_valid
.sym 78207 $abc$41255$n3096
.sym 78208 $false
.sym 78209 $false
.sym 78212 soc.cpu.mem_do_rinst
.sym 78213 $abc$41255$n2762
.sym 78214 $false
.sym 78215 $false
.sym 78218 $abc$41255$n3094
.sym 78219 soc.cpu.mem_valid
.sym 78220 $false
.sym 78221 $false
.sym 78224 soc.cpu.mem_state[1]
.sym 78225 soc.cpu.mem_state[0]
.sym 78226 $false
.sym 78227 $false
.sym 78230 $abc$41255$n2762
.sym 78231 $abc$41255$n3094
.sym 78232 soc.cpu.trap
.sym 78233 resetn
.sym 78236 $abc$41255$n2762
.sym 78237 soc.cpu.mem_do_rinst
.sym 78238 $false
.sym 78239 $false
.sym 78242 $abc$41255$n3095
.sym 78243 $abc$41255$n3093
.sym 78244 soc.cpu.mem_state[1]
.sym 78245 soc.cpu.mem_state[0]
.sym 78246 $abc$41255$n3578
.sym 78247 CLK$2$2
.sym 78248 $abc$41255$n3566
.sym 78249 $abc$41255$n2658
.sym 78250 $abc$41255$n3564
.sym 78251 $abc$41255$n3566
.sym 78252 $abc$41255$n3571
.sym 78253 $abc$41255$n3136
.sym 78254 $abc$41255$n3574
.sym 78255 $abc$41255$n4667_1
.sym 78256 $abc$41255$n2268
.sym 78323 soc.cpu.mem_do_rinst
.sym 78324 soc.cpu.mem_do_rdata
.sym 78325 soc.cpu.mem_do_prefetch
.sym 78326 $abc$41255$n2763
.sym 78329 soc.cpu.mem_state[0]
.sym 78330 soc.cpu.mem_state[1]
.sym 78331 $abc$41255$n2977_1
.sym 78332 $abc$41255$n2562
.sym 78335 soc.cpu.mem_do_wdata
.sym 78336 $abc$41255$n2981_1
.sym 78337 $abc$41255$n2977_1
.sym 78338 $abc$41255$n2978
.sym 78341 soc.cpu.mem_state[1]
.sym 78342 soc.cpu.mem_do_rdata
.sym 78343 soc.cpu.mem_do_rinst
.sym 78344 soc.cpu.mem_state[0]
.sym 78347 soc.cpu.mem_state[1]
.sym 78348 soc.cpu.mem_state[0]
.sym 78349 $false
.sym 78350 $false
.sym 78353 soc.cpu.mem_do_wdata
.sym 78354 soc.cpu.mem_do_rdata
.sym 78355 soc.cpu.mem_do_prefetch
.sym 78356 soc.cpu.mem_do_rinst
.sym 78359 $abc$41255$n2562
.sym 78360 soc.cpu.mem_state[1]
.sym 78361 soc.cpu.mem_state[0]
.sym 78362 $abc$41255$n2980
.sym 78365 soc.cpu.mem_do_wdata
.sym 78366 $abc$41255$n2763
.sym 78367 $abc$41255$n2976_1
.sym 78368 $abc$41255$n2978
.sym 78369 $abc$41255$n3568
.sym 78370 CLK$2$2
.sym 78371 $abc$41255$n3566
.sym 78373 $abc$41255$n4656_1
.sym 78374 $abc$41255$n2646
.sym 78375 $abc$41255$n2602
.sym 78376 $abc$41255$n2645
.sym 78377 $abc$41255$n2633
.sym 78378 $abc$41255$n2632
.sym 78379 soc.cpu.mem_wdata[13]
.sym 78452 resetn
.sym 78453 $abc$41255$n2763
.sym 78454 soc.cpu.mem_do_wdata
.sym 78455 $false
.sym 78470 resetn
.sym 78471 soc.cpu.trap
.sym 78472 $false
.sym 78473 $false
.sym 78476 $abc$41255$n2763
.sym 78477 $abc$41255$n2562
.sym 78478 $abc$41255$n2761
.sym 78479 $abc$41255$n2760
.sym 78482 gpio_peripheral.gpio_buttons[5]
.sym 78483 $false
.sym 78484 $false
.sym 78485 $false
.sym 78492 $abc$41255$n3847
.sym 78493 CLK$2$2
.sym 78494 $false
.sym 78495 $abc$41255$n4694
.sym 78496 $abc$41255$n2631
.sym 78498 $abc$41255$n4702
.sym 78499 $abc$41255$n2583
.sym 78500 $abc$41255$n3469
.sym 78501 $abc$41255$n2644
.sym 78502 $abc$41255$n4646
.sym 78581 $abc$41255$n4681_1
.sym 78582 $abc$41255$n4647_1
.sym 78583 $abc$41255$n4685_1
.sym 78584 $false
.sym 78593 soc.cpu.cpu_state[0]
.sym 78594 $false
.sym 78595 $false
.sym 78596 $false
.sym 78615 $true
.sym 78616 CLK$2$2
.sym 78617 $abc$41255$n7$2
.sym 78618 $abc$41255$n4693
.sym 78619 $abc$41255$n4700_1
.sym 78620 $abc$41255$n4699
.sym 78621 $abc$41255$n3635
.sym 78622 $abc$41255$n4701
.sym 78623 soc.cpu.mem_wdata[8]
.sym 78625 soc.cpu.mem_wdata[9]
.sym 78692 $abc$41255$n4659_1
.sym 78693 soc.cpu.cpuregs_rs1[7]
.sym 78694 $abc$41255$n4714
.sym 78695 soc.cpu.cpu_state[2]
.sym 78698 $abc$41255$n4659_1
.sym 78699 soc.cpu.cpuregs_rs1[13]
.sym 78700 $abc$41255$n4759_1
.sym 78701 soc.cpu.cpu_state[2]
.sym 78704 soc.cpu.instr_maskirq
.sym 78705 soc.cpu.irq_mask[7]
.sym 78706 soc.cpu.instr_timer
.sym 78707 soc.cpu.timer[7]
.sym 78710 $abc$41255$n2685
.sym 78711 $abc$41255$n3326
.sym 78712 soc.cpu.reg_op1[1]
.sym 78713 soc.cpu.reg_op1[0]
.sym 78716 soc.cpu.instr_maskirq
.sym 78717 soc.cpu.irq_mask[13]
.sym 78718 soc.cpu.instr_timer
.sym 78719 soc.cpu.timer[13]
.sym 78722 $abc$41255$n4692
.sym 78723 $abc$41255$n4108
.sym 78724 $abc$41255$n4693
.sym 78725 $abc$41255$n4647_1
.sym 78728 soc.cpu.cpuregs_rs1[13]
.sym 78729 $false
.sym 78730 $false
.sym 78731 $false
.sym 78734 soc.cpu.cpuregs_rs1[7]
.sym 78735 $false
.sym 78736 $false
.sym 78737 $false
.sym 78738 $abc$41255$n3635
.sym 78739 CLK$2$2
.sym 78740 $abc$41255$n7$2
.sym 78741 $abc$41255$n4812
.sym 78743 $abc$41255$n4737
.sym 78744 $abc$41255$n4806
.sym 78745 $abc$41255$n4811
.sym 78746 $abc$41255$n4805
.sym 78747 $abc$41255$n4738_1
.sym 78748 soc.cpu.irq_mask[20]
.sym 78815 $abc$41255$n4659_1
.sym 78816 soc.cpu.cpuregs_rs1[23]
.sym 78817 $abc$41255$n4824
.sym 78818 soc.cpu.cpu_state[2]
.sym 78821 soc.cpu.instr_maskirq
.sym 78822 soc.cpu.irq_mask[15]
.sym 78823 soc.cpu.instr_timer
.sym 78824 soc.cpu.timer[15]
.sym 78827 soc.cpu.instr_maskirq
.sym 78828 soc.cpu.irq_mask[23]
.sym 78829 soc.cpu.instr_timer
.sym 78830 soc.cpu.timer[23]
.sym 78833 $abc$41255$n4659_1
.sym 78834 soc.cpu.cpuregs_rs1[15]
.sym 78835 $abc$41255$n4773_1
.sym 78836 soc.cpu.cpu_state[2]
.sym 78839 $abc$41255$n2759
.sym 78840 soc.cpu.mem_do_rinst
.sym 78841 $false
.sym 78842 $false
.sym 78845 soc.cpu.instr_maskirq
.sym 78846 soc.cpu.irq_mask[9]
.sym 78847 soc.cpu.instr_timer
.sym 78848 soc.cpu.timer[9]
.sym 78851 soc.cpu.cpuregs_rs1[9]
.sym 78852 $false
.sym 78853 $false
.sym 78854 $false
.sym 78857 soc.cpu.cpuregs_rs1[23]
.sym 78858 $false
.sym 78859 $false
.sym 78860 $false
.sym 78861 $abc$41255$n3635
.sym 78862 CLK$2$2
.sym 78863 $abc$41255$n7$2
.sym 78864 $abc$41255$n4794
.sym 78865 $abc$41255$n4666_1
.sym 78866 $abc$41255$n4800
.sym 78867 $abc$41255$n4799
.sym 78868 $abc$41255$n4793
.sym 78870 $abc$41255$n3740
.sym 78871 soc.cpu.irq_mask[10]
.sym 78938 $abc$41255$n4659_1
.sym 78939 soc.cpu.cpuregs_rs1[11]
.sym 78940 $abc$41255$n4745_1
.sym 78941 soc.cpu.cpu_state[2]
.sym 78944 $abc$41255$n4665_1
.sym 78945 $abc$41255$n4108
.sym 78946 $abc$41255$n4666_1
.sym 78947 $abc$41255$n4647_1
.sym 78950 soc.cpu.instr_maskirq
.sym 78951 soc.cpu.irq_mask[2]
.sym 78952 soc.cpu.instr_timer
.sym 78953 soc.cpu.timer[2]
.sym 78956 soc.cpu.instr_maskirq
.sym 78957 soc.cpu.irq_mask[11]
.sym 78958 soc.cpu.instr_timer
.sym 78959 soc.cpu.timer[11]
.sym 78962 soc.cpu.cpuregs_rs1[2]
.sym 78963 $false
.sym 78964 $false
.sym 78965 $false
.sym 78968 soc.cpu.cpuregs_rs1[19]
.sym 78969 $false
.sym 78970 $false
.sym 78971 $false
.sym 78974 soc.cpu.cpuregs_rs1[11]
.sym 78975 $false
.sym 78976 $false
.sym 78977 $false
.sym 78980 soc.cpu.cpuregs_rs1[15]
.sym 78981 $false
.sym 78982 $false
.sym 78983 $false
.sym 78984 $abc$41255$n3635
.sym 78985 CLK$2$2
.sym 78986 $abc$41255$n7$2
.sym 78987 $abc$41255$n4660_1
.sym 78988 $abc$41255$n4860
.sym 78989 $abc$41255$n4835
.sym 78990 $abc$41255$n4836
.sym 78991 $abc$41255$n4830
.sym 78992 $abc$41255$n4829
.sym 78993 soc.cpu.irq_mask[18]
.sym 78994 soc.cpu.irq_mask[1]
.sym 79061 soc.cpu.irq_mask[19]
.sym 79062 soc.cpu.irq_pending[19]
.sym 79063 $false
.sym 79064 $false
.sym 79067 $abc$41255$n4659_1
.sym 79068 soc.cpu.cpuregs_rs1[1]
.sym 79069 $abc$41255$n4660_1
.sym 79070 soc.cpu.cpu_state[2]
.sym 79073 soc.cpu.irq_mask[10]
.sym 79074 soc.cpu.irq_pending[10]
.sym 79075 $false
.sym 79076 $false
.sym 79079 soc.cpu.irq_mask[9]
.sym 79080 soc.cpu.irq_pending[9]
.sym 79081 $false
.sym 79082 $false
.sym 79085 soc.cpu.instr_maskirq
.sym 79086 soc.cpu.irq_mask[0]
.sym 79087 soc.cpu.instr_timer
.sym 79088 soc.cpu.timer[0]
.sym 79091 soc.cpu.irq_pending[9]
.sym 79092 soc.cpu.irq_mask[9]
.sym 79093 $false
.sym 79094 $false
.sym 79097 soc.cpu.irq_pending[10]
.sym 79098 soc.cpu.irq_mask[10]
.sym 79099 $false
.sym 79100 $false
.sym 79103 soc.cpu.irq_pending[19]
.sym 79104 soc.cpu.irq_mask[19]
.sym 79105 $false
.sym 79106 $false
.sym 79107 $abc$41255$n3630
.sym 79108 CLK$2$2
.sym 79109 $abc$41255$n7$2
.sym 79110 $abc$41255$n4672_1
.sym 79111 $abc$41255$n4866
.sym 79113 $abc$41255$n4782_1
.sym 79114 soc.cpu.irq_mask[31]
.sym 79115 soc.cpu.irq_mask[16]
.sym 79116 soc.cpu.irq_mask[25]
.sym 79117 soc.cpu.irq_mask[29]
.sym 79184 soc.cpu.irq_mask[31]
.sym 79185 soc.cpu.irq_pending[31]
.sym 79186 $false
.sym 79187 $false
.sym 79190 $abc$41255$n4659_1
.sym 79191 soc.cpu.cpuregs_rs1[16]
.sym 79192 $abc$41255$n4782_1
.sym 79193 soc.cpu.cpu_state[2]
.sym 79196 $abc$41255$n4659_1
.sym 79197 soc.cpu.cpuregs_rs1[31]
.sym 79198 $abc$41255$n4872_1
.sym 79199 soc.cpu.cpu_state[2]
.sym 79202 $abc$41255$n2723
.sym 79203 $abc$41255$n3845_1
.sym 79204 soc.cpu.reg_op1[1]
.sym 79205 soc.cpu.reg_op1[0]
.sym 79208 $abc$41255$n4659_1
.sym 79209 soc.cpu.cpuregs_rs1[30]
.sym 79210 $abc$41255$n4866
.sym 79211 soc.cpu.cpu_state[2]
.sym 79214 soc.cpu.instr_maskirq
.sym 79215 soc.cpu.irq_mask[31]
.sym 79216 soc.cpu.instr_timer
.sym 79217 soc.cpu.timer[31]
.sym 79220 soc.cpu.irq_pending[31]
.sym 79221 soc.cpu.irq_mask[31]
.sym 79222 $false
.sym 79223 $false
.sym 79230 $abc$41255$n3630
.sym 79231 CLK$2$2
.sym 79232 $abc$41255$n7$2
.sym 79234 $abc$41255$n4788
.sym 79235 $abc$41255$n4645_1
.sym 79236 soc.cpu.irq_mask[17]
.sym 79237 soc.cpu.irq_mask[0]
.sym 79239 soc.cpu.irq_mask[24]
.sym 79240 soc.cpu.irq_mask[30]
.sym 79307 soc.cpu.irq_mask[30]
.sym 79308 soc.cpu.irq_pending[30]
.sym 79309 $false
.sym 79310 $false
.sym 79313 $abc$41255$n3827
.sym 79314 $abc$41255$n3259
.sym 79315 soc.cpu.reg_op1[1]
.sym 79316 soc.cpu.reg_op1[0]
.sym 79319 soc.cpu.mem_do_rinst
.sym 79320 resetn
.sym 79321 $abc$41255$n2525
.sym 79322 $false
.sym 79325 $abc$41255$n4644
.sym 79326 $abc$41255$n4108
.sym 79327 $abc$41255$n4645_1
.sym 79328 $abc$41255$n4647_1
.sym 79331 soc.cpu.irq_mask[17]
.sym 79332 soc.cpu.irq_pending[17]
.sym 79333 $false
.sym 79334 $false
.sym 79337 soc.cpu.irq_pending[17]
.sym 79338 soc.cpu.irq_mask[17]
.sym 79339 $false
.sym 79340 $false
.sym 79343 soc.cpu.irq_pending[30]
.sym 79344 soc.cpu.irq_mask[30]
.sym 79345 $false
.sym 79346 $false
.sym 79353 $abc$41255$n3630
.sym 79354 CLK$2$2
.sym 79355 $abc$41255$n7$2
.sym 79356 $abc$41255$n4654_1
.sym 79357 $abc$41255$n4673_1
.sym 79358 $abc$41255$n4653_1
.sym 79359 $abc$41255$n4711
.sym 79360 $abc$41255$n4674_1
.sym 79361 $abc$41255$n4675_1
.sym 79362 $abc$41255$n4655
.sym 79436 $abc$41255$n2704
.sym 79437 $abc$41255$n2750
.sym 79438 soc.cpu.reg_op1[1]
.sym 79439 soc.cpu.reg_op1[0]
.sym 79460 soc.cpu.mem_do_rdata
.sym 79461 soc.cpu.mem_do_wdata
.sym 79462 resetn
.sym 79463 $false
.sym 79466 soc.cpu.reg_op1[0]
.sym 79467 soc.cpu.reg_op1[1]
.sym 79468 soc.cpu.mem_wordsize[0]
.sym 79469 $false
.sym 79553 $abc$41255$n2525
.sym 79554 $abc$41255$n2526
.sym 79555 $abc$41255$n2527
.sym 79556 $false
.sym 79559 $abc$41255$n2529
.sym 79560 $abc$41255$n2531
.sym 79561 $abc$41255$n2526
.sym 79562 $false
.sym 79565 $abc$41255$n2525
.sym 79566 $abc$41255$n2529
.sym 79567 $abc$41255$n2526
.sym 79568 $false
.sym 79577 soc.cpu.mem_wordsize[0]
.sym 79578 soc.cpu.reg_op1[0]
.sym 79579 soc.cpu.mem_wordsize[2]
.sym 79580 $abc$41255$n2526
.sym 79583 $abc$41255$n2529
.sym 79584 resetn
.sym 79585 $abc$41255$n2531
.sym 79586 $false
.sym 79589 soc.cpu.mem_wordsize[2]
.sym 79590 soc.cpu.reg_op1[0]
.sym 79591 $abc$41255$n2527
.sym 79592 $false
.sym 79595 $abc$41255$n2531
.sym 79596 $abc$41255$n2525
.sym 79597 $abc$41255$n2529
.sym 79598 $false
.sym 79608 $abc$41255$n2267
.sym 79676 $abc$41255$n2530
.sym 79677 $abc$41255$n2525
.sym 79678 $false
.sym 79679 $false
.sym 79682 $abc$41255$n2528
.sym 79683 $abc$41255$n2904
.sym 79684 $abc$41255$n2881
.sym 79685 $abc$41255$n2903
.sym 79688 $abc$41255$n2877
.sym 79689 $abc$41255$n5151
.sym 79690 $abc$41255$n2905_1
.sym 79691 $abc$41255$n2902
.sym 79694 $abc$41255$n2524
.sym 79695 $abc$41255$n2877
.sym 79696 $false
.sym 79697 $false
.sym 79706 $abc$41255$n2534
.sym 79707 $abc$41255$n2535
.sym 79708 $abc$41255$n2525
.sym 79709 $abc$41255$n2533
.sym 79712 soc.cpu.mem_do_rdata
.sym 79713 soc.cpu.mem_do_wdata
.sym 79714 resetn
.sym 79715 $abc$41255$n2535
.sym 79718 $abc$41255$n2528
.sym 79719 $abc$41255$n2530
.sym 79720 $abc$41255$n2552
.sym 79721 soc.cpu.cpu_state[2]
.sym 79799 $abc$41255$n2533
.sym 79800 $abc$41255$n2534
.sym 79801 $false
.sym 79802 $false
.sym 79805 soc.cpu.mem_do_rdata
.sym 79806 soc.cpu.mem_do_wdata
.sym 79807 $abc$41255$n2534
.sym 79808 $false
.sym 79811 $abc$41255$n2880
.sym 79812 $abc$41255$n2552
.sym 79813 soc.cpu.cpu_state[2]
.sym 79814 $false
.sym 79817 $abc$41255$n2878_1
.sym 79818 $abc$41255$n2876
.sym 79819 resetn
.sym 79820 $false
.sym 79829 $abc$41255$n2881
.sym 79830 $abc$41255$n2872
.sym 79831 $abc$41255$n2879
.sym 79832 $abc$41255$n2875
.sym 79835 $abc$41255$n2880
.sym 79836 $abc$41255$n2876
.sym 79837 $false
.sym 79838 $false
.sym 79849 $abc$41255$n2560
.sym 79850 $abc$41255$n2601
.sym 79851 $abc$41255$n2561
.sym 79853 soc.cpu.mem_rdata_q[0]
.sym 79855 soc.cpu.mem_rdata_q[1]
.sym 79922 soc.cpu.mem_do_prefetch
.sym 79923 $abc$41255$n2759
.sym 79924 $abc$41255$n2521
.sym 79925 soc.cpu.cpu_state[5]
.sym 79946 $abc$41255$n3312
.sym 79947 soc.cpu.is_sb_sh_sw
.sym 79948 soc.cpu.cpu_state[2]
.sym 79949 $abc$41255$n3311
.sym 79968 $true
.sym 79969 CLK$2$2
.sym 79970 $false
.sym 79971 $abc$41255$n2630
.sym 79972 soc.cpu.mem_rdata_latched[3]
.sym 79973 $abc$41255$n2629
.sym 79974 soc.cpu.mem_rdata_latched[5]
.sym 79975 soc.cpu.mem_rdata_latched[6]
.sym 79976 $abc$41255$n2643
.sym 79977 $abc$41255$n3381
.sym 79978 soc.cpu.mem_rdata_q[3]
.sym 80081 $abc$41255$n2560
.sym 80082 soc.cpu.mem_rdata_latched[3]
.sym 80083 $abc$41255$n2629
.sym 80084 $abc$41255$n2656
.sym 80094 soc.cpu.mem_rdata_latched[4]
.sym 80095 $abc$41255$n2656
.sym 80096 soc.cpu.mem_rdata_latched[2]
.sym 80097 $abc$41255$n2670
.sym 80098 $abc$41255$n2657
.sym 80099 $abc$41255$n3382
.sym 80100 soc.cpu.mem_rdata_q[5]
.sym 80101 soc.cpu.mem_rdata_q[6]
.sym 80168 soc.cpu.mem_rdata_latched[4]
.sym 80169 soc.cpu.mem_rdata_latched[5]
.sym 80170 $false
.sym 80171 $false
.sym 80180 $abc$41255$n3356
.sym 80181 soc.cpu.mem_rdata_latched[6]
.sym 80182 $false
.sym 80183 $false
.sym 80186 soc.cpu.mem_rdata_latched[6]
.sym 80187 soc.cpu.mem_rdata_latched[5]
.sym 80188 soc.cpu.mem_rdata_latched[4]
.sym 80189 $false
.sym 80192 soc.cpu.mem_rdata_latched[3]
.sym 80193 $abc$41255$n2560
.sym 80194 $false
.sym 80195 $false
.sym 80198 $abc$41255$n3359
.sym 80199 $abc$41255$n2560
.sym 80200 soc.cpu.mem_rdata_latched[3]
.sym 80201 soc.cpu.mem_rdata_latched[2]
.sym 80204 soc.cpu.mem_rdata_latched[6]
.sym 80205 $abc$41255$n3356
.sym 80206 $abc$41255$n3350
.sym 80207 $false
.sym 80210 $abc$41255$n3351
.sym 80211 $abc$41255$n2629
.sym 80212 $abc$41255$n2656
.sym 80213 $false
.sym 80214 $abc$41255$n3579$2
.sym 80215 CLK$2$2
.sym 80216 $false
.sym 80218 soc.cpu.mem_rdata_q[4]
.sym 80221 soc.cpu.mem_rdata_q[2]
.sym 80291 soc.cpu.mem_rdata_latched[2]
.sym 80292 $abc$41255$n3351
.sym 80293 $false
.sym 80294 $false
.sym 80315 $abc$41255$n2629
.sym 80316 soc.cpu.mem_rdata_latched[4]
.sym 80317 $false
.sym 80318 $false
.sym 80327 $abc$41255$n3351
.sym 80328 soc.cpu.mem_rdata_latched[2]
.sym 80329 $false
.sym 80330 $false
.sym 80934 $abc$41255$n6594
.sym 80935 $abc$41255$n6596
.sym 80936 $abc$41255$n6598
.sym 80938 sd.sd.spi_state[2]
.sym 80939 sd.sd.spi_state[3]
.sym 81013 $abc$41255$n3758
.sym 81014 sd.sd.mode_cpha
.sym 81015 $abc$41255$n3724
.sym 81016 $false
.sym 81031 sd.sd.spi_state[4]
.sym 81032 sd.sd.mode_cpha
.sym 81033 $abc$41255$n6598
.sym 81034 $false
.sym 81053 $abc$41255$n3731
.sym 81054 CLK$2$2
.sym 81055 $abc$41255$n7$2
.sym 81061 $abc$41255$n3217
.sym 81062 $abc$41255$n173
.sym 81063 $abc$41255$n174
.sym 81064 $abc$41255$n3981_1
.sym 81065 $abc$41255$n171
.sym 81067 sd.sd.spi_state[1]
.sym 81170 $false
.sym 81171 $true$2
.sym 81172 sd.sd.spi_state[0]
.sym 81173 $false
.sym 81194 sd.sd.spi_state[4]
.sym 81195 $abc$41255$n6591
.sym 81196 $false
.sym 81197 $false
.sym 81216 $abc$41255$n3724
.sym 81217 CLK$2$2
.sym 81218 $abc$41255$n7$2
.sym 81219 $abc$41255$n3218
.sym 81220 $abc$41255$n3724
.sym 81222 $abc$41255$n3722
.sym 81223 $abc$41255$n3980_1
.sym 81224 $abc$41255$n3979
.sym 81226 sd.sd.ctrl_rdat[0]
.sym 81299 $abc$41255$n3214
.sym 81300 resetn
.sym 81301 $false
.sym 81302 $false
.sym 81311 sd.sd.spi_state[0]
.sym 81312 sd.sd.mode_cpha
.sym 81313 $false
.sym 81314 $false
.sym 81335 sd.sd.ctrl_rdat[0]
.sym 81336 $false
.sym 81337 $false
.sym 81338 $false
.sym 81339 $abc$41255$n4$2
.sym 81340 CLK$2$2
.sym 81341 $false
.sym 81342 $abc$41255$n3983
.sym 81343 $abc$41255$n3752
.sym 81345 $abc$41255$n3985
.sym 81346 $abc$41255$n3986
.sym 81347 sd.sd.ctrl_done
.sym 81434 soc.cpu.mem_wdata[0]
.sym 81435 $false
.sym 81436 $false
.sym 81437 $false
.sym 81446 soc.cpu.mem_wdata[1]
.sym 81447 $false
.sym 81448 $false
.sym 81449 $false
.sym 81462 $abc$41255$n3752
.sym 81463 CLK$2$2
.sym 81464 $abc$41255$n7$2
.sym 81465 $abc$41255$n5
.sym 81468 $abc$41255$n3755
.sym 81469 sd.iomem_ready
.sym 81470 sd.spi_wr
.sym 81471 sd.spi_rd
.sym 81581 soc.cpu.mem_wdata[0]
.sym 81582 $false
.sym 81583 $false
.sym 81584 $false
.sym 81585 $abc$41255$n3755
.sym 81586 CLK$2$2
.sym 81587 $abc$41255$n7$2
.sym 81588 sd.iomem_rdata[2]
.sym 81590 sd.iomem_rdata[4]
.sym 81668 sd.iomem_rdata[2]
.sym 81669 sd.iomem_ready
.sym 81670 gpio_peripheral.iomem_rdata[2]
.sym 81671 gpio_peripheral.iomem_ready
.sym 81686 sd.iomem_rdata[1]
.sym 81687 sd.iomem_ready
.sym 81688 gpio_peripheral.iomem_rdata[1]
.sym 81689 gpio_peripheral.iomem_ready
.sym 81698 sd.iomem_rdata[0]
.sym 81699 sd.iomem_ready
.sym 81700 gpio_peripheral.iomem_rdata[0]
.sym 81701 gpio_peripheral.iomem_ready
.sym 81809 sd.sd.ctrl_rdat[6]
.sym 81810 $false
.sym 81811 $false
.sym 81812 $false
.sym 81831 $abc$41255$n4$2
.sym 81832 CLK$2$2
.sym 81833 $false
.sym 81960 soc.cpu.mem_wdata[25]
.sym 81962 soc.cpu.mem_wdata[29]
.sym 82031 sd.iomem_ready
.sym 82032 $abc$41255$n2515
.sym 82033 $abc$41255$n2516
.sym 82034 $abc$41255$n2514
.sym 82037 $abc$41255$n2513
.sym 82038 $abc$41255$n2564
.sym 82039 $abc$41255$n2567
.sym 82040 $abc$41255$n2517
.sym 82043 $abc$41255$n2567
.sym 82044 $abc$41255$n2517
.sym 82045 $false
.sym 82046 $false
.sym 82049 soc.cpu.mem_addr[24]
.sym 82050 soc.cpu.mem_addr[25]
.sym 82051 $false
.sym 82052 $false
.sym 82055 $abc$41255$n2564
.sym 82056 $abc$41255$n2517
.sym 82057 $false
.sym 82058 $false
.sym 82061 soc.cpu.mem_addr[25]
.sym 82062 lcd_peripheral.iomem_ready
.sym 82063 $abc$41255$n2514
.sym 82064 $abc$41255$n2568
.sym 82067 soc.cpu.mem_wordsize[2]
.sym 82068 soc.cpu.reg_op2[5]
.sym 82069 soc.cpu.reg_op2[29]
.sym 82070 soc.cpu.mem_wordsize[0]
.sym 82073 $abc$41255$n3845
.sym 82074 $false
.sym 82075 $false
.sym 82076 $false
.sym 82077 resetn
.sym 82078 CLK$2$2
.sym 82079 $false
.sym 82082 $abc$41255$n2588
.sym 82085 sd.iomem_rdata[7]
.sym 82154 soc.cpu.mem_addr[25]
.sym 82155 soc.cpu.mem_addr[24]
.sym 82156 $false
.sym 82157 $false
.sym 82160 gpio_peripheral.iomem_ready
.sym 82161 $abc$41255$n2565
.sym 82162 $abc$41255$n2566
.sym 82163 $abc$41255$n2514
.sym 82166 soc.cpu.mem_addr[10]
.sym 82167 soc.cpu.mem_addr[24]
.sym 82168 soc.cpu.mem_addr[25]
.sym 82169 soc.cpu.mem_valid
.sym 82172 $abc$41255$n2514
.sym 82173 $abc$41255$n2565
.sym 82174 $abc$41255$n4429
.sym 82175 $abc$41255$n2576
.sym 82178 $abc$41255$n2572
.sym 82179 $abc$41255$n2574
.sym 82180 $abc$41255$n2575
.sym 82181 $false
.sym 82184 $abc$41255$n2565
.sym 82185 $abc$41255$n2574
.sym 82186 $abc$41255$n2575
.sym 82187 $abc$41255$n2576
.sym 82190 $abc$41255$n2514
.sym 82191 $abc$41255$n4429
.sym 82192 $abc$41255$n2572
.sym 82193 $false
.sym 82196 $abc$41255$n2514
.sym 82197 $abc$41255$n2566
.sym 82198 $false
.sym 82199 $false
.sym 82204 $abc$41255$n3094
.sym 82205 $abc$41255$n2569
.sym 82208 $abc$41255$n2562
.sym 82283 $abc$41255$n2515
.sym 82284 $abc$41255$n2585
.sym 82285 $abc$41255$n2586
.sym 82286 $abc$41255$n2563
.sym 82301 $abc$41255$n2515
.sym 82302 $abc$41255$n2585
.sym 82303 $abc$41255$n2604
.sym 82304 $abc$41255$n2563
.sym 82307 soc.cpu.mem_wordsize[0]
.sym 82308 soc.cpu.reg_op2[0]
.sym 82309 soc.cpu.reg_op2[8]
.sym 82310 soc.cpu.mem_wordsize[2]
.sym 82313 $abc$41255$n2515
.sym 82314 $abc$41255$n2585
.sym 82315 $abc$41255$n2660
.sym 82316 $abc$41255$n2563
.sym 82319 soc.cpu.mem_wordsize[0]
.sym 82320 soc.cpu.reg_op2[24]
.sym 82321 $abc$41255$n4125
.sym 82322 $false
.sym 82323 $abc$41255$n3571
.sym 82324 CLK$2$2
.sym 82325 $false
.sym 82326 $abc$41255$n3467
.sym 82327 $abc$41255$n3476
.sym 82328 $abc$41255$n3473
.sym 82329 $abc$41255$n3477
.sym 82330 soc.cpu.mem_wstrb[0]
.sym 82331 soc.cpu.mem_wstrb[2]
.sym 82332 soc.cpu.mem_wstrb[3]
.sym 82333 soc.cpu.mem_wstrb[1]
.sym 82400 $abc$41255$n2661
.sym 82401 $abc$41255$n2664
.sym 82402 $abc$41255$n2659
.sym 82403 $abc$41255$n2562
.sym 82406 soc.cpu.trap
.sym 82407 resetn
.sym 82408 $false
.sym 82409 $false
.sym 82412 $abc$41255$n3564
.sym 82413 $false
.sym 82414 $false
.sym 82415 $false
.sym 82418 soc.cpu.trap
.sym 82419 $abc$41255$n3134
.sym 82420 $false
.sym 82421 $false
.sym 82424 $abc$41255$n2981_1
.sym 82425 resetn
.sym 82426 $abc$41255$n3134
.sym 82427 $false
.sym 82430 $abc$41255$n3136
.sym 82431 soc.cpu.trap
.sym 82432 $false
.sym 82433 $false
.sym 82436 $abc$41255$n2664
.sym 82437 $abc$41255$n2661
.sym 82438 $abc$41255$n2659
.sym 82439 $false
.sym 82442 $abc$41255$n4428
.sym 82443 $false
.sym 82444 $false
.sym 82445 $false
.sym 82446 $true
.sym 82447 CLK$2$2
.sym 82448 $false
.sym 82449 $abc$41255$n2673
.sym 82450 $abc$41255$n2619
.sym 82451 $abc$41255$n2618
.sym 82452 $abc$41255$n2616
.sym 82453 $abc$41255$n2672
.sym 82454 $abc$41255$n3818
.sym 82455 $abc$41255$n3471
.sym 82456 $abc$41255$n2686
.sym 82529 $abc$41255$n2605
.sym 82530 $abc$41255$n2608
.sym 82531 $abc$41255$n2603
.sym 82532 $abc$41255$n3468
.sym 82535 sd.iomem_rdata[5]
.sym 82536 sd.iomem_ready
.sym 82537 gpio_peripheral.iomem_rdata[5]
.sym 82538 gpio_peripheral.iomem_ready
.sym 82541 $abc$41255$n2605
.sym 82542 $abc$41255$n2608
.sym 82543 $abc$41255$n2603
.sym 82544 $abc$41255$n2562
.sym 82547 $abc$41255$n2515
.sym 82548 $abc$41255$n2585
.sym 82549 $abc$41255$n2646
.sym 82550 $abc$41255$n2563
.sym 82553 sd.iomem_rdata[6]
.sym 82554 sd.iomem_ready
.sym 82555 gpio_peripheral.iomem_rdata[6]
.sym 82556 gpio_peripheral.iomem_ready
.sym 82559 $abc$41255$n2515
.sym 82560 $abc$41255$n2585
.sym 82561 $abc$41255$n2633
.sym 82562 $abc$41255$n2563
.sym 82565 soc.cpu.reg_op2[13]
.sym 82566 soc.cpu.reg_op2[5]
.sym 82567 $abc$41255$n4108
.sym 82568 $false
.sym 82569 $abc$41255$n3571
.sym 82570 CLK$2$2
.sym 82571 $false
.sym 82572 soc.cpu.timer[7]
.sym 82575 soc.cpu.timer[3]
.sym 82576 soc.cpu.timer[4]
.sym 82577 soc.cpu.timer[5]
.sym 82578 soc.cpu.timer[6]
.sym 82646 $abc$41255$n2650
.sym 82647 $abc$41255$n2647
.sym 82648 $abc$41255$n2645
.sym 82649 $false
.sym 82652 $abc$41255$n2634
.sym 82653 $abc$41255$n2637
.sym 82654 $abc$41255$n2632
.sym 82655 $abc$41255$n2562
.sym 82664 $abc$41255$n2634
.sym 82665 $abc$41255$n2637
.sym 82666 $abc$41255$n2632
.sym 82667 $abc$41255$n3468
.sym 82670 $abc$41255$n2587
.sym 82671 $abc$41255$n2593
.sym 82672 $abc$41255$n2584
.sym 82673 $abc$41255$n2562
.sym 82676 soc.cpu.reg_op1[1]
.sym 82677 soc.cpu.mem_wordsize[2]
.sym 82678 soc.cpu.mem_wordsize[0]
.sym 82679 $false
.sym 82682 $abc$41255$n2647
.sym 82683 $abc$41255$n2650
.sym 82684 $abc$41255$n2645
.sym 82685 $abc$41255$n2562
.sym 82688 $abc$41255$n2593
.sym 82689 $abc$41255$n2587
.sym 82690 $abc$41255$n2584
.sym 82691 $false
.sym 82695 $abc$41255$n3742
.sym 82696 soc.cpu.timer[14]
.sym 82698 soc.cpu.timer[10]
.sym 82700 soc.cpu.timer[13]
.sym 82701 soc.cpu.timer[8]
.sym 82702 soc.cpu.timer[1]
.sym 82769 $abc$41255$n3468
.sym 82770 $abc$41255$n4694
.sym 82771 $abc$41255$n3281
.sym 82772 $abc$41255$n3474
.sym 82775 $abc$41255$n4108
.sym 82776 $abc$41255$n4701
.sym 82777 $abc$41255$n4702
.sym 82778 $false
.sym 82781 $abc$41255$n3474
.sym 82782 $abc$41255$n3302
.sym 82783 $abc$41255$n4700_1
.sym 82784 $false
.sym 82787 soc.cpu.cpu_state[2]
.sym 82788 soc.cpu.instr_maskirq
.sym 82789 resetn
.sym 82790 $false
.sym 82793 $abc$41255$n2695
.sym 82794 $abc$41255$n3335
.sym 82795 soc.cpu.reg_op1[1]
.sym 82796 soc.cpu.reg_op1[0]
.sym 82799 soc.cpu.reg_op2[8]
.sym 82800 soc.cpu.reg_op2[0]
.sym 82801 $abc$41255$n4108
.sym 82802 $false
.sym 82811 soc.cpu.reg_op2[9]
.sym 82812 soc.cpu.reg_op2[1]
.sym 82813 $abc$41255$n4108
.sym 82814 $false
.sym 82815 $abc$41255$n3571
.sym 82816 CLK$2$2
.sym 82817 $false
.sym 82818 $abc$41255$n4684
.sym 82821 $abc$41255$n3468
.sym 82822 $abc$41255$n4681_1
.sym 82823 $abc$41255$n4683_1
.sym 82824 $abc$41255$n2671
.sym 82825 soc.cpu.timer[23]
.sym 82892 soc.cpu.instr_maskirq
.sym 82893 soc.cpu.irq_mask[21]
.sym 82894 soc.cpu.instr_timer
.sym 82895 soc.cpu.timer[21]
.sym 82904 $abc$41255$n4659_1
.sym 82905 soc.cpu.cpuregs_rs1[10]
.sym 82906 $abc$41255$n4738_1
.sym 82907 soc.cpu.cpu_state[2]
.sym 82910 soc.cpu.instr_maskirq
.sym 82911 soc.cpu.irq_mask[20]
.sym 82912 soc.cpu.instr_timer
.sym 82913 soc.cpu.timer[20]
.sym 82916 $abc$41255$n4659_1
.sym 82917 soc.cpu.cpuregs_rs1[21]
.sym 82918 $abc$41255$n4812
.sym 82919 soc.cpu.cpu_state[2]
.sym 82922 $abc$41255$n4659_1
.sym 82923 soc.cpu.cpuregs_rs1[20]
.sym 82924 $abc$41255$n4806
.sym 82925 soc.cpu.cpu_state[2]
.sym 82928 soc.cpu.instr_maskirq
.sym 82929 soc.cpu.irq_mask[10]
.sym 82930 soc.cpu.instr_timer
.sym 82931 soc.cpu.timer[10]
.sym 82934 soc.cpu.cpuregs_rs1[20]
.sym 82935 $false
.sym 82936 $false
.sym 82937 $false
.sym 82938 $abc$41255$n3635
.sym 82939 CLK$2$2
.sym 82940 $abc$41255$n7$2
.sym 82943 soc.cpu.timer[26]
.sym 82944 soc.cpu.timer[27]
.sym 82945 soc.cpu.timer[16]
.sym 82947 soc.cpu.timer[25]
.sym 82948 soc.cpu.timer[29]
.sym 83015 soc.cpu.instr_maskirq
.sym 83016 soc.cpu.irq_mask[18]
.sym 83017 soc.cpu.instr_timer
.sym 83018 soc.cpu.timer[18]
.sym 83021 $abc$41255$n3468
.sym 83022 $abc$41255$n4667_1
.sym 83023 $abc$41255$n2799
.sym 83024 $abc$41255$n3474
.sym 83027 soc.cpu.instr_maskirq
.sym 83028 soc.cpu.irq_mask[19]
.sym 83029 soc.cpu.instr_timer
.sym 83030 soc.cpu.timer[19]
.sym 83033 $abc$41255$n4659_1
.sym 83034 soc.cpu.cpuregs_rs1[19]
.sym 83035 $abc$41255$n4800
.sym 83036 soc.cpu.cpu_state[2]
.sym 83039 $abc$41255$n4659_1
.sym 83040 soc.cpu.cpuregs_rs1[18]
.sym 83041 $abc$41255$n4794
.sym 83042 soc.cpu.cpu_state[2]
.sym 83051 soc.cpu.cpu_state[2]
.sym 83052 soc.cpu.instr_timer
.sym 83053 $false
.sym 83054 $false
.sym 83057 soc.cpu.cpuregs_rs1[10]
.sym 83058 $false
.sym 83059 $false
.sym 83060 $false
.sym 83061 $abc$41255$n3635
.sym 83062 CLK$2$2
.sym 83063 $abc$41255$n7$2
.sym 83064 soc.cpu.timer[31]
.sym 83067 soc.cpu.timer[24]
.sym 83068 soc.cpu.timer[30]
.sym 83138 soc.cpu.instr_maskirq
.sym 83139 soc.cpu.irq_mask[1]
.sym 83140 soc.cpu.instr_timer
.sym 83141 soc.cpu.timer[1]
.sym 83144 soc.cpu.instr_maskirq
.sym 83145 soc.cpu.irq_mask[29]
.sym 83146 soc.cpu.instr_timer
.sym 83147 soc.cpu.timer[29]
.sym 83150 $abc$41255$n4659_1
.sym 83151 soc.cpu.cpuregs_rs1[25]
.sym 83152 $abc$41255$n4836
.sym 83153 soc.cpu.cpu_state[2]
.sym 83156 soc.cpu.instr_maskirq
.sym 83157 soc.cpu.irq_mask[25]
.sym 83158 soc.cpu.instr_timer
.sym 83159 soc.cpu.timer[25]
.sym 83162 soc.cpu.instr_maskirq
.sym 83163 soc.cpu.irq_mask[24]
.sym 83164 soc.cpu.instr_timer
.sym 83165 soc.cpu.timer[24]
.sym 83168 $abc$41255$n4659_1
.sym 83169 soc.cpu.cpuregs_rs1[24]
.sym 83170 $abc$41255$n4830
.sym 83171 soc.cpu.cpu_state[2]
.sym 83174 soc.cpu.cpuregs_rs1[18]
.sym 83175 $false
.sym 83176 $false
.sym 83177 $false
.sym 83180 soc.cpu.cpuregs_rs1[1]
.sym 83181 $false
.sym 83182 $false
.sym 83183 $false
.sym 83184 $abc$41255$n3635
.sym 83185 CLK$2$2
.sym 83186 $abc$41255$n7$2
.sym 83189 $abc$41255$n4682_1
.sym 83194 $abc$41255$n3474
.sym 83261 $abc$41255$n3468
.sym 83262 $abc$41255$n2616
.sym 83263 $abc$41255$n4673_1
.sym 83264 $false
.sym 83267 soc.cpu.instr_maskirq
.sym 83268 soc.cpu.irq_mask[30]
.sym 83269 soc.cpu.instr_timer
.sym 83270 soc.cpu.timer[30]
.sym 83279 soc.cpu.instr_maskirq
.sym 83280 soc.cpu.irq_mask[16]
.sym 83281 soc.cpu.instr_timer
.sym 83282 soc.cpu.timer[16]
.sym 83285 soc.cpu.cpuregs_rs1[31]
.sym 83286 $false
.sym 83287 $false
.sym 83288 $false
.sym 83291 soc.cpu.cpuregs_rs1[16]
.sym 83292 $false
.sym 83293 $false
.sym 83294 $false
.sym 83297 soc.cpu.cpuregs_rs1[25]
.sym 83298 $false
.sym 83299 $false
.sym 83300 $false
.sym 83303 soc.cpu.cpuregs_rs1[29]
.sym 83304 $false
.sym 83305 $false
.sym 83306 $false
.sym 83307 $abc$41255$n3635
.sym 83308 CLK$2$2
.sym 83309 $abc$41255$n7$2
.sym 83312 gpio_peripheral.iomem_rdata[3]
.sym 83390 soc.cpu.instr_maskirq
.sym 83391 soc.cpu.irq_mask[17]
.sym 83392 soc.cpu.instr_timer
.sym 83393 soc.cpu.timer[17]
.sym 83396 $abc$41255$n3468
.sym 83397 $abc$41255$n4646
.sym 83398 $abc$41255$n2767
.sym 83399 $abc$41255$n3474
.sym 83402 soc.cpu.cpuregs_rs1[17]
.sym 83403 $false
.sym 83404 $false
.sym 83405 $false
.sym 83408 soc.cpu.cpuregs_rs1[0]
.sym 83409 $false
.sym 83410 $false
.sym 83411 $false
.sym 83420 soc.cpu.cpuregs_rs1[24]
.sym 83421 $false
.sym 83422 $false
.sym 83423 $false
.sym 83426 soc.cpu.cpuregs_rs1[30]
.sym 83427 $false
.sym 83428 $false
.sym 83429 $false
.sym 83430 $abc$41255$n3635
.sym 83431 CLK$2$2
.sym 83432 $abc$41255$n7$2
.sym 83433 $abc$41255$n4108
.sym 83436 $abc$41255$n3825
.sym 83438 $abc$41255$n3817
.sym 83507 $abc$41255$n2713
.sym 83508 $abc$41255$n3836
.sym 83509 soc.cpu.reg_op1[1]
.sym 83510 soc.cpu.reg_op1[0]
.sym 83513 $abc$41255$n4108
.sym 83514 $abc$41255$n4674_1
.sym 83515 $abc$41255$n4675_1
.sym 83516 $false
.sym 83519 $abc$41255$n4108
.sym 83520 $abc$41255$n4654_1
.sym 83521 $abc$41255$n4656_1
.sym 83522 $abc$41255$n4655
.sym 83525 $abc$41255$n3468
.sym 83526 $abc$41255$n3817
.sym 83527 $abc$41255$n3292
.sym 83528 $abc$41255$n3474
.sym 83531 $abc$41255$n2741
.sym 83532 $abc$41255$n3854_1
.sym 83533 soc.cpu.reg_op1[1]
.sym 83534 soc.cpu.reg_op1[0]
.sym 83537 $abc$41255$n2788
.sym 83538 $abc$41255$n3474
.sym 83539 $false
.sym 83540 $false
.sym 83543 $abc$41255$n2778
.sym 83544 $abc$41255$n3474
.sym 83545 $false
.sym 83546 $false
.sym 83681 $abc$41255$n2264
.sym 83789 $abc$41255$n4432
.sym 83790 $false
.sym 83791 $false
.sym 83792 $false
.sym 83799 $true
.sym 83800 CLK$2$2
.sym 83801 $false
.sym 83803 $abc$41255$n3836
.sym 83804 $abc$41255$n3335
.sym 83808 $abc$41255$n3342
.sym 83809 gpio_peripheral.iomem_rdata[14]
.sym 83925 $abc$41255$n3281
.sym 83929 $abc$41255$n3288
.sym 83932 sd.iomem_rdata[21]
.sym 84005 $abc$41255$n2601
.sym 84006 $abc$41255$n2602
.sym 84007 $abc$41255$n2561
.sym 84008 $abc$41255$n2583
.sym 84011 $abc$41255$n2562
.sym 84012 soc.cpu.mem_rdata_q[1]
.sym 84013 $false
.sym 84014 $false
.sym 84017 $abc$41255$n2562
.sym 84018 soc.cpu.mem_rdata_q[0]
.sym 84019 $false
.sym 84020 $false
.sym 84029 $abc$41255$n2561
.sym 84030 $abc$41255$n2583
.sym 84031 $false
.sym 84032 $false
.sym 84041 $abc$41255$n2601
.sym 84042 $abc$41255$n2602
.sym 84043 $false
.sym 84044 $false
.sym 84045 $true
.sym 84046 CLK$2$2
.sym 84047 $false
.sym 84048 $abc$41255$n3843
.sym 84049 $abc$41255$n3282
.sym 84050 $abc$41255$n3278
.sym 84051 $abc$41255$n3271
.sym 84053 gpio_peripheral.iomem_rdata[20]
.sym 84055 gpio_peripheral.iomem_rdata[9]
.sym 84122 $abc$41255$n2562
.sym 84123 soc.cpu.mem_rdata_q[6]
.sym 84124 $false
.sym 84125 $false
.sym 84128 soc.cpu.mem_rdata_q[3]
.sym 84129 $abc$41255$n2616
.sym 84130 $abc$41255$n2562
.sym 84131 $false
.sym 84134 $abc$41255$n2630
.sym 84135 $abc$41255$n2631
.sym 84136 $abc$41255$n2643
.sym 84137 $abc$41255$n2644
.sym 84140 $abc$41255$n2643
.sym 84141 $abc$41255$n2644
.sym 84142 $false
.sym 84143 $false
.sym 84146 $abc$41255$n2630
.sym 84147 $abc$41255$n2631
.sym 84148 $false
.sym 84149 $false
.sym 84152 $abc$41255$n2562
.sym 84153 soc.cpu.mem_rdata_q[5]
.sym 84154 $false
.sym 84155 $false
.sym 84158 $abc$41255$n3382
.sym 84159 soc.cpu.mem_rdata_q[0]
.sym 84160 soc.cpu.mem_rdata_q[1]
.sym 84161 soc.cpu.mem_rdata_q[3]
.sym 84164 soc.cpu.mem_rdata_latched[3]
.sym 84165 $false
.sym 84166 $false
.sym 84167 $false
.sym 84168 $true
.sym 84169 CLK$2$2
.sym 84170 $false
.sym 84173 $abc$41255$n3292
.sym 84174 $abc$41255$n2767
.sym 84176 $abc$41255$n2768
.sym 84177 sd.iomem_rdata[9]
.sym 84178 sd.iomem_rdata[20]
.sym 84245 $abc$41255$n2670
.sym 84246 $abc$41255$n2671
.sym 84247 $false
.sym 84248 $false
.sym 84251 $abc$41255$n2657
.sym 84252 $abc$41255$n2658
.sym 84253 $abc$41255$n2670
.sym 84254 $abc$41255$n2671
.sym 84257 $abc$41255$n2657
.sym 84258 $abc$41255$n2658
.sym 84259 $false
.sym 84260 $false
.sym 84263 $abc$41255$n2562
.sym 84264 soc.cpu.mem_rdata_q[4]
.sym 84265 $false
.sym 84266 $false
.sym 84269 $abc$41255$n2562
.sym 84270 soc.cpu.mem_rdata_q[2]
.sym 84271 $false
.sym 84272 $false
.sym 84275 soc.cpu.mem_rdata_q[2]
.sym 84276 soc.cpu.mem_rdata_q[4]
.sym 84277 soc.cpu.mem_rdata_q[5]
.sym 84278 soc.cpu.mem_rdata_q[6]
.sym 84281 soc.cpu.mem_rdata_latched[5]
.sym 84282 $false
.sym 84283 $false
.sym 84284 $false
.sym 84287 soc.cpu.mem_rdata_latched[6]
.sym 84288 $false
.sym 84289 $false
.sym 84290 $false
.sym 84291 $true
.sym 84292 CLK$2$2
.sym 84293 $false
.sym 84294 $abc$41255$n2774
.sym 84295 $abc$41255$n3299
.sym 84297 sd.iomem_rdata[16]
.sym 84298 sd.iomem_rdata[23]
.sym 84374 soc.cpu.mem_rdata_latched[4]
.sym 84375 $false
.sym 84376 $false
.sym 84377 $false
.sym 84392 soc.cpu.mem_rdata_latched[2]
.sym 84393 $false
.sym 84394 $false
.sym 84395 $false
.sym 84414 $true
.sym 84415 CLK$2$2
.sym 84416 $false
.sym 84421 $abc$41255$n2769
.sym 84424 $abc$41255$n2265
.sym 85046 $true
.sym 85083 sd.sd.spi_state[0]$2
.sym 85084 $false
.sym 85085 sd.sd.spi_state[0]
.sym 85086 $false
.sym 85087 $false
.sym 85089 $auto$alumacc.cc:474:replace_alu$6528.C[2]
.sym 85091 $false
.sym 85092 sd.sd.spi_state[1]
.sym 85095 $auto$alumacc.cc:474:replace_alu$6528.C[3]
.sym 85096 $false
.sym 85097 $false
.sym 85098 sd.sd.spi_state[2]
.sym 85099 $auto$alumacc.cc:474:replace_alu$6528.C[2]
.sym 85101 $auto$alumacc.cc:474:replace_alu$6528.C[4]
.sym 85102 $false
.sym 85103 $false
.sym 85104 sd.sd.spi_state[3]
.sym 85105 $auto$alumacc.cc:474:replace_alu$6528.C[3]
.sym 85108 $false
.sym 85109 $false
.sym 85110 sd.sd.spi_state[4]
.sym 85111 $auto$alumacc.cc:474:replace_alu$6528.C[4]
.sym 85120 sd.sd.spi_state[4]
.sym 85121 $abc$41255$n6594
.sym 85122 $false
.sym 85123 $false
.sym 85126 sd.sd.spi_state[4]
.sym 85127 $abc$41255$n6596
.sym 85128 $false
.sym 85129 $false
.sym 85130 $abc$41255$n3724
.sym 85131 CLK$2$2
.sym 85132 $abc$41255$n7$2
.sym 85142 $abc$41255$n7428
.sym 85143 $abc$41255$n7594
.sym 85144 $abc$41255$n177
.sym 85253 sd.sd.spi_state[1]
.sym 85254 sd.sd.spi_state[2]
.sym 85255 sd.sd.spi_state[3]
.sym 85256 $false
.sym 85259 sd.sd.spi_state[2]
.sym 85260 $false
.sym 85261 $false
.sym 85262 $false
.sym 85265 sd.sd.spi_state[1]
.sym 85266 $false
.sym 85267 $false
.sym 85268 $false
.sym 85271 sd.sd.spi_state[1]
.sym 85272 sd.sd.spi_state[2]
.sym 85273 sd.sd.spi_state[3]
.sym 85274 $false
.sym 85277 sd.sd.spi_state[3]
.sym 85278 $false
.sym 85279 $false
.sym 85280 $false
.sym 85289 sd.sd.spi_state[4]
.sym 85290 sd.sd.spi_state[1]
.sym 85291 $false
.sym 85292 $false
.sym 85293 $abc$41255$n3722
.sym 85294 CLK$2$2
.sym 85295 $abc$41255$n7$2
.sym 85296 $abc$41255$n3216
.sym 85297 $abc$41255$n3773
.sym 85300 $abc$41255$n3238
.sym 85301 $abc$41255$n3215
.sym 85302 $abc$41255$n3710
.sym 85303 sd.sd.spi_mosi
.sym 85370 sd.sd.spi_state[0]
.sym 85371 sd.sd.spi_state[4]
.sym 85372 $false
.sym 85373 $false
.sym 85376 $abc$41255$n3214
.sym 85377 $abc$41255$n3223
.sym 85378 resetn
.sym 85379 $false
.sym 85388 $abc$41255$n3218
.sym 85389 $abc$41255$n3223
.sym 85390 $abc$41255$n3214
.sym 85391 resetn
.sym 85394 sd.sd.spi_state[4]
.sym 85395 $abc$41255$n3981_1
.sym 85396 $abc$41255$n3217
.sym 85397 sd.sd.mode_cpha
.sym 85400 $abc$41255$n3980_1
.sym 85401 $abc$41255$n3218
.sym 85402 $abc$41255$n7809
.sym 85403 $abc$41255$n2582
.sym 85412 $abc$41255$n3985
.sym 85413 $abc$41255$n3986
.sym 85414 $false
.sym 85415 $false
.sym 85416 $true
.sym 85417 CLK$2$2
.sym 85418 $false
.sym 85423 $abc$41255$n3214
.sym 85424 $abc$41255$n3233
.sym 85425 sd.sd.ctrl_rdat[7]
.sym 85493 $abc$41255$n3234
.sym 85494 $abc$41255$n2509
.sym 85495 $abc$41255$n3223
.sym 85496 sd.spi_wr
.sym 85499 sd.sd.ctrl_done
.sym 85500 $abc$41255$n3$2
.sym 85501 sd.spi_wr
.sym 85502 resetn
.sym 85511 sd.sd.prescale_cfg[0]
.sym 85512 sd.sd.spi_cs
.sym 85513 $abc$41255$n2509
.sym 85514 $abc$41255$n3234
.sym 85517 sd.sd.spi_data[0]
.sym 85518 sd.sd.mode_cpha
.sym 85519 soc.cpu.mem_addr[2]
.sym 85520 $abc$41255$n2509
.sym 85523 $abc$41255$n3979
.sym 85524 $abc$41255$n3983
.sym 85525 sd.spi_rd
.sym 85526 sd.sd.ctrl_done
.sym 85539 $true
.sym 85540 CLK$2$2
.sym 85541 $abc$41255$n7$2
.sym 85549 $abc$41255$n3733
.sym 85616 $abc$41255$n4$2
.sym 85617 $false
.sym 85618 $false
.sym 85619 $false
.sym 85634 sd.sd.ctrl_done
.sym 85635 $abc$41255$n3234
.sym 85636 sd.spi_wr
.sym 85637 resetn
.sym 85640 sd.sd.ctrl_done
.sym 85641 $false
.sym 85642 $false
.sym 85643 $false
.sym 85646 sd.sd.ctrl_done
.sym 85647 soc.cpu.mem_wstrb[0]
.sym 85648 $false
.sym 85649 $false
.sym 85652 sd.sd.ctrl_done
.sym 85653 $abc$41255$n2921
.sym 85654 $false
.sym 85655 $false
.sym 85662 $true
.sym 85663 CLK$2$2
.sym 85664 $abc$41255$n5
.sym 85665 $abc$41255$n2582
.sym 85669 $abc$41255$n2509
.sym 85670 $abc$41255$n2511
.sym 85739 sd.sd.ctrl_rdat[2]
.sym 85740 $false
.sym 85741 $false
.sym 85742 $false
.sym 85751 sd.sd.ctrl_rdat[4]
.sym 85752 $false
.sym 85753 $false
.sym 85754 $false
.sym 85785 $abc$41255$n4$2
.sym 85786 CLK$2$2
.sym 85787 $false
.sym 85794 $abc$41255$n2510
.sym 85911 $abc$41255$n2917
.sym 85912 $abc$41255$n3234
.sym 85916 $abc$41255$n2925_1
.sym 85917 $abc$41255$n2577
.sym 85918 $abc$41255$n2578
.sym 86126 soc.cpu.mem_wordsize[2]
.sym 86127 soc.cpu.reg_op2[9]
.sym 86128 $abc$41255$n4127
.sym 86129 $false
.sym 86138 soc.cpu.mem_wordsize[2]
.sym 86139 soc.cpu.reg_op2[13]
.sym 86140 $abc$41255$n4135
.sym 86141 $false
.sym 86154 $abc$41255$n3571
.sym 86155 CLK$2$2
.sym 86156 $false
.sym 86159 $abc$41255$n3923
.sym 86160 soc.simpleuart.recv_buf_valid
.sym 86243 soc.simpleuart.recv_buf_valid
.sym 86244 $abc$41255$n2590
.sym 86245 $abc$41255$n2582
.sym 86246 $abc$41255$n2589
.sym 86261 sd.sd.ctrl_rdat[7]
.sym 86262 $false
.sym 86263 $false
.sym 86264 $false
.sym 86277 $abc$41255$n4$2
.sym 86278 CLK$2$2
.sym 86279 $false
.sym 86280 $abc$41255$n2622
.sym 86360 $abc$41255$n2563
.sym 86361 $abc$41255$n2579
.sym 86362 $abc$41255$n2569
.sym 86363 $false
.sym 86366 $abc$41255$n2570
.sym 86367 $abc$41255$n2573
.sym 86368 $abc$41255$n2577
.sym 86369 soc.ram_ready
.sym 86384 $abc$41255$n2579
.sym 86385 $abc$41255$n2563
.sym 86386 $abc$41255$n2569
.sym 86387 soc.cpu.mem_valid
.sym 86477 $abc$41255$n3468
.sym 86478 soc.cpu.mem_wstrb[0]
.sym 86479 $abc$41255$n3136
.sym 86480 $false
.sym 86483 $abc$41255$n3477
.sym 86484 soc.cpu.mem_wstrb[3]
.sym 86485 $abc$41255$n3136
.sym 86486 $false
.sym 86489 soc.cpu.mem_wordsize[0]
.sym 86490 $abc$41255$n3474
.sym 86491 $abc$41255$n3134
.sym 86492 $false
.sym 86495 soc.cpu.reg_op1[0]
.sym 86496 soc.cpu.mem_wordsize[2]
.sym 86497 soc.cpu.reg_op1[1]
.sym 86498 soc.cpu.mem_wordsize[0]
.sym 86501 $abc$41255$n3467
.sym 86502 $abc$41255$n2981_1
.sym 86503 $false
.sym 86504 $false
.sym 86507 $abc$41255$n3136
.sym 86508 soc.cpu.mem_wstrb[2]
.sym 86509 $abc$41255$n3473
.sym 86510 $abc$41255$n2981_1
.sym 86513 $abc$41255$n3476
.sym 86514 $abc$41255$n2981_1
.sym 86515 $false
.sym 86516 $false
.sym 86519 $abc$41255$n3136
.sym 86520 soc.cpu.mem_wstrb[1]
.sym 86521 $abc$41255$n3471
.sym 86522 $abc$41255$n2981_1
.sym 86523 $abc$41255$n3564
.sym 86524 CLK$2$2
.sym 86525 $false
.sym 86526 sd.iomem_rdata[15]
.sym 86529 sd.iomem_rdata[29]
.sym 86531 sd.iomem_rdata[31]
.sym 86600 sd.iomem_rdata[4]
.sym 86601 sd.iomem_ready
.sym 86602 gpio_peripheral.iomem_rdata[4]
.sym 86603 gpio_peripheral.iomem_ready
.sym 86606 sd.iomem_rdata[3]
.sym 86607 sd.iomem_ready
.sym 86608 gpio_peripheral.iomem_rdata[3]
.sym 86609 gpio_peripheral.iomem_ready
.sym 86612 $abc$41255$n2515
.sym 86613 $abc$41255$n2585
.sym 86614 $abc$41255$n2619
.sym 86615 $abc$41255$n2563
.sym 86618 $abc$41255$n2620
.sym 86619 $abc$41255$n2617
.sym 86620 $abc$41255$n2623
.sym 86621 $abc$41255$n2618
.sym 86624 $abc$41255$n2515
.sym 86625 $abc$41255$n2585
.sym 86626 $abc$41255$n2673
.sym 86627 $abc$41255$n2563
.sym 86630 $abc$41255$n3819
.sym 86631 $abc$41255$n2617
.sym 86632 $abc$41255$n2563
.sym 86633 $abc$41255$n3820
.sym 86636 soc.cpu.reg_op1[1]
.sym 86637 soc.cpu.reg_op1[0]
.sym 86638 $abc$41255$n3469
.sym 86639 $abc$41255$n3134
.sym 86642 $abc$41255$n2515
.sym 86643 $abc$41255$n2585
.sym 86644 $abc$41255$n2563
.sym 86645 $false
.sym 86651 $abc$41255$n4148
.sym 86652 $abc$41255$n4149
.sym 86653 $abc$41255$n4151
.sym 86654 $abc$41255$n4152
.sym 86655 $abc$41255$n4154
.sym 86656 $abc$41255$n4155
.sym 86723 $abc$41255$n3729
.sym 86724 $abc$41255$n4155
.sym 86725 soc.cpu.cpuregs_rs1[7]
.sym 86726 $abc$41255$n3740
.sym 86741 $abc$41255$n3729
.sym 86742 $abc$41255$n4149
.sym 86743 soc.cpu.cpuregs_rs1[3]
.sym 86744 $abc$41255$n3740
.sym 86747 $abc$41255$n3729
.sym 86748 $abc$41255$n4151
.sym 86749 soc.cpu.cpuregs_rs1[4]
.sym 86750 $abc$41255$n3740
.sym 86753 $abc$41255$n3729
.sym 86754 $abc$41255$n4152
.sym 86755 soc.cpu.cpuregs_rs1[5]
.sym 86756 $abc$41255$n3740
.sym 86759 $abc$41255$n3729
.sym 86760 $abc$41255$n4154
.sym 86761 soc.cpu.cpuregs_rs1[6]
.sym 86762 $abc$41255$n3740
.sym 86769 $true
.sym 86770 CLK$2$2
.sym 86771 $abc$41255$n7$2
.sym 86772 $abc$41255$n4157
.sym 86773 $abc$41255$n4158
.sym 86774 $abc$41255$n4160
.sym 86775 $abc$41255$n4161
.sym 86776 $abc$41255$n4163
.sym 86777 $abc$41255$n4164
.sym 86778 $abc$41255$n4166
.sym 86779 $abc$41255$n4167
.sym 86846 $abc$41255$n3729
.sym 86847 soc.cpu.timer[0]
.sym 86848 soc.cpu.timer[1]
.sym 86849 $false
.sym 86852 $abc$41255$n3729
.sym 86853 $abc$41255$n4166
.sym 86854 soc.cpu.cpuregs_rs1[14]
.sym 86855 $abc$41255$n3740
.sym 86864 $abc$41255$n3729
.sym 86865 $abc$41255$n4160
.sym 86866 soc.cpu.cpuregs_rs1[10]
.sym 86867 $abc$41255$n3740
.sym 86876 $abc$41255$n3729
.sym 86877 $abc$41255$n4164
.sym 86878 soc.cpu.cpuregs_rs1[13]
.sym 86879 $abc$41255$n3740
.sym 86882 $abc$41255$n3729
.sym 86883 $abc$41255$n4157
.sym 86884 soc.cpu.cpuregs_rs1[8]
.sym 86885 $abc$41255$n3740
.sym 86888 soc.cpu.cpuregs_rs1[1]
.sym 86889 $abc$41255$n3742
.sym 86890 $abc$41255$n3740
.sym 86891 $false
.sym 86892 $true
.sym 86893 CLK$2$2
.sym 86894 $abc$41255$n7$2
.sym 86895 $abc$41255$n4169
.sym 86896 $abc$41255$n4170
.sym 86897 $abc$41255$n4172
.sym 86898 $abc$41255$n4173
.sym 86899 $abc$41255$n4175
.sym 86900 $abc$41255$n4176
.sym 86901 $abc$41255$n4178
.sym 86902 $abc$41255$n4179
.sym 86969 $abc$41255$n2674
.sym 86970 $abc$41255$n2677
.sym 86971 $abc$41255$n2672
.sym 86972 $abc$41255$n3468
.sym 86987 soc.cpu.reg_op1[0]
.sym 86988 soc.cpu.reg_op1[1]
.sym 86989 $abc$41255$n3469
.sym 86990 $false
.sym 86993 $abc$41255$n4108
.sym 86994 $abc$41255$n4682_1
.sym 86995 $abc$41255$n4684
.sym 86996 $abc$41255$n4683_1
.sym 86999 $abc$41255$n3271
.sym 87000 $abc$41255$n3474
.sym 87001 $false
.sym 87002 $false
.sym 87005 $abc$41255$n2674
.sym 87006 $abc$41255$n2677
.sym 87007 $abc$41255$n2672
.sym 87008 $abc$41255$n2562
.sym 87011 $abc$41255$n3729
.sym 87012 $abc$41255$n4179
.sym 87013 soc.cpu.cpuregs_rs1[23]
.sym 87014 $abc$41255$n3740
.sym 87015 $true
.sym 87016 CLK$2$2
.sym 87017 $abc$41255$n7$2
.sym 87018 $abc$41255$n4181
.sym 87019 $abc$41255$n4182
.sym 87020 $abc$41255$n4184
.sym 87021 $abc$41255$n4185
.sym 87022 $abc$41255$n4187
.sym 87023 $abc$41255$n4188
.sym 87024 $abc$41255$n4190
.sym 87025 $abc$41255$n4191
.sym 87104 $abc$41255$n3729
.sym 87105 $abc$41255$n4184
.sym 87106 soc.cpu.cpuregs_rs1[26]
.sym 87107 $abc$41255$n3740
.sym 87110 $abc$41255$n3729
.sym 87111 $abc$41255$n4185
.sym 87112 soc.cpu.cpuregs_rs1[27]
.sym 87113 $abc$41255$n3740
.sym 87116 $abc$41255$n3729
.sym 87117 $abc$41255$n4169
.sym 87118 soc.cpu.cpuregs_rs1[16]
.sym 87119 $abc$41255$n3740
.sym 87128 $abc$41255$n3729
.sym 87129 $abc$41255$n4182
.sym 87130 soc.cpu.cpuregs_rs1[25]
.sym 87131 $abc$41255$n3740
.sym 87134 $abc$41255$n3729
.sym 87135 $abc$41255$n4188
.sym 87136 soc.cpu.cpuregs_rs1[29]
.sym 87137 $abc$41255$n3740
.sym 87138 $true
.sym 87139 CLK$2$2
.sym 87140 $abc$41255$n7$2
.sym 87147 soc.cpu.timer[28]
.sym 87215 $abc$41255$n3729
.sym 87216 $abc$41255$n4191
.sym 87217 soc.cpu.cpuregs_rs1[31]
.sym 87218 $abc$41255$n3740
.sym 87233 $abc$41255$n3729
.sym 87234 $abc$41255$n4181
.sym 87235 soc.cpu.cpuregs_rs1[24]
.sym 87236 $abc$41255$n3740
.sym 87239 $abc$41255$n3729
.sym 87240 $abc$41255$n4190
.sym 87241 soc.cpu.cpuregs_rs1[30]
.sym 87242 $abc$41255$n3740
.sym 87261 $true
.sym 87262 CLK$2$2
.sym 87263 $abc$41255$n7$2
.sym 87264 $abc$41255$n2617
.sym 87350 $abc$41255$n2732
.sym 87351 $abc$41255$n3317
.sym 87352 soc.cpu.reg_op1[1]
.sym 87353 soc.cpu.reg_op1[0]
.sym 87380 soc.cpu.reg_op1[0]
.sym 87381 soc.cpu.mem_wordsize[0]
.sym 87382 soc.cpu.mem_wordsize[2]
.sym 87383 soc.cpu.reg_op1[1]
.sym 87389 $abc$41255$n3443
.sym 87473 gpio_peripheral.gpio_buttons[3]
.sym 87474 $false
.sym 87475 $false
.sym 87476 $false
.sym 87507 $abc$41255$n3847
.sym 87508 CLK$2$2
.sym 87509 $false
.sym 87584 soc.cpu.mem_wordsize[2]
.sym 87585 soc.cpu.mem_wordsize[0]
.sym 87586 $false
.sym 87587 $false
.sym 87602 sd.iomem_rdata[7]
.sym 87603 sd.iomem_ready
.sym 87604 gpio_peripheral.iomem_rdata[7]
.sym 87605 gpio_peripheral.iomem_ready
.sym 87614 $abc$41255$n3825
.sym 87615 $abc$41255$n2686
.sym 87616 $abc$41255$n3818
.sym 87617 $false
.sym 87640 $abc$41255$n3302
.sym 87763 $abc$41255$n3655
.sym 87842 $abc$41255$n4434
.sym 87843 $false
.sym 87844 $false
.sym 87845 $false
.sym 87876 $true
.sym 87877 CLK$2$2
.sym 87878 $false
.sym 87885 sd.iomem_rdata[14]
.sym 87959 $abc$41255$n3843
.sym 87960 $abc$41255$n2686
.sym 87961 $abc$41255$n3837_1
.sym 87962 $false
.sym 87965 $abc$41255$n3342
.sym 87966 $abc$41255$n2686
.sym 87967 $abc$41255$n3336
.sym 87968 $false
.sym 87989 sd.iomem_rdata[14]
.sym 87990 sd.iomem_ready
.sym 87991 gpio_peripheral.iomem_rdata[14]
.sym 87992 gpio_peripheral.iomem_ready
.sym 87995 $true$2
.sym 87996 $false
.sym 87997 $false
.sym 87998 $false
.sym 87999 $abc$41255$n3847
.sym 88000 CLK$2$2
.sym 88001 $false
.sym 88005 gpio_peripheral.iomem_rdata[21]
.sym 88076 $abc$41255$n3288
.sym 88077 $abc$41255$n2686
.sym 88078 $abc$41255$n3282
.sym 88079 $false
.sym 88100 sd.iomem_rdata[21]
.sym 88101 sd.iomem_ready
.sym 88102 gpio_peripheral.iomem_rdata[21]
.sym 88103 gpio_peripheral.iomem_ready
.sym 88118 $false
.sym 88119 $false
.sym 88120 $false
.sym 88121 $false
.sym 88122 $abc$41255$n4$2
.sym 88123 CLK$2$2
.sym 88124 $false
.sym 88130 $abc$41255$n3272
.sym 88132 soc.simpleuart.cfg_divider[19]
.sym 88199 sd.iomem_rdata[9]
.sym 88200 sd.iomem_ready
.sym 88201 gpio_peripheral.iomem_rdata[9]
.sym 88202 gpio_peripheral.iomem_ready
.sym 88205 $abc$41255$n2621
.sym 88206 soc.simpleuart.cfg_divider[21]
.sym 88207 $abc$41255$n2617
.sym 88208 $abc$41255$n3283
.sym 88211 sd.iomem_rdata[20]
.sym 88212 sd.iomem_ready
.sym 88213 gpio_peripheral.iomem_rdata[20]
.sym 88214 gpio_peripheral.iomem_ready
.sym 88217 $abc$41255$n3278
.sym 88218 $abc$41255$n2686
.sym 88219 $abc$41255$n3272
.sym 88220 $false
.sym 88229 $true$2
.sym 88230 $false
.sym 88231 $false
.sym 88232 $false
.sym 88241 $true$2
.sym 88242 $false
.sym 88243 $false
.sym 88244 $false
.sym 88245 $abc$41255$n3847
.sym 88246 CLK$2$2
.sym 88247 $false
.sym 88248 $abc$41255$n2788
.sym 88249 $abc$41255$n3303
.sym 88250 $abc$41255$n2789
.sym 88252 $abc$41255$n3304
.sym 88253 soc.simpleuart.cfg_divider[21]
.sym 88334 $abc$41255$n3299
.sym 88335 $abc$41255$n2686
.sym 88336 $abc$41255$n3293
.sym 88337 $false
.sym 88340 $abc$41255$n2774
.sym 88341 $abc$41255$n2686
.sym 88342 $abc$41255$n2768
.sym 88343 $false
.sym 88352 $abc$41255$n2621
.sym 88353 soc.simpleuart.cfg_divider[16]
.sym 88354 $abc$41255$n2617
.sym 88355 $abc$41255$n2769
.sym 88358 $false
.sym 88359 $false
.sym 88360 $false
.sym 88361 $false
.sym 88364 $false
.sym 88365 $false
.sym 88366 $false
.sym 88367 $false
.sym 88368 $abc$41255$n4$2
.sym 88369 CLK$2$2
.sym 88370 $false
.sym 88371 $abc$41255$n2790
.sym 88372 $abc$41255$n3273
.sym 88374 $abc$41255$n2795
.sym 88375 gpio_peripheral.iomem_rdata[16]
.sym 88376 gpio_peripheral.iomem_rdata[23]
.sym 88377 gpio_peripheral.iomem_rdata[19]
.sym 88445 sd.iomem_rdata[16]
.sym 88446 sd.iomem_ready
.sym 88447 gpio_peripheral.iomem_rdata[16]
.sym 88448 gpio_peripheral.iomem_ready
.sym 88451 sd.iomem_rdata[23]
.sym 88452 sd.iomem_ready
.sym 88453 gpio_peripheral.iomem_rdata[23]
.sym 88454 gpio_peripheral.iomem_ready
.sym 88463 $false
.sym 88464 $false
.sym 88465 $false
.sym 88466 $false
.sym 88469 $false
.sym 88470 $false
.sym 88471 $false
.sym 88472 $false
.sym 88491 $abc$41255$n4$2
.sym 88492 CLK$2$2
.sym 88493 $false
.sym 88497 $abc$41255$n2781
.sym 88498 sd.iomem_rdata[19]
.sym 88592 $abc$41255$n2595
.sym 88593 $abc$41255$n6762
.sym 88594 $abc$41255$n2770
.sym 88595 $abc$41255$n2563
.sym 88610 $abc$41255$n4433
.sym 88611 $false
.sym 88612 $false
.sym 88613 $false
.sym 88614 $true
.sym 88615 CLK$2$2
.sym 88616 $false
.sym 89286 $true
.sym 89323 $abc$41255$n177$2
.sym 89324 $false
.sym 89325 $abc$41255$n177
.sym 89326 $false
.sym 89327 $false
.sym 89329 $auto$alumacc.cc:474:replace_alu$6511.C[2]
.sym 89331 $false
.sym 89332 $abc$41255$n174
.sym 89335 $auto$alumacc.cc:474:replace_alu$6511.C[3]
.sym 89337 $false
.sym 89338 $abc$41255$n173
.sym 89341 $auto$alumacc.cc:474:replace_alu$6511.C[4]
.sym 89343 $false
.sym 89344 $abc$41255$n171
.sym 89347 $abc$41255$n7428$2
.sym 89349 $true$2
.sym 89350 $abc$41255$n7594
.sym 89357 $abc$41255$n7428$2
.sym 89360 sd.sd.spi_state[4]
.sym 89361 $false
.sym 89362 $false
.sym 89363 $false
.sym 89366 sd.sd.spi_state[0]
.sym 89367 $false
.sym 89368 $false
.sym 89369 $false
.sym 89373 $abc$41255$n3988
.sym 89379 sd.sd.ctrl_rdat[1]
.sym 89447 $abc$41255$n3217
.sym 89448 $abc$41255$n3218
.sym 89449 $false
.sym 89450 $false
.sym 89453 $abc$41255$n3238
.sym 89454 $abc$41255$n3219
.sym 89455 $abc$41255$n3214
.sym 89456 resetn
.sym 89471 $abc$41255$n7428
.sym 89472 sd.sd.spi_state[4]
.sym 89473 sd.sd.spi_state[0]
.sym 89474 $abc$41255$n3217
.sym 89477 sd.sd.spi_state[0]
.sym 89478 $abc$41255$n3216
.sym 89479 $abc$41255$n3219
.sym 89480 resetn
.sym 89483 $abc$41255$n3214
.sym 89484 $abc$41255$n3215
.sym 89485 $false
.sym 89486 $false
.sym 89489 sd.sd.spi_data[7]
.sym 89490 soc.cpu.mem_wdata[7]
.sym 89491 $abc$41255$n3216
.sym 89492 $false
.sym 89493 $abc$41255$n3773
.sym 89494 CLK$2$2
.sym 89495 $abc$41255$n7$2
.sym 89496 sd.sd.spi_data[0]
.sym 89497 sd.sd.spi_data[6]
.sym 89498 sd.sd.spi_data[4]
.sym 89499 sd.sd.spi_data[3]
.sym 89500 sd.sd.spi_data[7]
.sym 89501 sd.sd.spi_data[2]
.sym 89502 sd.sd.spi_data[5]
.sym 89503 sd.sd.spi_data[1]
.sym 89594 sd.sd.ctrl_done
.sym 89595 $abc$41255$n2582
.sym 89596 sd.spi_wr
.sym 89597 $false
.sym 89600 $abc$41255$n3234
.sym 89601 $abc$41255$n2509
.sym 89602 sd.sd.ctrl_done
.sym 89603 sd.spi_wr
.sym 89606 $abc$41255$n3234
.sym 89607 sd.sd.prescale_cfg[7]
.sym 89608 sd.sd.spi_data[7]
.sym 89609 $abc$41255$n2582
.sym 89616 $true
.sym 89617 CLK$2$2
.sym 89618 $abc$41255$n3$2
.sym 89619 sd.sd.ctrl_rdat[6]
.sym 89623 sd.sd.ctrl_rdat[2]
.sym 89624 sd.sd.ctrl_rdat[5]
.sym 89625 sd.sd.ctrl_rdat[4]
.sym 89735 sd.sd.ctrl_done
.sym 89736 $abc$41255$n2925_1
.sym 89737 sd.spi_wr
.sym 89738 resetn
.sym 89743 sd.iomem_rdata[5]
.sym 89816 soc.cpu.mem_addr[2]
.sym 89817 $abc$41255$n2511
.sym 89818 $abc$41255$n2510
.sym 89819 $false
.sym 89840 $abc$41255$n2510
.sym 89841 $abc$41255$n2511
.sym 89842 $false
.sym 89843 $false
.sym 89846 soc.cpu.mem_addr[0]
.sym 89847 soc.cpu.mem_addr[1]
.sym 89848 soc.cpu.mem_addr[3]
.sym 89849 $false
.sym 89975 soc.cpu.mem_addr[4]
.sym 89976 soc.cpu.mem_addr[5]
.sym 89977 soc.cpu.mem_addr[6]
.sym 89978 soc.cpu.mem_addr[7]
.sym 89988 $abc$41255$n2262
.sym 90062 soc.cpu.mem_addr[0]
.sym 90063 soc.cpu.mem_addr[1]
.sym 90064 $abc$41255$n2510
.sym 90065 $abc$41255$n2918
.sym 90068 $abc$41255$n2510
.sym 90069 $abc$41255$n2578
.sym 90070 soc.cpu.mem_addr[2]
.sym 90071 $false
.sym 90092 soc.cpu.mem_addr[2]
.sym 90093 $abc$41255$n2578
.sym 90094 $abc$41255$n2510
.sym 90095 $false
.sym 90098 $abc$41255$n2510
.sym 90099 $abc$41255$n2578
.sym 90100 soc.cpu.mem_addr[2]
.sym 90101 $false
.sym 90104 soc.cpu.mem_addr[3]
.sym 90105 soc.cpu.mem_addr[0]
.sym 90106 soc.cpu.mem_addr[1]
.sym 90107 $false
.sym 90116 gpio_peripheral.iomem_rdata[30]
.sym 90236 $abc$41255$n2702
.sym 90241 sd.iomem_rdata[30]
.sym 90320 $abc$41255$n2921
.sym 90321 $abc$41255$n2622
.sym 90322 soc.simpleuart.recv_buf_valid
.sym 90323 $false
.sym 90326 $abc$41255$n3667
.sym 90327 $abc$41255$n3167
.sym 90328 $abc$41255$n3923
.sym 90329 $false
.sym 90354 $true
.sym 90355 CLK$2$2
.sym 90356 $abc$41255$n7$2
.sym 90359 $abc$41255$n3666
.sym 90363 $abc$41255$n2579
.sym 90431 $abc$41255$n2570
.sym 90432 $abc$41255$n2573
.sym 90433 $abc$41255$n2582
.sym 90434 $false
.sym 90480 $abc$41255$n2921
.sym 90481 $abc$41255$n3659
.sym 90485 $abc$41255$n2922
.sym 90487 soc.ram_ready
.sym 90603 $abc$41255$n2693
.sym 90604 $abc$41255$n2711
.sym 90607 $abc$41255$n2757
.sym 90608 gpio_peripheral.iomem_rdata[29]
.sym 90609 gpio_peripheral.iomem_rdata[31]
.sym 90610 gpio_peripheral.iomem_rdata[15]
.sym 90677 $false
.sym 90678 $false
.sym 90679 $false
.sym 90680 $false
.sym 90695 $false
.sym 90696 $false
.sym 90697 $false
.sym 90698 $false
.sym 90707 $false
.sym 90708 $false
.sym 90709 $false
.sym 90710 $false
.sym 90723 $abc$41255$n4$2
.sym 90724 CLK$2$2
.sym 90725 $false
.sym 90726 $abc$41255$n3803
.sym 90727 $abc$41255$n3801
.sym 90728 $abc$41255$n2685
.sym 90729 $abc$41255$n2695
.sym 90732 $abc$41255$n3802
.sym 90733 $abc$41255$n2704
.sym 90762 $true
.sym 90799 soc.cpu.timer[0]$2
.sym 90800 $false
.sym 90801 soc.cpu.timer[0]
.sym 90802 $false
.sym 90803 $false
.sym 90805 $auto$alumacc.cc:474:replace_alu$6579.C[2]
.sym 90807 soc.cpu.timer[1]
.sym 90808 $true$2
.sym 90811 $auto$alumacc.cc:474:replace_alu$6579.C[3]
.sym 90812 $false
.sym 90813 soc.cpu.timer[2]
.sym 90814 $true$2
.sym 90815 $auto$alumacc.cc:474:replace_alu$6579.C[2]
.sym 90817 $auto$alumacc.cc:474:replace_alu$6579.C[4]
.sym 90818 $false
.sym 90819 soc.cpu.timer[3]
.sym 90820 $true$2
.sym 90821 $auto$alumacc.cc:474:replace_alu$6579.C[3]
.sym 90823 $auto$alumacc.cc:474:replace_alu$6579.C[5]
.sym 90824 $false
.sym 90825 soc.cpu.timer[4]
.sym 90826 $true$2
.sym 90827 $auto$alumacc.cc:474:replace_alu$6579.C[4]
.sym 90829 $auto$alumacc.cc:474:replace_alu$6579.C[6]
.sym 90830 $false
.sym 90831 soc.cpu.timer[5]
.sym 90832 $true$2
.sym 90833 $auto$alumacc.cc:474:replace_alu$6579.C[5]
.sym 90835 $auto$alumacc.cc:474:replace_alu$6579.C[7]
.sym 90836 $false
.sym 90837 soc.cpu.timer[6]
.sym 90838 $true$2
.sym 90839 $auto$alumacc.cc:474:replace_alu$6579.C[6]
.sym 90841 $auto$alumacc.cc:474:replace_alu$6579.C[8]
.sym 90842 $false
.sym 90843 soc.cpu.timer[7]
.sym 90844 $true$2
.sym 90845 $auto$alumacc.cc:474:replace_alu$6579.C[7]
.sym 90850 $abc$41255$n3804
.sym 90852 $abc$41255$n3805
.sym 90855 $abc$41255$n3806
.sym 90856 soc.cpu.timer[11]
.sym 90885 $auto$alumacc.cc:474:replace_alu$6579.C[8]
.sym 90922 $auto$alumacc.cc:474:replace_alu$6579.C[9]
.sym 90923 $false
.sym 90924 soc.cpu.timer[8]
.sym 90925 $true$2
.sym 90926 $auto$alumacc.cc:474:replace_alu$6579.C[8]
.sym 90928 $auto$alumacc.cc:474:replace_alu$6579.C[10]
.sym 90929 $false
.sym 90930 soc.cpu.timer[9]
.sym 90931 $true$2
.sym 90932 $auto$alumacc.cc:474:replace_alu$6579.C[9]
.sym 90934 $auto$alumacc.cc:474:replace_alu$6579.C[11]
.sym 90935 $false
.sym 90936 soc.cpu.timer[10]
.sym 90937 $true$2
.sym 90938 $auto$alumacc.cc:474:replace_alu$6579.C[10]
.sym 90940 $auto$alumacc.cc:474:replace_alu$6579.C[12]
.sym 90941 $false
.sym 90942 soc.cpu.timer[11]
.sym 90943 $true$2
.sym 90944 $auto$alumacc.cc:474:replace_alu$6579.C[11]
.sym 90946 $auto$alumacc.cc:474:replace_alu$6579.C[13]
.sym 90947 $false
.sym 90948 soc.cpu.timer[12]
.sym 90949 $true$2
.sym 90950 $auto$alumacc.cc:474:replace_alu$6579.C[12]
.sym 90952 $auto$alumacc.cc:474:replace_alu$6579.C[14]
.sym 90953 $false
.sym 90954 soc.cpu.timer[13]
.sym 90955 $true$2
.sym 90956 $auto$alumacc.cc:474:replace_alu$6579.C[13]
.sym 90958 $auto$alumacc.cc:474:replace_alu$6579.C[15]
.sym 90959 $false
.sym 90960 soc.cpu.timer[14]
.sym 90961 $true$2
.sym 90962 $auto$alumacc.cc:474:replace_alu$6579.C[14]
.sym 90964 $auto$alumacc.cc:474:replace_alu$6579.C[16]
.sym 90965 $false
.sym 90966 soc.cpu.timer[15]
.sym 90967 $true$2
.sym 90968 $auto$alumacc.cc:474:replace_alu$6579.C[15]
.sym 90972 $abc$41255$n3809_1
.sym 90973 $abc$41255$n3808
.sym 90975 $abc$41255$n3807
.sym 90976 $abc$41255$n3797_1
.sym 90977 soc.cpu.timer[18]
.sym 90978 soc.cpu.timer[21]
.sym 90979 soc.cpu.timer[20]
.sym 91008 $auto$alumacc.cc:474:replace_alu$6579.C[16]
.sym 91045 $auto$alumacc.cc:474:replace_alu$6579.C[17]
.sym 91046 $false
.sym 91047 soc.cpu.timer[16]
.sym 91048 $true$2
.sym 91049 $auto$alumacc.cc:474:replace_alu$6579.C[16]
.sym 91051 $auto$alumacc.cc:474:replace_alu$6579.C[18]
.sym 91052 $false
.sym 91053 soc.cpu.timer[17]
.sym 91054 $true$2
.sym 91055 $auto$alumacc.cc:474:replace_alu$6579.C[17]
.sym 91057 $auto$alumacc.cc:474:replace_alu$6579.C[19]
.sym 91058 $false
.sym 91059 soc.cpu.timer[18]
.sym 91060 $true$2
.sym 91061 $auto$alumacc.cc:474:replace_alu$6579.C[18]
.sym 91063 $auto$alumacc.cc:474:replace_alu$6579.C[20]
.sym 91064 $false
.sym 91065 soc.cpu.timer[19]
.sym 91066 $true$2
.sym 91067 $auto$alumacc.cc:474:replace_alu$6579.C[19]
.sym 91069 $auto$alumacc.cc:474:replace_alu$6579.C[21]
.sym 91070 $false
.sym 91071 soc.cpu.timer[20]
.sym 91072 $true$2
.sym 91073 $auto$alumacc.cc:474:replace_alu$6579.C[20]
.sym 91075 $auto$alumacc.cc:474:replace_alu$6579.C[22]
.sym 91076 $false
.sym 91077 soc.cpu.timer[21]
.sym 91078 $true$2
.sym 91079 $auto$alumacc.cc:474:replace_alu$6579.C[21]
.sym 91081 $auto$alumacc.cc:474:replace_alu$6579.C[23]
.sym 91082 $false
.sym 91083 soc.cpu.timer[22]
.sym 91084 $true$2
.sym 91085 $auto$alumacc.cc:474:replace_alu$6579.C[22]
.sym 91087 $auto$alumacc.cc:474:replace_alu$6579.C[24]
.sym 91088 $false
.sym 91089 soc.cpu.timer[23]
.sym 91090 $true$2
.sym 91091 $auto$alumacc.cc:474:replace_alu$6579.C[23]
.sym 91095 $abc$41255$n3798
.sym 91096 soc.cpu.timer[22]
.sym 91131 $auto$alumacc.cc:474:replace_alu$6579.C[24]
.sym 91168 $auto$alumacc.cc:474:replace_alu$6579.C[25]
.sym 91169 $false
.sym 91170 soc.cpu.timer[24]
.sym 91171 $true$2
.sym 91172 $auto$alumacc.cc:474:replace_alu$6579.C[24]
.sym 91174 $auto$alumacc.cc:474:replace_alu$6579.C[26]
.sym 91175 $false
.sym 91176 soc.cpu.timer[25]
.sym 91177 $true$2
.sym 91178 $auto$alumacc.cc:474:replace_alu$6579.C[25]
.sym 91180 $auto$alumacc.cc:474:replace_alu$6579.C[27]
.sym 91181 $false
.sym 91182 soc.cpu.timer[26]
.sym 91183 $true$2
.sym 91184 $auto$alumacc.cc:474:replace_alu$6579.C[26]
.sym 91186 $auto$alumacc.cc:474:replace_alu$6579.C[28]
.sym 91187 $false
.sym 91188 soc.cpu.timer[27]
.sym 91189 $true$2
.sym 91190 $auto$alumacc.cc:474:replace_alu$6579.C[27]
.sym 91192 $auto$alumacc.cc:474:replace_alu$6579.C[29]
.sym 91193 $false
.sym 91194 soc.cpu.timer[28]
.sym 91195 $true$2
.sym 91196 $auto$alumacc.cc:474:replace_alu$6579.C[28]
.sym 91198 $auto$alumacc.cc:474:replace_alu$6579.C[30]
.sym 91199 $false
.sym 91200 soc.cpu.timer[29]
.sym 91201 $true$2
.sym 91202 $auto$alumacc.cc:474:replace_alu$6579.C[29]
.sym 91204 $auto$alumacc.cc:474:replace_alu$6579.C[31]
.sym 91205 $false
.sym 91206 soc.cpu.timer[30]
.sym 91207 $true$2
.sym 91208 $auto$alumacc.cc:474:replace_alu$6579.C[30]
.sym 91211 $false
.sym 91212 soc.cpu.timer[31]
.sym 91213 $true$2
.sym 91214 $auto$alumacc.cc:474:replace_alu$6579.C[31]
.sym 91328 $abc$41255$n3729
.sym 91329 $abc$41255$n4187
.sym 91330 soc.cpu.cpuregs_rs1[28]
.sym 91331 $abc$41255$n3740
.sym 91338 $true
.sym 91339 CLK$2$2
.sym 91340 $abc$41255$n7$2
.sym 91343 $abc$41255$n2720
.sym 91344 $abc$41255$n2714
.sym 91345 $abc$41255$n2713
.sym 91346 sd.iomem_rdata[25]
.sym 91415 $abc$41255$n2588
.sym 91416 soc.ram_ready
.sym 91417 $false
.sym 91418 $false
.sym 91465 $abc$41255$n2595
.sym 91469 $abc$41255$n2596
.sym 91471 gpio_peripheral.iomem_rdata[25]
.sym 91550 $abc$41255$n4709
.sym 91551 soc.cpu.mem_wstrb[2]
.sym 91552 $false
.sym 91553 $false
.sym 91716 $abc$41255$n2750
.sym 91826 $abc$41255$n3309
.sym 91827 $abc$41255$n2686
.sym 91828 $abc$41255$n3303
.sym 91829 $false
.sym 91949 $abc$41255$n2621
.sym 91950 soc.cpu.mem_wstrb[2]
.sym 91951 resetn
.sym 91952 $false
.sym 91956 $abc$41255$n3317
.sym 92066 $false
.sym 92067 $false
.sym 92068 $false
.sym 92069 $false
.sym 92076 $abc$41255$n4$2
.sym 92077 CLK$2$2
.sym 92078 $false
.sym 92080 $abc$41255$n3324
.sym 92086 sd.iomem_rdata[12]
.sym 92171 $true$2
.sym 92172 $false
.sym 92173 $false
.sym 92174 $false
.sym 92199 $abc$41255$n3847
.sym 92200 CLK$2$2
.sym 92201 $false
.sym 92204 soc.simpleuart.cfg_divider[16]
.sym 92207 soc.simpleuart.cfg_divider[22]
.sym 92208 soc.simpleuart.cfg_divider[20]
.sym 92209 soc.simpleuart.cfg_divider[23]
.sym 92306 $abc$41255$n2621
.sym 92307 soc.simpleuart.cfg_divider[20]
.sym 92308 $abc$41255$n2617
.sym 92309 $abc$41255$n3273
.sym 92318 soc.cpu.mem_wdata[19]
.sym 92319 $false
.sym 92320 $false
.sym 92321 $false
.sym 92322 $abc$41255$n3655
.sym 92323 CLK$2$2
.sym 92324 $abc$41255$n7$2
.sym 92325 $abc$41255$n2778
.sym 92327 $abc$41255$n2779
.sym 92328 $abc$41255$n3293
.sym 92329 $abc$41255$n2800
.sym 92330 $abc$41255$n2799
.sym 92331 $abc$41255$n2806
.sym 92332 sd.iomem_rdata[18]
.sym 92399 $abc$41255$n2795
.sym 92400 $abc$41255$n2686
.sym 92401 $abc$41255$n2789
.sym 92402 $false
.sym 92405 $abc$41255$n2621
.sym 92406 soc.simpleuart.cfg_divider[22]
.sym 92407 $abc$41255$n2617
.sym 92408 $abc$41255$n3304
.sym 92411 $abc$41255$n2621
.sym 92412 soc.simpleuart.cfg_divider[19]
.sym 92413 $abc$41255$n2617
.sym 92414 $abc$41255$n2790
.sym 92423 $abc$41255$n2595
.sym 92424 $abc$41255$n6774
.sym 92425 $abc$41255$n3305
.sym 92426 $abc$41255$n2563
.sym 92429 soc.cpu.mem_wdata[21]
.sym 92430 $false
.sym 92431 $false
.sym 92432 $false
.sym 92445 $abc$41255$n3655
.sym 92446 CLK$2$2
.sym 92447 $abc$41255$n7$2
.sym 92448 $abc$41255$n3294
.sym 92449 soc.simpleuart.cfg_divider[17]
.sym 92450 soc.simpleuart.cfg_divider[18]
.sym 92522 $abc$41255$n2595
.sym 92523 $abc$41255$n6768
.sym 92524 $abc$41255$n2791
.sym 92525 $abc$41255$n2563
.sym 92528 $abc$41255$n2595
.sym 92529 $abc$41255$n6770
.sym 92530 $abc$41255$n3274
.sym 92531 $abc$41255$n2563
.sym 92540 sd.iomem_rdata[19]
.sym 92541 sd.iomem_ready
.sym 92542 gpio_peripheral.iomem_rdata[19]
.sym 92543 gpio_peripheral.iomem_ready
.sym 92546 $true$2
.sym 92547 $false
.sym 92548 $false
.sym 92549 $false
.sym 92552 $true$2
.sym 92553 $false
.sym 92554 $false
.sym 92555 $false
.sym 92558 $true$2
.sym 92559 $false
.sym 92560 $false
.sym 92561 $false
.sym 92568 $abc$41255$n3847
.sym 92569 CLK$2$2
.sym 92570 $false
.sym 92574 $abc$41255$n2780
.sym 92578 $abc$41255$n2801
.sym 92663 $abc$41255$n7933
.sym 92664 $abc$41255$n2264
.sym 92665 $abc$41255$n2782_1
.sym 92666 $abc$41255$n2784
.sym 92669 $false
.sym 92670 $false
.sym 92671 $false
.sym 92672 $false
.sym 92691 $abc$41255$n4$2
.sym 92692 CLK$2$2
.sym 92693 $false
.sym 93524 sd.sd.spi_data[1]
.sym 93525 $abc$41255$n2509
.sym 93526 $abc$41255$n3989
.sym 93527 $false
.sym 93560 sd.sd.mode_cpol
.sym 93561 $abc$41255$n3988
.sym 93562 $abc$41255$n3$2
.sym 93563 $false
.sym 93570 $true
.sym 93571 CLK$2$2
.sym 93572 $false
.sym 93573 $abc$41255$n3989
.sym 93574 $abc$41255$n2691
.sym 93575 $abc$41255$n4761
.sym 93576 $abc$41255$n2700
.sym 93578 $abc$41255$n2746
.sym 93579 $abc$41255$n2719
.sym 93580 sd.sd.prescale_cfg[1]
.sym 93647 sd.sd.spi_miso
.sym 93648 soc.cpu.mem_wdata[0]
.sym 93649 $abc$41255$n3216
.sym 93650 $false
.sym 93653 sd.sd.spi_data[5]
.sym 93654 soc.cpu.mem_wdata[6]
.sym 93655 $abc$41255$n3216
.sym 93656 $false
.sym 93659 sd.sd.spi_data[3]
.sym 93660 soc.cpu.mem_wdata[4]
.sym 93661 $abc$41255$n3216
.sym 93662 $false
.sym 93665 sd.sd.spi_data[2]
.sym 93666 soc.cpu.mem_wdata[3]
.sym 93667 $abc$41255$n3216
.sym 93668 $false
.sym 93671 sd.sd.spi_data[6]
.sym 93672 soc.cpu.mem_wdata[7]
.sym 93673 $abc$41255$n3216
.sym 93674 $false
.sym 93677 sd.sd.spi_data[1]
.sym 93678 soc.cpu.mem_wdata[2]
.sym 93679 $abc$41255$n3216
.sym 93680 $false
.sym 93683 sd.sd.spi_data[4]
.sym 93684 soc.cpu.mem_wdata[5]
.sym 93685 $abc$41255$n3216
.sym 93686 $false
.sym 93689 sd.sd.spi_data[0]
.sym 93690 soc.cpu.mem_wdata[1]
.sym 93691 $abc$41255$n3216
.sym 93692 $false
.sym 93693 $abc$41255$n3710
.sym 93694 CLK$2$2
.sym 93695 $false
.sym 93696 sd.sd.prescale_cfg[5]
.sym 93697 sd.sd.prescale_cfg[6]
.sym 93770 $abc$41255$n3234
.sym 93771 sd.sd.prescale_cfg[6]
.sym 93772 sd.sd.spi_data[6]
.sym 93773 $abc$41255$n2582
.sym 93794 $abc$41255$n3234
.sym 93795 sd.sd.prescale_cfg[2]
.sym 93796 sd.sd.spi_data[2]
.sym 93797 $abc$41255$n2582
.sym 93800 $abc$41255$n3234
.sym 93801 sd.sd.prescale_cfg[5]
.sym 93802 sd.sd.spi_data[5]
.sym 93803 $abc$41255$n2582
.sym 93806 $abc$41255$n3234
.sym 93807 sd.sd.prescale_cfg[4]
.sym 93808 sd.sd.spi_data[4]
.sym 93809 $abc$41255$n2582
.sym 93816 $true
.sym 93817 CLK$2$2
.sym 93818 $abc$41255$n3$2
.sym 93819 $abc$41255$n4759
.sym 93824 $abc$41255$n2738
.sym 93899 sd.sd.ctrl_rdat[5]
.sym 93900 $false
.sym 93901 $false
.sym 93902 $false
.sym 93939 $abc$41255$n4$2
.sym 93940 CLK$2$2
.sym 93941 $false
.sym 93942 $abc$41255$n3333
.sym 93945 gpio_peripheral.iomem_rdata[13]
.sym 94065 $abc$41255$n2747
.sym 94066 $abc$41255$n2745
.sym 94067 $abc$41255$n2690
.sym 94068 $abc$41255$n2717
.sym 94069 $abc$41255$n2736
.sym 94070 $abc$41255$n2718
.sym 94071 $abc$41255$n2737
.sym 94072 lcd_peripheral.iomem_ready
.sym 94139 $abc$41255$n4435
.sym 94140 $false
.sym 94141 $false
.sym 94142 $false
.sym 94185 $true
.sym 94186 CLK$2$2
.sym 94187 $false
.sym 94188 $abc$41255$n2916
.sym 94192 $abc$41255$n2923
.sym 94195 lcd_peripheral.state[0]
.sym 94292 $true$2
.sym 94293 $false
.sym 94294 $false
.sym 94295 $false
.sym 94308 $abc$41255$n3847
.sym 94309 CLK$2$2
.sym 94310 $false
.sym 94311 $abc$41255$n2726
.sym 94314 $abc$41255$n2710
.sym 94315 $abc$41255$n2728
.sym 94316 $abc$41255$n2689
.sym 94317 $abc$41255$n2709
.sym 94397 sd.iomem_rdata[30]
.sym 94398 sd.iomem_ready
.sym 94399 gpio_peripheral.iomem_rdata[30]
.sym 94400 gpio_peripheral.iomem_ready
.sym 94427 $false
.sym 94428 $false
.sym 94429 $false
.sym 94430 $false
.sym 94431 $abc$41255$n4$2
.sym 94432 CLK$2$2
.sym 94433 $false
.sym 94434 $abc$41255$n2580
.sym 94436 $abc$41255$n6358
.sym 94440 $abc$41255$n4928_1
.sym 94441 soc.simpleuart.send_dummy
.sym 94520 $abc$41255$n3667
.sym 94521 $abc$41255$n3169
.sym 94522 resetn
.sym 94523 $false
.sym 94544 $abc$41255$n2580
.sym 94545 $abc$41255$n2573
.sym 94546 $abc$41255$n2570
.sym 94547 $abc$41255$n2582
.sym 94557 $abc$41255$n4757
.sym 94558 $abc$41255$n2698
.sym 94559 $abc$41255$n2744
.sym 94560 $abc$41255$n3653
.sym 94563 $abc$41255$n3675
.sym 94564 $abc$41255$n2716
.sym 94631 soc.cpu.mem_wstrb[0]
.sym 94632 soc.cpu.mem_wstrb[1]
.sym 94633 $abc$41255$n2922
.sym 94634 $false
.sym 94637 $abc$41255$n3667
.sym 94638 $abc$41255$n3167
.sym 94639 resetn
.sym 94640 $false
.sym 94661 soc.cpu.mem_wstrb[2]
.sym 94662 soc.cpu.mem_wstrb[3]
.sym 94663 $false
.sym 94664 $false
.sym 94673 $abc$41255$n4709
.sym 94674 $false
.sym 94675 $false
.sym 94676 $false
.sym 94677 $true
.sym 94678 CLK$2$2
.sym 94679 $false
.sym 94680 $abc$41255$n4755
.sym 94682 $abc$41255$n4930_1
.sym 94683 $abc$41255$n3656
.sym 94685 $abc$41255$n2605
.sym 94686 $abc$41255$n3435
.sym 94754 sd.iomem_rdata[29]
.sym 94755 sd.iomem_ready
.sym 94756 gpio_peripheral.iomem_rdata[29]
.sym 94757 gpio_peripheral.iomem_ready
.sym 94760 sd.iomem_rdata[31]
.sym 94761 sd.iomem_ready
.sym 94762 gpio_peripheral.iomem_rdata[31]
.sym 94763 gpio_peripheral.iomem_ready
.sym 94778 sd.iomem_rdata[15]
.sym 94779 sd.iomem_ready
.sym 94780 gpio_peripheral.iomem_rdata[15]
.sym 94781 gpio_peripheral.iomem_ready
.sym 94784 $true$2
.sym 94785 $false
.sym 94786 $false
.sym 94787 $false
.sym 94790 $true$2
.sym 94791 $false
.sym 94792 $false
.sym 94793 $false
.sym 94796 $true$2
.sym 94797 $false
.sym 94798 $false
.sym 94799 $false
.sym 94800 $abc$41255$n3847
.sym 94801 CLK$2$2
.sym 94802 $false
.sym 94803 $abc$41255$n2725
.sym 94804 $abc$41255$n2743
.sym 94805 $abc$41255$n2715
.sym 94806 $abc$41255$n2697
.sym 94807 $abc$41255$n2688
.sym 94808 $abc$41255$n2649
.sym 94809 $abc$41255$n2647
.sym 94810 soc.simpleuart.cfg_divider[5]
.sym 94877 $abc$41255$n4145
.sym 94878 $abc$41255$n4148
.sym 94879 $abc$41255$n4149
.sym 94880 $abc$41255$n4151
.sym 94883 $abc$41255$n3802
.sym 94884 $abc$41255$n3803
.sym 94885 $false
.sym 94886 $false
.sym 94889 $abc$41255$n2687
.sym 94890 $abc$41255$n2688
.sym 94891 $abc$41255$n2693
.sym 94892 $abc$41255$n2686
.sym 94895 $abc$41255$n2696
.sym 94896 $abc$41255$n2697
.sym 94897 $abc$41255$n2702
.sym 94898 $abc$41255$n2686
.sym 94913 $abc$41255$n4152
.sym 94914 $abc$41255$n4154
.sym 94915 $abc$41255$n4155
.sym 94916 $abc$41255$n4157
.sym 94919 $abc$41255$n2705
.sym 94920 $abc$41255$n2706
.sym 94921 $abc$41255$n2711
.sym 94922 $abc$41255$n2686
.sym 94927 $abc$41255$n3451
.sym 94932 $abc$41255$n3654
.sym 94933 $abc$41255$n2607
.sym 95006 $abc$41255$n3805
.sym 95007 $abc$41255$n3806
.sym 95008 $false
.sym 95009 $false
.sym 95018 $abc$41255$n4164
.sym 95019 $abc$41255$n4166
.sym 95020 $abc$41255$n4167
.sym 95021 $abc$41255$n4169
.sym 95036 $abc$41255$n4158
.sym 95037 $abc$41255$n4160
.sym 95038 $abc$41255$n4161
.sym 95039 $abc$41255$n4163
.sym 95042 $abc$41255$n3729
.sym 95043 $abc$41255$n4161
.sym 95044 soc.cpu.cpuregs_rs1[11]
.sym 95045 $abc$41255$n3740
.sym 95046 $true
.sym 95047 CLK$2$2
.sym 95048 $abc$41255$n7$2
.sym 95049 $abc$41255$n3326
.sym 95050 $abc$41255$n4918_1
.sym 95052 $abc$41255$n4922_1
.sym 95053 $abc$41255$n4775
.sym 95054 lcd_D6$2
.sym 95056 lcd_D4$2
.sym 95123 $abc$41255$n4170
.sym 95124 $abc$41255$n4172
.sym 95125 $abc$41255$n4173
.sym 95126 $abc$41255$n4175
.sym 95129 $abc$41255$n4176
.sym 95130 $abc$41255$n4178
.sym 95131 $abc$41255$n4179
.sym 95132 $abc$41255$n4181
.sym 95141 $abc$41255$n3808
.sym 95142 $abc$41255$n3809_1
.sym 95143 $false
.sym 95144 $false
.sym 95147 $abc$41255$n3798
.sym 95148 $abc$41255$n3801
.sym 95149 $abc$41255$n3804
.sym 95150 $abc$41255$n3807
.sym 95153 $abc$41255$n3729
.sym 95154 $abc$41255$n4172
.sym 95155 soc.cpu.cpuregs_rs1[18]
.sym 95156 $abc$41255$n3740
.sym 95159 $abc$41255$n3729
.sym 95160 $abc$41255$n4176
.sym 95161 soc.cpu.cpuregs_rs1[21]
.sym 95162 $abc$41255$n3740
.sym 95165 $abc$41255$n3729
.sym 95166 $abc$41255$n4175
.sym 95167 soc.cpu.cpuregs_rs1[20]
.sym 95168 $abc$41255$n3740
.sym 95169 $true
.sym 95170 CLK$2$2
.sym 95171 $abc$41255$n7$2
.sym 95175 $abc$41255$n2741
.sym 95179 $abc$41255$n2742
.sym 95246 soc.cpu.timer[0]
.sym 95247 soc.cpu.timer[1]
.sym 95248 $abc$41255$n3799
.sym 95249 $false
.sym 95252 $abc$41255$n3729
.sym 95253 $abc$41255$n4178
.sym 95254 soc.cpu.cpuregs_rs1[22]
.sym 95255 $abc$41255$n3740
.sym 95292 $true
.sym 95293 CLK$2$2
.sym 95294 $abc$41255$n7$2
.sym 95295 $abc$41255$n3332
.sym 95298 $abc$41255$n3322
.sym 95300 $abc$41255$n3851
.sym 95418 $abc$41255$n2723
.sym 95422 $abc$41255$n2724
.sym 95424 sd.iomem_rdata[28]
.sym 95504 sd.iomem_rdata[25]
.sym 95505 sd.iomem_ready
.sym 95506 gpio_peripheral.iomem_rdata[25]
.sym 95507 gpio_peripheral.iomem_ready
.sym 95510 soc.simpleuart.cfg_divider[25]
.sym 95511 $abc$41255$n2621
.sym 95512 soc.ram_ready
.sym 95513 $abc$41255$n2588
.sym 95516 $abc$41255$n2714
.sym 95517 $abc$41255$n2715
.sym 95518 $abc$41255$n2720
.sym 95519 $abc$41255$n2686
.sym 95522 $false
.sym 95523 $false
.sym 95524 $false
.sym 95525 $false
.sym 95538 $abc$41255$n4$2
.sym 95539 CLK$2$2
.sym 95540 $false
.sym 95541 $abc$41255$n3858
.sym 95542 $abc$41255$n3840_1
.sym 95543 $abc$41255$n2756
.sym 95546 $abc$41255$n3841
.sym 95548 $abc$41255$n3859_1
.sym 95621 $abc$41255$n2261
.sym 95622 $abc$41255$n2262
.sym 95623 $abc$41255$n2596
.sym 95624 $false
.sym 95645 $abc$41255$n2264
.sym 95646 $abc$41255$n2265
.sym 95647 $abc$41255$n2267
.sym 95648 $abc$41255$n2268
.sym 95657 $true$2
.sym 95658 $false
.sym 95659 $false
.sym 95660 $false
.sym 95661 $abc$41255$n3847
.sym 95662 CLK$2$2
.sym 95663 $false
.sym 95664 $abc$41255$n3327
.sym 95665 $abc$41255$n3845_1
.sym 95667 $abc$41255$n3330
.sym 95669 $abc$41255$n3328
.sym 95671 $abc$41255$n3329
.sym 95787 $abc$41255$n3846
.sym 95789 $abc$41255$n4771
.sym 95790 $abc$41255$n3856_1
.sym 95791 $abc$41255$n2753
.sym 95792 $abc$41255$n3860_1
.sym 95793 $abc$41255$n2752
.sym 95794 $abc$41255$n2751
.sym 95897 $abc$41255$n2757
.sym 95898 $abc$41255$n2686
.sym 95899 $abc$41255$n2751
.sym 95900 $false
.sym 95911 $abc$41255$n3321
.sym 95913 $abc$41255$n3842
.sym 95914 $abc$41255$n3838
.sym 95915 $abc$41255$n3839
.sym 96033 $abc$41255$n3854_1
.sym 96035 $abc$41255$n3855
.sym 96036 $abc$41255$n2754
.sym 96037 soc.simpleuart.cfg_divider[11]
.sym 96038 soc.simpleuart.cfg_divider[10]
.sym 96039 soc.simpleuart.cfg_divider[9]
.sym 96040 soc.simpleuart.cfg_divider[14]
.sym 96107 $abc$41255$n3324
.sym 96108 $abc$41255$n2686
.sym 96109 $abc$41255$n3318
.sym 96110 $false
.sym 96157 $abc$41255$n4777
.sym 96159 $abc$41255$n3331
.sym 96160 $abc$41255$n7660
.sym 96161 $abc$41255$n7662
.sym 96162 $abc$41255$n7647
.sym 96236 sd.iomem_rdata[12]
.sym 96237 sd.iomem_ready
.sym 96238 gpio_peripheral.iomem_rdata[12]
.sym 96239 gpio_peripheral.iomem_ready
.sym 96272 $false
.sym 96273 $false
.sym 96274 $false
.sym 96275 $false
.sym 96276 $abc$41255$n4$2
.sym 96277 CLK$2$2
.sym 96278 $false
.sym 96279 $abc$41255$n3832
.sym 96280 $abc$41255$n7670
.sym 96281 $abc$41255$n3850_1
.sym 96282 $abc$41255$n3340
.sym 96283 $abc$41255$n7672
.sym 96284 $abc$41255$n7671
.sym 96285 $abc$41255$n3323
.sym 96286 $abc$41255$n2755
.sym 96365 soc.cpu.mem_wdata[16]
.sym 96366 $false
.sym 96367 $false
.sym 96368 $false
.sym 96383 soc.cpu.mem_wdata[22]
.sym 96384 $false
.sym 96385 $false
.sym 96386 $false
.sym 96389 soc.cpu.mem_wdata[20]
.sym 96390 $false
.sym 96391 $false
.sym 96392 $false
.sym 96395 soc.cpu.mem_wdata[23]
.sym 96396 $false
.sym 96397 $false
.sym 96398 $false
.sym 96399 $abc$41255$n3655
.sym 96400 CLK$2$2
.sym 96401 $abc$41255$n7$2
.sym 96402 $abc$41255$n7679
.sym 96403 $abc$41255$n7675
.sym 96404 $abc$41255$n7680
.sym 96405 $abc$41255$n7676
.sym 96406 $abc$41255$n3193
.sym 96407 $abc$41255$n5154
.sym 96408 $abc$41255$n7673
.sym 96409 $abc$41255$n5157
.sym 96476 $abc$41255$n2785
.sym 96477 $abc$41255$n2686
.sym 96478 $abc$41255$n2779
.sym 96479 $false
.sym 96488 $abc$41255$n2621
.sym 96489 soc.simpleuart.cfg_divider[17]
.sym 96490 $abc$41255$n2617
.sym 96491 $abc$41255$n2780
.sym 96494 $abc$41255$n2621
.sym 96495 soc.simpleuart.cfg_divider[23]
.sym 96496 $abc$41255$n2617
.sym 96497 $abc$41255$n3294
.sym 96500 $abc$41255$n2621
.sym 96501 soc.simpleuart.cfg_divider[18]
.sym 96502 $abc$41255$n2617
.sym 96503 $abc$41255$n2801
.sym 96506 $abc$41255$n2806
.sym 96507 $abc$41255$n2686
.sym 96508 $abc$41255$n2800
.sym 96509 $false
.sym 96512 sd.iomem_rdata[18]
.sym 96513 sd.iomem_ready
.sym 96514 gpio_peripheral.iomem_rdata[18]
.sym 96515 gpio_peripheral.iomem_ready
.sym 96518 $false
.sym 96519 $false
.sym 96520 $false
.sym 96521 $false
.sym 96522 $abc$41255$n4$2
.sym 96523 CLK$2$2
.sym 96524 $false
.sym 96525 $abc$41255$n2730
.sym 96531 $abc$41255$n7682
.sym 96532 gpio_peripheral.iomem_rdata[26]
.sym 96599 $abc$41255$n2595
.sym 96600 $abc$41255$n6776
.sym 96601 $abc$41255$n3295
.sym 96602 $abc$41255$n2563
.sym 96605 soc.cpu.mem_wdata[17]
.sym 96606 $false
.sym 96607 $false
.sym 96608 $false
.sym 96611 soc.cpu.mem_wdata[18]
.sym 96612 $false
.sym 96613 $false
.sym 96614 $false
.sym 96645 $abc$41255$n3655
.sym 96646 CLK$2$2
.sym 96647 $abc$41255$n7$2
.sym 96655 sd.iomem_rdata[26]
.sym 96740 $abc$41255$n2595
.sym 96741 $abc$41255$n6764
.sym 96742 $abc$41255$n2781
.sym 96743 $abc$41255$n2563
.sym 96764 $abc$41255$n2595
.sym 96765 $abc$41255$n6766
.sym 96766 $abc$41255$n2802
.sym 96767 $abc$41255$n2563
.sym 96772 $abc$41255$n4763
.sym 97019 $abc$41255$n4767
.sym 97185 lcd_D7$2
.sym 97241 $abc$41255$n7979
.sym 97243 $abc$41255$n7978
.sym 97245 $abc$41255$n7977
.sym 97247 $abc$41255$n7976
.sym 97369 $abc$41255$n7975
.sym 97371 $abc$41255$n7974
.sym 97373 $abc$41255$n7973
.sym 97375 $abc$41255$n7972
.sym 97528 $abc$41255$n8003
.sym 97530 $abc$41255$n8002
.sym 97532 $abc$41255$n8001
.sym 97534 $abc$41255$n8000
.sym 97651 $abc$41255$n7999
.sym 97653 $abc$41255$n7998
.sym 97655 $abc$41255$n7997
.sym 97657 $abc$41255$n7996
.sym 97724 $abc$41255$n3234
.sym 97725 $abc$41255$n2582
.sym 97726 sd.sd.prescale_cfg[1]
.sym 97727 $false
.sym 97730 $abc$41255$n7977
.sym 97731 $abc$41255$n2265
.sym 97732 $abc$41255$n2261
.sym 97733 $abc$41255$n8001
.sym 97736 $abc$41255$n3435
.sym 97737 $abc$41255$n4429
.sym 97738 $false
.sym 97739 $false
.sym 97742 $abc$41255$n7978
.sym 97743 $abc$41255$n2265
.sym 97744 $abc$41255$n2261
.sym 97745 $abc$41255$n8002
.sym 97754 $abc$41255$n7975
.sym 97755 $abc$41255$n2265
.sym 97756 $abc$41255$n2261
.sym 97757 $abc$41255$n7999
.sym 97760 $abc$41255$n7973
.sym 97761 $abc$41255$n2265
.sym 97762 $abc$41255$n2261
.sym 97763 $abc$41255$n7997
.sym 97766 soc.cpu.mem_wdata[1]
.sym 97767 $false
.sym 97768 $false
.sym 97769 $false
.sym 97770 $abc$41255$n3733
.sym 97771 CLK$2$2
.sym 97772 $abc$41255$n7$2
.sym 97774 $abc$41255$n7987
.sym 97776 $abc$41255$n7986
.sym 97778 $abc$41255$n7985
.sym 97780 $abc$41255$n7984
.sym 97847 soc.cpu.mem_wdata[5]
.sym 97848 $false
.sym 97849 $false
.sym 97850 $false
.sym 97853 soc.cpu.mem_wdata[6]
.sym 97854 $false
.sym 97855 $false
.sym 97856 $false
.sym 97893 $abc$41255$n3733
.sym 97894 CLK$2$2
.sym 97895 $abc$41255$n7$2
.sym 97897 $abc$41255$n7983
.sym 97899 $abc$41255$n7982
.sym 97901 $abc$41255$n7981
.sym 97903 $abc$41255$n7980
.sym 97970 $abc$41255$n3435
.sym 97971 $abc$41255$n4434
.sym 97972 $false
.sym 97973 $false
.sym 98000 $abc$41255$n7976
.sym 98001 $abc$41255$n2265
.sym 98002 $abc$41255$n2264
.sym 98003 $abc$41255$n7984
.sym 98020 $abc$41255$n7995
.sym 98022 $abc$41255$n7994
.sym 98024 $abc$41255$n7993
.sym 98026 $abc$41255$n7992
.sym 98093 sd.iomem_rdata[13]
.sym 98094 sd.iomem_ready
.sym 98095 gpio_peripheral.iomem_rdata[13]
.sym 98096 gpio_peripheral.iomem_ready
.sym 98111 $true$2
.sym 98112 $false
.sym 98113 $false
.sym 98114 $false
.sym 98139 $abc$41255$n3847
.sym 98140 CLK$2$2
.sym 98141 $false
.sym 98143 $abc$41255$n7991
.sym 98145 $abc$41255$n7990
.sym 98147 $abc$41255$n7989
.sym 98149 $abc$41255$n7988
.sym 98216 $abc$41255$n7959
.sym 98217 $abc$41255$n2268
.sym 98218 $abc$41255$n2264
.sym 98219 $abc$41255$n7983
.sym 98222 $abc$41255$n7991
.sym 98223 $abc$41255$n2262
.sym 98224 $abc$41255$n2746
.sym 98225 $abc$41255$n2747
.sym 98228 $abc$41255$n7993
.sym 98229 $abc$41255$n2262
.sym 98230 soc.ram_ready
.sym 98231 $abc$41255$n2691
.sym 98234 $abc$41255$n7989
.sym 98235 $abc$41255$n2262
.sym 98236 $abc$41255$n2718
.sym 98237 $abc$41255$n2719
.sym 98240 $abc$41255$n7960
.sym 98241 $abc$41255$n2268
.sym 98242 soc.ram_ready
.sym 98243 $abc$41255$n2737
.sym 98246 $abc$41255$n7957
.sym 98247 $abc$41255$n2268
.sym 98248 $abc$41255$n2264
.sym 98249 $abc$41255$n7981
.sym 98252 $abc$41255$n7968
.sym 98253 $abc$41255$n2267
.sym 98254 $abc$41255$n2261
.sym 98255 $abc$41255$n8000
.sym 98258 $abc$41255$n4932
.sym 98259 $abc$41255$n2919
.sym 98260 $false
.sym 98261 $false
.sym 98262 $true
.sym 98263 CLK$2$2
.sym 98264 $abc$41255$n7$2
.sym 98266 $abc$41255$n7963
.sym 98268 $abc$41255$n7962
.sym 98270 $abc$41255$n7961
.sym 98272 $abc$41255$n7960
.sym 98339 $abc$41255$n2917
.sym 98340 $abc$41255$n2923
.sym 98341 $false
.sym 98342 $false
.sym 98363 $abc$41255$n2921
.sym 98364 $abc$41255$n2582
.sym 98365 $abc$41255$n2920_1
.sym 98366 resetn
.sym 98381 $abc$41255$n501
.sym 98382 $false
.sym 98383 $false
.sym 98384 $false
.sym 98385 $abc$41255$n3809
.sym 98386 CLK$2$2
.sym 98387 $abc$41255$n7$2
.sym 98389 $abc$41255$n7959
.sym 98391 $abc$41255$n7958
.sym 98393 $abc$41255$n7957
.sym 98395 $abc$41255$n7956
.sym 98462 $abc$41255$n2727
.sym 98463 $abc$41255$n2728
.sym 98464 $abc$41255$n2729
.sym 98465 soc.ram_ready
.sym 98480 $abc$41255$n7971
.sym 98481 $abc$41255$n2267
.sym 98482 $abc$41255$n2262
.sym 98483 $abc$41255$n7995
.sym 98486 $abc$41255$n7958
.sym 98487 $abc$41255$n2268
.sym 98488 $abc$41255$n2261
.sym 98489 $abc$41255$n7998
.sym 98492 $abc$41255$n7985
.sym 98493 $abc$41255$n2264
.sym 98494 $abc$41255$n2690
.sym 98495 $abc$41255$n2692
.sym 98498 $abc$41255$n7963
.sym 98499 $abc$41255$n2268
.sym 98500 $abc$41255$n2261
.sym 98501 $abc$41255$n8003
.sym 98512 $abc$41255$n7971
.sym 98514 $abc$41255$n7970
.sym 98516 $abc$41255$n7969
.sym 98518 $abc$41255$n7968
.sym 98585 soc.simpleuart.send_dummy
.sym 98586 $abc$41255$n2581
.sym 98587 soc.cpu.mem_wstrb[0]
.sym 98588 $false
.sym 98597 $abc$41255$n2581
.sym 98598 soc.simpleuart.send_dummy
.sym 98599 $false
.sym 98600 $false
.sym 98621 lcd_peripheral.fast_state[3]
.sym 98622 soc.cpu.mem_wdata[14]
.sym 98623 $false
.sym 98624 $false
.sym 98627 $abc$41255$n6358
.sym 98628 $false
.sym 98629 $false
.sym 98630 $false
.sym 98631 $abc$41255$n3675
.sym 98632 CLK$2$2
.sym 98633 $abc$41255$n7$2
.sym 98635 $abc$41255$n7967
.sym 98637 $abc$41255$n7966
.sym 98639 $abc$41255$n7965
.sym 98641 $abc$41255$n7964
.sym 98708 $abc$41255$n3435
.sym 98709 $abc$41255$n4432
.sym 98710 $false
.sym 98711 $false
.sym 98714 $abc$41255$n7970
.sym 98715 $abc$41255$n2267
.sym 98716 soc.ram_ready
.sym 98717 $abc$41255$n2699
.sym 98720 $abc$41255$n7967
.sym 98721 $abc$41255$n2267
.sym 98722 soc.ram_ready
.sym 98723 $abc$41255$n2745
.sym 98726 $abc$41255$n2621
.sym 98727 soc.cpu.mem_wstrb[0]
.sym 98728 resetn
.sym 98729 $false
.sym 98744 $abc$41255$n3654
.sym 98745 $abc$41255$n3174
.sym 98746 $false
.sym 98747 $false
.sym 98750 $abc$41255$n7965
.sym 98751 $abc$41255$n2267
.sym 98752 soc.ram_ready
.sym 98753 $abc$41255$n2717
.sym 98758 $abc$41255$n6792
.sym 98760 $abc$41255$n6790
.sym 98762 $abc$41255$n6788
.sym 98764 $abc$41255$n6786
.sym 98831 $abc$41255$n3435
.sym 98832 $abc$41255$n4430
.sym 98833 $false
.sym 98834 $false
.sym 98843 lcd_peripheral.fast_state[3]
.sym 98844 soc.cpu.mem_wdata[15]
.sym 98845 $false
.sym 98846 $false
.sym 98849 $abc$41255$n2621
.sym 98850 soc.cpu.mem_wstrb[3]
.sym 98851 resetn
.sym 98852 $false
.sym 98861 $abc$41255$n2588
.sym 98862 $abc$41255$n2606
.sym 98863 $abc$41255$n2607
.sym 98864 soc.ram_ready
.sym 98867 $abc$41255$n4709
.sym 98868 soc.cpu.mem_wstrb[3]
.sym 98869 $false
.sym 98870 $false
.sym 98881 $abc$41255$n6784
.sym 98883 $abc$41255$n6782
.sym 98885 $abc$41255$n6780
.sym 98887 $abc$41255$n6778
.sym 98954 $abc$41255$n2595
.sym 98955 $abc$41255$n6782
.sym 98956 $abc$41255$n2726
.sym 98957 $abc$41255$n2563
.sym 98960 $abc$41255$n2595
.sym 98961 $abc$41255$n6784
.sym 98962 $abc$41255$n2744
.sym 98963 $abc$41255$n2563
.sym 98966 $abc$41255$n2595
.sym 98967 $abc$41255$n6780
.sym 98968 $abc$41255$n2716
.sym 98969 $abc$41255$n2563
.sym 98972 $abc$41255$n2595
.sym 98973 $abc$41255$n6790
.sym 98974 $abc$41255$n2698
.sym 98975 $abc$41255$n2563
.sym 98978 $abc$41255$n2595
.sym 98979 $abc$41255$n6788
.sym 98980 $abc$41255$n2689
.sym 98981 $abc$41255$n2563
.sym 98984 $abc$41255$n2570
.sym 98985 $abc$41255$n2573
.sym 98986 $abc$41255$n2577
.sym 98987 soc.simpleuart.cfg_divider[5]
.sym 98990 $abc$41255$n2588
.sym 98991 $abc$41255$n2648
.sym 98992 $abc$41255$n2649
.sym 98993 soc.ram_ready
.sym 98996 soc.cpu.mem_wdata[5]
.sym 98997 $false
.sym 98998 $false
.sym 98999 $false
.sym 99000 $abc$41255$n3653
.sym 99001 CLK$2$2
.sym 99002 $abc$41255$n7$2
.sym 99004 $abc$41255$n7891
.sym 99006 $abc$41255$n7890
.sym 99008 $abc$41255$n7889
.sym 99010 $abc$41255$n7888
.sym 99083 $abc$41255$n4709
.sym 99084 soc.cpu.mem_wstrb[1]
.sym 99085 $false
.sym 99086 $false
.sym 99113 $abc$41255$n2621
.sym 99114 soc.cpu.mem_wstrb[1]
.sym 99115 resetn
.sym 99116 $false
.sym 99119 $abc$41255$n2570
.sym 99120 $abc$41255$n2573
.sym 99121 $abc$41255$n2577
.sym 99122 soc.simpleuart.cfg_divider[1]
.sym 99127 $abc$41255$n7887
.sym 99129 $abc$41255$n7886
.sym 99131 $abc$41255$n7885
.sym 99133 $abc$41255$n7884
.sym 99200 $abc$41255$n3333
.sym 99201 $abc$41255$n2686
.sym 99202 $abc$41255$n3327
.sym 99203 $false
.sym 99206 lcd_peripheral.fast_state[3]
.sym 99207 soc.cpu.mem_wdata[9]
.sym 99208 $false
.sym 99209 $false
.sym 99218 lcd_peripheral.fast_state[3]
.sym 99219 soc.cpu.mem_wdata[11]
.sym 99220 $false
.sym 99221 $false
.sym 99224 $abc$41255$n3451
.sym 99225 $abc$41255$n4434
.sym 99226 $false
.sym 99227 $false
.sym 99230 lcd_peripheral.fast_state[5]
.sym 99231 $abc$41255$n4918_1
.sym 99232 $abc$41255$n2925_1
.sym 99233 soc.cpu.mem_wdata[1]
.sym 99242 lcd_peripheral.fast_state[5]
.sym 99243 $abc$41255$n4922_1
.sym 99244 $abc$41255$n2925_1
.sym 99245 soc.cpu.mem_wdata[3]
.sym 99246 $abc$41255$n3824
.sym 99247 CLK$2$2
.sym 99248 $false
.sym 99250 $abc$41255$n7867
.sym 99252 $abc$41255$n7866
.sym 99254 $abc$41255$n7865
.sym 99256 $abc$41255$n7864
.sym 99341 $abc$41255$n2742
.sym 99342 $abc$41255$n2743
.sym 99343 $abc$41255$n2748
.sym 99344 $abc$41255$n2686
.sym 99365 soc.simpleuart.cfg_divider[27]
.sym 99366 $abc$41255$n2621
.sym 99367 soc.ram_ready
.sym 99368 $abc$41255$n2588
.sym 99373 $abc$41255$n7863
.sym 99375 $abc$41255$n7862
.sym 99377 $abc$41255$n7861
.sym 99379 $abc$41255$n7860
.sym 99446 $abc$41255$n7865
.sym 99447 $abc$41255$n2268
.sym 99448 $abc$41255$n2264
.sym 99449 $abc$41255$n7889
.sym 99464 $abc$41255$n7864
.sym 99465 $abc$41255$n2268
.sym 99466 $abc$41255$n2264
.sym 99467 $abc$41255$n7888
.sym 99476 $abc$41255$n7862
.sym 99477 $abc$41255$n2268
.sym 99478 $abc$41255$n2264
.sym 99479 $abc$41255$n7886
.sym 99496 $abc$41255$n7875
.sym 99498 $abc$41255$n7874
.sym 99500 $abc$41255$n7873
.sym 99502 $abc$41255$n7872
.sym 99569 $abc$41255$n2724
.sym 99570 $abc$41255$n2725
.sym 99571 $abc$41255$n2730
.sym 99572 $abc$41255$n2686
.sym 99593 soc.simpleuart.cfg_divider[26]
.sym 99594 $abc$41255$n2621
.sym 99595 soc.ram_ready
.sym 99596 $abc$41255$n2588
.sym 99605 $false
.sym 99606 $false
.sym 99607 $false
.sym 99608 $false
.sym 99615 $abc$41255$n4$2
.sym 99616 CLK$2$2
.sym 99617 $false
.sym 99619 $abc$41255$n7871
.sym 99621 $abc$41255$n7870
.sym 99623 $abc$41255$n7869
.sym 99625 $abc$41255$n7868
.sym 99692 $abc$41255$n7871
.sym 99693 $abc$41255$n2267
.sym 99694 soc.ram_ready
.sym 99695 $abc$41255$n3859_1
.sym 99698 $abc$41255$n7861
.sym 99699 $abc$41255$n2268
.sym 99700 soc.ram_ready
.sym 99701 $abc$41255$n3841
.sym 99704 $abc$41255$n7867
.sym 99705 $abc$41255$n2268
.sym 99706 $abc$41255$n2267
.sym 99707 $abc$41255$n7875
.sym 99722 $abc$41255$n7869
.sym 99723 $abc$41255$n2267
.sym 99724 $abc$41255$n2261
.sym 99725 $abc$41255$n7901
.sym 99734 $abc$41255$n7863
.sym 99735 $abc$41255$n2268
.sym 99736 $abc$41255$n2261
.sym 99737 $abc$41255$n7903
.sym 99742 $abc$41255$n6760
.sym 99744 $abc$41255$n6758
.sym 99746 $abc$41255$n6756
.sym 99748 $abc$41255$n6754
.sym 99815 $abc$41255$n2621
.sym 99816 soc.simpleuart.cfg_divider[13]
.sym 99817 $abc$41255$n2617
.sym 99818 $abc$41255$n3328
.sym 99821 $abc$41255$n3852_1
.sym 99822 $abc$41255$n2686
.sym 99823 $abc$41255$n3846
.sym 99824 $false
.sym 99833 $abc$41255$n7897
.sym 99834 $abc$41255$n2262
.sym 99835 $abc$41255$n3331
.sym 99836 $abc$41255$n3332
.sym 99845 $abc$41255$n2595
.sym 99846 $abc$41255$n6756
.sym 99847 $abc$41255$n3329
.sym 99848 $abc$41255$n2563
.sym 99857 $abc$41255$n7873
.sym 99858 $abc$41255$n2267
.sym 99859 soc.ram_ready
.sym 99860 $abc$41255$n3330
.sym 99865 $abc$41255$n6752
.sym 99867 $abc$41255$n6750
.sym 99869 $abc$41255$n6748
.sym 99871 $abc$41255$n6746
.sym 99938 $abc$41255$n2621
.sym 99939 soc.simpleuart.cfg_divider[10]
.sym 99940 $abc$41255$n2617
.sym 99941 $abc$41255$n3847_1
.sym 99950 $abc$41255$n3451
.sym 99951 $abc$41255$n4430
.sym 99952 $false
.sym 99953 $false
.sym 99956 $abc$41255$n2595
.sym 99957 $abc$41255$n6752
.sym 99958 $abc$41255$n3857_1
.sym 99959 $abc$41255$n2563
.sym 99962 $abc$41255$n7891
.sym 99963 $abc$41255$n2264
.sym 99964 $abc$41255$n2754
.sym 99965 $abc$41255$n2756
.sym 99968 $abc$41255$n7879
.sym 99969 $abc$41255$n2265
.sym 99970 $abc$41255$n2264
.sym 99971 $abc$41255$n7887
.sym 99974 $abc$41255$n2595
.sym 99975 $abc$41255$n6760
.sym 99976 $abc$41255$n2753
.sym 99977 $abc$41255$n2563
.sym 99980 $abc$41255$n2621
.sym 99981 soc.simpleuart.cfg_divider[15]
.sym 99982 $abc$41255$n2617
.sym 99983 $abc$41255$n2752
.sym 99988 $abc$41255$n7899
.sym 99990 $abc$41255$n7898
.sym 99992 $abc$41255$n7897
.sym 99994 $abc$41255$n7896
.sym 100067 $abc$41255$n7896
.sym 100068 $abc$41255$n2262
.sym 100069 $abc$41255$n3322
.sym 100070 $abc$41255$n3323
.sym 100079 $abc$41255$n7877
.sym 100080 $abc$41255$n2265
.sym 100081 $abc$41255$n2264
.sym 100082 $abc$41255$n7885
.sym 100085 $abc$41255$n2595
.sym 100086 $abc$41255$n6748
.sym 100087 $abc$41255$n3839
.sym 100088 $abc$41255$n2563
.sym 100091 $abc$41255$n7893
.sym 100092 $abc$41255$n2262
.sym 100093 $abc$41255$n3840_1
.sym 100094 $abc$41255$n3842
.sym 100111 $abc$41255$n7895
.sym 100113 $abc$41255$n7894
.sym 100115 $abc$41255$n7893
.sym 100117 $abc$41255$n7892
.sym 100184 $abc$41255$n3861
.sym 100185 $abc$41255$n2686
.sym 100186 $abc$41255$n3855
.sym 100187 $false
.sym 100196 $abc$41255$n2621
.sym 100197 soc.simpleuart.cfg_divider[11]
.sym 100198 $abc$41255$n2617
.sym 100199 $abc$41255$n3856_1
.sym 100202 $abc$41255$n7899
.sym 100203 $abc$41255$n2262
.sym 100204 soc.ram_ready
.sym 100205 $abc$41255$n2755
.sym 100208 soc.cpu.mem_wdata[11]
.sym 100209 $false
.sym 100210 $false
.sym 100211 $false
.sym 100214 soc.cpu.mem_wdata[10]
.sym 100215 $false
.sym 100216 $false
.sym 100217 $false
.sym 100220 soc.cpu.mem_wdata[9]
.sym 100221 $false
.sym 100222 $false
.sym 100223 $false
.sym 100226 soc.cpu.mem_wdata[14]
.sym 100227 $false
.sym 100228 $false
.sym 100229 $false
.sym 100230 $abc$41255$n3654
.sym 100231 CLK$2$2
.sym 100232 $abc$41255$n7$2
.sym 100234 $abc$41255$n7907
.sym 100236 $abc$41255$n7906
.sym 100238 $abc$41255$n7905
.sym 100240 $abc$41255$n7904
.sym 100313 $abc$41255$n3451
.sym 100314 $abc$41255$n4429
.sym 100315 $false
.sym 100316 $false
.sym 100325 $abc$41255$n7881
.sym 100326 $abc$41255$n2265
.sym 100327 $abc$41255$n2261
.sym 100328 $abc$41255$n7905
.sym 100331 soc.simpleuart.cfg_divider[3]
.sym 100332 $false
.sym 100333 $false
.sym 100334 $false
.sym 100337 soc.simpleuart.cfg_divider[5]
.sym 100338 $false
.sym 100339 $false
.sym 100340 $false
.sym 100343 soc.simpleuart.recv_divcnt[27]
.sym 100344 $false
.sym 100345 $false
.sym 100346 $false
.sym 100357 $abc$41255$n7903
.sym 100359 $abc$41255$n7902
.sym 100361 $abc$41255$n7901
.sym 100363 $abc$41255$n7900
.sym 100430 $abc$41255$n7876
.sym 100431 $abc$41255$n2265
.sym 100432 $abc$41255$n2261
.sym 100433 $abc$41255$n7900
.sym 100436 soc.simpleuart.cfg_divider[13]
.sym 100437 $false
.sym 100438 $false
.sym 100439 $false
.sym 100442 $abc$41255$n7878
.sym 100443 $abc$41255$n2265
.sym 100444 $abc$41255$n2261
.sym 100445 $abc$41255$n7902
.sym 100448 $abc$41255$n7882
.sym 100449 $abc$41255$n2265
.sym 100450 $abc$41255$n2261
.sym 100451 $abc$41255$n7906
.sym 100454 soc.simpleuart.cfg_divider[15]
.sym 100455 $false
.sym 100456 $false
.sym 100457 $false
.sym 100460 soc.simpleuart.cfg_divider[14]
.sym 100461 $false
.sym 100462 $false
.sym 100463 $false
.sym 100466 $abc$41255$n7880
.sym 100467 $abc$41255$n2265
.sym 100468 $abc$41255$n2261
.sym 100469 $abc$41255$n7904
.sym 100472 $abc$41255$n7883
.sym 100473 $abc$41255$n2265
.sym 100474 $abc$41255$n2261
.sym 100475 $abc$41255$n7907
.sym 100480 $abc$41255$n7883
.sym 100482 $abc$41255$n7882
.sym 100484 $abc$41255$n7881
.sym 100486 $abc$41255$n7880
.sym 100553 soc.simpleuart.cfg_divider[22]
.sym 100554 $false
.sym 100555 $false
.sym 100556 $false
.sym 100559 soc.simpleuart.cfg_divider[18]
.sym 100560 $false
.sym 100561 $false
.sym 100562 $false
.sym 100565 soc.simpleuart.cfg_divider[23]
.sym 100566 $false
.sym 100567 $false
.sym 100568 $false
.sym 100571 soc.simpleuart.cfg_divider[19]
.sym 100572 $false
.sym 100573 $false
.sym 100574 $false
.sym 100577 soc.simpleuart.cfg_divider[16]
.sym 100578 soc.simpleuart.send_divcnt[16]
.sym 100579 $false
.sym 100580 $false
.sym 100583 soc.simpleuart.cfg_divider[5]
.sym 100584 soc.simpleuart.send_divcnt[5]
.sym 100585 soc.simpleuart.cfg_divider[21]
.sym 100586 soc.simpleuart.send_divcnt[21]
.sym 100589 soc.simpleuart.cfg_divider[16]
.sym 100590 $false
.sym 100591 $false
.sym 100592 $false
.sym 100595 $abc$41255$n5154
.sym 100596 $abc$41255$n5156_1
.sym 100597 $abc$41255$n3180
.sym 100598 $false
.sym 100603 $abc$41255$n7879
.sym 100605 $abc$41255$n7878
.sym 100607 $abc$41255$n7877
.sym 100609 $abc$41255$n7876
.sym 100676 sd.iomem_rdata[26]
.sym 100677 sd.iomem_ready
.sym 100678 gpio_peripheral.iomem_rdata[26]
.sym 100679 gpio_peripheral.iomem_ready
.sym 100712 soc.simpleuart.cfg_divider[25]
.sym 100713 $false
.sym 100714 $false
.sym 100715 $false
.sym 100718 $true$2
.sym 100719 $false
.sym 100720 $false
.sym 100721 $false
.sym 100722 $abc$41255$n3847
.sym 100723 CLK$2$2
.sym 100724 $false
.sym 100726 $abc$41255$n6776
.sym 100728 $abc$41255$n6774
.sym 100730 $abc$41255$n6772
.sym 100732 $abc$41255$n6770
.sym 100841 $false
.sym 100842 $false
.sym 100843 $false
.sym 100844 $false
.sym 100845 $abc$41255$n4$2
.sym 100846 CLK$2$2
.sym 100847 $false
.sym 100849 $abc$41255$n6768
.sym 100851 $abc$41255$n6766
.sym 100853 $abc$41255$n6764
.sym 100855 $abc$41255$n6762
.sym 100928 $abc$41255$n3443
.sym 100929 $abc$41255$n4430
.sym 100930 $false
.sym 100931 $false
.sym 100972 $abc$41255$n7939
.sym 100974 $abc$41255$n7938
.sym 100976 $abc$41255$n7937
.sym 100978 $abc$41255$n7936
.sym 101095 $abc$41255$n7935
.sym 101097 $abc$41255$n7934
.sym 101099 $abc$41255$n7933
.sym 101101 $abc$41255$n7932
.sym 101180 $abc$41255$n3443
.sym 101181 $abc$41255$n4434
.sym 101182 $false
.sym 101183 $false
.sym 101262 lcd_D6$2
.sym 101401 $undef
.sym 101402 $undef
.sym 101403 $undef
.sym 101404 $undef
.sym 101405 $undef
.sym 101406 $undef
.sym 101407 $undef
.sym 101408 $undef
.sym 101409 soc.cpu.mem_addr[2]
.sym 101410 soc.cpu.mem_addr[3]
.sym 101411 $false
.sym 101412 soc.cpu.mem_addr[4]
.sym 101413 soc.cpu.mem_addr[5]
.sym 101414 soc.cpu.mem_addr[6]
.sym 101415 soc.cpu.mem_addr[7]
.sym 101416 soc.cpu.mem_addr[8]
.sym 101417 soc.cpu.mem_addr[9]
.sym 101418 soc.cpu.mem_addr[10]
.sym 101419 $false
.sym 101420 CLK$2$2
.sym 101421 $abc$41255$n4433
.sym 101422 $true$2
.sym 101423 soc.cpu.mem_wdata[29]
.sym 101424 $undef
.sym 101425 soc.cpu.mem_wdata[30]
.sym 101426 $undef
.sym 101427 soc.cpu.mem_wdata[31]
.sym 101428 $undef
.sym 101429 soc.cpu.mem_wdata[28]
.sym 101430 $undef
.sym 101535 $abc$41255$n4758
.sym 101536 sd.sd.prescale_cfg[7]
.sym 101538 sd.sd.prescale_cfg[3]
.sym 101539 $undef
.sym 101540 $undef
.sym 101541 $undef
.sym 101542 $undef
.sym 101543 $undef
.sym 101544 $undef
.sym 101545 $undef
.sym 101546 $undef
.sym 101547 soc.cpu.mem_addr[2]
.sym 101548 soc.cpu.mem_addr[3]
.sym 101549 $false
.sym 101550 soc.cpu.mem_addr[4]
.sym 101551 soc.cpu.mem_addr[5]
.sym 101552 soc.cpu.mem_addr[6]
.sym 101553 soc.cpu.mem_addr[7]
.sym 101554 soc.cpu.mem_addr[8]
.sym 101555 soc.cpu.mem_addr[9]
.sym 101556 soc.cpu.mem_addr[10]
.sym 101557 $false
.sym 101558 CLK$2$2
.sym 101559 $abc$41255$n4758
.sym 101560 soc.cpu.mem_wdata[24]
.sym 101561 $undef
.sym 101562 soc.cpu.mem_wdata[25]
.sym 101563 $undef
.sym 101564 soc.cpu.mem_wdata[26]
.sym 101565 $undef
.sym 101566 soc.cpu.mem_wdata[27]
.sym 101567 $undef
.sym 101568 $true$2
.sym 101633 $abc$41255$n3227
.sym 101634 $abc$41255$n3225
.sym 101636 $abc$41255$n3226
.sym 101637 $abc$41255$n3223
.sym 101638 $abc$41255$n3264
.sym 101639 $abc$41255$n3224
.sym 101640 sd.sd.ctrl_rdat[3]
.sym 101641 $undef
.sym 101642 $undef
.sym 101643 $undef
.sym 101644 $undef
.sym 101645 $undef
.sym 101646 $undef
.sym 101647 $undef
.sym 101648 $undef
.sym 101649 soc.cpu.mem_addr[2]
.sym 101650 soc.cpu.mem_addr[3]
.sym 101651 $false
.sym 101652 soc.cpu.mem_addr[4]
.sym 101653 soc.cpu.mem_addr[5]
.sym 101654 soc.cpu.mem_addr[6]
.sym 101655 soc.cpu.mem_addr[7]
.sym 101656 soc.cpu.mem_addr[8]
.sym 101657 soc.cpu.mem_addr[9]
.sym 101658 soc.cpu.mem_addr[10]
.sym 101659 $false
.sym 101660 CLK$2$2
.sym 101661 $abc$41255$n4429
.sym 101662 $true$2
.sym 101663 soc.cpu.mem_wdata[29]
.sym 101664 $undef
.sym 101665 soc.cpu.mem_wdata[30]
.sym 101666 $undef
.sym 101667 soc.cpu.mem_wdata[31]
.sym 101668 $undef
.sym 101669 soc.cpu.mem_wdata[28]
.sym 101670 $undef
.sym 101736 sd.sd.prescale_cfg[0]
.sym 101738 sd.sd.prescale_cfg[4]
.sym 101742 sd.sd.prescale_cfg[2]
.sym 101743 $undef
.sym 101744 $undef
.sym 101745 $undef
.sym 101746 $undef
.sym 101747 $undef
.sym 101748 $undef
.sym 101749 $undef
.sym 101750 $undef
.sym 101751 soc.cpu.mem_addr[2]
.sym 101752 soc.cpu.mem_addr[3]
.sym 101753 $false
.sym 101754 soc.cpu.mem_addr[4]
.sym 101755 soc.cpu.mem_addr[5]
.sym 101756 soc.cpu.mem_addr[6]
.sym 101757 soc.cpu.mem_addr[7]
.sym 101758 soc.cpu.mem_addr[8]
.sym 101759 soc.cpu.mem_addr[9]
.sym 101760 soc.cpu.mem_addr[10]
.sym 101761 $false
.sym 101762 CLK$2$2
.sym 101763 $abc$41255$n4761
.sym 101764 soc.cpu.mem_wdata[24]
.sym 101765 $undef
.sym 101766 soc.cpu.mem_wdata[25]
.sym 101767 $undef
.sym 101768 soc.cpu.mem_wdata[26]
.sym 101769 $undef
.sym 101770 soc.cpu.mem_wdata[27]
.sym 101771 $undef
.sym 101772 $true$2
.sym 101837 $abc$41255$n2727
.sym 101842 $abc$41255$n2708
.sym 101843 sd.iomem_rdata[1]
.sym 101845 $undef
.sym 101846 $undef
.sym 101847 $undef
.sym 101848 $undef
.sym 101849 $undef
.sym 101850 $undef
.sym 101851 $undef
.sym 101852 $undef
.sym 101853 soc.cpu.mem_addr[2]
.sym 101854 soc.cpu.mem_addr[3]
.sym 101855 $false
.sym 101856 soc.cpu.mem_addr[4]
.sym 101857 soc.cpu.mem_addr[5]
.sym 101858 soc.cpu.mem_addr[6]
.sym 101859 soc.cpu.mem_addr[7]
.sym 101860 soc.cpu.mem_addr[8]
.sym 101861 soc.cpu.mem_addr[9]
.sym 101862 soc.cpu.mem_addr[10]
.sym 101863 $false
.sym 101864 CLK$2$2
.sym 101865 $abc$41255$n4434
.sym 101866 $true$2
.sym 101867 soc.cpu.mem_wdata[29]
.sym 101868 $undef
.sym 101869 soc.cpu.mem_wdata[30]
.sym 101870 $undef
.sym 101871 soc.cpu.mem_wdata[31]
.sym 101872 $undef
.sym 101873 soc.cpu.mem_wdata[28]
.sym 101874 $undef
.sym 101939 sd.iomem_rdata[13]
.sym 101943 sd.iomem_rdata[3]
.sym 101947 $undef
.sym 101948 $undef
.sym 101949 $undef
.sym 101950 $undef
.sym 101951 $undef
.sym 101952 $undef
.sym 101953 $undef
.sym 101954 $undef
.sym 101955 soc.cpu.mem_addr[2]
.sym 101956 soc.cpu.mem_addr[3]
.sym 101957 $false
.sym 101958 soc.cpu.mem_addr[4]
.sym 101959 soc.cpu.mem_addr[5]
.sym 101960 soc.cpu.mem_addr[6]
.sym 101961 soc.cpu.mem_addr[7]
.sym 101962 soc.cpu.mem_addr[8]
.sym 101963 soc.cpu.mem_addr[9]
.sym 101964 soc.cpu.mem_addr[10]
.sym 101965 $false
.sym 101966 CLK$2$2
.sym 101967 $abc$41255$n4759
.sym 101968 soc.cpu.mem_wdata[24]
.sym 101969 $undef
.sym 101970 soc.cpu.mem_wdata[25]
.sym 101971 $undef
.sym 101972 soc.cpu.mem_wdata[26]
.sym 101973 $undef
.sym 101974 soc.cpu.mem_wdata[27]
.sym 101975 $undef
.sym 101976 $true$2
.sym 102041 $abc$41255$n4932
.sym 102042 $abc$41255$n3263
.sym 102043 $abc$41255$n4760
.sym 102045 $abc$41255$n2699
.sym 102046 $abc$41255$n2735
.sym 102047 $abc$41255$n2701
.sym 102049 $undef
.sym 102050 $undef
.sym 102051 $undef
.sym 102052 $undef
.sym 102053 $undef
.sym 102054 $undef
.sym 102055 $undef
.sym 102056 $undef
.sym 102057 soc.cpu.mem_addr[2]
.sym 102058 soc.cpu.mem_addr[3]
.sym 102059 $false
.sym 102060 soc.cpu.mem_addr[4]
.sym 102061 soc.cpu.mem_addr[5]
.sym 102062 soc.cpu.mem_addr[6]
.sym 102063 soc.cpu.mem_addr[7]
.sym 102064 soc.cpu.mem_addr[8]
.sym 102065 soc.cpu.mem_addr[9]
.sym 102066 soc.cpu.mem_addr[10]
.sym 102067 $false
.sym 102068 CLK$2$2
.sym 102069 $abc$41255$n4435
.sym 102070 $true$2
.sym 102071 soc.cpu.mem_wdata[29]
.sym 102072 $undef
.sym 102073 soc.cpu.mem_wdata[30]
.sym 102074 $undef
.sym 102075 soc.cpu.mem_wdata[31]
.sym 102076 $undef
.sym 102077 soc.cpu.mem_wdata[28]
.sym 102078 $undef
.sym 102143 $abc$41255$n3809
.sym 102144 $abc$41255$n2924
.sym 102145 $abc$41255$n2919
.sym 102146 $abc$41255$n3242
.sym 102147 $abc$41255$n623
.sym 102148 $abc$41255$n3243
.sym 102149 $abc$41255$n501
.sym 102150 lcd_peripheral.state[1]
.sym 102151 $undef
.sym 102152 $undef
.sym 102153 $undef
.sym 102154 $undef
.sym 102155 $undef
.sym 102156 $undef
.sym 102157 $undef
.sym 102158 $undef
.sym 102159 soc.cpu.mem_addr[2]
.sym 102160 soc.cpu.mem_addr[3]
.sym 102161 $false
.sym 102162 soc.cpu.mem_addr[4]
.sym 102163 soc.cpu.mem_addr[5]
.sym 102164 soc.cpu.mem_addr[6]
.sym 102165 soc.cpu.mem_addr[7]
.sym 102166 soc.cpu.mem_addr[8]
.sym 102167 soc.cpu.mem_addr[9]
.sym 102168 soc.cpu.mem_addr[10]
.sym 102169 $false
.sym 102170 CLK$2$2
.sym 102171 $abc$41255$n4760
.sym 102172 soc.cpu.mem_wdata[24]
.sym 102173 $undef
.sym 102174 soc.cpu.mem_wdata[25]
.sym 102175 $undef
.sym 102176 soc.cpu.mem_wdata[26]
.sym 102177 $undef
.sym 102178 soc.cpu.mem_wdata[27]
.sym 102179 $undef
.sym 102180 $true$2
.sym 102245 $abc$41255$n3262
.sym 102246 $abc$41255$n2963
.sym 102247 $abc$41255$n3265
.sym 102248 $abc$41255$n2692
.sym 102249 $abc$41255$n3209
.sym 102250 $abc$41255$n2707
.sym 102251 $abc$41255$n4756
.sym 102252 $abc$41255$n2729
.sym 102253 $undef
.sym 102254 $undef
.sym 102255 $undef
.sym 102256 $undef
.sym 102257 $undef
.sym 102258 $undef
.sym 102259 $undef
.sym 102260 $undef
.sym 102261 soc.cpu.mem_addr[2]
.sym 102262 soc.cpu.mem_addr[3]
.sym 102263 $false
.sym 102264 soc.cpu.mem_addr[4]
.sym 102265 soc.cpu.mem_addr[5]
.sym 102266 soc.cpu.mem_addr[6]
.sym 102267 soc.cpu.mem_addr[7]
.sym 102268 soc.cpu.mem_addr[8]
.sym 102269 soc.cpu.mem_addr[9]
.sym 102270 soc.cpu.mem_addr[10]
.sym 102271 $false
.sym 102272 CLK$2$2
.sym 102273 $abc$41255$n4428
.sym 102274 $true$2
.sym 102275 soc.cpu.mem_wdata[29]
.sym 102276 $undef
.sym 102277 soc.cpu.mem_wdata[30]
.sym 102278 $undef
.sym 102279 soc.cpu.mem_wdata[31]
.sym 102280 $undef
.sym 102281 soc.cpu.mem_wdata[28]
.sym 102282 $undef
.sym 102354 lcd_D1$2
.sym 102355 $undef
.sym 102356 $undef
.sym 102357 $undef
.sym 102358 $undef
.sym 102359 $undef
.sym 102360 $undef
.sym 102361 $undef
.sym 102362 $undef
.sym 102363 soc.cpu.mem_addr[2]
.sym 102364 soc.cpu.mem_addr[3]
.sym 102365 $false
.sym 102366 soc.cpu.mem_addr[4]
.sym 102367 soc.cpu.mem_addr[5]
.sym 102368 soc.cpu.mem_addr[6]
.sym 102369 soc.cpu.mem_addr[7]
.sym 102370 soc.cpu.mem_addr[8]
.sym 102371 soc.cpu.mem_addr[9]
.sym 102372 soc.cpu.mem_addr[10]
.sym 102373 $false
.sym 102374 CLK$2$2
.sym 102375 $abc$41255$n4756
.sym 102376 soc.cpu.mem_wdata[24]
.sym 102377 $undef
.sym 102378 soc.cpu.mem_wdata[25]
.sym 102379 $undef
.sym 102380 soc.cpu.mem_wdata[26]
.sym 102381 $undef
.sym 102382 soc.cpu.mem_wdata[27]
.sym 102383 $undef
.sym 102384 $true$2
.sym 102450 $abc$41255$n3174
.sym 102451 $abc$41255$n2621
.sym 102457 $undef
.sym 102458 $undef
.sym 102459 $undef
.sym 102460 $undef
.sym 102461 $undef
.sym 102462 $undef
.sym 102463 $undef
.sym 102464 $undef
.sym 102465 soc.cpu.mem_addr[2]
.sym 102466 soc.cpu.mem_addr[3]
.sym 102467 $false
.sym 102468 soc.cpu.mem_addr[4]
.sym 102469 soc.cpu.mem_addr[5]
.sym 102470 soc.cpu.mem_addr[6]
.sym 102471 soc.cpu.mem_addr[7]
.sym 102472 soc.cpu.mem_addr[8]
.sym 102473 soc.cpu.mem_addr[9]
.sym 102474 soc.cpu.mem_addr[10]
.sym 102475 $false
.sym 102476 CLK$2$2
.sym 102477 $abc$41255$n4432
.sym 102478 $true$2
.sym 102479 soc.cpu.mem_wdata[29]
.sym 102480 $undef
.sym 102481 soc.cpu.mem_wdata[30]
.sym 102482 $undef
.sym 102483 soc.cpu.mem_wdata[31]
.sym 102484 $undef
.sym 102485 soc.cpu.mem_wdata[28]
.sym 102486 $undef
.sym 102552 $abc$41255$n2648
.sym 102554 $abc$41255$n3819
.sym 102556 $abc$41255$n2620
.sym 102557 $abc$41255$n2606
.sym 102558 soc.simpleuart.cfg_divider[7]
.sym 102559 $undef
.sym 102560 $undef
.sym 102561 $undef
.sym 102562 $undef
.sym 102563 $undef
.sym 102564 $undef
.sym 102565 $undef
.sym 102566 $undef
.sym 102567 soc.cpu.mem_addr[2]
.sym 102568 soc.cpu.mem_addr[3]
.sym 102569 $false
.sym 102570 soc.cpu.mem_addr[4]
.sym 102571 soc.cpu.mem_addr[5]
.sym 102572 soc.cpu.mem_addr[6]
.sym 102573 soc.cpu.mem_addr[7]
.sym 102574 soc.cpu.mem_addr[8]
.sym 102575 soc.cpu.mem_addr[9]
.sym 102576 soc.cpu.mem_addr[10]
.sym 102577 $false
.sym 102578 CLK$2$2
.sym 102579 $abc$41255$n4757
.sym 102580 soc.cpu.mem_wdata[24]
.sym 102581 $undef
.sym 102582 soc.cpu.mem_wdata[25]
.sym 102583 $undef
.sym 102584 soc.cpu.mem_wdata[26]
.sym 102585 $undef
.sym 102586 soc.cpu.mem_wdata[27]
.sym 102587 $undef
.sym 102588 $true$2
.sym 102653 $abc$41255$n3261
.sym 102654 $abc$41255$n3734
.sym 102655 $abc$41255$n2734
.sym 102656 $abc$41255$n2687
.sym 102657 $abc$41255$n3735
.sym 102658 $abc$41255$n2705
.sym 102659 $abc$41255$n2706
.sym 102660 soc.cpu.timer[2]
.sym 102661 $undef
.sym 102662 $undef
.sym 102663 $undef
.sym 102664 $undef
.sym 102665 $undef
.sym 102666 $undef
.sym 102667 $undef
.sym 102668 $undef
.sym 102669 soc.cpu.mem_addr[2]
.sym 102670 soc.cpu.mem_addr[3]
.sym 102671 $false
.sym 102672 soc.cpu.mem_addr[4]
.sym 102673 soc.cpu.mem_addr[5]
.sym 102674 soc.cpu.mem_addr[6]
.sym 102675 soc.cpu.mem_addr[7]
.sym 102676 soc.cpu.mem_addr[8]
.sym 102677 soc.cpu.mem_addr[9]
.sym 102678 soc.cpu.mem_addr[10]
.sym 102679 $false
.sym 102680 CLK$2$2
.sym 102681 $abc$41255$n4430
.sym 102682 $true$2
.sym 102683 soc.cpu.mem_wdata[29]
.sym 102684 $undef
.sym 102685 soc.cpu.mem_wdata[30]
.sym 102686 $undef
.sym 102687 soc.cpu.mem_wdata[31]
.sym 102688 $undef
.sym 102689 soc.cpu.mem_wdata[28]
.sym 102690 $undef
.sym 102756 $abc$41255$n4145
.sym 102757 $abc$41255$n3736
.sym 102758 $abc$41255$n3733_1
.sym 102759 $abc$41255$n3737
.sym 102760 soc.cpu.timer[15]
.sym 102761 soc.cpu.timer[12]
.sym 102762 soc.cpu.timer[0]
.sym 102763 $undef
.sym 102764 $undef
.sym 102765 $undef
.sym 102766 $undef
.sym 102767 $undef
.sym 102768 $undef
.sym 102769 $undef
.sym 102770 $undef
.sym 102771 soc.cpu.mem_addr[2]
.sym 102772 soc.cpu.mem_addr[3]
.sym 102773 $false
.sym 102774 soc.cpu.mem_addr[4]
.sym 102775 soc.cpu.mem_addr[5]
.sym 102776 soc.cpu.mem_addr[6]
.sym 102777 soc.cpu.mem_addr[7]
.sym 102778 soc.cpu.mem_addr[8]
.sym 102779 soc.cpu.mem_addr[9]
.sym 102780 soc.cpu.mem_addr[10]
.sym 102781 $false
.sym 102782 CLK$2$2
.sym 102783 $abc$41255$n4755
.sym 102784 soc.cpu.mem_wdata[24]
.sym 102785 $undef
.sym 102786 soc.cpu.mem_wdata[25]
.sym 102787 $undef
.sym 102788 soc.cpu.mem_wdata[26]
.sym 102789 $undef
.sym 102790 soc.cpu.mem_wdata[27]
.sym 102791 $undef
.sym 102792 $true$2
.sym 102857 $abc$41255$n3731_1
.sym 102858 $abc$41255$n4916_1
.sym 102860 $abc$41255$n4920
.sym 102861 soc.cpu.timer[19]
.sym 102862 soc.cpu.timer[17]
.sym 102864 soc.cpu.timer[9]
.sym 102865 $undef
.sym 102866 $undef
.sym 102867 $undef
.sym 102868 $undef
.sym 102869 $undef
.sym 102870 $undef
.sym 102871 $undef
.sym 102872 $undef
.sym 102873 soc.cpu.mem_addr[2]
.sym 102874 soc.cpu.mem_addr[3]
.sym 102875 $false
.sym 102876 soc.cpu.mem_addr[4]
.sym 102877 soc.cpu.mem_addr[5]
.sym 102878 soc.cpu.mem_addr[6]
.sym 102879 soc.cpu.mem_addr[7]
.sym 102880 soc.cpu.mem_addr[8]
.sym 102881 soc.cpu.mem_addr[9]
.sym 102882 soc.cpu.mem_addr[10]
.sym 102883 $false
.sym 102884 CLK$2$2
.sym 102885 $abc$41255$n4434
.sym 102886 $true$2
.sym 102887 soc.cpu.mem_wdata[13]
.sym 102888 $undef
.sym 102889 soc.cpu.mem_wdata[14]
.sym 102890 $undef
.sym 102891 soc.cpu.mem_wdata[15]
.sym 102892 $undef
.sym 102893 soc.cpu.mem_wdata[12]
.sym 102894 $undef
.sym 102959 $abc$41255$n3738_1
.sym 102960 $abc$41255$n3739
.sym 102961 $abc$41255$n3800
.sym 102962 $abc$41255$n3730
.sym 102963 $abc$41255$n3729
.sym 102964 $abc$41255$n3799
.sym 102965 $abc$41255$n3732
.sym 102966 soc.cpu.irq_mask[21]
.sym 102967 $undef
.sym 102968 $undef
.sym 102969 $undef
.sym 102970 $undef
.sym 102971 $undef
.sym 102972 $undef
.sym 102973 $undef
.sym 102974 $undef
.sym 102975 soc.cpu.mem_addr[2]
.sym 102976 soc.cpu.mem_addr[3]
.sym 102977 $false
.sym 102978 soc.cpu.mem_addr[4]
.sym 102979 soc.cpu.mem_addr[5]
.sym 102980 soc.cpu.mem_addr[6]
.sym 102981 soc.cpu.mem_addr[7]
.sym 102982 soc.cpu.mem_addr[8]
.sym 102983 soc.cpu.mem_addr[9]
.sym 102984 soc.cpu.mem_addr[10]
.sym 102985 $false
.sym 102986 CLK$2$2
.sym 102987 $abc$41255$n4775
.sym 102988 soc.cpu.mem_wdata[8]
.sym 102989 $undef
.sym 102990 soc.cpu.mem_wdata[9]
.sym 102991 $undef
.sym 102992 soc.cpu.mem_wdata[10]
.sym 102993 $undef
.sym 102994 soc.cpu.mem_wdata[11]
.sym 102995 $undef
.sym 102996 $true$2
.sym 103061 $abc$41255$n4772
.sym 103063 $abc$41255$n3260
.sym 103065 $abc$41255$n3259
.sym 103067 $abc$41255$n3341
.sym 103068 soc.cpu.decoded_rs2[5]
.sym 103069 $undef
.sym 103070 $undef
.sym 103071 $undef
.sym 103072 $undef
.sym 103073 $undef
.sym 103074 $undef
.sym 103075 $undef
.sym 103076 $undef
.sym 103077 soc.cpu.mem_addr[2]
.sym 103078 soc.cpu.mem_addr[3]
.sym 103079 $false
.sym 103080 soc.cpu.mem_addr[4]
.sym 103081 soc.cpu.mem_addr[5]
.sym 103082 soc.cpu.mem_addr[6]
.sym 103083 soc.cpu.mem_addr[7]
.sym 103084 soc.cpu.mem_addr[8]
.sym 103085 soc.cpu.mem_addr[9]
.sym 103086 soc.cpu.mem_addr[10]
.sym 103087 $false
.sym 103088 CLK$2$2
.sym 103089 $abc$41255$n4428
.sym 103090 $true$2
.sym 103091 soc.cpu.mem_wdata[13]
.sym 103092 $undef
.sym 103093 soc.cpu.mem_wdata[14]
.sym 103094 $undef
.sym 103095 soc.cpu.mem_wdata[15]
.sym 103096 $undef
.sym 103097 soc.cpu.mem_wdata[12]
.sym 103098 $undef
.sym 103163 $abc$41255$n2739
.sym 103164 $abc$41255$n2733
.sym 103165 $abc$41255$n3266
.sym 103166 $abc$41255$n2732
.sym 103168 gpio_peripheral.iomem_rdata[28]
.sym 103170 gpio_peripheral.iomem_rdata[24]
.sym 103171 $undef
.sym 103172 $undef
.sym 103173 $undef
.sym 103174 $undef
.sym 103175 $undef
.sym 103176 $undef
.sym 103177 $undef
.sym 103178 $undef
.sym 103179 soc.cpu.mem_addr[2]
.sym 103180 soc.cpu.mem_addr[3]
.sym 103181 $false
.sym 103182 soc.cpu.mem_addr[4]
.sym 103183 soc.cpu.mem_addr[5]
.sym 103184 soc.cpu.mem_addr[6]
.sym 103185 soc.cpu.mem_addr[7]
.sym 103186 soc.cpu.mem_addr[8]
.sym 103187 soc.cpu.mem_addr[9]
.sym 103188 soc.cpu.mem_addr[10]
.sym 103189 $false
.sym 103190 CLK$2$2
.sym 103191 $abc$41255$n4772
.sym 103192 soc.cpu.mem_wdata[8]
.sym 103193 $undef
.sym 103194 soc.cpu.mem_wdata[9]
.sym 103195 $undef
.sym 103196 soc.cpu.mem_wdata[10]
.sym 103197 $undef
.sym 103198 soc.cpu.mem_wdata[11]
.sym 103199 $undef
.sym 103200 $true$2
.sym 103265 $abc$41255$n3833
.sym 103266 $abc$41255$n4773
.sym 103271 $abc$41255$n3830
.sym 103273 $undef
.sym 103274 $undef
.sym 103275 $undef
.sym 103276 $undef
.sym 103277 $undef
.sym 103278 $undef
.sym 103279 $undef
.sym 103280 $undef
.sym 103281 soc.cpu.mem_addr[2]
.sym 103282 soc.cpu.mem_addr[3]
.sym 103283 $false
.sym 103284 soc.cpu.mem_addr[4]
.sym 103285 soc.cpu.mem_addr[5]
.sym 103286 soc.cpu.mem_addr[6]
.sym 103287 soc.cpu.mem_addr[7]
.sym 103288 soc.cpu.mem_addr[8]
.sym 103289 soc.cpu.mem_addr[9]
.sym 103290 soc.cpu.mem_addr[10]
.sym 103291 $false
.sym 103292 CLK$2$2
.sym 103293 $abc$41255$n4432
.sym 103294 $true$2
.sym 103295 soc.cpu.mem_wdata[13]
.sym 103296 $undef
.sym 103297 soc.cpu.mem_wdata[14]
.sym 103298 $undef
.sym 103299 soc.cpu.mem_wdata[15]
.sym 103300 $undef
.sym 103301 soc.cpu.mem_wdata[12]
.sym 103302 $undef
.sym 103369 $abc$41255$n3852_1
.sym 103372 sd.iomem_rdata[10]
.sym 103375 $undef
.sym 103376 $undef
.sym 103377 $undef
.sym 103378 $undef
.sym 103379 $undef
.sym 103380 $undef
.sym 103381 $undef
.sym 103382 $undef
.sym 103383 soc.cpu.mem_addr[2]
.sym 103384 soc.cpu.mem_addr[3]
.sym 103385 $false
.sym 103386 soc.cpu.mem_addr[4]
.sym 103387 soc.cpu.mem_addr[5]
.sym 103388 soc.cpu.mem_addr[6]
.sym 103389 soc.cpu.mem_addr[7]
.sym 103390 soc.cpu.mem_addr[8]
.sym 103391 soc.cpu.mem_addr[9]
.sym 103392 soc.cpu.mem_addr[10]
.sym 103393 $false
.sym 103394 CLK$2$2
.sym 103395 $abc$41255$n4773
.sym 103396 soc.cpu.mem_wdata[8]
.sym 103397 $undef
.sym 103398 soc.cpu.mem_wdata[9]
.sym 103399 $undef
.sym 103400 soc.cpu.mem_wdata[10]
.sym 103401 $undef
.sym 103402 soc.cpu.mem_wdata[11]
.sym 103403 $undef
.sym 103404 $true$2
.sym 103469 $abc$41255$n3847_1
.sym 103470 $abc$41255$n3320
.sym 103471 $abc$41255$n3857_1
.sym 103472 $abc$41255$n3337
.sym 103473 $abc$41255$n3829
.sym 103474 $abc$41255$n3848
.sym 103475 $abc$41255$n3338
.sym 103476 $abc$41255$n3319
.sym 103477 $undef
.sym 103478 $undef
.sym 103479 $undef
.sym 103480 $undef
.sym 103481 $undef
.sym 103482 $undef
.sym 103483 $undef
.sym 103484 $undef
.sym 103485 soc.cpu.mem_addr[2]
.sym 103486 soc.cpu.mem_addr[3]
.sym 103487 $false
.sym 103488 soc.cpu.mem_addr[4]
.sym 103489 soc.cpu.mem_addr[5]
.sym 103490 soc.cpu.mem_addr[6]
.sym 103491 soc.cpu.mem_addr[7]
.sym 103492 soc.cpu.mem_addr[8]
.sym 103493 soc.cpu.mem_addr[9]
.sym 103494 soc.cpu.mem_addr[10]
.sym 103495 $false
.sym 103496 CLK$2$2
.sym 103497 $abc$41255$n4430
.sym 103498 $true$2
.sym 103499 soc.cpu.mem_wdata[13]
.sym 103500 $undef
.sym 103501 soc.cpu.mem_wdata[14]
.sym 103502 $undef
.sym 103503 soc.cpu.mem_wdata[15]
.sym 103504 $undef
.sym 103505 soc.cpu.mem_wdata[12]
.sym 103506 $undef
.sym 103571 $abc$41255$n3318
.sym 103572 $abc$41255$n3827
.sym 103574 $abc$41255$n3339
.sym 103575 $abc$41255$n3849
.sym 103576 $abc$41255$n3828
.sym 103577 soc.simpleuart.cfg_divider[8]
.sym 103578 soc.simpleuart.cfg_divider[15]
.sym 103579 $undef
.sym 103580 $undef
.sym 103581 $undef
.sym 103582 $undef
.sym 103583 $undef
.sym 103584 $undef
.sym 103585 $undef
.sym 103586 $undef
.sym 103587 soc.cpu.mem_addr[2]
.sym 103588 soc.cpu.mem_addr[3]
.sym 103589 $false
.sym 103590 soc.cpu.mem_addr[4]
.sym 103591 soc.cpu.mem_addr[5]
.sym 103592 soc.cpu.mem_addr[6]
.sym 103593 soc.cpu.mem_addr[7]
.sym 103594 soc.cpu.mem_addr[8]
.sym 103595 soc.cpu.mem_addr[9]
.sym 103596 soc.cpu.mem_addr[10]
.sym 103597 $false
.sym 103598 CLK$2$2
.sym 103599 $abc$41255$n4771
.sym 103600 soc.cpu.mem_wdata[8]
.sym 103601 $undef
.sym 103602 soc.cpu.mem_wdata[9]
.sym 103603 $undef
.sym 103604 soc.cpu.mem_wdata[10]
.sym 103605 $undef
.sym 103606 soc.cpu.mem_wdata[11]
.sym 103607 $undef
.sym 103608 $true$2
.sym 103673 $abc$41255$n3831
.sym 103674 $abc$41255$n7666
.sym 103675 $abc$41255$n4774
.sym 103676 $abc$41255$n7668
.sym 103677 $abc$41255$n4776
.sym 103678 $abc$41255$n3837_1
.sym 103679 $abc$41255$n7658
.sym 103680 $abc$41255$n3336
.sym 103681 $undef
.sym 103682 $undef
.sym 103683 $undef
.sym 103684 $undef
.sym 103685 $undef
.sym 103686 $undef
.sym 103687 $undef
.sym 103688 $undef
.sym 103689 soc.cpu.mem_addr[2]
.sym 103690 soc.cpu.mem_addr[3]
.sym 103691 $false
.sym 103692 soc.cpu.mem_addr[4]
.sym 103693 soc.cpu.mem_addr[5]
.sym 103694 soc.cpu.mem_addr[6]
.sym 103695 soc.cpu.mem_addr[7]
.sym 103696 soc.cpu.mem_addr[8]
.sym 103697 soc.cpu.mem_addr[9]
.sym 103698 soc.cpu.mem_addr[10]
.sym 103699 $false
.sym 103700 CLK$2$2
.sym 103701 $abc$41255$n4435
.sym 103702 $true$2
.sym 103703 soc.cpu.mem_wdata[13]
.sym 103704 $undef
.sym 103705 soc.cpu.mem_wdata[14]
.sym 103706 $undef
.sym 103707 soc.cpu.mem_wdata[15]
.sym 103708 $undef
.sym 103709 soc.cpu.mem_wdata[12]
.sym 103710 $undef
.sym 103783 $undef
.sym 103784 $undef
.sym 103785 $undef
.sym 103786 $undef
.sym 103787 $undef
.sym 103788 $undef
.sym 103789 $undef
.sym 103790 $undef
.sym 103791 soc.cpu.mem_addr[2]
.sym 103792 soc.cpu.mem_addr[3]
.sym 103793 $false
.sym 103794 soc.cpu.mem_addr[4]
.sym 103795 soc.cpu.mem_addr[5]
.sym 103796 soc.cpu.mem_addr[6]
.sym 103797 soc.cpu.mem_addr[7]
.sym 103798 soc.cpu.mem_addr[8]
.sym 103799 soc.cpu.mem_addr[9]
.sym 103800 soc.cpu.mem_addr[10]
.sym 103801 $false
.sym 103802 CLK$2$2
.sym 103803 $abc$41255$n4776
.sym 103804 soc.cpu.mem_wdata[8]
.sym 103805 $undef
.sym 103806 soc.cpu.mem_wdata[9]
.sym 103807 $undef
.sym 103808 soc.cpu.mem_wdata[10]
.sym 103809 $undef
.sym 103810 soc.cpu.mem_wdata[11]
.sym 103811 $undef
.sym 103812 $true$2
.sym 103885 $undef
.sym 103886 $undef
.sym 103887 $undef
.sym 103888 $undef
.sym 103889 $undef
.sym 103890 $undef
.sym 103891 $undef
.sym 103892 $undef
.sym 103893 soc.cpu.mem_addr[2]
.sym 103894 soc.cpu.mem_addr[3]
.sym 103895 $false
.sym 103896 soc.cpu.mem_addr[4]
.sym 103897 soc.cpu.mem_addr[5]
.sym 103898 soc.cpu.mem_addr[6]
.sym 103899 soc.cpu.mem_addr[7]
.sym 103900 soc.cpu.mem_addr[8]
.sym 103901 soc.cpu.mem_addr[9]
.sym 103902 soc.cpu.mem_addr[10]
.sym 103903 $false
.sym 103904 CLK$2$2
.sym 103905 $abc$41255$n4429
.sym 103906 $true$2
.sym 103907 soc.cpu.mem_wdata[13]
.sym 103908 $undef
.sym 103909 soc.cpu.mem_wdata[14]
.sym 103910 $undef
.sym 103911 soc.cpu.mem_wdata[15]
.sym 103912 $undef
.sym 103913 soc.cpu.mem_wdata[12]
.sym 103914 $undef
.sym 103987 $undef
.sym 103988 $undef
.sym 103989 $undef
.sym 103990 $undef
.sym 103991 $undef
.sym 103992 $undef
.sym 103993 $undef
.sym 103994 $undef
.sym 103995 soc.cpu.mem_addr[2]
.sym 103996 soc.cpu.mem_addr[3]
.sym 103997 $false
.sym 103998 soc.cpu.mem_addr[4]
.sym 103999 soc.cpu.mem_addr[5]
.sym 104000 soc.cpu.mem_addr[6]
.sym 104001 soc.cpu.mem_addr[7]
.sym 104002 soc.cpu.mem_addr[8]
.sym 104003 soc.cpu.mem_addr[9]
.sym 104004 soc.cpu.mem_addr[10]
.sym 104005 $false
.sym 104006 CLK$2$2
.sym 104007 $abc$41255$n4777
.sym 104008 soc.cpu.mem_wdata[8]
.sym 104009 $undef
.sym 104010 soc.cpu.mem_wdata[9]
.sym 104011 $undef
.sym 104012 soc.cpu.mem_wdata[10]
.sym 104013 $undef
.sym 104014 soc.cpu.mem_wdata[11]
.sym 104015 $undef
.sym 104016 $true$2
.sym 104089 $undef
.sym 104090 $undef
.sym 104091 $undef
.sym 104092 $undef
.sym 104093 $undef
.sym 104094 $undef
.sym 104095 $undef
.sym 104096 $undef
.sym 104097 soc.cpu.mem_addr[2]
.sym 104098 soc.cpu.mem_addr[3]
.sym 104099 $false
.sym 104100 soc.cpu.mem_addr[4]
.sym 104101 soc.cpu.mem_addr[5]
.sym 104102 soc.cpu.mem_addr[6]
.sym 104103 soc.cpu.mem_addr[7]
.sym 104104 soc.cpu.mem_addr[8]
.sym 104105 soc.cpu.mem_addr[9]
.sym 104106 soc.cpu.mem_addr[10]
.sym 104107 $false
.sym 104108 CLK$2$2
.sym 104109 $abc$41255$n4433
.sym 104110 $true$2
.sym 104111 soc.cpu.mem_wdata[13]
.sym 104112 $undef
.sym 104113 soc.cpu.mem_wdata[14]
.sym 104114 $undef
.sym 104115 soc.cpu.mem_wdata[15]
.sym 104116 $undef
.sym 104117 soc.cpu.mem_wdata[12]
.sym 104118 $undef
.sym 104183 $abc$41255$n3178
.sym 104184 $abc$41255$n3189
.sym 104185 $abc$41255$n7683
.sym 104186 $abc$41255$n7688
.sym 104188 $abc$41255$n7674
.sym 104189 soc.simpleuart.send_divcnt[9]
.sym 104191 $undef
.sym 104192 $undef
.sym 104193 $undef
.sym 104194 $undef
.sym 104195 $undef
.sym 104196 $undef
.sym 104197 $undef
.sym 104198 $undef
.sym 104199 soc.cpu.mem_addr[2]
.sym 104200 soc.cpu.mem_addr[3]
.sym 104201 $false
.sym 104202 soc.cpu.mem_addr[4]
.sym 104203 soc.cpu.mem_addr[5]
.sym 104204 soc.cpu.mem_addr[6]
.sym 104205 soc.cpu.mem_addr[7]
.sym 104206 soc.cpu.mem_addr[8]
.sym 104207 soc.cpu.mem_addr[9]
.sym 104208 soc.cpu.mem_addr[10]
.sym 104209 $false
.sym 104210 CLK$2$2
.sym 104211 $abc$41255$n4774
.sym 104212 soc.cpu.mem_wdata[8]
.sym 104213 $undef
.sym 104214 soc.cpu.mem_wdata[9]
.sym 104215 $undef
.sym 104216 soc.cpu.mem_wdata[10]
.sym 104217 $undef
.sym 104218 soc.cpu.mem_wdata[11]
.sym 104219 $undef
.sym 104220 $true$2
.sym 104286 soc.simpleuart.send_divcnt[19]
.sym 104287 soc.simpleuart.send_divcnt[23]
.sym 104288 soc.simpleuart.send_divcnt[16]
.sym 104289 soc.simpleuart.send_divcnt[21]
.sym 104290 soc.simpleuart.send_divcnt[22]
.sym 104293 $undef
.sym 104294 $undef
.sym 104295 $undef
.sym 104296 $undef
.sym 104297 $undef
.sym 104298 $undef
.sym 104299 $undef
.sym 104300 $undef
.sym 104301 soc.cpu.mem_addr[2]
.sym 104302 soc.cpu.mem_addr[3]
.sym 104303 $false
.sym 104304 soc.cpu.mem_addr[4]
.sym 104305 soc.cpu.mem_addr[5]
.sym 104306 soc.cpu.mem_addr[6]
.sym 104307 soc.cpu.mem_addr[7]
.sym 104308 soc.cpu.mem_addr[8]
.sym 104309 soc.cpu.mem_addr[9]
.sym 104310 soc.cpu.mem_addr[10]
.sym 104311 $false
.sym 104312 CLK$2$2
.sym 104313 $abc$41255$n4430
.sym 104314 $true$2
.sym 104315 soc.cpu.mem_wdata[21]
.sym 104316 $undef
.sym 104317 soc.cpu.mem_wdata[22]
.sym 104318 $undef
.sym 104319 soc.cpu.mem_wdata[23]
.sym 104320 $undef
.sym 104321 soc.cpu.mem_wdata[20]
.sym 104322 $undef
.sym 104387 soc.simpleuart.send_divcnt[29]
.sym 104388 soc.simpleuart.send_divcnt[31]
.sym 104390 soc.simpleuart.send_divcnt[24]
.sym 104391 soc.simpleuart.send_divcnt[28]
.sym 104392 soc.simpleuart.send_divcnt[30]
.sym 104395 $undef
.sym 104396 $undef
.sym 104397 $undef
.sym 104398 $undef
.sym 104399 $undef
.sym 104400 $undef
.sym 104401 $undef
.sym 104402 $undef
.sym 104403 soc.cpu.mem_addr[2]
.sym 104404 soc.cpu.mem_addr[3]
.sym 104405 $false
.sym 104406 soc.cpu.mem_addr[4]
.sym 104407 soc.cpu.mem_addr[5]
.sym 104408 soc.cpu.mem_addr[6]
.sym 104409 soc.cpu.mem_addr[7]
.sym 104410 soc.cpu.mem_addr[8]
.sym 104411 soc.cpu.mem_addr[9]
.sym 104412 soc.cpu.mem_addr[10]
.sym 104413 $false
.sym 104414 CLK$2$2
.sym 104415 $abc$41255$n4763
.sym 104416 soc.cpu.mem_wdata[16]
.sym 104417 $undef
.sym 104418 soc.cpu.mem_wdata[17]
.sym 104419 $undef
.sym 104420 soc.cpu.mem_wdata[18]
.sym 104421 $undef
.sym 104422 soc.cpu.mem_wdata[19]
.sym 104423 $undef
.sym 104424 $true$2
.sym 104497 $undef
.sym 104498 $undef
.sym 104499 $undef
.sym 104500 $undef
.sym 104501 $undef
.sym 104502 $undef
.sym 104503 $undef
.sym 104504 $undef
.sym 104505 soc.cpu.mem_addr[2]
.sym 104506 soc.cpu.mem_addr[3]
.sym 104507 $false
.sym 104508 soc.cpu.mem_addr[4]
.sym 104509 soc.cpu.mem_addr[5]
.sym 104510 soc.cpu.mem_addr[6]
.sym 104511 soc.cpu.mem_addr[7]
.sym 104512 soc.cpu.mem_addr[8]
.sym 104513 soc.cpu.mem_addr[9]
.sym 104514 soc.cpu.mem_addr[10]
.sym 104515 $false
.sym 104516 CLK$2$2
.sym 104517 $abc$41255$n4434
.sym 104518 $true$2
.sym 104519 soc.cpu.mem_wdata[21]
.sym 104520 $undef
.sym 104521 soc.cpu.mem_wdata[22]
.sym 104522 $undef
.sym 104523 soc.cpu.mem_wdata[23]
.sym 104524 $undef
.sym 104525 soc.cpu.mem_wdata[20]
.sym 104526 $undef
.sym 104595 $undef
.sym 104596 $undef
.sym 104597 $undef
.sym 104598 $undef
.sym 104599 $undef
.sym 104600 $undef
.sym 104601 $undef
.sym 104602 $undef
.sym 104603 soc.cpu.mem_addr[2]
.sym 104604 soc.cpu.mem_addr[3]
.sym 104605 $false
.sym 104606 soc.cpu.mem_addr[4]
.sym 104607 soc.cpu.mem_addr[5]
.sym 104608 soc.cpu.mem_addr[6]
.sym 104609 soc.cpu.mem_addr[7]
.sym 104610 soc.cpu.mem_addr[8]
.sym 104611 soc.cpu.mem_addr[9]
.sym 104612 soc.cpu.mem_addr[10]
.sym 104613 $false
.sym 104614 CLK$2$2
.sym 104615 $abc$41255$n4767
.sym 104616 soc.cpu.mem_wdata[16]
.sym 104617 $undef
.sym 104618 soc.cpu.mem_wdata[17]
.sym 104619 $undef
.sym 104620 soc.cpu.mem_wdata[18]
.sym 104621 $undef
.sym 104622 soc.cpu.mem_wdata[19]
.sym 104623 $undef
.sym 104624 $true$2
.sym 104669 lcd_D4$2
.sym 105008 $abc$41255$n3219
.sym 105009 $abc$41255$n6575
.sym 105010 $abc$41255$n3743
.sym 105011 sd.sd.prescale_cnt[1]
.sym 105012 sd.sd.prescale_cnt[0]
.sym 105106 $abc$41255$n3435
.sym 105107 $abc$41255$n4433
.sym 105108 $false
.sym 105109 $false
.sym 105112 soc.cpu.mem_wdata[7]
.sym 105113 $false
.sym 105114 $false
.sym 105115 $false
.sym 105124 soc.cpu.mem_wdata[3]
.sym 105125 $false
.sym 105126 $false
.sym 105127 $false
.sym 105128 $abc$41255$n3733
.sym 105129 CLK$2$2
.sym 105130 $abc$41255$n7$2
.sym 105131 $abc$41255$n3221
.sym 105132 $abc$41255$n3220
.sym 105133 sd.sd.prescale_cnt[3]
.sym 105134 sd.sd.prescale_cnt[6]
.sym 105135 sd.sd.prescale_cnt[4]
.sym 105136 sd.sd.prescale_cnt[5]
.sym 105137 sd.sd.prescale_cnt[7]
.sym 105138 sd.sd.prescale_cnt[2]
.sym 105205 sd.sd.prescale_cnt[0]
.sym 105206 sd.sd.prescale_cfg[0]
.sym 105207 sd.sd.prescale_cnt[7]
.sym 105208 sd.sd.prescale_cfg[7]
.sym 105211 sd.sd.prescale_cnt[5]
.sym 105212 sd.sd.prescale_cfg[5]
.sym 105213 sd.sd.prescale_cnt[6]
.sym 105214 sd.sd.prescale_cfg[6]
.sym 105223 sd.sd.prescale_cnt[1]
.sym 105224 sd.sd.prescale_cfg[1]
.sym 105225 sd.sd.prescale_cnt[2]
.sym 105226 sd.sd.prescale_cfg[2]
.sym 105229 $abc$41255$n3224
.sym 105230 $abc$41255$n3225
.sym 105231 $abc$41255$n3226
.sym 105232 $abc$41255$n3227
.sym 105235 $abc$41255$n7972
.sym 105236 $abc$41255$n2265
.sym 105237 $abc$41255$n2261
.sym 105238 $abc$41255$n7996
.sym 105241 sd.sd.prescale_cnt[3]
.sym 105242 sd.sd.prescale_cfg[3]
.sym 105243 sd.sd.prescale_cnt[4]
.sym 105244 sd.sd.prescale_cfg[4]
.sym 105247 $abc$41255$n3234
.sym 105248 sd.sd.prescale_cfg[3]
.sym 105249 sd.sd.spi_data[3]
.sym 105250 $abc$41255$n2582
.sym 105251 $true
.sym 105252 CLK$2$2
.sym 105253 $abc$41255$n3$2
.sym 105258 $abc$41255$n3840
.sym 105334 soc.cpu.mem_wdata[0]
.sym 105335 $false
.sym 105336 $false
.sym 105337 $false
.sym 105346 soc.cpu.mem_wdata[4]
.sym 105347 $false
.sym 105348 $false
.sym 105349 $false
.sym 105370 soc.cpu.mem_wdata[2]
.sym 105371 $false
.sym 105372 $false
.sym 105373 $false
.sym 105374 $abc$41255$n3733
.sym 105375 CLK$2$2
.sym 105376 $abc$41255$n7$2
.sym 105378 soc.simpleuart.send_pattern[5]
.sym 105379 soc.simpleuart.send_pattern[4]
.sym 105380 soc.simpleuart.send_pattern[8]
.sym 105381 soc.simpleuart.send_pattern[6]
.sym 105382 soc.simpleuart.send_pattern[3]
.sym 105383 soc.simpleuart.send_pattern[2]
.sym 105384 soc.simpleuart.send_pattern[7]
.sym 105451 $abc$41255$n7974
.sym 105452 $abc$41255$n2265
.sym 105453 $abc$41255$n2264
.sym 105454 $abc$41255$n7982
.sym 105481 $abc$41255$n7979
.sym 105482 $abc$41255$n2265
.sym 105483 $abc$41255$n2264
.sym 105484 $abc$41255$n7987
.sym 105487 sd.sd.ctrl_rdat[1]
.sym 105488 $false
.sym 105489 $false
.sym 105490 $false
.sym 105497 $abc$41255$n4$2
.sym 105498 CLK$2$2
.sym 105499 $false
.sym 105502 $abc$41255$n3208
.sym 105503 soc.simpleuart.send_pattern[1]
.sym 105505 soc.simpleuart.send_bitcnt[2]
.sym 105506 soc.simpleuart.send_bitcnt[3]
.sym 105507 SER_TX$2
.sym 105574 $false
.sym 105575 $false
.sym 105576 $false
.sym 105577 $false
.sym 105598 sd.sd.ctrl_rdat[3]
.sym 105599 $false
.sym 105600 $false
.sym 105601 $false
.sym 105620 $abc$41255$n4$2
.sym 105621 CLK$2$2
.sym 105622 $false
.sym 105625 $abc$41255$n6356
.sym 105626 $abc$41255$n6357
.sym 105628 $abc$41255$n2581
.sym 105630 soc.simpleuart.send_bitcnt[1]
.sym 105697 lcd_peripheral.fast_state[4]
.sym 105698 $abc$41255$n3234
.sym 105699 lcd_peripheral.state[1]
.sym 105700 $abc$41255$n2925_1
.sym 105703 $abc$41255$n7988
.sym 105704 $abc$41255$n2262
.sym 105705 soc.ram_ready
.sym 105706 $abc$41255$n3264
.sym 105709 $abc$41255$n3435
.sym 105710 $abc$41255$n4435
.sym 105711 $false
.sym 105712 $false
.sym 105721 $abc$41255$n7994
.sym 105722 $abc$41255$n2262
.sym 105723 $abc$41255$n2700
.sym 105724 $abc$41255$n2701
.sym 105727 $abc$41255$n7992
.sym 105728 $abc$41255$n2262
.sym 105729 $abc$41255$n2736
.sym 105730 $abc$41255$n2738
.sym 105733 $abc$41255$n7962
.sym 105734 $abc$41255$n2268
.sym 105735 $abc$41255$n2264
.sym 105736 $abc$41255$n7986
.sym 105747 $abc$41255$n3249
.sym 105748 $abc$41255$n3685
.sym 105749 $abc$41255$n3824
.sym 105750 $abc$41255$n2915_1
.sym 105751 $abc$41255$n3837
.sym 105752 $abc$41255$n5158
.sym 105753 lcd_peripheral.write_edge
.sym 105820 $abc$41255$n3242
.sym 105821 $abc$41255$n2963
.sym 105822 $abc$41255$n2923
.sym 105823 $abc$41255$n2924
.sym 105826 $abc$41255$n2921
.sym 105827 $abc$41255$n3$2
.sym 105828 resetn
.sym 105829 $abc$41255$n2920_1
.sym 105832 $abc$41255$n2921
.sym 105833 $abc$41255$n2920_1
.sym 105834 $false
.sym 105835 $false
.sym 105838 $abc$41255$n2918
.sym 105839 $abc$41255$n3243
.sym 105840 $false
.sym 105841 $false
.sym 105844 lcd_peripheral.state[1]
.sym 105845 lcd_peripheral.state[0]
.sym 105846 $false
.sym 105847 $false
.sym 105850 $abc$41255$n2925_1
.sym 105851 lcd_peripheral.state[0]
.sym 105852 lcd_peripheral.state[1]
.sym 105853 $false
.sym 105856 lcd_peripheral.state[0]
.sym 105857 lcd_peripheral.state[1]
.sym 105858 $false
.sym 105859 $false
.sym 105862 $abc$41255$n623
.sym 105863 $false
.sym 105864 $false
.sym 105865 $false
.sym 105866 $abc$41255$n3809
.sym 105867 CLK$2$2
.sym 105868 $abc$41255$n7$2
.sym 105870 $abc$41255$n6354
.sym 105871 $abc$41255$n2926
.sym 105873 $abc$41255$n2962
.sym 105874 $abc$41255$n2918
.sym 105875 $abc$41255$n2914
.sym 105876 soc.simpleuart.send_bitcnt[0]
.sym 105943 $abc$41255$n7980
.sym 105944 $abc$41255$n2264
.sym 105945 $abc$41255$n3263
.sym 105946 $abc$41255$n3265
.sym 105949 $abc$41255$n2925_1
.sym 105950 resetn
.sym 105951 $abc$41255$n2919
.sym 105952 $false
.sym 105955 $abc$41255$n7956
.sym 105956 $abc$41255$n2268
.sym 105957 $abc$41255$n2267
.sym 105958 $abc$41255$n7964
.sym 105961 $abc$41255$n7961
.sym 105962 $abc$41255$n2268
.sym 105963 $abc$41255$n2267
.sym 105964 $abc$41255$n7969
.sym 105967 $abc$41255$n2581
.sym 105968 soc.cpu.mem_wstrb[0]
.sym 105969 $abc$41255$n2622
.sym 105970 $false
.sym 105973 $abc$41255$n2708
.sym 105974 $abc$41255$n2709
.sym 105975 $abc$41255$n2710
.sym 105976 soc.ram_ready
.sym 105979 $abc$41255$n3435
.sym 105980 $abc$41255$n4428
.sym 105981 $false
.sym 105982 $false
.sym 105985 $abc$41255$n7966
.sym 105986 $abc$41255$n2267
.sym 105987 $abc$41255$n2262
.sym 105988 $abc$41255$n7990
.sym 105992 $abc$41255$n3246
.sym 105994 $abc$41255$n3844
.sym 105995 lcd_peripheral.fast_state[2]
.sym 105996 lcd_peripheral.fast_state[3]
.sym 105997 lcd_peripheral.fast_state[1]
.sym 105998 lcd_peripheral.fast_state[5]
.sym 106108 lcd_peripheral.fast_state[5]
.sym 106109 $abc$41255$n4928_1
.sym 106110 $abc$41255$n2925_1
.sym 106111 soc.cpu.mem_wdata[6]
.sym 106112 $abc$41255$n3824
.sym 106113 CLK$2$2
.sym 106114 $false
.sym 106115 $abc$41255$n2661
.sym 106118 $abc$41255$n2663
.sym 106119 soc.simpleuart.cfg_divider[2]
.sym 106195 soc.cpu.mem_wstrb[0]
.sym 106196 $abc$41255$n2922
.sym 106197 $abc$41255$n2621
.sym 106198 $abc$41255$n6358
.sym 106201 $abc$41255$n2570
.sym 106202 $abc$41255$n2573
.sym 106203 $abc$41255$n2577
.sym 106204 $false
.sym 106238 $abc$41255$n2591
.sym 106239 $abc$41255$n2635
.sym 106240 $abc$41255$n2662
.sym 106241 $abc$41255$n2675
.sym 106243 $abc$41255$n4926
.sym 106244 lcd_D2$2
.sym 106245 lcd_D0$2
.sym 106318 $abc$41255$n2570
.sym 106319 $abc$41255$n2573
.sym 106320 $abc$41255$n2582
.sym 106321 soc.simpleuart.recv_buf_data[5]
.sym 106330 soc.simpleuart.recv_buf_data[7]
.sym 106331 $abc$41255$n2622
.sym 106332 $abc$41255$n2621
.sym 106333 soc.simpleuart.cfg_divider[7]
.sym 106342 soc.simpleuart.recv_buf_data[3]
.sym 106343 $abc$41255$n2622
.sym 106344 $abc$41255$n2621
.sym 106345 soc.simpleuart.cfg_divider[3]
.sym 106348 $abc$41255$n2570
.sym 106349 $abc$41255$n2573
.sym 106350 $abc$41255$n2582
.sym 106351 soc.simpleuart.recv_buf_data[1]
.sym 106354 soc.cpu.mem_wdata[7]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$41255$n3653
.sym 106359 CLK$2$2
.sym 106360 $abc$41255$n7$2
.sym 106361 $abc$41255$n2636
.sym 106363 $abc$41255$n2592
.sym 106364 $abc$41255$n2587
.sym 106366 $abc$41255$n2634
.sym 106367 $abc$41255$n2696
.sym 106368 soc.simpleuart.cfg_divider[6]
.sym 106435 $abc$41255$n2595
.sym 106436 $abc$41255$n6778
.sym 106437 $abc$41255$n3262
.sym 106438 $abc$41255$n2563
.sym 106441 soc.cpu.timer[4]
.sym 106442 soc.cpu.timer[5]
.sym 106443 soc.cpu.timer[6]
.sym 106444 soc.cpu.timer[7]
.sym 106447 $abc$41255$n2595
.sym 106448 $abc$41255$n6786
.sym 106449 $abc$41255$n2735
.sym 106450 $abc$41255$n2563
.sym 106453 soc.simpleuart.cfg_divider[29]
.sym 106454 $abc$41255$n2621
.sym 106455 soc.ram_ready
.sym 106456 $abc$41255$n2588
.sym 106459 soc.cpu.timer[0]
.sym 106460 soc.cpu.timer[1]
.sym 106461 soc.cpu.timer[2]
.sym 106462 soc.cpu.timer[3]
.sym 106465 soc.simpleuart.cfg_divider[31]
.sym 106466 $abc$41255$n2621
.sym 106467 soc.ram_ready
.sym 106468 $abc$41255$n2588
.sym 106471 $abc$41255$n2595
.sym 106472 $abc$41255$n6792
.sym 106473 $abc$41255$n2707
.sym 106474 $abc$41255$n2563
.sym 106477 $abc$41255$n3729
.sym 106478 $abc$41255$n4148
.sym 106479 soc.cpu.cpuregs_rs1[2]
.sym 106480 $abc$41255$n3740
.sym 106481 $true
.sym 106482 CLK$2$2
.sym 106483 $abc$41255$n7$2
.sym 106485 $abc$41255$n2676
.sym 106486 $abc$41255$n2674
.sym 106487 soc.simpleuart.cfg_divider[1]
.sym 106488 soc.simpleuart.cfg_divider[3]
.sym 106489 soc.simpleuart.cfg_divider[0]
.sym 106490 soc.simpleuart.cfg_divider[4]
.sym 106564 $false
.sym 106565 soc.cpu.timer[0]
.sym 106566 $false
.sym 106567 $true$2
.sym 106570 soc.cpu.timer[12]
.sym 106571 soc.cpu.timer[13]
.sym 106572 soc.cpu.timer[14]
.sym 106573 soc.cpu.timer[15]
.sym 106576 $abc$41255$n3734
.sym 106577 $abc$41255$n3735
.sym 106578 $abc$41255$n3736
.sym 106579 $abc$41255$n3737
.sym 106582 soc.cpu.timer[8]
.sym 106583 soc.cpu.timer[9]
.sym 106584 soc.cpu.timer[10]
.sym 106585 soc.cpu.timer[11]
.sym 106588 $abc$41255$n3729
.sym 106589 $abc$41255$n4167
.sym 106590 soc.cpu.cpuregs_rs1[15]
.sym 106591 $abc$41255$n3740
.sym 106594 $abc$41255$n3729
.sym 106595 $abc$41255$n4163
.sym 106596 soc.cpu.cpuregs_rs1[12]
.sym 106597 $abc$41255$n3740
.sym 106600 $abc$41255$n3729
.sym 106601 $abc$41255$n4145
.sym 106602 soc.cpu.cpuregs_rs1[0]
.sym 106603 $abc$41255$n3740
.sym 106604 $true
.sym 106605 CLK$2$2
.sym 106606 $abc$41255$n7$2
.sym 106607 $abc$41255$n4924_1
.sym 106609 lcd_D7$2
.sym 106611 lcd_D3$2
.sym 106613 lcd_D5$2
.sym 106681 soc.cpu.timer[20]
.sym 106682 soc.cpu.timer[21]
.sym 106683 soc.cpu.timer[22]
.sym 106684 soc.cpu.timer[23]
.sym 106687 lcd_peripheral.fast_state[3]
.sym 106688 soc.cpu.mem_wdata[8]
.sym 106689 $false
.sym 106690 $false
.sym 106699 lcd_peripheral.fast_state[3]
.sym 106700 soc.cpu.mem_wdata[10]
.sym 106701 $false
.sym 106702 $false
.sym 106705 $abc$41255$n3729
.sym 106706 $abc$41255$n4173
.sym 106707 soc.cpu.cpuregs_rs1[19]
.sym 106708 $abc$41255$n3740
.sym 106711 $abc$41255$n3729
.sym 106712 $abc$41255$n4170
.sym 106713 soc.cpu.cpuregs_rs1[17]
.sym 106714 $abc$41255$n3740
.sym 106723 $abc$41255$n3729
.sym 106724 $abc$41255$n4158
.sym 106725 soc.cpu.cpuregs_rs1[9]
.sym 106726 $abc$41255$n3740
.sym 106727 $true
.sym 106728 CLK$2$2
.sym 106729 $abc$41255$n7$2
.sym 106730 $abc$41255$n2748
.sym 106732 sd.iomem_rdata[27]
.sym 106804 soc.cpu.timer[28]
.sym 106805 soc.cpu.timer[29]
.sym 106806 soc.cpu.timer[30]
.sym 106807 soc.cpu.timer[31]
.sym 106810 soc.cpu.timer[24]
.sym 106811 soc.cpu.timer[25]
.sym 106812 soc.cpu.timer[26]
.sym 106813 soc.cpu.timer[27]
.sym 106816 $abc$41255$n4182
.sym 106817 $abc$41255$n4184
.sym 106818 $abc$41255$n4185
.sym 106819 $abc$41255$n4187
.sym 106822 $abc$41255$n3731_1
.sym 106823 $abc$41255$n3732
.sym 106824 $false
.sym 106825 $false
.sym 106828 $abc$41255$n3730
.sym 106829 $abc$41255$n3733_1
.sym 106830 $abc$41255$n3738_1
.sym 106831 $abc$41255$n3739
.sym 106834 $abc$41255$n4188
.sym 106835 $abc$41255$n4190
.sym 106836 $abc$41255$n4191
.sym 106837 $abc$41255$n3800
.sym 106840 soc.cpu.timer[16]
.sym 106841 soc.cpu.timer[17]
.sym 106842 soc.cpu.timer[18]
.sym 106843 soc.cpu.timer[19]
.sym 106846 soc.cpu.cpuregs_rs1[21]
.sym 106847 $false
.sym 106848 $false
.sym 106849 $false
.sym 106850 $abc$41255$n3635
.sym 106851 CLK$2$2
.sym 106852 $abc$41255$n7$2
.sym 106860 $abc$41255$n3177
.sym 106927 $abc$41255$n3451
.sym 106928 $abc$41255$n4428
.sym 106929 $false
.sym 106930 $false
.sym 106939 $abc$41255$n2621
.sym 106940 soc.simpleuart.cfg_divider[24]
.sym 106941 $abc$41255$n2617
.sym 106942 $abc$41255$n3261
.sym 106951 $abc$41255$n3266
.sym 106952 $abc$41255$n2686
.sym 106953 $abc$41255$n3260
.sym 106954 $false
.sym 106963 $abc$41255$n7866
.sym 106964 $abc$41255$n2268
.sym 106965 $abc$41255$n2264
.sym 106966 $abc$41255$n7890
.sym 106969 soc.cpu.decoded_rs2[5]
.sym 106970 $false
.sym 106971 $false
.sym 106972 $false
.sym 106973 $true
.sym 106974 CLK$2$2
.sym 106975 $abc$41255$n3579
.sym 106979 sd.iomem_rdata[24]
.sym 107050 sd.iomem_rdata[28]
.sym 107051 sd.iomem_ready
.sym 107052 gpio_peripheral.iomem_rdata[28]
.sym 107053 gpio_peripheral.iomem_ready
.sym 107056 soc.simpleuart.cfg_divider[28]
.sym 107057 $abc$41255$n2621
.sym 107058 soc.ram_ready
.sym 107059 $abc$41255$n2588
.sym 107062 sd.iomem_rdata[24]
.sym 107063 sd.iomem_ready
.sym 107064 gpio_peripheral.iomem_rdata[24]
.sym 107065 gpio_peripheral.iomem_ready
.sym 107068 $abc$41255$n2733
.sym 107069 $abc$41255$n2734
.sym 107070 $abc$41255$n2739
.sym 107071 $abc$41255$n2686
.sym 107080 $true$2
.sym 107081 $false
.sym 107082 $false
.sym 107083 $false
.sym 107092 $true$2
.sym 107093 $false
.sym 107094 $false
.sym 107095 $false
.sym 107096 $abc$41255$n3847
.sym 107097 CLK$2$2
.sym 107098 $false
.sym 107101 $abc$41255$n3676
.sym 107173 $abc$41255$n7860
.sym 107174 $abc$41255$n2268
.sym 107175 $abc$41255$n2267
.sym 107176 $abc$41255$n7868
.sym 107179 $abc$41255$n3451
.sym 107180 $abc$41255$n4432
.sym 107181 $false
.sym 107182 $false
.sym 107209 $abc$41255$n7884
.sym 107210 $abc$41255$n2264
.sym 107211 $abc$41255$n3831
.sym 107212 $abc$41255$n3833
.sym 107224 gpio_peripheral.iomem_rdata[10]
.sym 107227 gpio_peripheral.iomem_rdata[22]
.sym 107308 sd.iomem_rdata[10]
.sym 107309 sd.iomem_ready
.sym 107310 gpio_peripheral.iomem_rdata[10]
.sym 107311 gpio_peripheral.iomem_ready
.sym 107326 $false
.sym 107327 $false
.sym 107328 $false
.sym 107329 $false
.sym 107342 $abc$41255$n4$2
.sym 107343 CLK$2$2
.sym 107344 $false
.sym 107350 $abc$41255$n3309
.sym 107352 sd.iomem_rdata[22]
.sym 107419 $abc$41255$n2595
.sym 107420 $abc$41255$n6750
.sym 107421 $abc$41255$n3848
.sym 107422 $abc$41255$n2563
.sym 107425 $abc$41255$n7872
.sym 107426 $abc$41255$n2267
.sym 107427 soc.ram_ready
.sym 107428 $abc$41255$n3321
.sym 107431 $abc$41255$n7895
.sym 107432 $abc$41255$n2262
.sym 107433 $abc$41255$n3858
.sym 107434 $abc$41255$n3860_1
.sym 107437 $abc$41255$n2595
.sym 107438 $abc$41255$n6758
.sym 107439 $abc$41255$n3338
.sym 107440 $abc$41255$n2563
.sym 107443 $abc$41255$n2595
.sym 107444 $abc$41255$n6746
.sym 107445 $abc$41255$n3830
.sym 107446 $abc$41255$n2563
.sym 107449 $abc$41255$n7870
.sym 107450 $abc$41255$n2267
.sym 107451 soc.ram_ready
.sym 107452 $abc$41255$n3849
.sym 107455 $abc$41255$n7874
.sym 107456 $abc$41255$n2267
.sym 107457 soc.ram_ready
.sym 107458 $abc$41255$n3339
.sym 107461 $abc$41255$n2595
.sym 107462 $abc$41255$n6754
.sym 107463 $abc$41255$n3320
.sym 107464 $abc$41255$n2563
.sym 107468 soc.simpleuart.cfg_divider[12]
.sym 107470 soc.simpleuart.cfg_divider[13]
.sym 107542 $abc$41255$n2621
.sym 107543 soc.simpleuart.cfg_divider[12]
.sym 107544 $abc$41255$n2617
.sym 107545 $abc$41255$n3319
.sym 107548 $abc$41255$n3834
.sym 107549 $abc$41255$n2686
.sym 107550 $abc$41255$n3828
.sym 107551 $false
.sym 107560 $abc$41255$n7898
.sym 107561 $abc$41255$n2262
.sym 107562 $abc$41255$n3340
.sym 107563 $abc$41255$n3341
.sym 107566 $abc$41255$n7894
.sym 107567 $abc$41255$n2262
.sym 107568 $abc$41255$n3850_1
.sym 107569 $abc$41255$n3851
.sym 107572 $abc$41255$n2621
.sym 107573 soc.simpleuart.cfg_divider[8]
.sym 107574 $abc$41255$n2617
.sym 107575 $abc$41255$n3829
.sym 107578 soc.cpu.mem_wdata[8]
.sym 107579 $false
.sym 107580 $false
.sym 107581 $false
.sym 107584 soc.cpu.mem_wdata[15]
.sym 107585 $false
.sym 107586 $false
.sym 107587 $false
.sym 107588 $abc$41255$n3654
.sym 107589 CLK$2$2
.sym 107590 $abc$41255$n7$2
.sym 107594 $abc$41255$n3678
.sym 107597 $abc$41255$n7664
.sym 107598 soc.simpleuart.send_divcnt[1]
.sym 107665 $abc$41255$n7892
.sym 107666 $abc$41255$n2262
.sym 107667 soc.ram_ready
.sym 107668 $abc$41255$n3832
.sym 107671 soc.simpleuart.cfg_divider[9]
.sym 107672 $false
.sym 107673 $false
.sym 107674 $false
.sym 107677 $abc$41255$n3451
.sym 107678 $abc$41255$n4433
.sym 107679 $false
.sym 107680 $false
.sym 107683 soc.simpleuart.cfg_divider[11]
.sym 107684 $false
.sym 107685 $false
.sym 107686 $false
.sym 107689 $abc$41255$n3451
.sym 107690 $abc$41255$n4435
.sym 107691 $false
.sym 107692 $false
.sym 107695 $abc$41255$n2621
.sym 107696 soc.simpleuart.cfg_divider[9]
.sym 107697 $abc$41255$n2617
.sym 107698 $abc$41255$n3838
.sym 107701 soc.simpleuart.cfg_divider[1]
.sym 107702 $false
.sym 107703 $false
.sym 107704 $false
.sym 107707 $abc$41255$n2621
.sym 107708 soc.simpleuart.cfg_divider[14]
.sym 107709 $abc$41255$n2617
.sym 107710 $abc$41255$n3337
.sym 107714 $abc$41255$n7657
.sym 107715 $abc$41255$n3185
.sym 107716 $abc$41255$n7659
.sym 107717 $abc$41255$n7663
.sym 107718 $abc$41255$n7667
.sym 107719 $abc$41255$n3207
.sym 107720 $abc$41255$n7661
.sym 107721 soc.simpleuart.send_divcnt[6]
.sym 107750 $true
.sym 107787 $auto$alumacc.cc:474:replace_alu$6484.C[1]
.sym 107789 soc.simpleuart.send_divcnt[0]
.sym 107790 $abc$41255$n7657
.sym 107793 $auto$alumacc.cc:474:replace_alu$6484.C[2]
.sym 107795 soc.simpleuart.send_divcnt[1]
.sym 107796 $abc$41255$n7658
.sym 107799 $auto$alumacc.cc:474:replace_alu$6484.C[3]
.sym 107801 soc.simpleuart.send_divcnt[2]
.sym 107802 $abc$41255$n7659
.sym 107805 $auto$alumacc.cc:474:replace_alu$6484.C[4]
.sym 107807 soc.simpleuart.send_divcnt[3]
.sym 107808 $abc$41255$n7660
.sym 107811 $auto$alumacc.cc:474:replace_alu$6484.C[5]
.sym 107813 soc.simpleuart.send_divcnt[4]
.sym 107814 $abc$41255$n7661
.sym 107817 $auto$alumacc.cc:474:replace_alu$6484.C[6]
.sym 107819 soc.simpleuart.send_divcnt[5]
.sym 107820 $abc$41255$n7662
.sym 107823 $auto$alumacc.cc:474:replace_alu$6484.C[7]
.sym 107825 soc.simpleuart.send_divcnt[6]
.sym 107826 $abc$41255$n7663
.sym 107829 $auto$alumacc.cc:474:replace_alu$6484.C[8]
.sym 107831 soc.simpleuart.send_divcnt[7]
.sym 107832 $abc$41255$n7664
.sym 107837 $abc$41255$n3197
.sym 107838 $abc$41255$n3186
.sym 107839 $abc$41255$n7678
.sym 107840 $abc$41255$n3187
.sym 107841 $abc$41255$n3188
.sym 107842 $abc$41255$n3196
.sym 107843 $abc$41255$n7669
.sym 107844 $abc$41255$n7665
.sym 107873 $auto$alumacc.cc:474:replace_alu$6484.C[8]
.sym 107910 $auto$alumacc.cc:474:replace_alu$6484.C[9]
.sym 107912 soc.simpleuart.send_divcnt[8]
.sym 107913 $abc$41255$n7665
.sym 107916 $auto$alumacc.cc:474:replace_alu$6484.C[10]
.sym 107918 soc.simpleuart.send_divcnt[9]
.sym 107919 $abc$41255$n7666
.sym 107922 $auto$alumacc.cc:474:replace_alu$6484.C[11]
.sym 107924 soc.simpleuart.send_divcnt[10]
.sym 107925 $abc$41255$n7667
.sym 107928 $auto$alumacc.cc:474:replace_alu$6484.C[12]
.sym 107930 soc.simpleuart.send_divcnt[11]
.sym 107931 $abc$41255$n7668
.sym 107934 $auto$alumacc.cc:474:replace_alu$6484.C[13]
.sym 107936 soc.simpleuart.send_divcnt[12]
.sym 107937 $abc$41255$n7669
.sym 107940 $auto$alumacc.cc:474:replace_alu$6484.C[14]
.sym 107942 soc.simpleuart.send_divcnt[13]
.sym 107943 $abc$41255$n7670
.sym 107946 $auto$alumacc.cc:474:replace_alu$6484.C[15]
.sym 107948 soc.simpleuart.send_divcnt[14]
.sym 107949 $abc$41255$n7671
.sym 107952 $auto$alumacc.cc:474:replace_alu$6484.C[16]
.sym 107954 soc.simpleuart.send_divcnt[15]
.sym 107955 $abc$41255$n7672
.sym 107960 $abc$41255$n7681
.sym 107961 $abc$41255$n7677
.sym 107962 $abc$41255$n3190
.sym 107963 $abc$41255$n5155
.sym 107964 $abc$41255$n7686
.sym 107965 $abc$41255$n5156_1
.sym 107966 $abc$41255$n3180
.sym 107967 soc.simpleuart.send_divcnt[5]
.sym 107996 $auto$alumacc.cc:474:replace_alu$6484.C[16]
.sym 108033 $auto$alumacc.cc:474:replace_alu$6484.C[17]
.sym 108035 soc.simpleuart.send_divcnt[16]
.sym 108036 $abc$41255$n7673
.sym 108039 $auto$alumacc.cc:474:replace_alu$6484.C[18]
.sym 108041 soc.simpleuart.send_divcnt[17]
.sym 108042 $abc$41255$n7674
.sym 108045 $auto$alumacc.cc:474:replace_alu$6484.C[19]
.sym 108047 soc.simpleuart.send_divcnt[18]
.sym 108048 $abc$41255$n7675
.sym 108051 $auto$alumacc.cc:474:replace_alu$6484.C[20]
.sym 108053 soc.simpleuart.send_divcnt[19]
.sym 108054 $abc$41255$n7676
.sym 108057 $auto$alumacc.cc:474:replace_alu$6484.C[21]
.sym 108059 soc.simpleuart.send_divcnt[20]
.sym 108060 $abc$41255$n7677
.sym 108063 $auto$alumacc.cc:474:replace_alu$6484.C[22]
.sym 108065 soc.simpleuart.send_divcnt[21]
.sym 108066 $abc$41255$n7678
.sym 108069 $auto$alumacc.cc:474:replace_alu$6484.C[23]
.sym 108071 soc.simpleuart.send_divcnt[22]
.sym 108072 $abc$41255$n7679
.sym 108075 $auto$alumacc.cc:474:replace_alu$6484.C[24]
.sym 108077 soc.simpleuart.send_divcnt[23]
.sym 108078 $abc$41255$n7680
.sym 108085 $abc$41255$n6457
.sym 108086 $abc$41255$n6458
.sym 108087 $abc$41255$n6459
.sym 108088 $abc$41255$n6460
.sym 108089 $abc$41255$n6461
.sym 108090 $abc$41255$n6462
.sym 108119 $auto$alumacc.cc:474:replace_alu$6484.C[24]
.sym 108156 $auto$alumacc.cc:474:replace_alu$6484.C[25]
.sym 108158 soc.simpleuart.send_divcnt[24]
.sym 108159 $abc$41255$n7681
.sym 108162 $auto$alumacc.cc:474:replace_alu$6484.C[26]
.sym 108164 soc.simpleuart.send_divcnt[25]
.sym 108165 $abc$41255$n7682
.sym 108168 $auto$alumacc.cc:474:replace_alu$6484.C[27]
.sym 108170 soc.simpleuart.send_divcnt[26]
.sym 108171 $abc$41255$n7683
.sym 108174 $auto$alumacc.cc:474:replace_alu$6484.C[28]
.sym 108176 soc.simpleuart.send_divcnt[27]
.sym 108177 $abc$41255$n7684
.sym 108180 $auto$alumacc.cc:474:replace_alu$6484.C[29]
.sym 108182 soc.simpleuart.send_divcnt[28]
.sym 108183 $abc$41255$n7685
.sym 108186 $auto$alumacc.cc:474:replace_alu$6484.C[30]
.sym 108188 soc.simpleuart.send_divcnt[29]
.sym 108189 $abc$41255$n7686
.sym 108192 $auto$alumacc.cc:474:replace_alu$6484.C[31]
.sym 108194 soc.simpleuart.send_divcnt[30]
.sym 108195 $abc$41255$n7687
.sym 108198 $abc$41255$n7498
.sym 108200 soc.simpleuart.send_divcnt[31]
.sym 108201 $abc$41255$n7688
.sym 108206 $abc$41255$n6463
.sym 108207 $abc$41255$n6464
.sym 108208 $abc$41255$n6465
.sym 108209 $abc$41255$n6466
.sym 108210 $abc$41255$n6467
.sym 108211 $abc$41255$n6468
.sym 108212 $abc$41255$n6469
.sym 108213 $abc$41255$n6470
.sym 108280 $abc$41255$n3198
.sym 108281 $abc$41255$n5157
.sym 108282 $abc$41255$n2581
.sym 108283 $abc$41255$n7498
.sym 108286 soc.simpleuart.send_divcnt[13]
.sym 108287 soc.simpleuart.cfg_divider[13]
.sym 108288 soc.simpleuart.cfg_divider[11]
.sym 108289 soc.simpleuart.send_divcnt[11]
.sym 108292 soc.simpleuart.cfg_divider[26]
.sym 108293 $false
.sym 108294 $false
.sym 108295 $false
.sym 108298 soc.simpleuart.cfg_divider[31]
.sym 108299 $false
.sym 108300 $false
.sym 108301 $false
.sym 108310 soc.simpleuart.cfg_divider[17]
.sym 108311 $false
.sym 108312 $false
.sym 108313 $false
.sym 108316 $abc$41255$n3177
.sym 108317 $abc$41255$n6464
.sym 108318 $false
.sym 108319 $false
.sym 108326 $true
.sym 108327 CLK$2$2
.sym 108328 $abc$41255$n7$2
.sym 108329 $abc$41255$n6471
.sym 108330 $abc$41255$n6472
.sym 108331 $abc$41255$n6473
.sym 108332 $abc$41255$n6474
.sym 108333 $abc$41255$n6475
.sym 108334 $abc$41255$n6476
.sym 108335 $abc$41255$n6477
.sym 108336 $abc$41255$n6478
.sym 108409 $abc$41255$n3177
.sym 108410 $abc$41255$n6474
.sym 108411 $false
.sym 108412 $false
.sym 108415 $abc$41255$n3177
.sym 108416 $abc$41255$n6478
.sym 108417 $false
.sym 108418 $false
.sym 108421 $abc$41255$n3177
.sym 108422 $abc$41255$n6471
.sym 108423 $false
.sym 108424 $false
.sym 108427 $abc$41255$n3177
.sym 108428 $abc$41255$n6476
.sym 108429 $false
.sym 108430 $false
.sym 108433 $abc$41255$n3177
.sym 108434 $abc$41255$n6477
.sym 108435 $false
.sym 108436 $false
.sym 108449 $true
.sym 108450 CLK$2$2
.sym 108451 $abc$41255$n7$2
.sym 108452 $abc$41255$n6479
.sym 108453 $abc$41255$n6480
.sym 108454 $abc$41255$n6481
.sym 108455 $abc$41255$n6482
.sym 108456 $abc$41255$n6483
.sym 108457 $abc$41255$n6484
.sym 108458 $abc$41255$n6485
.sym 108459 $abc$41255$n6486
.sym 108526 $abc$41255$n3177
.sym 108527 $abc$41255$n6484
.sym 108528 $false
.sym 108529 $false
.sym 108532 $abc$41255$n3177
.sym 108533 $abc$41255$n6486
.sym 108534 $false
.sym 108535 $false
.sym 108544 $abc$41255$n3177
.sym 108545 $abc$41255$n6479
.sym 108546 $false
.sym 108547 $false
.sym 108550 $abc$41255$n3177
.sym 108551 $abc$41255$n6483
.sym 108552 $false
.sym 108553 $false
.sym 108556 $abc$41255$n3177
.sym 108557 $abc$41255$n6485
.sym 108558 $false
.sym 108559 $false
.sym 108572 $true
.sym 108573 CLK$2$2
.sym 108574 $abc$41255$n7$2
.sym 109086 lcd_peripheral.cmd_data
.sym 109159 $abc$41255$n3220
.sym 109160 $abc$41255$n3221
.sym 109161 $false
.sym 109162 $false
.sym 109165 $false
.sym 109166 $true$2
.sym 109167 sd.sd.prescale_cnt[0]
.sym 109168 $false
.sym 109171 $abc$41255$n3233
.sym 109172 resetn
.sym 109173 $false
.sym 109174 $false
.sym 109177 $abc$41255$n3223
.sym 109178 sd.sd.prescale_cnt[0]
.sym 109179 sd.sd.prescale_cnt[1]
.sym 109180 $false
.sym 109183 $abc$41255$n3223
.sym 109184 $abc$41255$n6575
.sym 109185 $false
.sym 109186 $false
.sym 109205 $abc$41255$n3743
.sym 109206 CLK$2$2
.sym 109207 $abc$41255$n7$2
.sym 109210 $abc$41255$n6579
.sym 109211 $abc$41255$n6581
.sym 109212 $abc$41255$n6583
.sym 109213 $abc$41255$n6585
.sym 109214 $abc$41255$n6587
.sym 109215 $abc$41255$n6589
.sym 109282 sd.sd.prescale_cnt[0]
.sym 109283 sd.sd.prescale_cnt[1]
.sym 109284 sd.sd.prescale_cnt[2]
.sym 109285 sd.sd.prescale_cnt[3]
.sym 109288 sd.sd.prescale_cnt[4]
.sym 109289 sd.sd.prescale_cnt[5]
.sym 109290 sd.sd.prescale_cnt[6]
.sym 109291 sd.sd.prescale_cnt[7]
.sym 109294 $abc$41255$n3223
.sym 109295 $abc$41255$n6581
.sym 109296 $false
.sym 109297 $false
.sym 109300 $abc$41255$n3223
.sym 109301 $abc$41255$n6587
.sym 109302 $false
.sym 109303 $false
.sym 109306 $abc$41255$n3223
.sym 109307 $abc$41255$n6583
.sym 109308 $false
.sym 109309 $false
.sym 109312 $abc$41255$n3223
.sym 109313 $abc$41255$n6585
.sym 109314 $false
.sym 109315 $false
.sym 109318 $abc$41255$n3223
.sym 109319 $abc$41255$n6589
.sym 109320 $false
.sym 109321 $false
.sym 109324 $abc$41255$n3223
.sym 109325 $abc$41255$n6579
.sym 109326 $false
.sym 109327 $false
.sym 109328 $abc$41255$n3743
.sym 109329 CLK$2$2
.sym 109330 $abc$41255$n7$2
.sym 109429 $abc$41255$n2919
.sym 109430 $abc$41255$n2582
.sym 109431 resetn
.sym 109432 $false
.sym 109454 soc.simpleuart.send_pattern[9]
.sym 109534 soc.simpleuart.send_pattern[6]
.sym 109535 soc.cpu.mem_wdata[4]
.sym 109536 $abc$41255$n3209
.sym 109537 $abc$41255$n6358
.sym 109540 soc.simpleuart.send_pattern[5]
.sym 109541 soc.cpu.mem_wdata[3]
.sym 109542 $abc$41255$n3209
.sym 109543 $abc$41255$n6358
.sym 109546 soc.simpleuart.send_pattern[9]
.sym 109547 soc.cpu.mem_wdata[7]
.sym 109548 $abc$41255$n3209
.sym 109549 $abc$41255$n6358
.sym 109552 soc.simpleuart.send_pattern[7]
.sym 109553 soc.cpu.mem_wdata[5]
.sym 109554 $abc$41255$n3209
.sym 109555 $abc$41255$n6358
.sym 109558 soc.simpleuart.send_pattern[4]
.sym 109559 soc.cpu.mem_wdata[2]
.sym 109560 $abc$41255$n3209
.sym 109561 $abc$41255$n6358
.sym 109564 soc.simpleuart.send_pattern[3]
.sym 109565 soc.cpu.mem_wdata[1]
.sym 109566 $abc$41255$n3209
.sym 109567 $abc$41255$n6358
.sym 109570 soc.simpleuart.send_pattern[8]
.sym 109571 soc.cpu.mem_wdata[6]
.sym 109572 $abc$41255$n3209
.sym 109573 $abc$41255$n6358
.sym 109574 $abc$41255$n3676
.sym 109575 CLK$2$2
.sym 109576 $abc$41255$n7$2
.sym 109663 $abc$41255$n3209
.sym 109664 $abc$41255$n6358
.sym 109665 $false
.sym 109666 $false
.sym 109669 soc.simpleuart.send_pattern[2]
.sym 109670 soc.cpu.mem_wdata[0]
.sym 109671 $abc$41255$n3209
.sym 109672 $abc$41255$n6358
.sym 109681 $abc$41255$n3209
.sym 109682 $abc$41255$n6356
.sym 109683 $abc$41255$n6358
.sym 109684 $false
.sym 109687 $abc$41255$n6357
.sym 109688 $abc$41255$n3208
.sym 109689 $false
.sym 109690 $false
.sym 109693 $abc$41255$n3209
.sym 109694 soc.simpleuart.send_pattern[1]
.sym 109695 $abc$41255$n6358
.sym 109696 $false
.sym 109697 $abc$41255$n3676
.sym 109698 CLK$2$2
.sym 109699 $abc$41255$n7$2
.sym 109700 $abc$41255$n3106
.sym 109701 $abc$41255$n3110
.sym 109702 $abc$41255$n2966
.sym 109703 $abc$41255$n3112
.sym 109704 lcd_peripheral.num_bytes[7]
.sym 109706 lcd_peripheral.num_bytes[6]
.sym 109707 lcd_peripheral.num_bytes[4]
.sym 109736 $true
.sym 109773 soc.simpleuart.send_bitcnt[0]$2
.sym 109774 $false
.sym 109775 soc.simpleuart.send_bitcnt[0]
.sym 109776 $false
.sym 109777 $false
.sym 109779 $auto$alumacc.cc:474:replace_alu$6594.C[2]
.sym 109781 soc.simpleuart.send_bitcnt[1]
.sym 109782 $true$2
.sym 109785 $auto$alumacc.cc:474:replace_alu$6594.C[3]
.sym 109786 $false
.sym 109787 soc.simpleuart.send_bitcnt[2]
.sym 109788 $true$2
.sym 109789 $auto$alumacc.cc:474:replace_alu$6594.C[2]
.sym 109792 $false
.sym 109793 soc.simpleuart.send_bitcnt[3]
.sym 109794 $true$2
.sym 109795 $auto$alumacc.cc:474:replace_alu$6594.C[3]
.sym 109804 soc.simpleuart.send_bitcnt[0]
.sym 109805 soc.simpleuart.send_bitcnt[1]
.sym 109806 soc.simpleuart.send_bitcnt[2]
.sym 109807 soc.simpleuart.send_bitcnt[3]
.sym 109816 soc.simpleuart.send_bitcnt[1]
.sym 109817 $false
.sym 109818 $false
.sym 109819 $false
.sym 109820 $abc$41255$n3685
.sym 109821 CLK$2$2
.sym 109822 $abc$41255$n7$2
.sym 109823 $abc$41255$n2968
.sym 109824 $abc$41255$n3104
.sym 109825 $abc$41255$n2964
.sym 109826 $abc$41255$n3120
.sym 109827 $abc$41255$n3118
.sym 109828 $abc$41255$n2965_1
.sym 109829 lcd_peripheral.num_bytes[10]
.sym 109830 lcd_peripheral.num_bytes[11]
.sym 109903 lcd_peripheral.fast_state[4]
.sym 109904 lcd_peripheral.fast_state[2]
.sym 109905 lcd_peripheral.fast_state[1]
.sym 109906 $abc$41255$n3246
.sym 109909 $abc$41255$n3208
.sym 109910 soc.simpleuart.send_bitcnt[0]
.sym 109911 $abc$41255$n3178
.sym 109912 resetn
.sym 109915 $abc$41255$n3246
.sym 109916 $abc$41255$n2916
.sym 109917 $abc$41255$n5158
.sym 109918 resetn
.sym 109921 $abc$41255$n2924
.sym 109922 $abc$41255$n2916
.sym 109923 $false
.sym 109924 $false
.sym 109927 $abc$41255$n3249
.sym 109928 $abc$41255$n3242
.sym 109929 $abc$41255$n2915_1
.sym 109930 $false
.sym 109933 $abc$41255$n501
.sym 109934 $abc$41255$n2925_1
.sym 109935 $abc$41255$n2919
.sym 109936 $abc$41255$n2924
.sym 109939 lcd_peripheral.fast_state[2]
.sym 109940 lcd_peripheral.fast_state[1]
.sym 109941 $abc$41255$n623
.sym 109942 $abc$41255$n2925_1
.sym 109943 $abc$41255$n3837
.sym 109944 CLK$2$2
.sym 109945 $abc$41255$n7$2
.sym 109946 $abc$41255$n3797
.sym 109947 $abc$41255$n3098
.sym 109948 $abc$41255$n7373
.sym 109949 $abc$41255$n3240
.sym 109950 $abc$41255$n3100
.sym 109951 lcd_peripheral.num_bytes[0]
.sym 109952 lcd_peripheral.num_bytes[1]
.sym 109953 lcd_peripheral.num_bytes[3]
.sym 110026 $false
.sym 110027 soc.simpleuart.send_bitcnt[0]
.sym 110028 $false
.sym 110029 $true$2
.sym 110032 $abc$41255$n2918
.sym 110033 $abc$41255$n2577
.sym 110034 $false
.sym 110035 $false
.sym 110044 $abc$41255$n2963
.sym 110045 $abc$41255$n2577
.sym 110046 $false
.sym 110047 $false
.sym 110050 $abc$41255$n2919
.sym 110051 resetn
.sym 110052 $false
.sym 110053 $false
.sym 110056 $abc$41255$n2925_1
.sym 110057 $abc$41255$n2918
.sym 110058 $abc$41255$n2915_1
.sym 110059 $false
.sym 110062 $abc$41255$n3209
.sym 110063 $abc$41255$n6354
.sym 110064 $abc$41255$n6358
.sym 110065 $false
.sym 110066 $abc$41255$n3676
.sym 110067 CLK$2$2
.sym 110068 $abc$41255$n7$2
.sym 110069 $abc$41255$n2961
.sym 110070 $abc$41255$n2972
.sym 110072 $abc$41255$n3315
.sym 110074 lcd_peripheral.fast_state[0]
.sym 110076 lcd_peripheral.fast_state[4]
.sym 110143 lcd_peripheral.fast_state[5]
.sym 110144 lcd_peripheral.fast_state[3]
.sym 110145 $abc$41255$n2962
.sym 110146 $false
.sym 110155 $abc$41255$n3$2
.sym 110156 $abc$41255$n2919
.sym 110157 resetn
.sym 110158 $false
.sym 110161 lcd_peripheral.fast_state[3]
.sym 110162 $abc$41255$n2926
.sym 110163 $abc$41255$n2914
.sym 110164 lcd_peripheral.fast_state[2]
.sym 110167 $abc$41255$n2914
.sym 110168 lcd_peripheral.fast_state[3]
.sym 110169 $abc$41255$n2972
.sym 110170 $false
.sym 110173 lcd_peripheral.fast_state[5]
.sym 110174 $abc$41255$n2926
.sym 110175 $abc$41255$n2914
.sym 110176 lcd_peripheral.fast_state[1]
.sym 110179 $abc$41255$n2926
.sym 110180 lcd_peripheral.fast_state[2]
.sym 110181 $abc$41255$n2914
.sym 110182 lcd_peripheral.fast_state[5]
.sym 110189 $true
.sym 110190 CLK$2$2
.sym 110191 $false
.sym 110192 soc.simpleuart.recv_pattern[7]
.sym 110196 soc.simpleuart.recv_pattern[6]
.sym 110197 soc.simpleuart.recv_pattern[4]
.sym 110198 soc.simpleuart.recv_pattern[5]
.sym 110266 $abc$41255$n2588
.sym 110267 $abc$41255$n2662
.sym 110268 $abc$41255$n2663
.sym 110269 soc.ram_ready
.sym 110284 $abc$41255$n2570
.sym 110285 $abc$41255$n2573
.sym 110286 $abc$41255$n2577
.sym 110287 soc.simpleuart.cfg_divider[2]
.sym 110290 soc.cpu.mem_wdata[2]
.sym 110291 $false
.sym 110292 $false
.sym 110293 $false
.sym 110312 $abc$41255$n3653
.sym 110313 CLK$2$2
.sym 110314 $abc$41255$n7$2
.sym 110315 soc.simpleuart.recv_buf_data[7]
.sym 110316 soc.simpleuart.recv_buf_data[1]
.sym 110317 soc.simpleuart.recv_buf_data[4]
.sym 110318 soc.simpleuart.recv_buf_data[6]
.sym 110319 soc.simpleuart.recv_buf_data[5]
.sym 110320 soc.simpleuart.recv_buf_data[3]
.sym 110321 soc.simpleuart.recv_buf_data[0]
.sym 110322 soc.simpleuart.recv_buf_data[2]
.sym 110389 $abc$41255$n2570
.sym 110390 $abc$41255$n2573
.sym 110391 $abc$41255$n2582
.sym 110392 soc.simpleuart.recv_buf_data[0]
.sym 110395 $abc$41255$n2570
.sym 110396 $abc$41255$n2573
.sym 110397 $abc$41255$n2582
.sym 110398 soc.simpleuart.recv_buf_data[6]
.sym 110401 $abc$41255$n2570
.sym 110402 $abc$41255$n2573
.sym 110403 $abc$41255$n2582
.sym 110404 soc.simpleuart.recv_buf_data[2]
.sym 110407 $abc$41255$n2570
.sym 110408 $abc$41255$n2573
.sym 110409 $abc$41255$n2582
.sym 110410 soc.simpleuart.recv_buf_data[4]
.sym 110419 lcd_peripheral.fast_state[3]
.sym 110420 soc.cpu.mem_wdata[13]
.sym 110421 $false
.sym 110422 $false
.sym 110425 lcd_peripheral.fast_state[5]
.sym 110426 $abc$41255$n4926
.sym 110427 $abc$41255$n2925_1
.sym 110428 soc.cpu.mem_wdata[5]
.sym 110431 lcd_peripheral.fast_state[5]
.sym 110432 $abc$41255$n4930_1
.sym 110433 $abc$41255$n2925_1
.sym 110434 soc.cpu.mem_wdata[7]
.sym 110435 $abc$41255$n3824
.sym 110436 CLK$2$2
.sym 110437 $false
.sym 110440 soc.simpleuart.cfg_divider[31]
.sym 110441 soc.simpleuart.cfg_divider[25]
.sym 110443 soc.simpleuart.cfg_divider[27]
.sym 110444 soc.simpleuart.cfg_divider[26]
.sym 110445 soc.simpleuart.cfg_divider[30]
.sym 110512 $abc$41255$n2570
.sym 110513 $abc$41255$n2573
.sym 110514 $abc$41255$n2577
.sym 110515 soc.simpleuart.cfg_divider[6]
.sym 110524 $abc$41255$n2570
.sym 110525 $abc$41255$n2573
.sym 110526 $abc$41255$n2577
.sym 110527 soc.simpleuart.cfg_divider[0]
.sym 110530 $abc$41255$n2588
.sym 110531 $abc$41255$n2591
.sym 110532 $abc$41255$n2592
.sym 110533 soc.ram_ready
.sym 110542 $abc$41255$n2588
.sym 110543 $abc$41255$n2635
.sym 110544 $abc$41255$n2636
.sym 110545 soc.ram_ready
.sym 110548 soc.simpleuart.cfg_divider[30]
.sym 110549 $abc$41255$n2621
.sym 110550 soc.ram_ready
.sym 110551 $abc$41255$n2588
.sym 110554 soc.cpu.mem_wdata[6]
.sym 110555 $false
.sym 110556 $false
.sym 110557 $false
.sym 110558 $abc$41255$n3653
.sym 110559 CLK$2$2
.sym 110560 $abc$41255$n7$2
.sym 110641 $abc$41255$n2570
.sym 110642 $abc$41255$n2573
.sym 110643 $abc$41255$n2577
.sym 110644 soc.simpleuart.cfg_divider[4]
.sym 110647 $abc$41255$n2588
.sym 110648 $abc$41255$n2675
.sym 110649 $abc$41255$n2676
.sym 110650 soc.ram_ready
.sym 110653 soc.cpu.mem_wdata[1]
.sym 110654 $false
.sym 110655 $false
.sym 110656 $false
.sym 110659 soc.cpu.mem_wdata[3]
.sym 110660 $false
.sym 110661 $false
.sym 110662 $false
.sym 110665 soc.cpu.mem_wdata[0]
.sym 110666 $false
.sym 110667 $false
.sym 110668 $false
.sym 110671 soc.cpu.mem_wdata[4]
.sym 110672 $false
.sym 110673 $false
.sym 110674 $false
.sym 110681 $abc$41255$n3653
.sym 110682 CLK$2$2
.sym 110683 $abc$41255$n7$2
.sym 110686 lcd_peripheral.nreset
.sym 110758 lcd_peripheral.fast_state[3]
.sym 110759 soc.cpu.mem_wdata[12]
.sym 110760 $false
.sym 110761 $false
.sym 110770 lcd_peripheral.fast_state[5]
.sym 110771 $abc$41255$n4916_1
.sym 110772 $abc$41255$n2925_1
.sym 110773 soc.cpu.mem_wdata[0]
.sym 110782 lcd_peripheral.fast_state[5]
.sym 110783 $abc$41255$n4924_1
.sym 110784 $abc$41255$n2925_1
.sym 110785 soc.cpu.mem_wdata[4]
.sym 110794 lcd_peripheral.fast_state[5]
.sym 110795 $abc$41255$n4920
.sym 110796 $abc$41255$n2925_1
.sym 110797 soc.cpu.mem_wdata[2]
.sym 110804 $abc$41255$n3824
.sym 110805 CLK$2$2
.sym 110806 $false
.sym 110813 $abc$41255$n7
.sym 110814 gpio_peripheral.iomem_rdata[27]
.sym 110881 sd.iomem_rdata[27]
.sym 110882 sd.iomem_ready
.sym 110883 gpio_peripheral.iomem_rdata[27]
.sym 110884 gpio_peripheral.iomem_ready
.sym 110893 $false
.sym 110894 $false
.sym 110895 $false
.sym 110896 $false
.sym 110927 $abc$41255$n4$2
.sym 110928 CLK$2$2
.sym 110929 $false
.sym 111046 $abc$41255$n3178
.sym 111047 $abc$41255$n3208
.sym 111048 $false
.sym 111049 $false
.sym 111145 $false
.sym 111146 $false
.sym 111147 $false
.sym 111148 $false
.sym 111173 $abc$41255$n4$2
.sym 111174 CLK$2$2
.sym 111175 $false
.sym 111176 $abc$41255$n6211
.sym 111181 soc.simpleuart.recv_divcnt[0]
.sym 111262 $abc$41255$n3177
.sym 111263 resetn
.sym 111264 $false
.sym 111265 $false
.sym 111385 $true$2
.sym 111386 $false
.sym 111387 $false
.sym 111388 $false
.sym 111403 $true$2
.sym 111404 $false
.sym 111405 $false
.sym 111406 $false
.sym 111419 $abc$41255$n3847
.sym 111420 CLK$2$2
.sym 111421 $false
.sym 111428 $abc$41255$n7595
.sym 111526 sd.iomem_rdata[22]
.sym 111527 sd.iomem_ready
.sym 111528 gpio_peripheral.iomem_rdata[22]
.sym 111529 gpio_peripheral.iomem_ready
.sym 111538 $false
.sym 111539 $false
.sym 111540 $false
.sym 111541 $false
.sym 111542 $abc$41255$n4$2
.sym 111543 CLK$2$2
.sym 111544 $false
.sym 111619 soc.cpu.mem_wdata[12]
.sym 111620 $false
.sym 111621 $false
.sym 111622 $false
.sym 111631 soc.cpu.mem_wdata[13]
.sym 111632 $false
.sym 111633 $false
.sym 111634 $false
.sym 111665 $abc$41255$n3654
.sym 111666 CLK$2$2
.sym 111667 $abc$41255$n7$2
.sym 111760 $abc$41255$n3676
.sym 111761 soc.simpleuart.send_divcnt[0]
.sym 111762 $false
.sym 111763 $false
.sym 111778 soc.simpleuart.cfg_divider[7]
.sym 111779 $false
.sym 111780 $false
.sym 111781 $false
.sym 111784 soc.simpleuart.send_divcnt[1]
.sym 111785 $abc$41255$n3177
.sym 111786 $false
.sym 111787 $false
.sym 111788 $abc$41255$n3678
.sym 111789 CLK$2$2
.sym 111790 $abc$41255$n7$2
.sym 111865 soc.simpleuart.cfg_divider[0]
.sym 111866 $false
.sym 111867 $false
.sym 111868 $false
.sym 111871 soc.simpleuart.send_divcnt[3]
.sym 111872 soc.simpleuart.cfg_divider[3]
.sym 111873 soc.simpleuart.cfg_divider[1]
.sym 111874 soc.simpleuart.send_divcnt[1]
.sym 111877 soc.simpleuart.cfg_divider[2]
.sym 111878 $false
.sym 111879 $false
.sym 111880 $false
.sym 111883 soc.simpleuart.cfg_divider[6]
.sym 111884 $false
.sym 111885 $false
.sym 111886 $false
.sym 111889 soc.simpleuart.cfg_divider[10]
.sym 111890 $false
.sym 111891 $false
.sym 111892 $false
.sym 111895 soc.simpleuart.send_divcnt[0]
.sym 111896 soc.simpleuart.cfg_divider[0]
.sym 111897 soc.simpleuart.cfg_divider[7]
.sym 111898 soc.simpleuart.send_divcnt[7]
.sym 111901 soc.simpleuart.cfg_divider[4]
.sym 111902 $false
.sym 111903 $false
.sym 111904 $false
.sym 111907 $abc$41255$n3177
.sym 111908 $abc$41255$n6461
.sym 111909 $false
.sym 111910 $false
.sym 111911 $true
.sym 111912 CLK$2$2
.sym 111913 $abc$41255$n7$2
.sym 111988 soc.simpleuart.cfg_divider[6]
.sym 111989 soc.simpleuart.send_divcnt[6]
.sym 111990 soc.simpleuart.cfg_divider[30]
.sym 111991 soc.simpleuart.send_divcnt[30]
.sym 111994 soc.simpleuart.cfg_divider[10]
.sym 111995 soc.simpleuart.send_divcnt[10]
.sym 111996 $abc$41255$n3187
.sym 111997 $abc$41255$n3188
.sym 112000 soc.simpleuart.cfg_divider[21]
.sym 112001 $false
.sym 112002 $false
.sym 112003 $false
.sym 112006 soc.simpleuart.cfg_divider[15]
.sym 112007 soc.simpleuart.send_divcnt[15]
.sym 112008 soc.simpleuart.cfg_divider[8]
.sym 112009 soc.simpleuart.send_divcnt[8]
.sym 112012 soc.simpleuart.cfg_divider[4]
.sym 112013 soc.simpleuart.send_divcnt[4]
.sym 112014 soc.simpleuart.cfg_divider[31]
.sym 112015 soc.simpleuart.send_divcnt[31]
.sym 112018 soc.simpleuart.cfg_divider[9]
.sym 112019 soc.simpleuart.send_divcnt[9]
.sym 112020 soc.simpleuart.cfg_divider[12]
.sym 112021 soc.simpleuart.send_divcnt[12]
.sym 112024 soc.simpleuart.cfg_divider[12]
.sym 112025 $false
.sym 112026 $false
.sym 112027 $false
.sym 112030 soc.simpleuart.cfg_divider[8]
.sym 112031 $false
.sym 112032 $false
.sym 112033 $false
.sym 112044 $abc$41255$n6202
.sym 112111 soc.simpleuart.cfg_divider[24]
.sym 112112 $false
.sym 112113 $false
.sym 112114 $false
.sym 112117 soc.simpleuart.cfg_divider[20]
.sym 112118 $false
.sym 112119 $false
.sym 112120 $false
.sym 112123 soc.simpleuart.cfg_divider[24]
.sym 112124 soc.simpleuart.send_divcnt[24]
.sym 112125 soc.simpleuart.cfg_divider[29]
.sym 112126 soc.simpleuart.send_divcnt[29]
.sym 112129 soc.simpleuart.cfg_divider[22]
.sym 112130 soc.simpleuart.send_divcnt[22]
.sym 112131 soc.simpleuart.cfg_divider[23]
.sym 112132 soc.simpleuart.send_divcnt[23]
.sym 112135 soc.simpleuart.cfg_divider[29]
.sym 112136 $false
.sym 112137 $false
.sym 112138 $false
.sym 112141 $abc$41255$n3193
.sym 112142 $abc$41255$n5155
.sym 112143 $abc$41255$n3196
.sym 112144 $abc$41255$n3197
.sym 112147 $abc$41255$n3181
.sym 112148 $abc$41255$n3186
.sym 112149 $abc$41255$n3189
.sym 112150 $abc$41255$n3190
.sym 112153 $abc$41255$n3177
.sym 112154 $abc$41255$n6460
.sym 112155 $false
.sym 112156 $false
.sym 112157 $true
.sym 112158 CLK$2$2
.sym 112159 $abc$41255$n7$2
.sym 112160 $abc$41255$n7687
.sym 112161 $abc$41255$n3182
.sym 112162 $abc$41255$n3205
.sym 112163 $abc$41255$n3183
.sym 112164 soc.simpleuart.send_divcnt[4]
.sym 112165 soc.simpleuart.send_divcnt[3]
.sym 112166 soc.simpleuart.send_divcnt[7]
.sym 112167 soc.simpleuart.send_divcnt[2]
.sym 112196 $true
.sym 112233 soc.simpleuart.send_divcnt[0]$2
.sym 112234 $false
.sym 112235 soc.simpleuart.send_divcnt[0]
.sym 112236 $false
.sym 112237 $false
.sym 112239 $auto$alumacc.cc:474:replace_alu$6585.C[2]
.sym 112241 $false
.sym 112242 soc.simpleuart.send_divcnt[1]
.sym 112245 $auto$alumacc.cc:474:replace_alu$6585.C[3]
.sym 112246 $false
.sym 112247 $false
.sym 112248 soc.simpleuart.send_divcnt[2]
.sym 112249 $auto$alumacc.cc:474:replace_alu$6585.C[2]
.sym 112251 $auto$alumacc.cc:474:replace_alu$6585.C[4]
.sym 112252 $false
.sym 112253 $false
.sym 112254 soc.simpleuart.send_divcnt[3]
.sym 112255 $auto$alumacc.cc:474:replace_alu$6585.C[3]
.sym 112257 $auto$alumacc.cc:474:replace_alu$6585.C[5]
.sym 112258 $false
.sym 112259 $false
.sym 112260 soc.simpleuart.send_divcnt[4]
.sym 112261 $auto$alumacc.cc:474:replace_alu$6585.C[4]
.sym 112263 $auto$alumacc.cc:474:replace_alu$6585.C[6]
.sym 112264 $false
.sym 112265 $false
.sym 112266 soc.simpleuart.send_divcnt[5]
.sym 112267 $auto$alumacc.cc:474:replace_alu$6585.C[5]
.sym 112269 $auto$alumacc.cc:474:replace_alu$6585.C[7]
.sym 112270 $false
.sym 112271 $false
.sym 112272 soc.simpleuart.send_divcnt[6]
.sym 112273 $auto$alumacc.cc:474:replace_alu$6585.C[6]
.sym 112275 $auto$alumacc.cc:474:replace_alu$6585.C[8]
.sym 112276 $false
.sym 112277 $false
.sym 112278 soc.simpleuart.send_divcnt[7]
.sym 112279 $auto$alumacc.cc:474:replace_alu$6585.C[7]
.sym 112283 $abc$41255$n3181
.sym 112284 $abc$41255$n3184
.sym 112285 $abc$41255$n3204
.sym 112286 $abc$41255$n3198
.sym 112287 $abc$41255$n3206
.sym 112288 soc.simpleuart.send_divcnt[10]
.sym 112289 soc.simpleuart.send_divcnt[12]
.sym 112290 soc.simpleuart.send_divcnt[11]
.sym 112319 $auto$alumacc.cc:474:replace_alu$6585.C[8]
.sym 112356 $auto$alumacc.cc:474:replace_alu$6585.C[9]
.sym 112357 $false
.sym 112358 $false
.sym 112359 soc.simpleuart.send_divcnt[8]
.sym 112360 $auto$alumacc.cc:474:replace_alu$6585.C[8]
.sym 112362 $auto$alumacc.cc:474:replace_alu$6585.C[10]
.sym 112363 $false
.sym 112364 $false
.sym 112365 soc.simpleuart.send_divcnt[9]
.sym 112366 $auto$alumacc.cc:474:replace_alu$6585.C[9]
.sym 112368 $auto$alumacc.cc:474:replace_alu$6585.C[11]
.sym 112369 $false
.sym 112370 $false
.sym 112371 soc.simpleuart.send_divcnt[10]
.sym 112372 $auto$alumacc.cc:474:replace_alu$6585.C[10]
.sym 112374 $auto$alumacc.cc:474:replace_alu$6585.C[12]
.sym 112375 $false
.sym 112376 $false
.sym 112377 soc.simpleuart.send_divcnt[11]
.sym 112378 $auto$alumacc.cc:474:replace_alu$6585.C[11]
.sym 112380 $auto$alumacc.cc:474:replace_alu$6585.C[13]
.sym 112381 $false
.sym 112382 $false
.sym 112383 soc.simpleuart.send_divcnt[12]
.sym 112384 $auto$alumacc.cc:474:replace_alu$6585.C[12]
.sym 112386 $auto$alumacc.cc:474:replace_alu$6585.C[14]
.sym 112387 $false
.sym 112388 $false
.sym 112389 soc.simpleuart.send_divcnt[13]
.sym 112390 $auto$alumacc.cc:474:replace_alu$6585.C[13]
.sym 112392 $auto$alumacc.cc:474:replace_alu$6585.C[15]
.sym 112393 $false
.sym 112394 $false
.sym 112395 soc.simpleuart.send_divcnt[14]
.sym 112396 $auto$alumacc.cc:474:replace_alu$6585.C[14]
.sym 112398 $auto$alumacc.cc:474:replace_alu$6585.C[16]
.sym 112399 $false
.sym 112400 $false
.sym 112401 soc.simpleuart.send_divcnt[15]
.sym 112402 $auto$alumacc.cc:474:replace_alu$6585.C[15]
.sym 112407 soc.simpleuart.send_divcnt[20]
.sym 112409 soc.simpleuart.send_divcnt[17]
.sym 112411 soc.simpleuart.send_divcnt[18]
.sym 112442 $auto$alumacc.cc:474:replace_alu$6585.C[16]
.sym 112479 $auto$alumacc.cc:474:replace_alu$6585.C[17]
.sym 112480 $false
.sym 112481 $false
.sym 112482 soc.simpleuart.send_divcnt[16]
.sym 112483 $auto$alumacc.cc:474:replace_alu$6585.C[16]
.sym 112485 $auto$alumacc.cc:474:replace_alu$6585.C[18]
.sym 112486 $false
.sym 112487 $false
.sym 112488 soc.simpleuart.send_divcnt[17]
.sym 112489 $auto$alumacc.cc:474:replace_alu$6585.C[17]
.sym 112491 $auto$alumacc.cc:474:replace_alu$6585.C[19]
.sym 112492 $false
.sym 112493 $false
.sym 112494 soc.simpleuart.send_divcnt[18]
.sym 112495 $auto$alumacc.cc:474:replace_alu$6585.C[18]
.sym 112497 $auto$alumacc.cc:474:replace_alu$6585.C[20]
.sym 112498 $false
.sym 112499 $false
.sym 112500 soc.simpleuart.send_divcnt[19]
.sym 112501 $auto$alumacc.cc:474:replace_alu$6585.C[19]
.sym 112503 $auto$alumacc.cc:474:replace_alu$6585.C[21]
.sym 112504 $false
.sym 112505 $false
.sym 112506 soc.simpleuart.send_divcnt[20]
.sym 112507 $auto$alumacc.cc:474:replace_alu$6585.C[20]
.sym 112509 $auto$alumacc.cc:474:replace_alu$6585.C[22]
.sym 112510 $false
.sym 112511 $false
.sym 112512 soc.simpleuart.send_divcnt[21]
.sym 112513 $auto$alumacc.cc:474:replace_alu$6585.C[21]
.sym 112515 $auto$alumacc.cc:474:replace_alu$6585.C[23]
.sym 112516 $false
.sym 112517 $false
.sym 112518 soc.simpleuart.send_divcnt[22]
.sym 112519 $auto$alumacc.cc:474:replace_alu$6585.C[22]
.sym 112521 $auto$alumacc.cc:474:replace_alu$6585.C[24]
.sym 112522 $false
.sym 112523 $false
.sym 112524 soc.simpleuart.send_divcnt[23]
.sym 112525 $auto$alumacc.cc:474:replace_alu$6585.C[23]
.sym 112530 soc.simpleuart.send_divcnt[26]
.sym 112532 soc.simpleuart.send_divcnt[27]
.sym 112534 soc.simpleuart.send_divcnt[25]
.sym 112565 $auto$alumacc.cc:474:replace_alu$6585.C[24]
.sym 112602 $auto$alumacc.cc:474:replace_alu$6585.C[25]
.sym 112603 $false
.sym 112604 $false
.sym 112605 soc.simpleuart.send_divcnt[24]
.sym 112606 $auto$alumacc.cc:474:replace_alu$6585.C[24]
.sym 112608 $auto$alumacc.cc:474:replace_alu$6585.C[26]
.sym 112609 $false
.sym 112610 $false
.sym 112611 soc.simpleuart.send_divcnt[25]
.sym 112612 $auto$alumacc.cc:474:replace_alu$6585.C[25]
.sym 112614 $auto$alumacc.cc:474:replace_alu$6585.C[27]
.sym 112615 $false
.sym 112616 $false
.sym 112617 soc.simpleuart.send_divcnt[26]
.sym 112618 $auto$alumacc.cc:474:replace_alu$6585.C[26]
.sym 112620 $auto$alumacc.cc:474:replace_alu$6585.C[28]
.sym 112621 $false
.sym 112622 $false
.sym 112623 soc.simpleuart.send_divcnt[27]
.sym 112624 $auto$alumacc.cc:474:replace_alu$6585.C[27]
.sym 112626 $auto$alumacc.cc:474:replace_alu$6585.C[29]
.sym 112627 $false
.sym 112628 $false
.sym 112629 soc.simpleuart.send_divcnt[28]
.sym 112630 $auto$alumacc.cc:474:replace_alu$6585.C[28]
.sym 112632 $auto$alumacc.cc:474:replace_alu$6585.C[30]
.sym 112633 $false
.sym 112634 $false
.sym 112635 soc.simpleuart.send_divcnt[29]
.sym 112636 $auto$alumacc.cc:474:replace_alu$6585.C[29]
.sym 112638 $auto$alumacc.cc:474:replace_alu$6585.C[31]
.sym 112639 $false
.sym 112640 $false
.sym 112641 soc.simpleuart.send_divcnt[30]
.sym 112642 $auto$alumacc.cc:474:replace_alu$6585.C[30]
.sym 112645 $false
.sym 112646 $false
.sym 112647 soc.simpleuart.send_divcnt[31]
.sym 112648 $auto$alumacc.cc:474:replace_alu$6585.C[31]
.sym 112820 lcd_D5$2
.sym 113242 soc.cpu.mem_wdata[0]
.sym 113243 $false
.sym 113244 $false
.sym 113245 $false
.sym 113282 $abc$41255$n3840
.sym 113283 CLK$2$2
.sym 113284 $abc$41255$n7$2
.sym 113321 $true
.sym 113358 sd.sd.prescale_cnt[0]$2
.sym 113359 $false
.sym 113360 sd.sd.prescale_cnt[0]
.sym 113361 $false
.sym 113362 $false
.sym 113364 $auto$alumacc.cc:474:replace_alu$6525.C[2]
.sym 113366 $false
.sym 113367 sd.sd.prescale_cnt[1]
.sym 113370 $auto$alumacc.cc:474:replace_alu$6525.C[3]
.sym 113371 $false
.sym 113372 $false
.sym 113373 sd.sd.prescale_cnt[2]
.sym 113374 $auto$alumacc.cc:474:replace_alu$6525.C[2]
.sym 113376 $auto$alumacc.cc:474:replace_alu$6525.C[4]
.sym 113377 $false
.sym 113378 $false
.sym 113379 sd.sd.prescale_cnt[3]
.sym 113380 $auto$alumacc.cc:474:replace_alu$6525.C[3]
.sym 113382 $auto$alumacc.cc:474:replace_alu$6525.C[5]
.sym 113383 $false
.sym 113384 $false
.sym 113385 sd.sd.prescale_cnt[4]
.sym 113386 $auto$alumacc.cc:474:replace_alu$6525.C[4]
.sym 113388 $auto$alumacc.cc:474:replace_alu$6525.C[6]
.sym 113389 $false
.sym 113390 $false
.sym 113391 sd.sd.prescale_cnt[5]
.sym 113392 $auto$alumacc.cc:474:replace_alu$6525.C[5]
.sym 113394 $auto$alumacc.cc:474:replace_alu$6525.C[7]
.sym 113395 $false
.sym 113396 $false
.sym 113397 sd.sd.prescale_cnt[6]
.sym 113398 $auto$alumacc.cc:474:replace_alu$6525.C[6]
.sym 113401 $false
.sym 113402 $false
.sym 113403 sd.sd.prescale_cnt[7]
.sym 113404 $auto$alumacc.cc:474:replace_alu$6525.C[7]
.sym 113605 $true$2
.sym 113606 $false
.sym 113607 $false
.sym 113608 $false
.sym 113651 $abc$41255$n3676
.sym 113652 CLK$2$2
.sym 113653 $false
.sym 113779 $abc$41255$n7377
.sym 113780 $abc$41255$n7379
.sym 113781 $abc$41255$n7381
.sym 113782 $abc$41255$n7383
.sym 113783 $abc$41255$n7385
.sym 113784 $abc$41255$n7387
.sym 113851 $abc$41255$n2964
.sym 113852 lcd_peripheral.fast_state[1]
.sym 113853 $abc$41255$n7381
.sym 113854 $false
.sym 113857 $abc$41255$n2964
.sym 113858 lcd_peripheral.fast_state[1]
.sym 113859 $abc$41255$n7385
.sym 113860 $false
.sym 113863 lcd_peripheral.num_bytes[4]
.sym 113864 lcd_peripheral.num_bytes[5]
.sym 113865 lcd_peripheral.num_bytes[6]
.sym 113866 lcd_peripheral.num_bytes[7]
.sym 113869 $abc$41255$n2964
.sym 113870 lcd_peripheral.fast_state[1]
.sym 113871 $abc$41255$n7387
.sym 113872 $false
.sym 113875 lcd_peripheral.fast_state[0]
.sym 113876 soc.cpu.mem_wdata[23]
.sym 113877 $abc$41255$n3112
.sym 113878 $false
.sym 113887 lcd_peripheral.fast_state[0]
.sym 113888 soc.cpu.mem_wdata[22]
.sym 113889 $abc$41255$n3110
.sym 113890 $false
.sym 113893 lcd_peripheral.fast_state[0]
.sym 113894 soc.cpu.mem_wdata[20]
.sym 113895 $abc$41255$n3106
.sym 113896 $false
.sym 113897 $abc$41255$n3797
.sym 113898 CLK$2$2
.sym 113899 $false
.sym 113900 $abc$41255$n7389
.sym 113901 $abc$41255$n7391
.sym 113902 $abc$41255$n7393
.sym 113903 $abc$41255$n7395
.sym 113904 $abc$41255$n7397
.sym 113905 $abc$41255$n7399
.sym 113906 $abc$41255$n7401
.sym 113907 $abc$41255$n7403
.sym 113974 lcd_peripheral.num_bytes[8]
.sym 113975 lcd_peripheral.num_bytes[9]
.sym 113976 lcd_peripheral.num_bytes[10]
.sym 113977 lcd_peripheral.num_bytes[11]
.sym 113980 $abc$41255$n2964
.sym 113981 lcd_peripheral.fast_state[1]
.sym 113982 $abc$41255$n7379
.sym 113983 $false
.sym 113986 $abc$41255$n2965_1
.sym 113987 $abc$41255$n2966
.sym 113988 $abc$41255$n2967
.sym 113989 $abc$41255$n2968
.sym 113992 $abc$41255$n2964
.sym 113993 lcd_peripheral.fast_state[1]
.sym 113994 $abc$41255$n7395
.sym 113995 $false
.sym 113998 $abc$41255$n2964
.sym 113999 lcd_peripheral.fast_state[1]
.sym 114000 $abc$41255$n7393
.sym 114001 $false
.sym 114004 lcd_peripheral.num_bytes[1]
.sym 114005 lcd_peripheral.num_bytes[2]
.sym 114006 lcd_peripheral.num_bytes[3]
.sym 114007 lcd_peripheral.num_bytes[0]
.sym 114010 lcd_peripheral.fast_state[0]
.sym 114011 soc.cpu.mem_wdata[26]
.sym 114012 $abc$41255$n3118
.sym 114013 $false
.sym 114016 lcd_peripheral.fast_state[0]
.sym 114017 soc.cpu.mem_wdata[27]
.sym 114018 $abc$41255$n3120
.sym 114019 $false
.sym 114020 $abc$41255$n3797
.sym 114021 CLK$2$2
.sym 114022 $false
.sym 114024 $abc$41255$n3126
.sym 114026 $abc$41255$n3114
.sym 114027 $abc$41255$n3116
.sym 114028 lcd_peripheral.num_bytes[9]
.sym 114029 lcd_peripheral.num_bytes[8]
.sym 114030 lcd_peripheral.num_bytes[14]
.sym 114097 $abc$41255$n2914
.sym 114098 $abc$41255$n3240
.sym 114099 $false
.sym 114100 $false
.sym 114103 $abc$41255$n7373
.sym 114104 $abc$41255$n2964
.sym 114105 lcd_peripheral.fast_state[1]
.sym 114106 $false
.sym 114109 $false
.sym 114110 lcd_peripheral.num_bytes[0]
.sym 114111 $false
.sym 114112 $true$2
.sym 114115 lcd_peripheral.fast_state[1]
.sym 114116 lcd_peripheral.fast_state[0]
.sym 114117 $abc$41255$n2962
.sym 114118 resetn
.sym 114121 lcd_peripheral.num_bytes[1]
.sym 114122 lcd_peripheral.num_bytes[0]
.sym 114123 lcd_peripheral.fast_state[1]
.sym 114124 $false
.sym 114127 lcd_peripheral.fast_state[0]
.sym 114128 soc.cpu.mem_wdata[16]
.sym 114129 $abc$41255$n3098
.sym 114130 $false
.sym 114133 lcd_peripheral.fast_state[0]
.sym 114134 soc.cpu.mem_wdata[17]
.sym 114135 $abc$41255$n3100
.sym 114136 $false
.sym 114139 lcd_peripheral.fast_state[0]
.sym 114140 soc.cpu.mem_wdata[19]
.sym 114141 $abc$41255$n3104
.sym 114142 $false
.sym 114143 $abc$41255$n3797
.sym 114144 CLK$2$2
.sym 114145 $false
.sym 114220 $abc$41255$n2962
.sym 114221 lcd_peripheral.fast_state[1]
.sym 114222 $false
.sym 114223 $false
.sym 114226 $abc$41255$n2926
.sym 114227 lcd_peripheral.fast_state[0]
.sym 114228 $abc$41255$n2964
.sym 114229 $abc$41255$n2961
.sym 114238 lcd_peripheral.fast_state[4]
.sym 114239 $abc$41255$n2926
.sym 114240 resetn
.sym 114241 $false
.sym 114250 $abc$41255$n2914
.sym 114251 lcd_peripheral.fast_state[0]
.sym 114252 $abc$41255$n3315
.sym 114253 $false
.sym 114262 $abc$41255$n2964
.sym 114263 $abc$41255$n2961
.sym 114264 $abc$41255$n2914
.sym 114265 lcd_peripheral.fast_state[4]
.sym 114266 $true
.sym 114267 CLK$2$2
.sym 114268 $false
.sym 114343 SER_RX$2
.sym 114344 $false
.sym 114345 $false
.sym 114346 $false
.sym 114367 soc.simpleuart.recv_pattern[7]
.sym 114368 $false
.sym 114369 $false
.sym 114370 $false
.sym 114373 soc.simpleuart.recv_pattern[5]
.sym 114374 $false
.sym 114375 $false
.sym 114376 $false
.sym 114379 soc.simpleuart.recv_pattern[6]
.sym 114380 $false
.sym 114381 $false
.sym 114382 $false
.sym 114389 $abc$41255$n3666
.sym 114390 CLK$2$2
.sym 114391 $abc$41255$n7$2
.sym 114393 soc.simpleuart.recv_pattern[0]
.sym 114396 soc.simpleuart.recv_pattern[1]
.sym 114397 soc.simpleuart.recv_pattern[2]
.sym 114399 soc.simpleuart.recv_pattern[3]
.sym 114466 soc.simpleuart.recv_pattern[7]
.sym 114467 $false
.sym 114468 $false
.sym 114469 $false
.sym 114472 soc.simpleuart.recv_pattern[1]
.sym 114473 $false
.sym 114474 $false
.sym 114475 $false
.sym 114478 soc.simpleuart.recv_pattern[4]
.sym 114479 $false
.sym 114480 $false
.sym 114481 $false
.sym 114484 soc.simpleuart.recv_pattern[6]
.sym 114485 $false
.sym 114486 $false
.sym 114487 $false
.sym 114490 soc.simpleuart.recv_pattern[5]
.sym 114491 $false
.sym 114492 $false
.sym 114493 $false
.sym 114496 soc.simpleuart.recv_pattern[3]
.sym 114497 $false
.sym 114498 $false
.sym 114499 $false
.sym 114502 soc.simpleuart.recv_pattern[0]
.sym 114503 $false
.sym 114504 $false
.sym 114505 $false
.sym 114508 soc.simpleuart.recv_pattern[2]
.sym 114509 $false
.sym 114510 $false
.sym 114511 $false
.sym 114512 $abc$41255$n3659
.sym 114513 CLK$2$2
.sym 114514 $abc$41255$n7$2
.sym 114517 soc.simpleuart.cfg_divider[28]
.sym 114520 soc.simpleuart.cfg_divider[24]
.sym 114522 soc.simpleuart.cfg_divider[29]
.sym 114601 soc.cpu.mem_wdata[31]
.sym 114602 $false
.sym 114603 $false
.sym 114604 $false
.sym 114607 soc.cpu.mem_wdata[25]
.sym 114608 $false
.sym 114609 $false
.sym 114610 $false
.sym 114619 soc.cpu.mem_wdata[27]
.sym 114620 $false
.sym 114621 $false
.sym 114622 $false
.sym 114625 soc.cpu.mem_wdata[26]
.sym 114626 $false
.sym 114627 $false
.sym 114628 $false
.sym 114631 soc.cpu.mem_wdata[30]
.sym 114632 $false
.sym 114633 $false
.sym 114634 $false
.sym 114635 $abc$41255$n3656
.sym 114636 CLK$2$2
.sym 114637 $abc$41255$n7$2
.sym 114847 soc.cpu.mem_wdata[0]
.sym 114848 $false
.sym 114849 $false
.sym 114850 $false
.sym 114881 $abc$41255$n3844
.sym 114882 CLK$2$2
.sym 114883 $abc$41255$n7$2
.sym 114994 resetn
.sym 114995 $false
.sym 114996 $false
.sym 114997 $false
.sym 115000 $true$2
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$41255$n3847
.sym 115005 CLK$2$2
.sym 115006 $false
.sym 115253 $abc$41255$n7597
.sym 115254 $abc$41255$n7605
.sym 115255 soc.simpleuart.recv_divcnt[5]
.sym 115256 soc.simpleuart.recv_divcnt[3]
.sym 115257 soc.simpleuart.recv_divcnt[7]
.sym 115258 soc.simpleuart.recv_divcnt[2]
.sym 115259 soc.simpleuart.recv_divcnt[1]
.sym 115260 soc.simpleuart.recv_divcnt[6]
.sym 115327 $false
.sym 115328 $true$2
.sym 115329 soc.simpleuart.recv_divcnt[0]
.sym 115330 $false
.sym 115357 $abc$41255$n4881
.sym 115358 $abc$41255$n6211
.sym 115359 $false
.sym 115360 $false
.sym 115373 $true
.sym 115374 CLK$2$2
.sym 115375 $abc$41255$n7$2
.sym 115376 $abc$41255$n7613
.sym 115378 $abc$41255$n7617
.sym 115379 $abc$41255$n7424
.sym 115380 soc.simpleuart.recv_divcnt[13]
.sym 115381 soc.simpleuart.recv_divcnt[15]
.sym 115382 soc.simpleuart.recv_divcnt[12]
.sym 115383 soc.simpleuart.recv_divcnt[10]
.sym 115499 $abc$41255$n7635
.sym 115500 $abc$41255$n7631
.sym 115501 $abc$41255$n7619
.sym 115502 $abc$41255$n7607
.sym 115503 $abc$41255$n7609
.sym 115504 $abc$41255$n7599
.sym 115505 $abc$41255$n7603
.sym 115506 soc.simpleuart.recv_divcnt[21]
.sym 115609 soc.simpleuart.recv_divcnt[0]
.sym 115610 $false
.sym 115611 $false
.sym 115612 $false
.sym 115622 $abc$41255$n7649
.sym 115623 $abc$41255$n7601
.sym 115624 $abc$41255$n7639
.sym 115625 $abc$41255$n7623
.sym 115626 $abc$41255$n7641
.sym 115627 soc.simpleuart.recv_divcnt[24]
.sym 115628 soc.simpleuart.recv_divcnt[28]
.sym 115781 $true
.sym 115818 $auto$alumacc.cc:474:replace_alu$6479.C[2]
.sym 115820 soc.simpleuart.cfg_divider[1]
.sym 115821 $abc$41255$n7595
.sym 115824 $auto$alumacc.cc:474:replace_alu$6479.C[3]
.sym 115826 soc.simpleuart.cfg_divider[2]
.sym 115827 $abc$41255$n7424
.sym 115830 $auto$alumacc.cc:474:replace_alu$6479.C[4]
.sym 115832 soc.simpleuart.cfg_divider[3]
.sym 115833 $abc$41255$n7597
.sym 115836 $auto$alumacc.cc:474:replace_alu$6479.C[5]
.sym 115838 soc.simpleuart.cfg_divider[4]
.sym 115839 $abc$41255$n7599
.sym 115842 $auto$alumacc.cc:474:replace_alu$6479.C[6]
.sym 115844 soc.simpleuart.cfg_divider[5]
.sym 115845 $abc$41255$n7601
.sym 115848 $auto$alumacc.cc:474:replace_alu$6479.C[7]
.sym 115850 soc.simpleuart.cfg_divider[6]
.sym 115851 $abc$41255$n7603
.sym 115854 $auto$alumacc.cc:474:replace_alu$6479.C[8]
.sym 115856 soc.simpleuart.cfg_divider[7]
.sym 115857 $abc$41255$n7605
.sym 115860 $auto$alumacc.cc:474:replace_alu$6479.C[9]
.sym 115862 soc.simpleuart.cfg_divider[8]
.sym 115863 $abc$41255$n7607
.sym 115904 $auto$alumacc.cc:474:replace_alu$6479.C[9]
.sym 115941 $auto$alumacc.cc:474:replace_alu$6479.C[10]
.sym 115943 soc.simpleuart.cfg_divider[9]
.sym 115944 $abc$41255$n7609
.sym 115947 $auto$alumacc.cc:474:replace_alu$6479.C[11]
.sym 115949 soc.simpleuart.cfg_divider[10]
.sym 115950 $abc$41255$n7611
.sym 115953 $auto$alumacc.cc:474:replace_alu$6479.C[12]
.sym 115955 soc.simpleuart.cfg_divider[11]
.sym 115956 $abc$41255$n7613
.sym 115959 $auto$alumacc.cc:474:replace_alu$6479.C[13]
.sym 115961 soc.simpleuart.cfg_divider[12]
.sym 115962 $abc$41255$n7615
.sym 115965 $auto$alumacc.cc:474:replace_alu$6479.C[14]
.sym 115967 soc.simpleuart.cfg_divider[13]
.sym 115968 $abc$41255$n7617
.sym 115971 $auto$alumacc.cc:474:replace_alu$6479.C[15]
.sym 115973 soc.simpleuart.cfg_divider[14]
.sym 115974 $abc$41255$n7619
.sym 115977 $auto$alumacc.cc:474:replace_alu$6479.C[16]
.sym 115979 soc.simpleuart.cfg_divider[15]
.sym 115980 $abc$41255$n7621
.sym 115983 $auto$alumacc.cc:474:replace_alu$6479.C[17]
.sym 115985 soc.simpleuart.cfg_divider[16]
.sym 115986 $abc$41255$n7623
.sym 116027 $auto$alumacc.cc:474:replace_alu$6479.C[17]
.sym 116064 $auto$alumacc.cc:474:replace_alu$6479.C[18]
.sym 116066 soc.simpleuart.cfg_divider[17]
.sym 116067 $abc$41255$n7625
.sym 116070 $auto$alumacc.cc:474:replace_alu$6479.C[19]
.sym 116072 soc.simpleuart.cfg_divider[18]
.sym 116073 $abc$41255$n7627
.sym 116076 $auto$alumacc.cc:474:replace_alu$6479.C[20]
.sym 116078 soc.simpleuart.cfg_divider[19]
.sym 116079 $abc$41255$n7629
.sym 116082 $auto$alumacc.cc:474:replace_alu$6479.C[21]
.sym 116084 soc.simpleuart.cfg_divider[20]
.sym 116085 $abc$41255$n7631
.sym 116088 $auto$alumacc.cc:474:replace_alu$6479.C[22]
.sym 116090 soc.simpleuart.cfg_divider[21]
.sym 116091 $abc$41255$n7633
.sym 116094 $auto$alumacc.cc:474:replace_alu$6479.C[23]
.sym 116096 soc.simpleuart.cfg_divider[22]
.sym 116097 $abc$41255$n7635
.sym 116100 $auto$alumacc.cc:474:replace_alu$6479.C[24]
.sym 116102 soc.simpleuart.cfg_divider[23]
.sym 116103 $abc$41255$n7637
.sym 116106 $auto$alumacc.cc:474:replace_alu$6479.C[25]
.sym 116108 soc.simpleuart.cfg_divider[24]
.sym 116109 $abc$41255$n7639
.sym 116150 $auto$alumacc.cc:474:replace_alu$6479.C[25]
.sym 116187 $auto$alumacc.cc:474:replace_alu$6479.C[26]
.sym 116189 soc.simpleuart.cfg_divider[25]
.sym 116190 $abc$41255$n7641
.sym 116193 $auto$alumacc.cc:474:replace_alu$6479.C[27]
.sym 116195 soc.simpleuart.cfg_divider[26]
.sym 116196 $abc$41255$n7643
.sym 116199 $auto$alumacc.cc:474:replace_alu$6479.C[28]
.sym 116201 soc.simpleuart.cfg_divider[27]
.sym 116202 $abc$41255$n7645
.sym 116205 $auto$alumacc.cc:474:replace_alu$6479.C[29]
.sym 116207 soc.simpleuart.cfg_divider[28]
.sym 116208 $abc$41255$n7647
.sym 116211 $auto$alumacc.cc:474:replace_alu$6479.C[30]
.sym 116213 soc.simpleuart.cfg_divider[29]
.sym 116214 $abc$41255$n7649
.sym 116217 $auto$alumacc.cc:474:replace_alu$6479.C[31]
.sym 116219 soc.simpleuart.cfg_divider[30]
.sym 116220 $abc$41255$n7651
.sym 116223 $abc$41255$n6202$2
.sym 116225 soc.simpleuart.cfg_divider[31]
.sym 116226 $abc$41255$n7653
.sym 116233 $abc$41255$n6202$2
.sym 116237 $abc$41255$n3667
.sym 116238 $abc$41255$n3203
.sym 116239 $abc$41255$n3201
.sym 116240 $abc$41255$n7685
.sym 116241 $abc$41255$n3199
.sym 116242 $abc$41255$n3200
.sym 116243 $abc$41255$n7684
.sym 116244 $abc$41255$n3202
.sym 116311 soc.simpleuart.cfg_divider[30]
.sym 116312 $false
.sym 116313 $false
.sym 116314 $false
.sym 116317 soc.simpleuart.cfg_divider[20]
.sym 116318 soc.simpleuart.send_divcnt[20]
.sym 116319 $abc$41255$n3183
.sym 116320 $false
.sym 116323 soc.simpleuart.cfg_divider[3]
.sym 116324 soc.simpleuart.send_divcnt[3]
.sym 116325 soc.simpleuart.cfg_divider[2]
.sym 116326 soc.simpleuart.send_divcnt[2]
.sym 116329 soc.simpleuart.send_divcnt[8]
.sym 116330 soc.simpleuart.cfg_divider[8]
.sym 116331 soc.simpleuart.cfg_divider[17]
.sym 116332 soc.simpleuart.send_divcnt[17]
.sym 116335 $abc$41255$n3177
.sym 116336 $abc$41255$n6459
.sym 116337 $false
.sym 116338 $false
.sym 116341 $abc$41255$n3177
.sym 116342 $abc$41255$n6458
.sym 116343 $false
.sym 116344 $false
.sym 116347 $abc$41255$n3177
.sym 116348 $abc$41255$n6462
.sym 116349 $false
.sym 116350 $false
.sym 116353 $abc$41255$n3177
.sym 116354 $abc$41255$n6457
.sym 116355 $false
.sym 116356 $false
.sym 116357 $true
.sym 116358 CLK$2$2
.sym 116359 $abc$41255$n7$2
.sym 116360 soc.simpleuart.send_divcnt[15]
.sym 116362 soc.simpleuart.send_divcnt[14]
.sym 116363 soc.simpleuart.send_divcnt[13]
.sym 116364 soc.simpleuart.send_divcnt[8]
.sym 116434 $abc$41255$n3182
.sym 116435 $abc$41255$n3184
.sym 116436 $abc$41255$n3185
.sym 116437 $false
.sym 116440 soc.simpleuart.send_divcnt[27]
.sym 116441 soc.simpleuart.cfg_divider[27]
.sym 116442 soc.simpleuart.send_divcnt[25]
.sym 116443 soc.simpleuart.cfg_divider[25]
.sym 116446 soc.simpleuart.send_divcnt[25]
.sym 116447 soc.simpleuart.cfg_divider[25]
.sym 116448 $abc$41255$n3205
.sym 116449 $false
.sym 116452 $abc$41255$n3199
.sym 116453 $abc$41255$n3204
.sym 116454 $abc$41255$n3206
.sym 116455 $abc$41255$n3207
.sym 116458 soc.simpleuart.cfg_divider[27]
.sym 116459 soc.simpleuart.send_divcnt[27]
.sym 116460 soc.simpleuart.cfg_divider[26]
.sym 116461 soc.simpleuart.send_divcnt[26]
.sym 116464 $abc$41255$n3177
.sym 116465 $abc$41255$n6465
.sym 116466 $false
.sym 116467 $false
.sym 116470 $abc$41255$n3177
.sym 116471 $abc$41255$n6467
.sym 116472 $false
.sym 116473 $false
.sym 116476 $abc$41255$n3177
.sym 116477 $abc$41255$n6466
.sym 116478 $false
.sym 116479 $false
.sym 116480 $true
.sym 116481 CLK$2$2
.sym 116482 $abc$41255$n7$2
.sym 116563 $abc$41255$n3177
.sym 116564 $abc$41255$n6475
.sym 116565 $false
.sym 116566 $false
.sym 116575 $abc$41255$n3177
.sym 116576 $abc$41255$n6472
.sym 116577 $false
.sym 116578 $false
.sym 116587 $abc$41255$n3177
.sym 116588 $abc$41255$n6473
.sym 116589 $false
.sym 116590 $false
.sym 116603 $true
.sym 116604 CLK$2$2
.sym 116605 $abc$41255$n7$2
.sym 116686 $abc$41255$n3177
.sym 116687 $abc$41255$n6481
.sym 116688 $false
.sym 116689 $false
.sym 116698 $abc$41255$n3177
.sym 116699 $abc$41255$n6482
.sym 116700 $false
.sym 116701 $false
.sym 116710 $abc$41255$n3177
.sym 116711 $abc$41255$n6480
.sym 116712 $false
.sym 116713 $false
.sym 116726 $true
.sym 116727 CLK$2$2
.sym 116728 $abc$41255$n7$2
.sym 116900 lcd_D3$2
.sym 117855 $abc$41255$n3108
.sym 117857 $abc$41255$n3102
.sym 117860 lcd_peripheral.num_bytes[5]
.sym 117861 lcd_peripheral.num_bytes[2]
.sym 117890 $true
.sym 117927 lcd_peripheral.num_bytes[0]$2
.sym 117928 $false
.sym 117929 lcd_peripheral.num_bytes[0]
.sym 117930 $false
.sym 117931 $false
.sym 117933 $auto$alumacc.cc:474:replace_alu$6522.C[2]
.sym 117935 lcd_peripheral.num_bytes[1]
.sym 117936 $true$2
.sym 117939 $auto$alumacc.cc:474:replace_alu$6522.C[3]
.sym 117940 $false
.sym 117941 lcd_peripheral.num_bytes[2]
.sym 117942 $true$2
.sym 117943 $auto$alumacc.cc:474:replace_alu$6522.C[2]
.sym 117945 $auto$alumacc.cc:474:replace_alu$6522.C[4]
.sym 117946 $false
.sym 117947 lcd_peripheral.num_bytes[3]
.sym 117948 $true$2
.sym 117949 $auto$alumacc.cc:474:replace_alu$6522.C[3]
.sym 117951 $auto$alumacc.cc:474:replace_alu$6522.C[5]
.sym 117952 $false
.sym 117953 lcd_peripheral.num_bytes[4]
.sym 117954 $true$2
.sym 117955 $auto$alumacc.cc:474:replace_alu$6522.C[4]
.sym 117957 $auto$alumacc.cc:474:replace_alu$6522.C[6]
.sym 117958 $false
.sym 117959 lcd_peripheral.num_bytes[5]
.sym 117960 $true$2
.sym 117961 $auto$alumacc.cc:474:replace_alu$6522.C[5]
.sym 117963 $auto$alumacc.cc:474:replace_alu$6522.C[7]
.sym 117964 $false
.sym 117965 lcd_peripheral.num_bytes[6]
.sym 117966 $true$2
.sym 117967 $auto$alumacc.cc:474:replace_alu$6522.C[6]
.sym 117969 $auto$alumacc.cc:474:replace_alu$6522.C[8]
.sym 117970 $false
.sym 117971 lcd_peripheral.num_bytes[7]
.sym 117972 $true$2
.sym 117973 $auto$alumacc.cc:474:replace_alu$6522.C[7]
.sym 117977 $abc$41255$n3128
.sym 117978 $abc$41255$n3124
.sym 117979 $abc$41255$n2967
.sym 117980 $abc$41255$n3122
.sym 117982 lcd_peripheral.num_bytes[15]
.sym 117983 lcd_peripheral.num_bytes[13]
.sym 117984 lcd_peripheral.num_bytes[12]
.sym 118013 $auto$alumacc.cc:474:replace_alu$6522.C[8]
.sym 118050 $auto$alumacc.cc:474:replace_alu$6522.C[9]
.sym 118051 $false
.sym 118052 lcd_peripheral.num_bytes[8]
.sym 118053 $true$2
.sym 118054 $auto$alumacc.cc:474:replace_alu$6522.C[8]
.sym 118056 $auto$alumacc.cc:474:replace_alu$6522.C[10]
.sym 118057 $false
.sym 118058 lcd_peripheral.num_bytes[9]
.sym 118059 $true$2
.sym 118060 $auto$alumacc.cc:474:replace_alu$6522.C[9]
.sym 118062 $auto$alumacc.cc:474:replace_alu$6522.C[11]
.sym 118063 $false
.sym 118064 lcd_peripheral.num_bytes[10]
.sym 118065 $true$2
.sym 118066 $auto$alumacc.cc:474:replace_alu$6522.C[10]
.sym 118068 $auto$alumacc.cc:474:replace_alu$6522.C[12]
.sym 118069 $false
.sym 118070 lcd_peripheral.num_bytes[11]
.sym 118071 $true$2
.sym 118072 $auto$alumacc.cc:474:replace_alu$6522.C[11]
.sym 118074 $auto$alumacc.cc:474:replace_alu$6522.C[13]
.sym 118075 $false
.sym 118076 lcd_peripheral.num_bytes[12]
.sym 118077 $true$2
.sym 118078 $auto$alumacc.cc:474:replace_alu$6522.C[12]
.sym 118080 $auto$alumacc.cc:474:replace_alu$6522.C[14]
.sym 118081 $false
.sym 118082 lcd_peripheral.num_bytes[13]
.sym 118083 $true$2
.sym 118084 $auto$alumacc.cc:474:replace_alu$6522.C[13]
.sym 118086 $auto$alumacc.cc:474:replace_alu$6522.C[15]
.sym 118087 $false
.sym 118088 lcd_peripheral.num_bytes[14]
.sym 118089 $true$2
.sym 118090 $auto$alumacc.cc:474:replace_alu$6522.C[14]
.sym 118093 $false
.sym 118094 lcd_peripheral.num_bytes[15]
.sym 118095 $true$2
.sym 118096 $auto$alumacc.cc:474:replace_alu$6522.C[15]
.sym 118180 $abc$41255$n2964
.sym 118181 lcd_peripheral.fast_state[1]
.sym 118182 $abc$41255$n7401
.sym 118183 $false
.sym 118192 $abc$41255$n2964
.sym 118193 lcd_peripheral.fast_state[1]
.sym 118194 $abc$41255$n7389
.sym 118195 $false
.sym 118198 $abc$41255$n2964
.sym 118199 lcd_peripheral.fast_state[1]
.sym 118200 $abc$41255$n7391
.sym 118201 $false
.sym 118204 lcd_peripheral.fast_state[0]
.sym 118205 soc.cpu.mem_wdata[25]
.sym 118206 $abc$41255$n3116
.sym 118207 $false
.sym 118210 lcd_peripheral.fast_state[0]
.sym 118211 soc.cpu.mem_wdata[24]
.sym 118212 $abc$41255$n3114
.sym 118213 $false
.sym 118216 lcd_peripheral.fast_state[0]
.sym 118217 soc.cpu.mem_wdata[30]
.sym 118218 $abc$41255$n3126
.sym 118219 $false
.sym 118220 $abc$41255$n3797
.sym 118221 CLK$2$2
.sym 118222 $false
.sym 118549 soc.simpleuart.recv_pattern[1]
.sym 118550 $false
.sym 118551 $false
.sym 118552 $false
.sym 118567 soc.simpleuart.recv_pattern[2]
.sym 118568 $false
.sym 118569 $false
.sym 118570 $false
.sym 118573 soc.simpleuart.recv_pattern[3]
.sym 118574 $false
.sym 118575 $false
.sym 118576 $false
.sym 118585 soc.simpleuart.recv_pattern[4]
.sym 118586 $false
.sym 118587 $false
.sym 118588 $false
.sym 118589 $abc$41255$n3666
.sym 118590 CLK$2$2
.sym 118591 $abc$41255$n7$2
.sym 118678 soc.cpu.mem_wdata[28]
.sym 118679 $false
.sym 118680 $false
.sym 118681 $false
.sym 118696 soc.cpu.mem_wdata[24]
.sym 118697 $false
.sym 118698 $false
.sym 118699 $false
.sym 118708 soc.cpu.mem_wdata[29]
.sym 118709 $false
.sym 118710 $false
.sym 118711 $false
.sym 118712 $abc$41255$n3656
.sym 118713 CLK$2$2
.sym 118714 $abc$41255$n7$2
.sym 119209 soc.simpleuart.recv_divcnt[4]
.sym 119332 $abc$41255$n6215
.sym 119333 $abc$41255$n6217
.sym 119334 $abc$41255$n6219
.sym 119335 $abc$41255$n6221
.sym 119336 $abc$41255$n6223
.sym 119337 $abc$41255$n6225
.sym 119404 soc.simpleuart.recv_divcnt[2]
.sym 119405 $false
.sym 119406 $false
.sym 119407 $false
.sym 119410 soc.simpleuart.recv_divcnt[6]
.sym 119411 $false
.sym 119412 $false
.sym 119413 $false
.sym 119416 $abc$41255$n4881
.sym 119417 $abc$41255$n6221
.sym 119418 $false
.sym 119419 $false
.sym 119422 $abc$41255$n4881
.sym 119423 $abc$41255$n6217
.sym 119424 $false
.sym 119425 $false
.sym 119428 $abc$41255$n4881
.sym 119429 $abc$41255$n6225
.sym 119430 $false
.sym 119431 $false
.sym 119434 $abc$41255$n4881
.sym 119435 $abc$41255$n6215
.sym 119436 $false
.sym 119437 $false
.sym 119440 $abc$41255$n4881
.sym 119441 soc.simpleuart.recv_divcnt[1]
.sym 119442 soc.simpleuart.recv_divcnt[0]
.sym 119443 $false
.sym 119446 $abc$41255$n4881
.sym 119447 $abc$41255$n6223
.sym 119448 $false
.sym 119449 $false
.sym 119450 $true
.sym 119451 CLK$2$2
.sym 119452 $abc$41255$n7$2
.sym 119453 $abc$41255$n6227
.sym 119454 $abc$41255$n6229
.sym 119455 $abc$41255$n6231
.sym 119456 $abc$41255$n6233
.sym 119457 $abc$41255$n6235
.sym 119458 $abc$41255$n6237
.sym 119459 $abc$41255$n6239
.sym 119460 $abc$41255$n6241
.sym 119527 soc.simpleuart.recv_divcnt[10]
.sym 119528 $false
.sym 119529 $false
.sym 119530 $false
.sym 119539 soc.simpleuart.recv_divcnt[12]
.sym 119540 $false
.sym 119541 $false
.sym 119542 $false
.sym 119545 soc.simpleuart.recv_divcnt[1]
.sym 119546 $false
.sym 119547 $false
.sym 119548 $false
.sym 119551 $abc$41255$n4881
.sym 119552 $abc$41255$n6237
.sym 119553 $false
.sym 119554 $false
.sym 119557 $abc$41255$n4881
.sym 119558 $abc$41255$n6241
.sym 119559 $false
.sym 119560 $false
.sym 119563 $abc$41255$n4881
.sym 119564 $abc$41255$n6235
.sym 119565 $false
.sym 119566 $false
.sym 119569 $abc$41255$n4881
.sym 119570 $abc$41255$n6231
.sym 119571 $false
.sym 119572 $false
.sym 119573 $true
.sym 119574 CLK$2$2
.sym 119575 $abc$41255$n7$2
.sym 119576 $abc$41255$n6243
.sym 119577 $abc$41255$n6245
.sym 119578 $abc$41255$n6247
.sym 119579 $abc$41255$n6249
.sym 119580 $abc$41255$n6251
.sym 119581 $abc$41255$n6253
.sym 119582 $abc$41255$n6255
.sym 119583 $abc$41255$n6257
.sym 119650 soc.simpleuart.recv_divcnt[21]
.sym 119651 $false
.sym 119652 $false
.sym 119653 $false
.sym 119656 soc.simpleuart.recv_divcnt[19]
.sym 119657 $false
.sym 119658 $false
.sym 119659 $false
.sym 119662 soc.simpleuart.recv_divcnt[13]
.sym 119663 $false
.sym 119664 $false
.sym 119665 $false
.sym 119668 soc.simpleuart.recv_divcnt[7]
.sym 119669 $false
.sym 119670 $false
.sym 119671 $false
.sym 119674 soc.simpleuart.recv_divcnt[8]
.sym 119675 $false
.sym 119676 $false
.sym 119677 $false
.sym 119680 soc.simpleuart.recv_divcnt[3]
.sym 119681 $false
.sym 119682 $false
.sym 119683 $false
.sym 119686 soc.simpleuart.recv_divcnt[5]
.sym 119687 $false
.sym 119688 $false
.sym 119689 $false
.sym 119692 $abc$41255$n4881
.sym 119693 $abc$41255$n6253
.sym 119694 $false
.sym 119695 $false
.sym 119696 $true
.sym 119697 CLK$2$2
.sym 119698 $abc$41255$n7$2
.sym 119699 $abc$41255$n6259
.sym 119700 $abc$41255$n6261
.sym 119701 $abc$41255$n6263
.sym 119702 $abc$41255$n6265
.sym 119703 $abc$41255$n6267
.sym 119704 $abc$41255$n6269
.sym 119705 $abc$41255$n6271
.sym 119706 $abc$41255$n6273
.sym 119773 soc.simpleuart.recv_divcnt[28]
.sym 119774 $false
.sym 119775 $false
.sym 119776 $false
.sym 119779 soc.simpleuart.recv_divcnt[4]
.sym 119780 $false
.sym 119781 $false
.sym 119782 $false
.sym 119785 soc.simpleuart.recv_divcnt[23]
.sym 119786 $false
.sym 119787 $false
.sym 119788 $false
.sym 119791 soc.simpleuart.recv_divcnt[15]
.sym 119792 $false
.sym 119793 $false
.sym 119794 $false
.sym 119797 soc.simpleuart.recv_divcnt[24]
.sym 119798 $false
.sym 119799 $false
.sym 119800 $false
.sym 119803 $abc$41255$n4881
.sym 119804 $abc$41255$n6259
.sym 119805 $false
.sym 119806 $false
.sym 119809 $abc$41255$n4881
.sym 119810 $abc$41255$n6267
.sym 119811 $false
.sym 119812 $false
.sym 119819 $true
.sym 119820 CLK$2$2
.sym 119821 $abc$41255$n7$2
.sym 119822 $abc$41255$n7611
.sym 119823 soc.simpleuart.recv_divcnt[29]
.sym 119824 soc.simpleuart.recv_divcnt[30]
.sym 119825 soc.simpleuart.recv_divcnt[25]
.sym 119826 soc.simpleuart.recv_divcnt[31]
.sym 119827 soc.simpleuart.recv_divcnt[27]
.sym 119828 soc.simpleuart.recv_divcnt[26]
.sym 119858 $true
.sym 119895 $auto$alumacc.cc:474:replace_alu$6474.C[1]
.sym 119897 soc.simpleuart.cfg_divider[0]
.sym 119898 $abc$41255$n7595
.sym 119901 $auto$alumacc.cc:474:replace_alu$6474.C[2]
.sym 119903 soc.simpleuart.cfg_divider[1]
.sym 119904 $abc$41255$n7424
.sym 119907 $auto$alumacc.cc:474:replace_alu$6474.C[3]
.sym 119909 soc.simpleuart.cfg_divider[2]
.sym 119910 $abc$41255$n7597
.sym 119913 $auto$alumacc.cc:474:replace_alu$6474.C[4]
.sym 119915 soc.simpleuart.cfg_divider[3]
.sym 119916 $abc$41255$n7599
.sym 119919 $auto$alumacc.cc:474:replace_alu$6474.C[5]
.sym 119921 soc.simpleuart.cfg_divider[4]
.sym 119922 $abc$41255$n7601
.sym 119925 $auto$alumacc.cc:474:replace_alu$6474.C[6]
.sym 119927 soc.simpleuart.cfg_divider[5]
.sym 119928 $abc$41255$n7603
.sym 119931 $auto$alumacc.cc:474:replace_alu$6474.C[7]
.sym 119933 soc.simpleuart.cfg_divider[6]
.sym 119934 $abc$41255$n7605
.sym 119937 $auto$alumacc.cc:474:replace_alu$6474.C[8]
.sym 119939 soc.simpleuart.cfg_divider[7]
.sym 119940 $abc$41255$n7607
.sym 119945 $abc$41255$n7633
.sym 119946 $abc$41255$n7655
.sym 119947 $abc$41255$n7621
.sym 119949 $abc$41255$n7615
.sym 119951 $abc$41255$n6455
.sym 119952 soc.simpleuart.send_divcnt[0]
.sym 119981 $auto$alumacc.cc:474:replace_alu$6474.C[8]
.sym 120018 $auto$alumacc.cc:474:replace_alu$6474.C[9]
.sym 120020 soc.simpleuart.cfg_divider[8]
.sym 120021 $abc$41255$n7609
.sym 120024 $auto$alumacc.cc:474:replace_alu$6474.C[10]
.sym 120026 soc.simpleuart.cfg_divider[9]
.sym 120027 $abc$41255$n7611
.sym 120030 $auto$alumacc.cc:474:replace_alu$6474.C[11]
.sym 120032 soc.simpleuart.cfg_divider[10]
.sym 120033 $abc$41255$n7613
.sym 120036 $auto$alumacc.cc:474:replace_alu$6474.C[12]
.sym 120038 soc.simpleuart.cfg_divider[11]
.sym 120039 $abc$41255$n7615
.sym 120042 $auto$alumacc.cc:474:replace_alu$6474.C[13]
.sym 120044 soc.simpleuart.cfg_divider[12]
.sym 120045 $abc$41255$n7617
.sym 120048 $auto$alumacc.cc:474:replace_alu$6474.C[14]
.sym 120050 soc.simpleuart.cfg_divider[13]
.sym 120051 $abc$41255$n7619
.sym 120054 $auto$alumacc.cc:474:replace_alu$6474.C[15]
.sym 120056 soc.simpleuart.cfg_divider[14]
.sym 120057 $abc$41255$n7621
.sym 120060 $auto$alumacc.cc:474:replace_alu$6474.C[16]
.sym 120062 soc.simpleuart.cfg_divider[15]
.sym 120063 $abc$41255$n7623
.sym 120068 $abc$41255$n7643
.sym 120069 $abc$41255$n7627
.sym 120071 $abc$41255$n7653
.sym 120072 $abc$41255$n7625
.sym 120073 $abc$41255$n7645
.sym 120074 $abc$41255$n7637
.sym 120075 $abc$41255$n7629
.sym 120104 $auto$alumacc.cc:474:replace_alu$6474.C[16]
.sym 120141 $auto$alumacc.cc:474:replace_alu$6474.C[17]
.sym 120143 soc.simpleuart.cfg_divider[16]
.sym 120144 $abc$41255$n7625
.sym 120147 $auto$alumacc.cc:474:replace_alu$6474.C[18]
.sym 120149 soc.simpleuart.cfg_divider[17]
.sym 120150 $abc$41255$n7627
.sym 120153 $auto$alumacc.cc:474:replace_alu$6474.C[19]
.sym 120155 soc.simpleuart.cfg_divider[18]
.sym 120156 $abc$41255$n7629
.sym 120159 $auto$alumacc.cc:474:replace_alu$6474.C[20]
.sym 120161 soc.simpleuart.cfg_divider[19]
.sym 120162 $abc$41255$n7631
.sym 120165 $auto$alumacc.cc:474:replace_alu$6474.C[21]
.sym 120167 soc.simpleuart.cfg_divider[20]
.sym 120168 $abc$41255$n7633
.sym 120171 $auto$alumacc.cc:474:replace_alu$6474.C[22]
.sym 120173 soc.simpleuart.cfg_divider[21]
.sym 120174 $abc$41255$n7635
.sym 120177 $auto$alumacc.cc:474:replace_alu$6474.C[23]
.sym 120179 soc.simpleuart.cfg_divider[22]
.sym 120180 $abc$41255$n7637
.sym 120183 $auto$alumacc.cc:474:replace_alu$6474.C[24]
.sym 120185 soc.simpleuart.cfg_divider[23]
.sym 120186 $abc$41255$n7639
.sym 120191 $abc$41255$n7651
.sym 120192 $abc$41255$n2785
.sym 120196 gpio_peripheral.iomem_rdata[17]
.sym 120198 gpio_peripheral.iomem_rdata[18]
.sym 120227 $auto$alumacc.cc:474:replace_alu$6474.C[24]
.sym 120264 $auto$alumacc.cc:474:replace_alu$6474.C[25]
.sym 120266 soc.simpleuart.cfg_divider[24]
.sym 120267 $abc$41255$n7641
.sym 120270 $auto$alumacc.cc:474:replace_alu$6474.C[26]
.sym 120272 soc.simpleuart.cfg_divider[25]
.sym 120273 $abc$41255$n7643
.sym 120276 $auto$alumacc.cc:474:replace_alu$6474.C[27]
.sym 120278 soc.simpleuart.cfg_divider[26]
.sym 120279 $abc$41255$n7645
.sym 120282 $auto$alumacc.cc:474:replace_alu$6474.C[28]
.sym 120284 soc.simpleuart.cfg_divider[27]
.sym 120285 $abc$41255$n7647
.sym 120288 $auto$alumacc.cc:474:replace_alu$6474.C[29]
.sym 120290 soc.simpleuart.cfg_divider[28]
.sym 120291 $abc$41255$n7649
.sym 120294 $auto$alumacc.cc:474:replace_alu$6474.C[30]
.sym 120296 soc.simpleuart.cfg_divider[29]
.sym 120297 $abc$41255$n7651
.sym 120300 $auto$alumacc.cc:474:replace_alu$6474.C[31]
.sym 120302 soc.simpleuart.cfg_divider[30]
.sym 120303 $abc$41255$n7653
.sym 120306 $abc$41255$n3667$2
.sym 120308 soc.simpleuart.cfg_divider[31]
.sym 120309 $abc$41255$n7655
.sym 120391 $abc$41255$n3667$2
.sym 120394 soc.simpleuart.cfg_divider[14]
.sym 120395 soc.simpleuart.send_divcnt[14]
.sym 120396 soc.simpleuart.cfg_divider[19]
.sym 120397 soc.simpleuart.send_divcnt[19]
.sym 120400 soc.simpleuart.send_divcnt[15]
.sym 120401 soc.simpleuart.cfg_divider[15]
.sym 120402 soc.simpleuart.cfg_divider[13]
.sym 120403 soc.simpleuart.send_divcnt[13]
.sym 120406 soc.simpleuart.cfg_divider[28]
.sym 120407 $false
.sym 120408 $false
.sym 120409 $false
.sym 120412 $abc$41255$n3200
.sym 120413 $abc$41255$n3202
.sym 120414 $abc$41255$n3203
.sym 120415 $false
.sym 120418 soc.simpleuart.cfg_divider[28]
.sym 120419 soc.simpleuart.send_divcnt[28]
.sym 120420 $abc$41255$n3201
.sym 120421 $false
.sym 120424 soc.simpleuart.cfg_divider[27]
.sym 120425 $false
.sym 120426 $false
.sym 120427 $false
.sym 120430 soc.simpleuart.send_divcnt[16]
.sym 120431 soc.simpleuart.cfg_divider[16]
.sym 120432 soc.simpleuart.cfg_divider[18]
.sym 120433 soc.simpleuart.send_divcnt[18]
.sym 120511 $abc$41255$n3177
.sym 120512 $abc$41255$n6470
.sym 120513 $false
.sym 120514 $false
.sym 120523 $abc$41255$n3177
.sym 120524 $abc$41255$n6469
.sym 120525 $false
.sym 120526 $false
.sym 120529 $abc$41255$n3177
.sym 120530 $abc$41255$n6468
.sym 120531 $false
.sym 120532 $false
.sym 120535 $abc$41255$n3177
.sym 120536 $abc$41255$n6463
.sym 120537 $false
.sym 120538 $false
.sym 120557 $true
.sym 120558 CLK$2$2
.sym 120559 $abc$41255$n7$2
.sym 122011 $abc$41255$n2964
.sym 122012 lcd_peripheral.fast_state[1]
.sym 122013 $abc$41255$n7383
.sym 122014 $false
.sym 122023 $abc$41255$n2964
.sym 122024 lcd_peripheral.fast_state[1]
.sym 122025 $abc$41255$n7377
.sym 122026 $false
.sym 122041 lcd_peripheral.fast_state[0]
.sym 122042 soc.cpu.mem_wdata[21]
.sym 122043 $abc$41255$n3108
.sym 122044 $false
.sym 122047 lcd_peripheral.fast_state[0]
.sym 122048 soc.cpu.mem_wdata[18]
.sym 122049 $abc$41255$n3102
.sym 122050 $false
.sym 122051 $abc$41255$n3797
.sym 122052 CLK$2$2
.sym 122053 $false
.sym 122128 $abc$41255$n2964
.sym 122129 lcd_peripheral.fast_state[1]
.sym 122130 $abc$41255$n7403
.sym 122131 $false
.sym 122134 $abc$41255$n2964
.sym 122135 lcd_peripheral.fast_state[1]
.sym 122136 $abc$41255$n7399
.sym 122137 $false
.sym 122140 lcd_peripheral.num_bytes[12]
.sym 122141 lcd_peripheral.num_bytes[13]
.sym 122142 lcd_peripheral.num_bytes[14]
.sym 122143 lcd_peripheral.num_bytes[15]
.sym 122146 $abc$41255$n2964
.sym 122147 lcd_peripheral.fast_state[1]
.sym 122148 $abc$41255$n7397
.sym 122149 $false
.sym 122158 lcd_peripheral.fast_state[0]
.sym 122159 soc.cpu.mem_wdata[31]
.sym 122160 $abc$41255$n3128
.sym 122161 $false
.sym 122164 lcd_peripheral.fast_state[0]
.sym 122165 soc.cpu.mem_wdata[29]
.sym 122166 $abc$41255$n3124
.sym 122167 $false
.sym 122170 lcd_peripheral.fast_state[0]
.sym 122171 soc.cpu.mem_wdata[28]
.sym 122172 $abc$41255$n3122
.sym 122173 $false
.sym 122174 $abc$41255$n3797
.sym 122175 CLK$2$2
.sym 122176 $false
.sym 123370 $abc$41255$n4881
.sym 123371 $abc$41255$n6219
.sym 123372 $false
.sym 123373 $false
.sym 123404 $true
.sym 123405 CLK$2$2
.sym 123406 $abc$41255$n7$2
.sym 123443 $true
.sym 123480 soc.simpleuart.recv_divcnt[0]$2
.sym 123481 $false
.sym 123482 soc.simpleuart.recv_divcnt[0]
.sym 123483 $false
.sym 123484 $false
.sym 123486 $auto$alumacc.cc:474:replace_alu$6588.C[2]
.sym 123488 $false
.sym 123489 soc.simpleuart.recv_divcnt[1]
.sym 123492 $auto$alumacc.cc:474:replace_alu$6588.C[3]
.sym 123493 $false
.sym 123494 $false
.sym 123495 soc.simpleuart.recv_divcnt[2]
.sym 123496 $auto$alumacc.cc:474:replace_alu$6588.C[2]
.sym 123498 $auto$alumacc.cc:474:replace_alu$6588.C[4]
.sym 123499 $false
.sym 123500 $false
.sym 123501 soc.simpleuart.recv_divcnt[3]
.sym 123502 $auto$alumacc.cc:474:replace_alu$6588.C[3]
.sym 123504 $auto$alumacc.cc:474:replace_alu$6588.C[5]
.sym 123505 $false
.sym 123506 $false
.sym 123507 soc.simpleuart.recv_divcnt[4]
.sym 123508 $auto$alumacc.cc:474:replace_alu$6588.C[4]
.sym 123510 $auto$alumacc.cc:474:replace_alu$6588.C[6]
.sym 123511 $false
.sym 123512 $false
.sym 123513 soc.simpleuart.recv_divcnt[5]
.sym 123514 $auto$alumacc.cc:474:replace_alu$6588.C[5]
.sym 123516 $auto$alumacc.cc:474:replace_alu$6588.C[7]
.sym 123517 $false
.sym 123518 $false
.sym 123519 soc.simpleuart.recv_divcnt[6]
.sym 123520 $auto$alumacc.cc:474:replace_alu$6588.C[6]
.sym 123522 $auto$alumacc.cc:474:replace_alu$6588.C[8]
.sym 123523 $false
.sym 123524 $false
.sym 123525 soc.simpleuart.recv_divcnt[7]
.sym 123526 $auto$alumacc.cc:474:replace_alu$6588.C[7]
.sym 123530 soc.simpleuart.recv_divcnt[11]
.sym 123534 soc.simpleuart.recv_divcnt[14]
.sym 123536 soc.simpleuart.recv_divcnt[9]
.sym 123537 soc.simpleuart.recv_divcnt[8]
.sym 123566 $auto$alumacc.cc:474:replace_alu$6588.C[8]
.sym 123603 $auto$alumacc.cc:474:replace_alu$6588.C[9]
.sym 123604 $false
.sym 123605 $false
.sym 123606 soc.simpleuart.recv_divcnt[8]
.sym 123607 $auto$alumacc.cc:474:replace_alu$6588.C[8]
.sym 123609 $auto$alumacc.cc:474:replace_alu$6588.C[10]
.sym 123610 $false
.sym 123611 $false
.sym 123612 soc.simpleuart.recv_divcnt[9]
.sym 123613 $auto$alumacc.cc:474:replace_alu$6588.C[9]
.sym 123615 $auto$alumacc.cc:474:replace_alu$6588.C[11]
.sym 123616 $false
.sym 123617 $false
.sym 123618 soc.simpleuart.recv_divcnt[10]
.sym 123619 $auto$alumacc.cc:474:replace_alu$6588.C[10]
.sym 123621 $auto$alumacc.cc:474:replace_alu$6588.C[12]
.sym 123622 $false
.sym 123623 $false
.sym 123624 soc.simpleuart.recv_divcnt[11]
.sym 123625 $auto$alumacc.cc:474:replace_alu$6588.C[11]
.sym 123627 $auto$alumacc.cc:474:replace_alu$6588.C[13]
.sym 123628 $false
.sym 123629 $false
.sym 123630 soc.simpleuart.recv_divcnt[12]
.sym 123631 $auto$alumacc.cc:474:replace_alu$6588.C[12]
.sym 123633 $auto$alumacc.cc:474:replace_alu$6588.C[14]
.sym 123634 $false
.sym 123635 $false
.sym 123636 soc.simpleuart.recv_divcnt[13]
.sym 123637 $auto$alumacc.cc:474:replace_alu$6588.C[13]
.sym 123639 $auto$alumacc.cc:474:replace_alu$6588.C[15]
.sym 123640 $false
.sym 123641 $false
.sym 123642 soc.simpleuart.recv_divcnt[14]
.sym 123643 $auto$alumacc.cc:474:replace_alu$6588.C[14]
.sym 123645 $auto$alumacc.cc:474:replace_alu$6588.C[16]
.sym 123646 $false
.sym 123647 $false
.sym 123648 soc.simpleuart.recv_divcnt[15]
.sym 123649 $auto$alumacc.cc:474:replace_alu$6588.C[15]
.sym 123653 soc.simpleuart.recv_divcnt[17]
.sym 123654 soc.simpleuart.recv_divcnt[18]
.sym 123655 soc.simpleuart.recv_divcnt[23]
.sym 123656 soc.simpleuart.recv_divcnt[22]
.sym 123657 soc.simpleuart.recv_divcnt[19]
.sym 123658 soc.simpleuart.recv_divcnt[20]
.sym 123660 soc.simpleuart.recv_divcnt[16]
.sym 123689 $auto$alumacc.cc:474:replace_alu$6588.C[16]
.sym 123726 $auto$alumacc.cc:474:replace_alu$6588.C[17]
.sym 123727 $false
.sym 123728 $false
.sym 123729 soc.simpleuart.recv_divcnt[16]
.sym 123730 $auto$alumacc.cc:474:replace_alu$6588.C[16]
.sym 123732 $auto$alumacc.cc:474:replace_alu$6588.C[18]
.sym 123733 $false
.sym 123734 $false
.sym 123735 soc.simpleuart.recv_divcnt[17]
.sym 123736 $auto$alumacc.cc:474:replace_alu$6588.C[17]
.sym 123738 $auto$alumacc.cc:474:replace_alu$6588.C[19]
.sym 123739 $false
.sym 123740 $false
.sym 123741 soc.simpleuart.recv_divcnt[18]
.sym 123742 $auto$alumacc.cc:474:replace_alu$6588.C[18]
.sym 123744 $auto$alumacc.cc:474:replace_alu$6588.C[20]
.sym 123745 $false
.sym 123746 $false
.sym 123747 soc.simpleuart.recv_divcnt[19]
.sym 123748 $auto$alumacc.cc:474:replace_alu$6588.C[19]
.sym 123750 $auto$alumacc.cc:474:replace_alu$6588.C[21]
.sym 123751 $false
.sym 123752 $false
.sym 123753 soc.simpleuart.recv_divcnt[20]
.sym 123754 $auto$alumacc.cc:474:replace_alu$6588.C[20]
.sym 123756 $auto$alumacc.cc:474:replace_alu$6588.C[22]
.sym 123757 $false
.sym 123758 $false
.sym 123759 soc.simpleuart.recv_divcnt[21]
.sym 123760 $auto$alumacc.cc:474:replace_alu$6588.C[21]
.sym 123762 $auto$alumacc.cc:474:replace_alu$6588.C[23]
.sym 123763 $false
.sym 123764 $false
.sym 123765 soc.simpleuart.recv_divcnt[22]
.sym 123766 $auto$alumacc.cc:474:replace_alu$6588.C[22]
.sym 123768 $auto$alumacc.cc:474:replace_alu$6588.C[24]
.sym 123769 $false
.sym 123770 $false
.sym 123771 soc.simpleuart.recv_divcnt[23]
.sym 123772 $auto$alumacc.cc:474:replace_alu$6588.C[23]
.sym 123781 gpio_peripheral.iomem_rdata[11]
.sym 123812 $auto$alumacc.cc:474:replace_alu$6588.C[24]
.sym 123849 $auto$alumacc.cc:474:replace_alu$6588.C[25]
.sym 123850 $false
.sym 123851 $false
.sym 123852 soc.simpleuart.recv_divcnt[24]
.sym 123853 $auto$alumacc.cc:474:replace_alu$6588.C[24]
.sym 123855 $auto$alumacc.cc:474:replace_alu$6588.C[26]
.sym 123856 $false
.sym 123857 $false
.sym 123858 soc.simpleuart.recv_divcnt[25]
.sym 123859 $auto$alumacc.cc:474:replace_alu$6588.C[25]
.sym 123861 $auto$alumacc.cc:474:replace_alu$6588.C[27]
.sym 123862 $false
.sym 123863 $false
.sym 123864 soc.simpleuart.recv_divcnt[26]
.sym 123865 $auto$alumacc.cc:474:replace_alu$6588.C[26]
.sym 123867 $auto$alumacc.cc:474:replace_alu$6588.C[28]
.sym 123868 $false
.sym 123869 $false
.sym 123870 soc.simpleuart.recv_divcnt[27]
.sym 123871 $auto$alumacc.cc:474:replace_alu$6588.C[27]
.sym 123873 $auto$alumacc.cc:474:replace_alu$6588.C[29]
.sym 123874 $false
.sym 123875 $false
.sym 123876 soc.simpleuart.recv_divcnt[28]
.sym 123877 $auto$alumacc.cc:474:replace_alu$6588.C[28]
.sym 123879 $auto$alumacc.cc:474:replace_alu$6588.C[30]
.sym 123880 $false
.sym 123881 $false
.sym 123882 soc.simpleuart.recv_divcnt[29]
.sym 123883 $auto$alumacc.cc:474:replace_alu$6588.C[29]
.sym 123885 $auto$alumacc.cc:474:replace_alu$6588.C[31]
.sym 123886 $false
.sym 123887 $false
.sym 123888 soc.simpleuart.recv_divcnt[30]
.sym 123889 $auto$alumacc.cc:474:replace_alu$6588.C[30]
.sym 123892 $false
.sym 123893 $false
.sym 123894 soc.simpleuart.recv_divcnt[31]
.sym 123895 $auto$alumacc.cc:474:replace_alu$6588.C[31]
.sym 123899 $abc$41255$n3834
.sym 123902 $abc$41255$n3861
.sym 123903 sd.iomem_rdata[8]
.sym 123904 sd.iomem_rdata[11]
.sym 123973 soc.simpleuart.recv_divcnt[9]
.sym 123974 $false
.sym 123975 $false
.sym 123976 $false
.sym 123979 $abc$41255$n4881
.sym 123980 $abc$41255$n6269
.sym 123981 $false
.sym 123982 $false
.sym 123985 $abc$41255$n4881
.sym 123986 $abc$41255$n6271
.sym 123987 $false
.sym 123988 $false
.sym 123991 $abc$41255$n4881
.sym 123992 $abc$41255$n6261
.sym 123993 $false
.sym 123994 $false
.sym 123997 $abc$41255$n4881
.sym 123998 $abc$41255$n6273
.sym 123999 $false
.sym 124000 $false
.sym 124003 $abc$41255$n4881
.sym 124004 $abc$41255$n6265
.sym 124005 $false
.sym 124006 $false
.sym 124009 $abc$41255$n4881
.sym 124010 $abc$41255$n6263
.sym 124011 $false
.sym 124012 $false
.sym 124019 $true
.sym 124020 CLK$2$2
.sym 124021 $abc$41255$n7$2
.sym 124027 gpio_peripheral.iomem_rdata[8]
.sym 124028 gpio_peripheral.iomem_rdata[12]
.sym 124096 soc.simpleuart.recv_divcnt[20]
.sym 124097 $false
.sym 124098 $false
.sym 124099 $false
.sym 124102 soc.simpleuart.recv_divcnt[31]
.sym 124103 $false
.sym 124104 $false
.sym 124105 $false
.sym 124108 soc.simpleuart.recv_divcnt[14]
.sym 124109 $false
.sym 124110 $false
.sym 124111 $false
.sym 124120 soc.simpleuart.recv_divcnt[11]
.sym 124121 $false
.sym 124122 $false
.sym 124123 $false
.sym 124132 $false
.sym 124133 $true$2
.sym 124134 soc.simpleuart.send_divcnt[0]
.sym 124135 $false
.sym 124138 $abc$41255$n3177
.sym 124139 $abc$41255$n6455
.sym 124140 $false
.sym 124141 $false
.sym 124142 $true
.sym 124143 CLK$2$2
.sym 124144 $abc$41255$n7$2
.sym 124219 soc.simpleuart.recv_divcnt[25]
.sym 124220 $false
.sym 124221 $false
.sym 124222 $false
.sym 124225 soc.simpleuart.recv_divcnt[17]
.sym 124226 $false
.sym 124227 $false
.sym 124228 $false
.sym 124237 soc.simpleuart.recv_divcnt[30]
.sym 124238 $false
.sym 124239 $false
.sym 124240 $false
.sym 124243 soc.simpleuart.recv_divcnt[16]
.sym 124244 $false
.sym 124245 $false
.sym 124246 $false
.sym 124249 soc.simpleuart.recv_divcnt[26]
.sym 124250 $false
.sym 124251 $false
.sym 124252 $false
.sym 124255 soc.simpleuart.recv_divcnt[22]
.sym 124256 $false
.sym 124257 $false
.sym 124258 $false
.sym 124261 soc.simpleuart.recv_divcnt[18]
.sym 124262 $false
.sym 124263 $false
.sym 124264 $false
.sym 124271 sd.iomem_rdata[17]
.sym 124342 soc.simpleuart.recv_divcnt[29]
.sym 124343 $false
.sym 124344 $false
.sym 124345 $false
.sym 124348 sd.iomem_rdata[17]
.sym 124349 sd.iomem_ready
.sym 124350 gpio_peripheral.iomem_rdata[17]
.sym 124351 gpio_peripheral.iomem_ready
.sym 124372 $true$2
.sym 124373 $false
.sym 124374 $false
.sym 124375 $false
.sym 124384 $true$2
.sym 124385 $false
.sym 124386 $false
.sym 124387 $false
.sym 124388 $abc$41255$n3847
.sym 124389 CLK$2$2
.sym 124390 $false
.sym 125054 lcd_D2$2
.sym 127681 $abc$41255$n4881
.sym 127682 $abc$41255$n6233
.sym 127683 $false
.sym 127684 $false
.sym 127705 $abc$41255$n4881
.sym 127706 $abc$41255$n6239
.sym 127707 $false
.sym 127708 $false
.sym 127717 $abc$41255$n4881
.sym 127718 $abc$41255$n6229
.sym 127719 $false
.sym 127720 $false
.sym 127723 $abc$41255$n4881
.sym 127724 $abc$41255$n6227
.sym 127725 $false
.sym 127726 $false
.sym 127727 $true
.sym 127728 CLK$2$2
.sym 127729 $abc$41255$n7$2
.sym 127804 $abc$41255$n4881
.sym 127805 $abc$41255$n6245
.sym 127806 $false
.sym 127807 $false
.sym 127810 $abc$41255$n4881
.sym 127811 $abc$41255$n6247
.sym 127812 $false
.sym 127813 $false
.sym 127816 $abc$41255$n4881
.sym 127817 $abc$41255$n6257
.sym 127818 $false
.sym 127819 $false
.sym 127822 $abc$41255$n4881
.sym 127823 $abc$41255$n6255
.sym 127824 $false
.sym 127825 $false
.sym 127828 $abc$41255$n4881
.sym 127829 $abc$41255$n6249
.sym 127830 $false
.sym 127831 $false
.sym 127834 $abc$41255$n4881
.sym 127835 $abc$41255$n6251
.sym 127836 $false
.sym 127837 $false
.sym 127846 $abc$41255$n4881
.sym 127847 $abc$41255$n6243
.sym 127848 $false
.sym 127849 $false
.sym 127850 $true
.sym 127851 CLK$2$2
.sym 127852 $abc$41255$n7$2
.sym 127957 $true$2
.sym 127958 $false
.sym 127959 $false
.sym 127960 $false
.sym 127973 $abc$41255$n3847
.sym 127974 CLK$2$2
.sym 127975 $false
.sym 128050 sd.iomem_rdata[8]
.sym 128051 sd.iomem_ready
.sym 128052 gpio_peripheral.iomem_rdata[8]
.sym 128053 gpio_peripheral.iomem_ready
.sym 128068 sd.iomem_rdata[11]
.sym 128069 sd.iomem_ready
.sym 128070 gpio_peripheral.iomem_rdata[11]
.sym 128071 gpio_peripheral.iomem_ready
.sym 128074 $false
.sym 128075 $false
.sym 128076 $false
.sym 128077 $false
.sym 128080 $false
.sym 128081 $false
.sym 128082 $false
.sym 128083 $false
.sym 128096 $abc$41255$n4$2
.sym 128097 CLK$2$2
.sym 128098 $false
.sym 128203 $true$2
.sym 128204 $false
.sym 128205 $false
.sym 128206 $false
.sym 128209 $true$2
.sym 128210 $false
.sym 128211 $false
.sym 128212 $false
.sym 128219 $abc$41255$n3847
.sym 128220 CLK$2$2
.sym 128221 $false
.sym 128437 $false
.sym 128438 $false
.sym 128439 $false
.sym 128440 $false
.sym 128465 $abc$41255$n4$2
.sym 128466 CLK$2$2
.sym 128467 $false
.sym 129931 sd.sd.spi_miso
.sym 134262 lcd_peripheral.cmd_data
.sym 134325 lcd_D1$2
.sym 134681 $abc$41255$n3579
.sym 134711 $abc$41255$n7
.sym 134712 lcd_peripheral.nreset
.sym 134834 lcd_D0$2
