#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e138e64bc0 .scope module, "fifo_tb" "fifo_tb" 2 3;
 .timescale -9 -12;
P_0x55e138e59980 .param/l "FIFO_DEPTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x55e138e599c0 .param/l "FIFO_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
v0x55e138e9c890_0 .var "clk", 0 0;
v0x55e138e9c950_0 .var "data_in", 7 0;
v0x55e138e9ca20_0 .net "data_out", 7 0, v0x55e138e9b150_0;  1 drivers
v0x55e138e9cb20_0 .var/i "failed_tests", 31 0;
v0x55e138e9cbc0_0 .net "fifo_empty", 0 0, L_0x55e138ead8d0;  1 drivers
v0x55e138e9ccb0_0 .net "fifo_full", 0 0, L_0x55e138ead600;  1 drivers
v0x55e138e9cd80_0 .var/i "passed_tests", 31 0;
v0x55e138e9ce20_0 .var "rd", 0 0;
v0x55e138e9cef0_0 .var/i "ref_count", 31 0;
v0x55e138e9cfb0 .array "ref_mem", 15 0, 7 0;
v0x55e138e9d070_0 .var/i "ref_rd_ptr", 31 0;
v0x55e138e9d150_0 .var/i "ref_wr_ptr", 31 0;
v0x55e138e9d230_0 .var "rst_n", 0 0;
v0x55e138e9d300_0 .var/i "total_tests", 31 0;
v0x55e138e9d3c0_0 .var "wr", 0 0;
S_0x55e138e64d50 .scope module, "dut" "fifo" 2 35, 3 116 0, S_0x55e138e64bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "fifo_full";
    .port_info 7 /OUTPUT 1 "fifo_empty";
P_0x55e138e64f30 .param/l "FIFO_DEPTH" 0 3 128, +C4<00000000000000000000000000010000>;
P_0x55e138e64f70 .param/l "FIFO_WIDTH" 0 3 127, +C4<00000000000000000000000000001000>;
P_0x55e138e64fb0 .param/l "PTR_WIDTH" 0 3 129, +C4<00000000000000000000000000000100>;
v0x55e138e5af90_0 .net *"_ivl_0", 31 0, L_0x55e138e9d490;  1 drivers
L_0x7f3e7ecb70a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e138e5b060_0 .net *"_ivl_11", 26 0, L_0x7f3e7ecb70a8;  1 drivers
L_0x7f3e7ecb70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e138e76ba0_0 .net/2u *"_ivl_12", 31 0, L_0x7f3e7ecb70f0;  1 drivers
L_0x7f3e7ecb7018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e138e76c40_0 .net *"_ivl_3", 26 0, L_0x7f3e7ecb7018;  1 drivers
L_0x7f3e7ecb7060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55e138e77360_0 .net/2u *"_ivl_4", 31 0, L_0x7f3e7ecb7060;  1 drivers
v0x55e138e77400_0 .net *"_ivl_8", 31 0, L_0x55e138ead790;  1 drivers
v0x55e138e9aed0_0 .net "clk", 0 0, v0x55e138e9c890_0;  1 drivers
v0x55e138e9af90_0 .var "count", 4 0;
v0x55e138e9b070_0 .net "data_in", 7 0, v0x55e138e9c950_0;  1 drivers
v0x55e138e9b150_0 .var "data_out", 7 0;
v0x55e138e9b230_0 .net "fifo_empty", 0 0, L_0x55e138ead8d0;  alias, 1 drivers
v0x55e138e9b2f0_0 .net "fifo_full", 0 0, L_0x55e138ead600;  alias, 1 drivers
v0x55e138e9b3b0_0 .var/i "i", 31 0;
v0x55e138e9b490 .array "mem", 15 0, 7 0;
v0x55e138e9b550_0 .net "rd", 0 0, v0x55e138e9ce20_0;  1 drivers
v0x55e138e9b610_0 .var "rd_ptr", 3 0;
v0x55e138e9b6f0_0 .net "rst_n", 0 0, v0x55e138e9d230_0;  1 drivers
v0x55e138e9b7b0_0 .net "wr", 0 0, v0x55e138e9d3c0_0;  1 drivers
v0x55e138e9b870_0 .var "wr_ptr", 3 0;
E_0x55e138e5e200/0 .event negedge, v0x55e138e9b6f0_0;
E_0x55e138e5e200/1 .event posedge, v0x55e138e9aed0_0;
E_0x55e138e5e200 .event/or E_0x55e138e5e200/0, E_0x55e138e5e200/1;
L_0x55e138e9d490 .concat [ 5 27 0 0], v0x55e138e9af90_0, L_0x7f3e7ecb7018;
L_0x55e138ead600 .cmp/eq 32, L_0x55e138e9d490, L_0x7f3e7ecb7060;
L_0x55e138ead790 .concat [ 5 27 0 0], v0x55e138e9af90_0, L_0x7f3e7ecb70a8;
L_0x55e138ead8d0 .cmp/eq 32, L_0x55e138ead790, L_0x7f3e7ecb70f0;
S_0x55e138e9ba50 .scope task, "manual_test" "manual_test" 2 146, 2 146 0, S_0x55e138e64bc0;
 .timescale -9 -12;
v0x55e138e9bc00_0 .var/i "i", 31 0;
TD_fifo_tb.manual_test ;
    %vpi_call 2 149 "$display", "\012===== MANUAL 16 WRITE / READ =====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9bc00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55e138e9bc00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x55e138e9bc00_0;
    %addi 10, 0, 32;
    %pad/s 8;
    %store/vec4 v0x55e138e9c790_0, 0, 8;
    %fork TD_fifo_tb.write_fifo, S_0x55e138e9c5b0;
    %join;
    %load/vec4 v0x55e138e9bc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e138e9bc00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x55e138e9ccb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 155 "$display", "DUT FULL asserted" {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 157 "$display", "DUT FULL NOT asserted (BUG)" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9bc00_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x55e138e9bc00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.5, 5;
    %fork TD_fifo_tb.read_fifo, S_0x55e138e9c0a0;
    %join;
    %load/vec4 v0x55e138e9bc00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e138e9bc00_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x55e138e9cbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 163 "$display", "DUT EMPTY asserted" {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 165 "$display", "DUT EMPTY NOT asserted (BUG)" {0 0 0};
T_0.7 ;
    %vpi_call 2 167 "$display", "===== END MANUAL TEST =====\012" {0 0 0};
    %end;
S_0x55e138e9bce0 .scope task, "random_stress" "random_stress" 2 174, 2 174 0, S_0x55e138e64bc0;
 .timescale -9 -12;
v0x55e138e9bee0_0 .var "rand_op", 0 0;
v0x55e138e9bfc0_0 .var/i "required_reads", 31 0;
E_0x55e138e5c610 .event posedge, v0x55e138e9aed0_0;
TD_fifo_tb.random_stress ;
    %vpi_call 2 178 "$display", "\012===== RANDOM STRESS START =====" {0 0 0};
T_1.8 ;
    %load/vec4 v0x55e138e9d300_0;
    %load/vec4 v0x55e138e9bfc0_0;
    %cmp/s;
    %jmp/0xz T_1.9, 5;
    %wait E_0x55e138e5c610;
    %vpi_func 2 182 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x55e138e9bee0_0, 0, 1;
    %load/vec4 v0x55e138e9bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %vpi_func 2 185 "$random" 32 {0 0 0};
    %pad/s 8;
    %store/vec4 v0x55e138e9c790_0, 0, 8;
    %fork TD_fifo_tb.write_fifo, S_0x55e138e9c5b0;
    %join;
    %jmp T_1.11;
T_1.10 ;
    %fork TD_fifo_tb.read_fifo, S_0x55e138e9c0a0;
    %join;
T_1.11 ;
    %jmp T_1.8;
T_1.9 ;
    %vpi_call 2 190 "$display", "===== RANDOM STRESS END =====\012" {0 0 0};
    %end;
S_0x55e138e9c0a0 .scope task, "read_fifo" "read_fifo" 2 109, 2 109 0, S_0x55e138e64bc0;
 .timescale -9 -12;
v0x55e138e9c280_0 .var "expected", 7 0;
TD_fifo_tb.read_fifo ;
    %wait E_0x55e138e5c610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9d3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e138e9ce20_0, 0, 1;
    %load/vec4 v0x55e138e9cef0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.12, 5;
    %ix/getv/s 4, v0x55e138e9d070_0;
    %load/vec4a v0x55e138e9cfb0, 4;
    %store/vec4 v0x55e138e9c280_0, 0, 8;
    %load/vec4 v0x55e138e9d070_0;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %store/vec4 v0x55e138e9d070_0, 0, 32;
    %load/vec4 v0x55e138e9cef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55e138e9cef0_0, 0, 32;
    %wait E_0x55e138e5c610;
    %load/vec4 v0x55e138e9d300_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e138e9d300_0, 0, 32;
    %load/vec4 v0x55e138e9ca20_0;
    %load/vec4 v0x55e138e9c280_0;
    %cmp/e;
    %jmp/0xz  T_2.14, 6;
    %load/vec4 v0x55e138e9cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e138e9cd80_0, 0, 32;
    %vpi_call 2 127 "$display", "PASS: Expected=%0d Actual=%0d", v0x55e138e9c280_0, v0x55e138e9ca20_0 {0 0 0};
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x55e138e9cb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e138e9cb20_0, 0, 32;
    %vpi_call 2 131 "$display", "FAIL: Expected=%0d Actual=%0d", v0x55e138e9c280_0, v0x55e138e9ca20_0 {0 0 0};
T_2.15 ;
    %jmp T_2.13;
T_2.12 ;
    %vpi_call 2 135 "$display", "EXPECTED UNDERFLOW (reference empty)" {0 0 0};
    %wait E_0x55e138e5c610;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9ce20_0, 0, 1;
    %end;
S_0x55e138e9c380 .scope task, "reset_fifo" "reset_fifo" 2 69, 2 69 0, S_0x55e138e64bc0;
 .timescale -9 -12;
TD_fifo_tb.reset_fifo ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9ce20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55e138e9c950_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e138e9d230_0, 0, 1;
    %delay 20000, 0;
    %end;
S_0x55e138e9c5b0 .scope task, "write_fifo" "write_fifo" 2 84, 2 84 0, S_0x55e138e64bc0;
 .timescale -9 -12;
v0x55e138e9c790_0 .var "data", 7 0;
TD_fifo_tb.write_fifo ;
    %wait E_0x55e138e5c610;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e138e9d3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9ce20_0, 0, 1;
    %load/vec4 v0x55e138e9c790_0;
    %store/vec4 v0x55e138e9c950_0, 0, 8;
    %load/vec4 v0x55e138e9cef0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz  T_4.16, 5;
    %load/vec4 v0x55e138e9c790_0;
    %ix/getv/s 4, v0x55e138e9d150_0;
    %store/vec4a v0x55e138e9cfb0, 4, 0;
    %load/vec4 v0x55e138e9d150_0;
    %addi 1, 0, 32;
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %store/vec4 v0x55e138e9d150_0, 0, 32;
    %load/vec4 v0x55e138e9cef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e138e9cef0_0, 0, 32;
    %jmp T_4.17;
T_4.16 ;
    %vpi_call 2 98 "$display", "EXPECTED OVERFLOW (reference full)" {0 0 0};
T_4.17 ;
    %wait E_0x55e138e5c610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9d3c0_0, 0, 1;
    %end;
    .scope S_0x55e138e64d50;
T_5 ;
    %wait E_0x55e138e5e200;
    %load/vec4 v0x55e138e9b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9b3b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55e138e9b3b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x55e138e9b3b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e138e9b490, 0, 4;
    %load/vec4 v0x55e138e9b3b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55e138e9b3b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e138e9b7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x55e138e9b2f0_0;
    %nor/r;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55e138e9b070_0;
    %load/vec4 v0x55e138e9b870_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e138e9b490, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e138e64d50;
T_6 ;
    %wait E_0x55e138e5e200;
    %load/vec4 v0x55e138e9b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e138e9b870_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e138e9b7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x55e138e9b2f0_0;
    %nor/r;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55e138e9b870_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e138e9b870_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e138e64d50;
T_7 ;
    %wait E_0x55e138e5e200;
    %load/vec4 v0x55e138e9b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55e138e9b150_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e138e9b550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x55e138e9b230_0;
    %nor/r;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55e138e9b610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55e138e9b490, 4;
    %assign/vec4 v0x55e138e9b150_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e138e64d50;
T_8 ;
    %wait E_0x55e138e5e200;
    %load/vec4 v0x55e138e9b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55e138e9b610_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e138e9b550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v0x55e138e9b230_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55e138e9b610_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55e138e9b610_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e138e64d50;
T_9 ;
    %wait E_0x55e138e5e200;
    %load/vec4 v0x55e138e9b6f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55e138e9af90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55e138e9b7b0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.7, 8;
    %load/vec4 v0x55e138e9b2f0_0;
    %nor/r;
    %and;
T_9.7;
    %load/vec4 v0x55e138e9b550_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x55e138e9b230_0;
    %nor/r;
    %and;
T_9.8;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %load/vec4 v0x55e138e9af90_0;
    %assign/vec4 v0x55e138e9af90_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x55e138e9af90_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55e138e9af90_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x55e138e9af90_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55e138e9af90_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x55e138e9af90_0;
    %assign/vec4 v0x55e138e9af90_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e138e64bc0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9d300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9cd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9cb20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9d150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9d070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55e138e9cef0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x55e138e64bc0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x55e138e9c890_0;
    %inv;
    %store/vec4 v0x55e138e9c890_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e138e64bc0;
T_12 ;
    %vpi_call 2 55 "$dumpfile", "fifo_dump.vcd" {0 0 0};
    %vpi_call 2 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e138e64bc0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x55e138e64bc0;
T_13 ;
    %wait E_0x55e138e5c610;
    %vpi_call 2 63 "$display", "T=%0t | WR=%b RD=%b | DIN=%0d | DOUT=%0d | REF_COUNT=%0d | DUT_FULL=%b DUT_EMPTY=%b", $time, v0x55e138e9d3c0_0, v0x55e138e9ce20_0, v0x55e138e9c950_0, v0x55e138e9ca20_0, v0x55e138e9cef0_0, v0x55e138e9ccb0_0, v0x55e138e9cbc0_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e138e64bc0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e138e9c890_0, 0, 1;
    %fork TD_fifo_tb.reset_fifo, S_0x55e138e9c380;
    %join;
    %fork TD_fifo_tb.manual_test, S_0x55e138e9ba50;
    %join;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x55e138e9bfc0_0, 0, 32;
    %fork TD_fifo_tb.random_stress, S_0x55e138e9bce0;
    %join;
    %delay 50000, 0;
    %vpi_call 2 208 "$display", "\012================================" {0 0 0};
    %vpi_call 2 209 "$display", "TOTAL TESTS  = %0d", v0x55e138e9d300_0 {0 0 0};
    %vpi_call 2 210 "$display", "PASSED TESTS = %0d", v0x55e138e9cd80_0 {0 0 0};
    %vpi_call 2 211 "$display", "FAILED TESTS = %0d", v0x55e138e9cb20_0 {0 0 0};
    %vpi_call 2 212 "$display", "================================\012" {0 0 0};
    %vpi_call 2 214 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo.v";
