Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date         : Thu Jun 01 13:14:09 2017
| Host         : yyu226 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file xillydemo_control_sets_placed.rpt
| Design       : xillydemo
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   236 |
| Minimum Number of register sites lost to control set restrictions |   631 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             489 |          190 |
| No           | No                    | Yes                    |             189 |           47 |
| No           | Yes                   | No                     |             407 |          166 |
| Yes          | No                    | No                     |            2089 |          702 |
| Yes          | No                    | Yes                    |             110 |           27 |
| Yes          | Yes                   | No                     |             437 |          139 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                Clock Signal                                |                                                                               Enable Signal                                                                               |                                                                           Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_MANAGE/inst/clk_out1                                                  | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                       | xillybus_ins/fifo_reset                                                                                                                                              |                1 |              1 |
| ~FRAME_VALID_IBUF_BUFG                                                     |                                                                                                                                                                           |                                                                                                                                                                      |                1 |              1 |
|  LUPA300/REG_CONFIG/n_0_g0_b0__0                                           |                                                                                                                                                                           |                                                                                                                                                                      |                1 |              1 |
|  LUPA300/REG_CONFIG/n_0_spi_clk_reg_i_1                                    |                                                                                                                                                                           |                                                                                                                                                                      |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                        | xillybus_ins/rst0                                                                                                                                                    |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                                                                                       | xillybus_ins/fifo_reset                                                                                                                                              |                1 |              1 |
|  CLK_MANAGE/inst/clk_out1                                                  | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                                                                                        | xillybus_ins/rst0                                                                                                                                                    |                1 |              1 |
|  LUPA300/REG_CONFIG/n_0_spi_en_reg_i_2                                     |                                                                                                                                                                           |                                                                                                                                                                      |                1 |              1 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0365_inv                                                                                                                     |                                                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0768_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0626_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                1 |              2 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                           |                2 |              2 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                     |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_324_o                                                                                         | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                           |                1 |              2 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                            |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                             |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                              |                1 |              2 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_45_o_inv1_0                                                                                      |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_43_o_inv1_0                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/GND_3_o_GND_3_o_equal_41_o_inv1_0                                                                                      |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/do_packet_inv                                                                                                       |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0714_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                2 |              2 |
| ~LINE_VALID_IBUF_BUFG                                                      |                                                                                                                                                                           |                                                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/user_r_read_8_open_GND_18_o_AND_245_o                                                                                          |                                                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0395_inv                                                                                                                     |                                                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0668_inv                                                                                                                  | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_259_o                                                                                         | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                           |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_submit_buffer                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_5_ins/buf_ctrl_reg_strobe_GND_20_o_AND_318_o                                                                                    |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                 |                                                                                                                                                                      |                2 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d_unitr_4_start_offset[11]                                                                                 | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                    |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                   |                                                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d_unitr_5_start_offset[11]                                                                                   | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                    |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_inv                                                                                                             | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                                                                      |                1 |              2 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0605_inv                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                2 |              2 |
|  FRAME_VALID_IBUF_BUFG                                                     |                                                                                                                                                                           | n_0_ready_to_fill_reg_inv                                                                                                                                            |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_submit_buffer                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_3_ins/buf_ctrl_reg_strobe_GND_18_o_AND_253_o                                                                                    |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                     |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_142_o2                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/messages_ins/_n0541                                                                                                                   |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0582_inv                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1                                                                      |                2 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0590_inv                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                1 |              3 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1037_inv                                                                                                               |                                                                                                                                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0602_inv                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                1 |              4 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | xillybus_ins/rst0                                                                                                                                                    |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                1 |              4 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | xillybus_ins/fifo_reset                                                                                                                                              |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/rd_arb_busy_0                                                                                                          |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0587_inv                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0219_inv                                                                                              | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                               | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0192                                                                                             |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mmux_burst_left[9]_GND_9_o_mux_132_OUT31                                                                                 |                                                                                                                                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_120_o                                                                                            | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0425                                                                                                         |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0568_inv                                                                                                                    |                                                                                                                                                                      |                1 |              4 |
|  LUPA300/REG_CONFIG/n_0_nrc_reg[3]_i_2                                     |                                                                                                                                                                           |                                                                                                                                                                      |                2 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                                                      |                1 |              4 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_quiesce                                                                                                           |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_quiesce                                                                                                           |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_quiesce                                                                                                           |                4 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                               |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0158_inv                                                                                                     |                                                                                                                                                                      |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                    |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d_unitr_2_start_offset[14]                                                                                |                                                                                                                                                                      |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/user_r_read_32_open_GND_16_o_AND_177_o                                                                                         |                                                                                                                                                                      |                3 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_191_o                                                                                         | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                           |                1 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0395_inv                                                                                                                     |                                                                                                                                                                      |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0597_inv                                                                                                                    | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unit_addr_5_ins/quiesce_unit_5_addr_rd_open_OR_271_o                                                                                  |                2 |              5 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                     | xillybus_ins/system_i/vivado_system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/_n0121_inv                                                                                                                  |                                                                                                                                                                      |                2 |              6 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           |                                                                                                                                                                      |                4 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/rd_state_FSM_FFd2-In                                                                                                        |                                                                                                                                                                      |                2 |              6 |
| ~CLK_MANAGE/inst/clk_out2                                                  |                                                                                                                                                                           |                                                                                                                                                                      |                1 |              6 |
|  CLK_MANAGE/inst/clk_out2                                                  |                                                                                                                                                                           | LUPA300/REG_CONFIG/n_0_next[5]_i_1                                                                                                                                   |                2 |              6 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/idt_rden                                                                                                                    | xillybus_ins/xillybus_core_ins/idt_ins/idt_req_idt_busy_AND_7_o                                                                                                      |                3 |              7 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[3]                                                                                                  |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[1]                                                                                                  |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[0]                                                                                                  |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/user_r_mem_8_rden_w                                                                                                                        |                                                                                                                                                                      |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O12[0]                                                                                                                                                       |                                                                                                                                                                      |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv2                                                                                                              |                                                                                                                                                                      |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O13[0]                                                                                                                                                       |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O14[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O15[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O17[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O18[0]                                                                                                                                                       |                                                                                                                                                                      |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O19[0]                                                                                                                                                       |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/rd_valid                                                                                                             |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O2[0]                                                                                                                                                        |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
| ~FRAME_VALID_IBUF_BUFG                                                     | n_0_sync_counter[7]_i_1                                                                                                                                                   |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0336_inv                                                                                                                  |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0339_inv                                                                                                                  |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O20[0]                                                                                                                                                       |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O21[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O22[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O23[0]                                                                                                                                                       |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O24[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O25[0]                                                                                                                                                       |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O10[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O11[0]                                                                                                                                                       |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O27[0]                                                                                                                                                       |                                                                                                                                                                      |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O28[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O29[0]                                                                                                                                                       |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O3[0]                                                                                                                                                        |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O30[0]                                                                                                                                                       |                                                                                                                                                                      |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O31[0]                                                                                                                                                       |                                                                                                                                                                      |                5 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O32[0]                                                                                                                                                       |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O33[0]                                                                                                                                                       |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O4[0]                                                                                                                                                        |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O5[0]                                                                                                                                                        |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O6[0]                                                                                                                                                        |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O7[0]                                                                                                                                                        |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O8[0]                                                                                                                                                        |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O9[0]                                                                                                                                                        |                                                                                                                                                                      |                4 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O26[0]                                                                                                                                                       |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_wstrb[2]                                                                                                  |                                                                                                                                                                      |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0638_inv                                                                                                          | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0437                                                                                                         |                2 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/O16[0]                                                                                                                                                       |                                                                                                                                                                      |                3 |              8 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_submit_buffer                                                                                                          | xillybus_ins/xillybus_core_ins/unitw_1_ins/buf_ctrl_reg_strobe_GND_16_o_AND_185_o                                                                                    |                5 |              9 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0374_inv                                                                                                           |                                                                                                                                                                      |                3 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                5 |             10 |
|  LINE_VALID_IBUF_BUFG                                                      |                                                                                                                                                                           | clear                                                                                                                                                                |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_5_ins/unitw_5_quiesce                                                                                                           |                4 |             10 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/S_AXI_ARESETN_inv                                                                                         |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0548_inv                                                                                                          |                                                                                                                                                                      |                4 |             11 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl2                                                                                             |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0304                                                                                                                         |                                                                                                                                                                      |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl4                                                                                             |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/unitr_4_empty_user_w_write_8_wren_d_OR_248_o_inv                                                                               |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/user_w_write_8_wren_d                                                                                                          | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_279_o                                                                                    |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_5_ins/_n0373_inv                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_5_ins/Reset_OR_DriverANDClockEnable1                                                                                            |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/unitr_5_empty_user_w_mem_8_wren_d_OR_268_o_inv                                                                                 |                                                                                                                                                                      |                2 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/user_w_mem_8_wren_d                                                                                                            | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_344_o                                                                                    |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl3                                                                                             |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl                                                                                              |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_quiesce                                                                                                           |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl1                                                                                             |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/unitw_3_ins/unitw_3_quiesce                                                                                                           |                5 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                               | xillybus_ins/xillybus_core_ins/messages_ins/_n0542                                                                                                                   |                6 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0333                                                                                                                         |                                                                                                                                                                      |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0557_inv                                                                                                          |                                                                                                                                                                      |                4 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_3_ins/_n0403_inv                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_3_ins/Reset_OR_DriverANDClockEnable1                                                                                            |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl7                                                                                             |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl6                                                                                             |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/write_ctrl5                                                                                             |                                                                                                                                                                      |                3 |             12 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                                                      |                4 |             13 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                                                      |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                                                      |                4 |             14 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/user_w_write_32_wren_d                                                                                                         | xillybus_ins/xillybus_core_ins/unitr_2_ins/buf_ctrl_reg_strobe_GND_17_o_AND_211_o                                                                                    |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0333                                                                                                                         |                                                                                                                                                                      |                6 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/unitr_2_empty_user_w_write_32_wren_d_OR_217_o_inv                                                                              |                                                                                                                                                                      |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0378_inv                                                                                                           |                                                                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1040_inv                                                                                                               |                                                                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0913_inv                                                                                                               |                                                                                                                                                                      |                4 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0891_inv                                                                                                               |                                                                                                                                                                      |                3 |             15 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitw_1_ins/_n0403_inv                                                                                                                     | xillybus_ins/xillybus_core_ins/unitw_1_ins/Reset_OR_DriverANDClockEnable1                                                                                            |                4 |             15 |
|  CLK_MANAGE/inst/clk_out2                                                  | LUPA300/REG_CONFIG/n_0_addr[3]_i_1                                                                                                                                        |                                                                                                                                                                      |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0783                                                                                                                   |                                                                                                                                                                      |                7 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0902_inv                                                                                                               |                                                                                                                                                                      |                4 |             16 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0874_inv                                                                                                               |                                                                                                                                                                      |                6 |             16 |
|  CLK_MANAGE/inst/clk_out2                                                  |                                                                                                                                                                           |                                                                                                                                                                      |                5 |             17 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_4_ins/buf_ctrl_reg_strobe_GND_19_o_AND_285_o                                                                                         |                                                                                                                                                                      |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_5_ins/buf_ctrl_reg_strobe_GND_21_o_AND_350_o                                                                                         |                                                                                                                                                                      |                4 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                      | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                             |                3 |             18 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0172_inv                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                7 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                                                                      |                4 |             20 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0946_inv                                                                                                               |                                                                                                                                                                      |                6 |             21 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                       | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                                                              |                5 |             22 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | LUPA300/n_0_exp_ctr[0]_i_1                                                                                                                                           |                7 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                8 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_148_o1                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                8 |             26 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/unitr_2_ins/_n01361                                                                                                                        |                                                                                                                                                                      |                4 |             27 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1076_inv                                                                                                               |                                                                                                                                                                      |                8 |             30 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_M_AXI_ACP_RREADY_AND_94_o                                                                           |                                                                                                                                                                      |                5 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_RVALID_drop_AND_98_o                                                                                       |                                                                                                                                                                      |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/user_rden                                                                                                      |                                                                                                                                                                      |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n0143                                                                                                         |                                                                                                                                                                      |                9 |             32 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | LUPA300/n_0_rst_cntr[0]_i_1                                                                                                                                          |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0605_inv                                                                                                                  |                                                                                                                                                                      |               14 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0176_inv                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/_n0180_inv                                                                                                               | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_slave_ins/wr_state[1]_GND_13_o_Mux_21_o                                                                                               |                                                                                                                                                                      |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_144_o2                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                8 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_146_o1                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0204_inv                                                                                              |                                                                                                                                                                      |               16 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/bar_registers_ins/GND_15_o_wen_d_AND_150_o1                                                                                                | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |                6 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/_n0200_inv                                                                                              |                                                                                                                                                                      |               11 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1006_inv                                                                                                               |                                                                                                                                                                      |               13 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_upperword_AND_120_o                                                                                            |                                                                                                                                                                      |               12 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/state[2]_GND_12_o_wide_mux_42_OUT[2]2                                                                                |                                                                                                                                                                      |                9 |             32 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/_n0571_inv                                                                                                                    |                                                                                                                                                                      |               14 |             32 |
|  CLK_MANAGE/inst/clk_out1                                                  | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                      | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                            |                7 |             33 |
|  CLK_MANAGE/inst/clk_out1                                                  | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                       | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                                                                                             |                8 |             33 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                                                      |                9 |             34 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                           |                                                                                                                                                                      |               13 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                            |                                                                                                                                                                      |               13 |             35 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                             |                6 |             36 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                            |                7 |             36 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0921_inv                                                                                                               |                                                                                                                                                                      |               12 |             37 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/_n0357_inv                                                                                                           |                                                                                                                                                                      |               11 |             38 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/_n0460_inv                                                                                                          |                                                                                                                                                                      |               13 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/rd_arbiter_ins/_n0246_inv                                                                                                                  |                                                                                                                                                                      |               12 |             39 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0977_inv                                                                                                               |                                                                                                                                                                      |               18 |             40 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_lite_0/inst/_n01501_cepot                                                                                                  |                                                                                                                                                                      |               13 |             41 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n0755                                                                                                                   |                                                                                                                                                                      |               15 |             43 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                                                              |               10 |             44 |
|  CLK_MANAGE/inst/clk_out1                                                  |                                                                                                                                                                           | fifo_8/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                                                                                             |                9 |             44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/messages_ins/msg_buf_real_wen                                                                                                              |                                                                                                                                                                      |                6 |             44 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/wr_arbiter_ins/_n0348_inv                                                                                                                  |                                                                                                                                                                      |               18 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                                                      |               11 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                                                      |               10 |             47 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                                                      |                9 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                                                      |               12 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                                                      |               10 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                                                                      |               11 |             48 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/system_i/vivado_system_i/xillybus_ip_0/inst/xillybus_bus_rst_n                                                                                               |                                                                                                                                                                      |               18 |             49 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/beat_fallthru_OR_172_o                                                                                              |                                                                                                                                                                      |               15 |             68 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/_n1104_inv                                                                                                               |                                                                                                                                                                      |               27 |             69 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/system_i/vivado_system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               18 |             73 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 | xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/queue_from_wr                                                                                                            |                                                                                                                                                                      |               37 |             94 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           | xillybus_ins/xillybus_core_ins/axi4_acp_tx_bridge_ins/bus_rst_n_inv                                                                                                  |               75 |            157 |
|  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1 |                                                                                                                                                                           |                                                                                                                                                                      |              175 |            454 |
+----------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


