
*** Running vivado
    with args -log design_1_PulseCounter_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PulseCounter_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_PulseCounter_0_1.tcl -notrace
Command: synth_design -top design_1_PulseCounter_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 79354 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.828 ; gain = 82.707 ; free physical = 1248 ; free virtual = 4420
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PulseCounter_0_1' [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_0_1/synth/design_1_PulseCounter_0_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'PulseCounter_v2_0' [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/hdl/PulseCounter_v2_0.v:4]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PulseCounter_v2_0_S_AXI' [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/hdl/PulseCounter_v2_0_S_AXI.v:4]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_WIDTH bound to: 20 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PulseCounter' [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
	Parameter INPUT_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Filter' [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/Filter.v:23]
	Parameter STAT_WIDTH bound to: 3 - type: integer 
	Parameter S0 bound to: 3'b000 
	Parameter S1 bound to: 3'b001 
	Parameter S2 bound to: 3'b010 
	Parameter S3 bound to: 3'b011 
	Parameter S4 bound to: 3'b100 
	Parameter S5 bound to: 3'b101 
	Parameter S6 bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'Filter' (1#1) [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/Filter.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/Counter.v:23]
	Parameter COUNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/Counter.v:23]
WARNING: [Synth 8-3848] Net CHB in module/entity PulseCounter does not have driver. [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:48]
WARNING: [Synth 8-3848] Net CHA in module/entity PulseCounter does not have driver. [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:48]
INFO: [Synth 8-6155] done synthesizing module 'PulseCounter' (3#1) [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PulseCounter_v2_0_S_AXI' (4#1) [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/hdl/PulseCounter_v2_0_S_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'PulseCounter_v2_0' (5#1) [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/hdl/PulseCounter_v2_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PulseCounter_0_1' (6#1) [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ip/design_1_PulseCounter_0_1/synth/design_1_PulseCounter_0_1.v:56]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[19]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[18]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[17]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[16]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[15]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[14]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[13]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[12]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[11]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[10]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[9]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[8]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[7]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[6]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[5]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[4]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[3]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[2]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[1]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[0]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1383.453 ; gain = 126.332 ; free physical = 1249 ; free virtual = 4425
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].u1:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:55]
WARNING: [Synth 8-3295] tying undriven pin genblk1[0].u2:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:60]
WARNING: [Synth 8-3295] tying undriven pin genblk1[1].u1:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:55]
WARNING: [Synth 8-3295] tying undriven pin genblk1[1].u2:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:60]
WARNING: [Synth 8-3295] tying undriven pin genblk1[2].u1:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:55]
WARNING: [Synth 8-3295] tying undriven pin genblk1[2].u2:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:60]
WARNING: [Synth 8-3295] tying undriven pin genblk1[3].u1:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:55]
WARNING: [Synth 8-3295] tying undriven pin genblk1[3].u2:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:60]
WARNING: [Synth 8-3295] tying undriven pin genblk1[4].u1:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:55]
WARNING: [Synth 8-3295] tying undriven pin genblk1[4].u2:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:60]
WARNING: [Synth 8-3295] tying undriven pin genblk1[5].u1:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:55]
WARNING: [Synth 8-3295] tying undriven pin genblk1[5].u2:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:60]
WARNING: [Synth 8-3295] tying undriven pin genblk1[6].u1:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:55]
WARNING: [Synth 8-3295] tying undriven pin genblk1[6].u2:CH to constant 0 [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:60]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.453 ; gain = 126.332 ; free physical = 1249 ; free virtual = 4427
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.453 ; gain = 126.332 ; free physical = 1249 ; free virtual = 4427
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1754.484 ; gain = 2.000 ; free physical = 702 ; free virtual = 3936
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 777 ; free virtual = 4011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 777 ; free virtual = 4011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 779 ; free virtual = 4013
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/Counter.v:42]
INFO: [Synth 8-802] inferred FSM for state register 'state_c_reg' in module 'Filter'
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                              000 |                              000
                      S4 |                              001 |                              100
                      S5 |                              010 |                              101
                      S6 |                              011 |                              110
                      S1 |                              100 |                              001
                      S2 |                              101 |                              010
                      S3 |                              110 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_c_reg' using encoding 'sequential' in module 'Filter'
WARNING: [Synth 8-327] inferring latch for variable 'dire_reg' [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/sources_1/bd/design_1/ipshared/7496/src/PulseCounter.v:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:01:02 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 771 ; free virtual = 4005
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u2'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[1].u1'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[1].u2'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[2].u1'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[2].u2'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[3].u1'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[3].u2'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[4].u1'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[4].u2'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[5].u1'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[5].u2'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[6].u1'
INFO: [Synth 8-223] decloning instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1' (Filter) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[6].u2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               32 Bit    Registers := 15    
	               16 Bit    Registers := 8     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  23 Input     32 Bit        Muxes := 14    
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 21    
	   7 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 36    
	   9 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module Filter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 21    
	   7 Input      3 Bit        Muxes := 4     
Module PulseCounter 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 15    
	   9 Input      1 Bit        Muxes := 16    
Module PulseCounter_v2_0_S_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	  23 Input     32 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[19]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[18]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[17]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[16]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[15]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[14]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[13]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[12]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[11]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[10]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[9]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[8]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[7]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[6]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[5]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[4]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[3]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[2]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[1]
WARNING: [Synth 8-3331] design PulseCounter has unconnected port ChI[0]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PulseCounter_v2_0_S_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[6]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[6]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[5]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[5]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[4]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[4]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[3]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[3]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[2]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[2]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[1]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[1]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dA_reg[0]' (FDC) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1/Out_reg )
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/PulseCounter_v2_0_S_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PulseCounter_v2_0_S_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/PulseCounter_v2_0_S_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PulseCounter_v2_0_S_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[6]' (LD) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[5]' (LD) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[4]' (LD) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[3]' (LD) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[2]' (LD) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[1]' (LD) to 'inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[7]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dire_reg[0]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/genblk1[0].u1/Out_reg) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/nolabel_line603/dB_reg[0]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_PulseCounter_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PulseCounter_v2_0_S_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_PulseCounter_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:01:07 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 751 ; free virtual = 3988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 625 ; free virtual = 3862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 624 ; free virtual = 3862
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:21 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 623 ; free virtual = 3860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 620 ; free virtual = 3858
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 620 ; free virtual = 3858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 620 ; free virtual = 3857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 620 ; free virtual = 3857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 620 ; free virtual = 3857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 620 ; free virtual = 3857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     9|
|3     |LUT2   |   129|
|4     |LUT3   |     3|
|5     |LUT4   |   132|
|6     |LUT5   |    64|
|7     |LUT6   |   182|
|8     |MUXF7  |    32|
|9     |FDCE   |   131|
|10    |FDRE   |   495|
|11    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |  1210|
|2     |  inst                           |PulseCounter_v2_0       |  1210|
|3     |    PulseCounter_v2_0_S_AXI_inst |PulseCounter_v2_0_S_AXI |  1206|
|4     |      nolabel_line603            |PulseCounter            |   501|
|5     |        \genblk1[0].u1           |Filter                  |     5|
|6     |        u10                      |Counter                 |   100|
|7     |        u3                       |Counter_0               |    52|
|8     |        u4                       |Counter_1               |    52|
|9     |        u5                       |Counter_2               |    52|
|10    |        u6                       |Counter_3               |    84|
|11    |        u7                       |Counter_4               |    52|
|12    |        u8                       |Counter_5               |    52|
|13    |        u9                       |Counter_6               |    52|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 620 ; free virtual = 3857
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 27 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1754.484 ; gain = 126.332 ; free physical = 675 ; free virtual = 3912
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:01:22 . Memory (MB): peak = 1754.484 ; gain = 497.363 ; free physical = 675 ; free virtual = 3912
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:24 . Memory (MB): peak = 1762.492 ; gain = 517.117 ; free physical = 757 ; free virtual = 3995
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.runs/design_1_PulseCounter_0_1_synth_1/design_1_PulseCounter_0_1.dcp' has been generated.
