$date
	Thu Sep 22 10:32:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 1 ! altb $end
$var wire 1 " agtb $end
$var wire 1 # aeqb $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module comp4bit $end
$var wire 4 & a [3:0] $end
$var wire 1 # aeqb $end
$var wire 1 " agtb $end
$var wire 1 ! altb $end
$var wire 4 ' b [3:0] $end
$var wire 1 ( AltB2 $end
$var wire 1 ) AltB1 $end
$var wire 1 * AgtB2 $end
$var wire 1 + AgtB1 $end
$var wire 1 , AeqB2 $end
$var wire 1 - AeqB1 $end
$scope module stage0 $end
$var wire 2 . A [1:0] $end
$var wire 1 - AeqB $end
$var wire 1 + AgtB $end
$var wire 1 ) AltB $end
$var wire 2 / B [1:0] $end
$var wire 2 0 i [1:0] $end
$upscope $end
$scope module stage1 $end
$var wire 2 1 A [1:0] $end
$var wire 1 , AeqB $end
$var wire 1 * AgtB $end
$var wire 1 ( AltB $end
$var wire 2 2 B [1:0] $end
$var wire 2 3 i [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
b1 2
b10 1
b11 0
b10 /
b10 .
1-
0,
0+
1*
0)
0(
b1001 '
b1010 &
b1001 %
b1010 $
0#
1"
0!
$end
#20
0"
1#
1,
0*
b11 3
b10 2
b1010 %
b1010 '
#40
1!
1(
0"
0#
0,
0*
b0 3
b1 1
b1001 $
b1001 &
#60
