
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.955648                       # Number of seconds simulated
sim_ticks                                955647506500                       # Number of ticks simulated
final_tick                               955647506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 641226                       # Simulator instruction rate (inst/s)
host_op_rate                                   826901                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1225572764                       # Simulator tick rate (ticks/s)
host_mem_usage                                 665644                       # Number of bytes of host memory used
host_seconds                                   779.76                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     644780824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           88128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          300992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             389120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        88128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             4703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              92218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             314961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                407179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         92218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            92218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks              67                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                   67                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks              67                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             92218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            314961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               407246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6080                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 389120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  389120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  519989833500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6080                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2465                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    157.858012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.765684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.995999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1858     75.38%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          246      9.98%     85.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           94      3.81%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           65      2.64%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      1.18%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      0.81%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           24      0.97%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.37%     95.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          120      4.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2465                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    156869250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               270869250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   30400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25800.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44550.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   85510579.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    59.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8203860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4360455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21662760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         414267360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            116530230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             12817440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1657357080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       388972800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     228194404320                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           230818576305                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.531082                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         519714886500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     15041500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     175522000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 950711068750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1012833500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      98305000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3634735750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9396240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4994220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21748440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         374315760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            111918930                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             11081760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1676315850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       214815360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     228290740785                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           230715435225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.423154                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          15998084250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     12547000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     158538000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 951137422250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    559489250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     103266250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   3676243750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1911295013                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     644780824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             625781845                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               27680885                       # Number of float alu accesses
system.cpu.num_func_calls                     1532449                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     25288260                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    625781845                       # number of integer instructions
system.cpu.num_fp_insts                      27680885                       # number of float instructions
system.cpu.num_int_register_reads          1467255983                       # number of times the integer registers were read
system.cpu.num_int_register_writes          569426959                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             21886167                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            23676651                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            187287140                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           260710310                       # number of times the CC registers were written
system.cpu.num_mem_refs                     254811579                       # number of memory refs
system.cpu.num_load_insts                   219158147                       # Number of load instructions
system.cpu.num_store_insts                   35653432                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1911295013                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          27593151                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1477149      0.23%      0.23% # Class of executed instruction
system.cpu.op_class::IntAlu                 363712896     56.41%     56.64% # Class of executed instruction
system.cpu.op_class::IntMult                   612864      0.10%     56.73% # Class of executed instruction
system.cpu.op_class::IntDiv                   6327906      0.98%     57.71% # Class of executed instruction
system.cpu.op_class::FloatAdd                17838430      2.77%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.48% # Class of executed instruction
system.cpu.op_class::MemRead                219158147     33.99%     94.47% # Class of executed instruction
system.cpu.op_class::MemWrite                35653432      5.53%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  644780824                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            362999                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.394318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           254448106                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            364023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            698.989091                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3783312500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.394318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          482                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1019612539                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1019612539                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    219071757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       219071757                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     35376342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35376342                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            7                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             7                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data     254448099                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        254448099                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    254448106                       # number of overall hits
system.cpu.dcache.overall_hits::total       254448106                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        84670                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         84670                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       277136                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       277136                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2217                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2217                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data       361806                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         361806                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       364023                       # number of overall misses
system.cpu.dcache.overall_misses::total        364023                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1166198000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1166198000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3905650500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3905650500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5071848500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5071848500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5071848500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5071848500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    219156427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    219156427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     35653478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35653478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         2224                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2224                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    254809905                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    254809905                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    254812129                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    254812129                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000386                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000386                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.007773                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007773                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.996853                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996853                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001420                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001420                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001429                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13773.449864                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13773.449864                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14092.902041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14092.902041                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14018.143701                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14018.143701                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13932.769358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13932.769358                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7025                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               222                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.644144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       357853                       # number of writebacks
system.cpu.dcache.writebacks::total            357853                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        84670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        84670                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       277136                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       277136                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2217                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2217                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       361806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       361806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       364023                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       364023                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1081528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1081528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3628514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3628514500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     64376500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     64376500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4710042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4710042500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4774419000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4774419000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007773                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007773                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.996853                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.996853                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001420                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001420                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001429                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001429                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12773.449864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12773.449864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13092.902041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13092.902041                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 29037.663509                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29037.663509                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13018.143701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13018.143701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13115.706975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13115.706975                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1017                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.966442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           695991701                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1529                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          455194.049052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle        1158355500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.966442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999934                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2783974449                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2783974449                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    695991701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       695991701                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     695991701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        695991701                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    695991701                       # number of overall hits
system.cpu.icache.overall_hits::total       695991701                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1529                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1529                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1529                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1529                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1529                       # number of overall misses
system.cpu.icache.overall_misses::total          1529                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    130737500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    130737500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    130737500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    130737500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    130737500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    130737500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    695993230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    695993230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    695993230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    695993230                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    695993230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    695993230                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 85505.232178                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85505.232178                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 85505.232178                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85505.232178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 85505.232178                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85505.232178                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1017                       # number of writebacks
system.cpu.icache.writebacks::total              1017                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1529                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1529                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1529                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1529                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1529                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1529                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    129208500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    129208500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    129208500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    129208500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    129208500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    129208500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84505.232178                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84505.232178                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84505.232178                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84505.232178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84505.232178                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84505.232178                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       220                       # number of replacements
system.l2.tags.tagsinuse                  5856.804277                       # Cycle average of tags in use
system.l2.tags.total_refs                      723386                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6115                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    118.296975                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       33.669541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1266.192944                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4556.941792                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.077282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.278134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.357471                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5895                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5895                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.359802                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1465249                       # Number of tag accesses
system.l2.tags.data_accesses                  1465249                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       357853                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           357853                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1016                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1016                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             273632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                273632                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             152                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                152                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          85688                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             85688                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   152                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                359320                       # number of demand (read+write) hits
system.l2.demand_hits::total                   359472                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  152                       # number of overall hits
system.l2.overall_hits::cpu.data               359320                       # number of overall hits
system.l2.overall_hits::total                  359472                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3504                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3504                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1377                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1377                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1199                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1377                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                4703                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6080                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1377                       # number of overall misses
system.l2.overall_misses::cpu.data               4703                       # number of overall misses
system.l2.overall_misses::total                  6080                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    339274500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     339274500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    125307500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    125307500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    115842000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    115842000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     125307500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     455116500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        580424000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    125307500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    455116500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       580424000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       357853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       357853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1016                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1016                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         277136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            277136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1529                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        86887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         86887                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1529                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            364023                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               365552                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1529                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           364023                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              365552                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.012644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012644                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.900589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.900589                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.013800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013800                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.900589                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.012920                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.016632                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.900589                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.012920                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.016632                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 96824.914384                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96824.914384                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 91000.363108                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91000.363108                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 96615.512927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96615.512927                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 91000.363108                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96771.528811                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95464.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 91000.363108                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96771.528811                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95464.473684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           66                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            66                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3504                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3504                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1377                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1199                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           4703                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6080                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          4703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6080                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    304234500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    304234500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    111537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    111537500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    103852000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    103852000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    111537500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    408086500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    519624000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    111537500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    408086500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    519624000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.900589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900589                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.013800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013800                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.900589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.012920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.016632                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.900589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.012920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.016632                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86824.914384                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86824.914384                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 81000.363108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81000.363108                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 86615.512927                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86615.512927                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 81000.363108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86771.528811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85464.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 81000.363108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86771.528811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85464.473684                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          6236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2576                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict              155                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3504                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3504                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2576                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        12316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       389184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       389184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  389184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6080                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6080    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6080                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6601000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32482250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       729568                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       364016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            130                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 955647506500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             88416                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       357854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1017                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5365                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           277136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          277136                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1529                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        86887                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4075                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1091045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1095120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       162944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     46200064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46363008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             220                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           365772                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000358                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018921                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 365641     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    131      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             365772                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          723654000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2293500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         546034500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
