#include "kernel/init/bootload.h"
#include "kernel/init/apic.h"
#include "kernel/init/msr.h"
#include "kernel/console/console.h"
#include "common/string.h"
#include "memory/physical.h"
#include "kernel/scheduling/time.h"
#include "kernel/utilities/slow.h"

#include "Protocol/AcpiSystemDescriptionTable.h"

extern KernelBootData GBootData;

const uint32_t IA32_APIC_BASE_MSR = 0x1B;
const uint32_t MSR_BSP_MASK = 0x100;
const uint32_t APIC_ENABLE = 0x100;
const uint32_t MSR_ENABLE_MASK = 0x800;

const uint32_t  DELIVERY_MODE_INIT = 0x500;
const uint32_t  DELIVERY_MODE_STARTUP = 0x600;

const uint32_t LEVEL_ASSERT = 0x4000;

// Assuming the startup code is located at 0x1000 in real mode.
// This is just an example; adjust as necessary.
const uint32_t  STARTUP_ADDRESS_SEGMENT = 0x1000;

uint64_t LocalApicPhysical;
volatile uint8_t* LocalApicVirtual;

const unsigned int MaxProcessors = 256;
uint8_t ProcessorIds[MaxProcessors];
unsigned int ProcessorCount;

void SleepyUS(uint64_t timeScale)
{
	const uint64_t Scaler = 100;

	uint64_t CurrentTSC = _rdtsc();
	uint64_t TargetTSC = CurrentTSC + (3 * Scaler) * timeScale;
	while(_rdtsc() < TargetTSC)
	{
		asm("pause");
	}
}

void SleepyMS(uint64_t timeScale)
{
	const uint64_t Scaler = 1000 * 10;

	uint64_t CurrentTSC = _rdtsc();
	uint64_t TargetTSC = CurrentTSC + (3 * Scaler) * timeScale;
	while(_rdtsc() < TargetTSC)
	{
		asm("pause");
	}
}

extern "C" void __attribute__((naked, used, noreturn)) APEntryFunction()
{
	ConsolePrint(u"CORE ONLINE!\n");

	while(true)
	{
		asm("pause");
	}
}

void WriteLocalApic(uint32_t Offset, uint32_t Value)
{
	*(uint32_t*)(LocalApicVirtual+Offset) = Value;
}

uint32_t ReadLocalApic(uint32_t Offset)
{
	return *(uint32_t*)(LocalApicVirtual+Offset);
}

void InitAPs()
{
	char16_t Buffer[16];

	uint8_t* APTrampoline = (uint8_t*)GBootData.MemoryLayout.SpecialLocations[SpecialMemoryLocation_APBootstrap].VirtualStart;

	uint64_t ActualFunction = (uint64_t)&APEntryFunction;
	
	uint8_t* APTrampolinePtr = APTrampoline;

	*APTrampolinePtr++ = 0xE9;

	*(uint32_t*)APTrampolinePtr = (uint32_t)(ActualFunction - (uint64_t)APTrampoline);
	APTrampolinePtr += sizeof(uint32_t);

	// hlt
	*APTrampolinePtr++ = 0xF4;
	

	VirtualProtect(APTrampoline, PAGE_SIZE, MemoryProtection::Execute);

	uint64_t StartupAddress = GetPhysicalAddress((uint64_t)APTrampoline);
	StartupAddress = StartupAddress >> 12;
	uint64_t StartupAddressTemp = StartupAddress;
	StartupAddress &= 0xFF;

	_ASSERTF(StartupAddress == StartupAddressTemp, "Misaligned AP startup vector");


    for(unsigned int processor = 0; processor < ProcessorCount; processor++)
	{
		uint32_t CurrentValue = ReadLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterLow );
		uint32_t CurrentValueHi = ReadLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterHigh );

		//IMPORTANT NOTE
		// If you're debugging this in an emulator, these values are not going to look right in the debugger
		// because the debugger skips the path that intercepts these loads.
		//IMPORTANT NOTE

		// Upper ICR: set the target processor's APIC ID and send INIT IPI
		WriteLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterHigh, ((uint8_t)processor << 24) | DELIVERY_MODE_INIT | LEVEL_ASSERT);

		// Insert a delay - typically 10ms is recommended for INIT
		// You can use a timer or a simple spin-wait loop
		//SleepyMS(100000);
		Slow(Blip);

		WriteLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterLow, 0);

		// Lower ICR: Send Startup IPI
		WriteLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterLow, DELIVERY_MODE_STARTUP | LEVEL_ASSERT | StartupAddress);
		// Insert another delay - typically 200Âµs between SIPIs
		//SleepyUS(200000);
		Slow(Blip);

		WriteLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterLow, 0);

		// Optionally, you might want to send the Startup IPI twice as recommended in some Intel manuals.
		WriteLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterLow, DELIVERY_MODE_STARTUP | LEVEL_ASSERT | StartupAddress);
		//SleepyUS(200000);
		Slow(Blip);

		uint32_t FinalValue = ReadLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterLow );
		uint32_t FinalValueHi = ReadLocalApic( (uint32_t)LocalApicOffsets::InterruptCommandRegisterHigh );

		ConsolePrint(u"ICRH before: 0x");
		witoabuf(Buffer, CurrentValueHi, 16);
		ConsolePrint(Buffer);
		ConsolePrint(u" ICRH after: 0x");
		witoabuf(Buffer, FinalValueHi, 16);
		ConsolePrint(Buffer);
		ConsolePrint(u"ICRL before: 0x");
		witoabuf(Buffer, CurrentValue, 16);
		ConsolePrint(Buffer);
		ConsolePrint(u" ICRL after: 0x");
		witoabuf(Buffer, FinalValue, 16);
		ConsolePrint(Buffer);
		ConsolePrint(u"\n");
    }
}

void InitMADT(EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER* MADT)
{
	LocalApicPhysical = (uint64_t)MADT->LocalApicAddress; //Physical address

	bool LegacyPICs = MADT->Flags & 0x1;

	char16_t Buffer[16];

	ProcessorCount = 0;

	int LengthRemaining = MADT->Header.Length - sizeof(EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER);
	uint8_t* Data = (uint8_t*)(MADT+1);
	while(LengthRemaining > 0)
	{
		uint8_t Type = *Data;
		uint8_t Length = *(Data+1);

		switch(Type)
		{
			case EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC:
				{
					EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE* LocalAPIC = (EFI_ACPI_2_0_PROCESSOR_LOCAL_APIC_STRUCTURE*)Data;

					ConsolePrint(u"Processor Id: ");
					witoabuf(Buffer, (int)LocalAPIC->AcpiProcessorId, 10);
					ConsolePrint(Buffer);
					ConsolePrint(u" Core Id: ");
					witoabuf(Buffer, (int)LocalAPIC->ApicId, 10);
					ConsolePrint(Buffer);
					if(!(LocalAPIC->Flags & 0x1))
					{
						ConsolePrint(u" ONLINE ");
					}
					else if(LocalAPIC->Flags & 0x1)
					{
						ConsolePrint(u" STANDBY ");
					}

					ProcessorIds[ProcessorCount] = LocalAPIC->ApicId;
					ProcessorCount++;

					//Do this on the actual core
					/*uint64_t baseMSR = GetMSR(IA32_APIC_BASE_MSR);

					bool IsBSP = (baseMSR & (1 << BSP_BIT_POSITION)) != 0;

					if(IsBSP)
					{
						ConsolePrint(u" BSP");
					}*/

					ConsolePrint(u"\n");

					break;
				}

			case EFI_ACPI_2_0_IO_APIC:
				{
					ConsolePrint(u"Found IO APIC\n");
					break;
				}

			case EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE:
				{
					EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE* LocalAPICAddressOverride = (EFI_ACPI_2_0_LOCAL_APIC_ADDRESS_OVERRIDE_STRUCTURE*)Data;
					LocalApicPhysical = LocalAPICAddressOverride->LocalApicAddress;

					ConsolePrint(u"Found Local APIC address override\n");
					break;
				}
		}

		LengthRemaining -= Length;
		Data += Length;
	}

	ConsolePrint(u"Found ");
	witoabuf(Buffer, ProcessorCount, 10);
	ConsolePrint(Buffer);
	ConsolePrint(u" cores.\n");

	LocalApicVirtual = (uint8_t*)PhysicalAlloc((uint64_t)LocalApicPhysical, 4096, (PageFlags)(PageFlags_Cache_Disable | PageFlags_Cache_WriteThrough));

	//Enable APIC
	uint64_t msr = GetMSR(IA32_APIC_BASE_MSR);
	msr |= 1 << 11; //Global APIC enable bit
	SetMSR(IA32_APIC_BASE_MSR, msr);

	WriteLocalApic( (uint32_t)LocalApicOffsets::SpuriousInterruptVectorRegister, APIC_ENABLE | 0xFF);

	_ASSERTF(LengthRemaining == 0, "Overshot MADT end");

	InitAPs();
}

void InitApic(EFI_ACPI_DESCRIPTION_HEADER* Xsdt)
{
	ConsolePrint(u"Initializing ACPI & APIC\n");

	bool FoundMADT = false;

	int XsdtEntries = (Xsdt->Length - sizeof(EFI_ACPI_DESCRIPTION_HEADER)) / sizeof(EFI_ACPI_DESCRIPTION_HEADER*); //Take off the header and each entry is 8b
	for(int XsdtEntry = 0; XsdtEntry < XsdtEntries; XsdtEntry++)
	{
		EFI_ACPI_DESCRIPTION_HEADER* Header = ((EFI_ACPI_DESCRIPTION_HEADER**)(Xsdt+1))[XsdtEntry];

		//MADT
		if(Header->Signature == EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_SIGNATURE)
		{
			FoundMADT = true;
			InitMADT((EFI_ACPI_2_0_MULTIPLE_APIC_DESCRIPTION_TABLE_HEADER*)Header);
		}
	}

	_ASSERTF(FoundMADT, "MADT was not found in XSDT");
}