// Seed: 7252055
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3
);
  always begin
    wait (id_2);
  end
  assign id_5 = id_0;
endmodule
module module_1 (
    input  wire  id_0,
    output wire  id_1,
    input  wire  id_2,
    output logic id_3,
    output tri0  id_4
);
  initial id_3 <= 0;
  id_6 :
  assert property (@(posedge 1) 1)
  else;
  wire id_7;
  module_0(
      id_0, id_2, id_0, id_2
  );
endmodule
module module_2 (
    input  wor id_0,
    output tri id_1
);
  supply1 id_3 = id_0;
  tri id_4;
  wire id_5;
  module_0(
      id_0, id_3, id_3, id_0
  ); id_6(
      .id_0(1'b0),
      .id_1(1 - id_3),
      .id_2(id_0),
      .id_3(id_4),
      .id_4(id_5),
      .id_5(1),
      .id_6(id_4),
      .id_7(1 & id_4)
  );
endmodule
