VPR FPGA Placement and Routing.
Version: 8.1.0-dev+5845ee0f4
Revision: v8.0.0-6734-g5845ee0f4
Compiled: 2022-12-17T21:49:09
Compiler: GNU 9.4.0 on Linux-5.4.0-135-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/pradyumna/vtr-verilog-to-routing//vpr/vpr /home/pradyumna/vtr-verilog-to-routing//vtr_flow/arch/timing/EArch.xml /home/pradyumna/vtr-verilog-to-routing//vtr_flow/benchmarks/blif/tseng.blif --route_chan_width 100 --sdc_file /home/pradyumna/Verilog_files/VSD-IAT/Day2/vtr_work/quickstart/tseng_eg/tseng.sdc

Using up to 1 parallel worker(s)

Architecture file: /home/pradyumna/vtr-verilog-to-routing//vtr_flow/arch/timing/EArch.xml
Circuit name: tseng

# Loading Architecture Description
# Loading Architecture Description took 0.01 seconds (max_rss 7.4 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: tseng.net
Circuit placement file: tseng.place
Circuit routing file: tseng.route
Circuit SDC file: /home/pradyumna/Verilog_files/VSD-IAT/Day2/vtr_work/quickstart/tseng_eg/tseng.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 14.8 MiB, delta_rss +7.4 MiB)
Circuit file: /home/pradyumna/vtr-verilog-to-routing//vtr_flow/benchmarks/blif/tseng.blif
# Load circuit
# Load circuit took 0.01 seconds (max_rss 17.2 MiB, delta_rss +2.4 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 17.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1605
    .input :      52
    .latch :     385
    .output:     122
    6-LUT  :    1046
  Nets  : 1483
    Avg Fanout:     3.1
    Max Fanout:   388.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 6012
  Timing Graph Edges: 8936
  Timing Graph Levels: 30
# Build Timing Graph took 0.00 seconds (max_rss 18.1 MiB, delta_rss +0.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 385 pins (6.4%), 385 blocks (24.0%)
# Load Timing Constraints
Warning 2: set_input_delay command matched but was not applied to primary output 'pv14_2_2_'
Warning 3: set_input_delay command matched but was not applied to primary output 'pv12_3_3_'
Warning 4: set_input_delay command matched but was not applied to primary output 'pv10_4_4_'
Warning 5: set_input_delay command matched but was not applied to primary output 'pv7_5_5_'
Warning 6: set_input_delay command matched but was not applied to primary output 'pv3_6_6_'
Warning 7: set_input_delay command matched but was not applied to primary output 'pv15_2_2_'
Warning 8: set_input_delay command matched but was not applied to primary output 'pv13_3_3_'
Warning 9: set_input_delay command matched but was not applied to primary output 'pv11_4_4_'
Warning 10: set_input_delay command matched but was not applied to primary output 'pv6_7_7_'
Warning 11: set_input_delay command matched but was not applied to primary output 'pv2_0_0_'
Warning 12: set_input_delay command matched but was not applied to primary output 'pv14_1_1_'
Warning 13: set_input_delay command matched but was not applied to primary output 'pv12_2_2_'
Warning 14: set_input_delay command matched but was not applied to primary output 'pv10_3_3_'
Warning 15: set_input_delay command matched but was not applied to primary output 'pv9_0_0_'
Warning 16: set_input_delay command matched but was not applied to primary output 'pv5_1_1_'
Warning 17: set_input_delay command matched but was not applied to primary output 'pv1_2_2_'
Warning 18: set_input_delay command matched but was not applied to primary output 'pv15_1_1_'
Warning 19: set_input_delay command matched but was not applied to primary output 'pv13_2_2_'
Warning 20: set_input_delay command matched but was not applied to primary output 'pv11_3_3_'
Warning 21: set_input_delay command matched but was not applied to primary output 'pv8_2_2_'
Warning 22: set_input_delay command matched but was not applied to primary output 'pv4_3_3_'
Warning 23: set_input_delay command matched but was not applied to primary output 'pv14_0_0_'
Warning 24: set_input_delay command matched but was not applied to primary output 'pv12_1_1_'
Warning 25: set_input_delay command matched but was not applied to primary output 'pv10_2_2_'
Warning 26: set_input_delay command matched but was not applied to primary output 'pv7_6_6_'
Warning 27: set_input_delay command matched but was not applied to primary output 'pv3_7_7_'
Warning 28: set_input_delay command matched but was not applied to primary output 'pv15_0_0_'
Warning 29: set_input_delay command matched but was not applied to primary output 'pv13_1_1_'
Warning 30: set_input_delay command matched but was not applied to primary output 'pv11_2_2_'
Warning 31: set_input_delay command matched but was not applied to primary output 'pv6_0_0_'
Warning 32: set_input_delay command matched but was not applied to primary output 'pv2_1_1_'
Warning 33: set_input_delay command matched but was not applied to primary output 'pv12_0_0_'
Warning 34: set_input_delay command matched but was not applied to primary output 'pv10_1_1_'
Warning 35: set_input_delay command matched but was not applied to primary output 'pv9_1_1_'
Warning 36: set_input_delay command matched but was not applied to primary output 'pv5_2_2_'
Warning 37: set_input_delay command matched but was not applied to primary output 'pv1_3_3_'
Warning 38: set_input_delay command matched but was not applied to primary output 'pv13_0_0_'
Warning 39: set_input_delay command matched but was not applied to primary output 'pv11_1_1_'
Warning 40: set_input_delay command matched but was not applied to primary output 'pv8_3_3_'
Warning 41: set_input_delay command matched but was not applied to primary output 'pv4_4_4_'
Warning 42: set_input_delay command matched but was not applied to primary output 'pready_0_0_'
Warning 43: set_input_delay command matched but was not applied to primary output 'pv10_0_0_'
Warning 44: set_input_delay command matched but was not applied to primary output 'pv7_7_7_'
Warning 45: set_input_delay command matched but was not applied to primary output 'pv3_0_0_'
Warning 46: set_input_delay command matched but was not applied to primary output 'pv11_0_0_'
Warning 47: set_input_delay command matched but was not applied to primary output 'pv6_1_1_'
Warning 48: set_input_delay command matched but was not applied to primary output 'pv2_2_2_'
Warning 49: set_input_delay command matched but was not applied to primary output 'pv9_2_2_'
Warning 50: set_input_delay command matched but was not applied to primary output 'pv5_3_3_'
Warning 51: set_input_delay command matched but was not applied to primary output 'pv1_4_4_'
Warning 52: set_input_delay command matched but was not applied to primary output 'pv8_4_4_'
Warning 53: set_input_delay command matched but was not applied to primary output 'pv4_5_5_'
Warning 54: set_input_delay command matched but was not applied to primary output 'pv7_0_0_'
Warning 55: set_input_delay command matched but was not applied to primary output 'pv3_1_1_'
Warning 56: set_input_delay command matched but was not applied to primary output 'pv6_2_2_'
Warning 57: set_input_delay command matched but was not applied to primary output 'pv2_3_3_'
Warning 58: set_input_delay command matched but was not applied to primary output 'pv9_3_3_'
Warning 59: set_input_delay command matched but was not applied to primary output 'pv5_4_4_'
Warning 60: set_input_delay command matched but was not applied to primary output 'pv1_5_5_'
Warning 61: set_input_delay command matched but was not applied to primary output 'pv8_5_5_'
Warning 62: set_input_delay command matched but was not applied to primary output 'pv4_6_6_'
Warning 63: set_input_delay command matched but was not applied to primary output 'pv7_1_1_'
Warning 64: set_input_delay command matched but was not applied to primary output 'pv3_2_2_'
Warning 65: set_input_delay command matched but was not applied to primary output 'pv6_3_3_'
Warning 66: set_input_delay command matched but was not applied to primary output 'pv2_4_4_'
Warning 67: set_input_delay command matched but was not applied to primary output 'pv9_4_4_'
Warning 68: set_input_delay command matched but was not applied to primary output 'pv5_5_5_'
Warning 69: set_input_delay command matched but was not applied to primary output 'pv1_6_6_'
Warning 70: set_input_delay command matched but was not applied to primary output 'pv8_6_6_'
Warning 71: set_input_delay command matched but was not applied to primary output 'pv4_7_7_'
Warning 72: set_input_delay command matched but was not applied to primary output 'pv7_2_2_'
Warning 73: set_input_delay command matched but was not applied to primary output 'pv3_3_3_'
Warning 74: set_input_delay command matched but was not applied to primary output 'pv6_4_4_'
Warning 75: set_input_delay command matched but was not applied to primary output 'pv2_5_5_'
Warning 76: set_input_delay command matched but was not applied to primary output 'pv14_7_7_'
Warning 77: set_input_delay command matched but was not applied to primary output 'pv9_5_5_'
Warning 78: set_input_delay command matched but was not applied to primary output 'pv5_6_6_'
Warning 79: set_input_delay command matched but was not applied to primary output 'pv1_7_7_'
Warning 80: set_input_delay command matched but was not applied to primary output 'pv15_7_7_'
Warning 81: set_input_delay command matched but was not applied to primary output 'pv8_7_7_'
Warning 82: set_input_delay command matched but was not applied to primary output 'pv4_0_0_'
Warning 83: set_input_delay command matched but was not applied to primary output 'pv14_6_6_'
Warning 84: set_input_delay command matched but was not applied to primary output 'pv12_7_7_'
Warning 85: set_input_delay command matched but was not applied to primary output 'pv7_3_3_'
Warning 86: set_input_delay command matched but was not applied to primary output 'pv3_4_4_'
Warning 87: set_input_delay command matched but was not applied to primary output 'pv15_6_6_'
Warning 88: set_input_delay command matched but was not applied to primary output 'pv13_7_7_'
Warning 89: set_input_delay command matched but was not applied to primary output 'pv6_5_5_'
Warning 90: set_input_delay command matched but was not applied to primary output 'pv2_6_6_'
Warning 91: set_input_delay command matched but was not applied to primary output 'pdn'
Warning 92: set_input_delay command matched but was not applied to primary output 'pv14_5_5_'
Warning 93: set_input_delay command matched but was not applied to primary output 'pv12_6_6_'
Warning 94: set_input_delay command matched but was not applied to primary output 'pv10_7_7_'
Warning 95: set_input_delay command matched but was not applied to primary output 'pv9_6_6_'
Warning 96: set_input_delay command matched but was not applied to primary output 'pv5_7_7_'
Warning 97: set_input_delay command matched but was not applied to primary output 'pv1_0_0_'
Warning 98: set_input_delay command matched but was not applied to primary output 'pv15_5_5_'
Warning 99: set_input_delay command matched but was not applied to primary output 'pv13_6_6_'
Warning 100: set_input_delay command matched but was not applied to primary output 'pv11_7_7_'
Warning 101: set_input_delay command matched but was not applied to primary output 'pv8_0_0_'
Warning 102: set_input_delay command matched but was not applied to primary output 'pv4_1_1_'
Warning 103: set_input_delay command matched but was not applied to primary output 'pv14_4_4_'
Warning 104: set_input_delay command matched but was not applied to primary output 'pv12_5_5_'
Warning 105: set_input_delay command matched but was not applied to primary output 'pv10_6_6_'
Warning 106: set_input_delay command matched but was not applied to primary output 'pv7_4_4_'
Warning 107: set_input_delay command matched but was not applied to primary output 'pv3_5_5_'
Warning 108: set_input_delay command matched but was not applied to primary output 'pv15_4_4_'
Warning 109: set_input_delay command matched but was not applied to primary output 'pv13_5_5_'
Warning 110: set_input_delay command matched but was not applied to primary output 'pv11_6_6_'
Warning 111: set_input_delay command matched but was not applied to primary output 'pv6_6_6_'
Warning 112: set_input_delay command matched but was not applied to primary output 'pv2_7_7_'
Warning 113: set_input_delay command matched but was not applied to primary output 'pv14_3_3_'
Warning 114: set_input_delay command matched but was not applied to primary output 'pv12_4_4_'
Warning 115: set_input_delay command matched but was not applied to primary output 'pv10_5_5_'
Warning 116: set_input_delay command matched but was not applied to primary output 'pv9_7_7_'
Warning 117: set_input_delay command matched but was not applied to primary output 'pv5_0_0_'
Warning 118: set_input_delay command matched but was not applied to primary output 'pv1_1_1_'
Warning 119: set_input_delay command matched but was not applied to primary output 'pv15_3_3_'
Warning 120: set_input_delay command matched but was not applied to primary output 'pv13_4_4_'
Warning 121: set_input_delay command matched but was not applied to primary output 'pv11_5_5_'
Warning 122: set_input_delay command matched but was not applied to primary output 'pv8_1_1_'
Warning 123: set_input_delay command matched but was not applied to primary output 'pv4_2_2_'
Warning 124: set_output_delay command matched but was not applied to primary input 'tin_pv10_4_4_'
Warning 125: set_output_delay command matched but was not applied to primary input 'tin_pv11_4_4_'
Warning 126: set_output_delay command matched but was not applied to primary input 'tin_pv6_7_7_'
Warning 127: set_output_delay command matched but was not applied to primary input 'tin_pv2_0_0_'
Warning 128: set_output_delay command matched but was not applied to primary input 'tin_pv10_3_3_'
Warning 129: set_output_delay command matched but was not applied to primary input 'tin_pv1_2_2_'
Warning 130: set_output_delay command matched but was not applied to primary input 'tin_pv11_3_3_'
Warning 131: set_output_delay command matched but was not applied to primary input 'tin_pv4_3_3_'
Warning 132: set_output_delay command matched but was not applied to primary input 'tin_pv10_2_2_'
Warning 133: set_output_delay command matched but was not applied to primary input 'tin_pv11_2_2_'
Warning 134: set_output_delay command matched but was not applied to primary input 'tin_pv6_0_0_'
Warning 135: set_output_delay command matched but was not applied to primary input 'tin_pv2_1_1_'
Warning 136: set_output_delay command matched but was not applied to primary input 'tin_pv10_1_1_'
Warning 137: set_output_delay command matched but was not applied to primary input 'tin_pv1_3_3_'
Warning 138: set_output_delay command matched but was not applied to primary input 'preset_0_0_'
Warning 139: set_output_delay command matched but was not applied to primary input 'tin_pv11_1_1_'
Warning 140: set_output_delay command matched but was not applied to primary input 'tin_pv4_4_4_'
Warning 141: set_output_delay command matched but was not applied to primary input 'tin_pready_0_0_'
Warning 142: set_output_delay command matched but was not applied to primary input 'tin_pv10_0_0_'
Warning 143: set_output_delay command matched but was not applied to primary input 'tin_pv11_0_0_'
Warning 144: set_output_delay command matched but was not applied to primary input 'tin_pv6_1_1_'
Warning 145: set_output_delay command matched but was not applied to primary input 'tin_pv2_2_2_'
Warning 146: set_output_delay command matched but was not applied to primary input 'tin_pv1_4_4_'
Warning 147: set_output_delay command matched but was not applied to primary input 'tin_pv4_5_5_'
Warning 148: set_output_delay command matched but was not applied to primary input 'tin_pv6_2_2_'
Warning 149: set_output_delay command matched but was not applied to primary input 'tin_pv2_3_3_'
Warning 150: set_output_delay command matched but was not applied to primary input 'tin_pv1_5_5_'
Warning 151: set_output_delay command matched but was not applied to primary input 'tin_pv4_6_6_'
Warning 152: set_output_delay command matched but was not applied to primary input 'tin_pv6_3_3_'
Warning 153: set_output_delay command matched but was not applied to primary input 'tin_pv2_4_4_'
Warning 154: set_output_delay command matched but was not applied to primary input 'tin_pv1_6_6_'
Warning 155: set_output_delay command matched but was not applied to primary input 'pclk'
Warning 156: set_output_delay command matched but was not applied to primary input 'tin_pv4_7_7_'
Warning 157: set_output_delay command matched but was not applied to primary input 'tin_pv6_4_4_'
Warning 158: set_output_delay command matched but was not applied to primary input 'tin_pv2_5_5_'
Warning 159: set_output_delay command matched but was not applied to primary input 'tin_pv1_7_7_'
Warning 160: set_output_delay command matched but was not applied to primary input 'tin_pv4_0_0_'
Warning 161: set_output_delay command matched but was not applied to primary input 'tin_pv6_5_5_'
Warning 162: set_output_delay command matched but was not applied to primary input 'tin_pv2_6_6_'
Warning 163: set_output_delay command matched but was not applied to primary input 'tin_pv10_7_7_'
Warning 164: set_output_delay command matched but was not applied to primary input 'tin_pv1_0_0_'
Warning 165: set_output_delay command matched but was not applied to primary input 'tin_pv11_7_7_'
Warning 166: set_output_delay command matched but was not applied to primary input 'tin_pv4_1_1_'
Warning 167: set_output_delay command matched but was not applied to primary input 'tin_pv10_6_6_'
Warning 168: set_output_delay command matched but was not applied to primary input 'tin_pv11_6_6_'
Warning 169: set_output_delay command matched but was not applied to primary input 'tin_pv6_6_6_'
Warning 170: set_output_delay command matched but was not applied to primary input 'tin_pv2_7_7_'
Warning 171: set_output_delay command matched but was not applied to primary input 'preset'
Warning 172: set_output_delay command matched but was not applied to primary input 'tin_pv10_5_5_'
Warning 173: set_output_delay command matched but was not applied to primary input 'tin_pv1_1_1_'
Warning 174: set_output_delay command matched but was not applied to primary input 'tin_pv11_5_5_'
Warning 175: set_output_delay command matched but was not applied to primary input 'tin_pv4_2_2_'

Applied 3 SDC commands from '/home/pradyumna/Verilog_files/VSD-IAT/Day2/vtr_work/quickstart/tseng_eg/tseng.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'pclk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 18.1 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/home/pradyumna/vtr-verilog-to-routing//vtr_flow/benchmarks/blif/tseng.blif'.

After removing unused inputs...
	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Warning 176: 458 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    48/1221      3%                            3     5 x 5     
    96/1221      7%                            5     5 x 5     
   144/1221     11%                            8     6 x 6     
   192/1221     15%                           10     6 x 6     
   240/1221     19%                           12     6 x 6     
   288/1221     23%                           15     7 x 7     
   336/1221     27%                           17     7 x 7     
   384/1221     31%                           20     7 x 7     
   432/1221     35%                           22     8 x 8     
   480/1221     39%                           24     8 x 8     
   528/1221     43%                           27     9 x 9     
   576/1221     47%                           29     9 x 9     
   624/1221     51%                           32     9 x 9     
   672/1221     55%                           34     9 x 9     
   720/1221     58%                           36    10 x 10    
   768/1221     62%                           39    10 x 10    
   816/1221     66%                           41    10 x 10    
   864/1221     70%                           44    10 x 10    
   912/1221     74%                           46    10 x 10    
   960/1221     78%                           48    10 x 10    
  1008/1221     82%                           51    11 x 11    
  1056/1221     86%                           63    11 x 11    
  1104/1221     90%                          111    11 x 11    
  1152/1221     94%                          159    11 x 11    
  1200/1221     98%                          207    11 x 11    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 524
  LEs used for logic and registers    : 350
  LEs used for logic only             : 174
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000104175 sec
Full Max Req/Worst Slack updates 1 in 6.913e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000103446 sec
FPGA sized to 11 x 11 (auto)
Device Utilization: 0.63 (target 1.00)
	Block Utilization: 0.60 Type: io
	Block Utilization: 0.87 Type: clb

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         55                                21.9455                      7.52727   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1017 out of 1483 nets, 466 nets not absorbed.

Netlist conversion complete.

# Packing took 0.96 seconds (max_rss 27.8 MiB, delta_rss +9.7 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'tseng.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.141098 seconds).
Warning 177: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.15 seconds (max_rss 65.5 MiB, delta_rss +37.7 MiB)
Warning 178: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 174
   inpad          : 52
   outpad         : 122
  clb             : 55
   fle            : 524
    lut5inter     : 524
     ble5         : 1047
      flut5       : 1047
       lut5       : 1046
        lut       : 1046
       ff         : 385

# Create Device
## Build Device Grid
FPGA sized to 11 x 11: 121 grid tiles (auto)

Resource usage...
	Netlist
		174	blocks of type: io
	Architecture
		288	blocks of type: io
	Netlist
		55	blocks of type: clb
	Architecture
		63	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		2	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.63 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.60 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.87 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:6038
OPIN->CHANX/CHANY edge count before creating direct connections: 17560
OPIN->CHANX/CHANY edge count after creating direct connections: 17616
CHAN->CHAN type edge count:90476
## Build routing resource graph took 0.06 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 15052
  RR Graph Edges: 114130
# Create Device took 0.07 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.15 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.15 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.01 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.01 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)

There are 1275 point to point connections in this circuit.

Warning 179: 458 timing endpoints were not constrained during timing analysis

BB estimate of min-dist (placement) wire length: 4978

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 49.7801 td_cost: 5.40197e-09
Initial placement estimated Critical Path Delay (CPD): 1.69256 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[  8.3e-09:  8.4e-09) 3 (  6.1%) |***************
[  8.4e-09:  8.5e-09) 4 (  8.2%) |********************
[  8.5e-09:  8.6e-09) 5 ( 10.2%) |*************************
[  8.6e-09:  8.7e-09) 6 ( 12.2%) |*****************************
[  8.7e-09:  8.8e-09) 10 ( 20.4%) |*************************************************
[  8.8e-09:  8.9e-09) 6 ( 12.2%) |*****************************
[  8.9e-09:    9e-09) 8 ( 16.3%) |***************************************
[    9e-09:  9.1e-09) 5 ( 10.2%) |*************************
[  9.1e-09:  9.2e-09) 1 (  2.0%) |*****
[  9.2e-09:  9.2e-09) 1 (  2.0%) |*****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 700
Warning 180: Starting t: 99 of 229 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.0e-04   0.902      43.52 2.7756e-09   1.479          0    0.000   0.414  0.0571   10.0     1.00       700  0.200
   2    0.0 8.5e-04   0.968      41.24 1.3682e-09   1.262          0    0.000   0.356  0.0190    9.7     1.20      1400  0.950
   3    0.0 8.1e-04   0.992      39.89 2.8444e-10   1.097          0    0.000   0.420  0.0065    8.9     1.84      2100  0.950
   4    0.0 7.7e-04   1.001      38.41 2.4132e-10   1.180          0    0.000   0.449  0.0055    8.7     1.98      2800  0.950
   5    0.0 7.3e-04   0.984      37.35 3.1695e-10   1.314          0    0.000   0.400  0.0096    8.8     1.92      3500  0.950
   6    0.0 7.0e-04   0.999      36.51 1.5719e-10   1.264          0    0.000   0.424  0.0044    8.5     2.19      4200  0.950
   7    0.0 6.6e-04   0.997      35.98 1.471e-10    1.304          0    0.000   0.469  0.0037    8.3     2.30      4900  0.950
   8    0.0 6.3e-04   0.981      35.20 2.0696e-10   1.236          0    0.000   0.433  0.0071    8.6     2.11      5600  0.950
   9    0.0 6.0e-04   1.001      35.34 1.7073e-10   1.385          0    0.000   0.410  0.0019    8.5     2.16      6300  0.950
  10    0.0 5.7e-04   0.999      35.35 1.1403e-10   1.421          0    0.000   0.374  0.0032    8.3     2.36      7000  0.950
  11    0.0 5.4e-04   1.000      35.11 4.3312e-11   1.208          0    0.000   0.414  0.0020    7.7     2.78      7700  0.950
  12    0.0 5.1e-04   0.997      35.04 3.0052e-11   1.264          0    0.000   0.414  0.0019    7.5     2.93      8400  0.950
  13    0.0 4.9e-04   0.998      35.05 2.4379e-11   1.429          0    0.000   0.439  0.0020    7.3     3.08      9100  0.950
  14    0.0 4.6e-04   0.989      34.02 2.0109e-11   1.261          0    0.000   0.417  0.0058    7.3     3.09      9800  0.950
  15    0.0 4.4e-04   1.003      34.26 1.7874e-11   1.237          0    0.000   0.380  0.0019    7.1     3.22     10500  0.950
  16    0.0 4.2e-04   0.996      33.96 8.6056e-12   1.360          0    0.000   0.357  0.0014    6.7     3.56     11200  0.950
  17    0.0 4.0e-04   1.001      33.92 3.2165e-12   1.386          0    0.000   0.387  0.0021    6.2     3.99     11900  0.950
  18    0.0 3.8e-04   0.998      33.66 1.731e-12    1.360          0    0.000   0.373  0.0008    5.8     4.24     12600  0.950
  19    0.0 3.6e-04   0.995      33.45 9e-13        1.399          0    0.000   0.386  0.0028    5.4     4.55     13300  0.950
  20    0.0 3.4e-04   1.001      33.19 4.6613e-13   1.306          0    0.000   0.371  0.0026    5.1     4.78     14000  0.950
  21    0.0 3.2e-04   0.998      32.99 2.7519e-13   1.217          0    0.000   0.394  0.0026    4.8     5.05     14700  0.950
  22    0.0 3.1e-04   0.994      32.45 1.7866e-13   1.456          0    0.000   0.334  0.0027    4.6     5.22     15400  0.950
  23    0.0 2.9e-04   0.996      32.16 6.079e-14    1.240          0    0.000   0.334  0.0015    4.1     5.60     16100  0.950
  24    0.0 2.8e-04   0.999      32.12 3.7325e-14   1.418          0    0.000   0.311  0.0014    3.7     5.93     16800  0.950
  25    0.0 2.6e-04   1.000      32.01 1.4721e-14   1.240          0    0.000   0.309  0.0012    3.2     6.30     17500  0.950
  26    0.0 2.5e-04   0.999      31.76 5.7974e-15   1.164          0    0.000   0.356  0.0020    2.8     6.62     18200  0.950
  27    0.0 2.4e-04   0.997      31.25 3.0526e-15   1.146          0    0.000   0.317  0.0015    2.5     6.81     18900  0.950
  28    0.0 2.3e-04   1.001      31.13 1.6486e-15   1.242          0    0.000   0.280  0.0013    2.2     7.05     19600  0.950
  29    0.0 2.1e-04   0.997      30.68 8.1949e-16   1.122          0    0.000   0.279  0.0016    1.9     7.33     20300  0.950
  30    0.0 2.0e-04   0.998      30.41 4.7407e-16   1.137          0    0.000   0.263  0.0008    1.6     7.56     21000  0.950
  31    0.0 1.9e-04   1.000      30.33 2.5255e-16   1.137          0    0.000   0.327  0.0005    1.3     7.78     21700  0.950
  32    0.0 1.8e-04   0.998      30.23 1.8214e-16   1.137          0    0.000   0.296  0.0007    1.1     7.89     22400  0.950
  33    0.0 1.7e-04   0.999      30.12 1.2966e-16   1.146          0    0.000   0.323  0.0012    1.0     8.00     23100  0.950
  34    0.0 1.7e-04   1.001      29.97 1.1828e-16   1.145          0    0.000   0.267  0.0008    1.0     8.00     23800  0.950
  35    0.0 1.6e-04   1.000      29.99 1.2356e-16   1.145          0    0.000   0.283  0.0005    1.0     8.00     24500  0.950
  36    0.0 1.5e-04   1.000      30.01 1.4511e-16   1.166          0    0.000   0.254  0.0007    1.0     8.00     25200  0.950
  37    0.0 1.4e-04   0.999      29.99 1.4553e-16   1.146          0    0.000   0.261  0.0012    1.0     8.00     25900  0.950
  38    0.0 1.3e-04   0.999      29.89 1.6751e-16   1.146          0    0.000   0.274  0.0006    1.0     8.00     26600  0.950
  39    0.0 1.3e-04   1.000      29.86 1.6168e-16   1.146          0    0.000   0.259  0.0003    1.0     8.00     27300  0.950
  40    0.0 1.2e-04   0.999      29.74 1.4182e-16   1.146          0    0.000   0.234  0.0007    1.0     8.00     28000  0.950
  41    0.0 1.2e-04   1.000      29.73 1.2506e-16   1.145          0    0.000   0.221  0.0004    1.0     8.00     28700  0.950
  42    0.0 1.1e-04   0.998      29.66 1.3355e-16   1.146          0    0.000   0.203  0.0012    1.0     8.00     29400  0.950
  43    0.0 1.0e-04   0.999      29.51 1.1905e-16   1.145          0    0.000   0.210  0.0003    1.0     8.00     30100  0.950
  44    0.0 9.9e-05   0.999      29.43 1.2348e-16   1.146          0    0.000   0.219  0.0007    1.0     8.00     30800  0.950
  45    0.0 9.4e-05   1.000      29.36 1.2223e-16   1.147          0    0.000   0.206  0.0005    1.0     8.00     31500  0.950
  46    0.0 8.9e-05   0.999      29.26 1.0056e-16   1.145          0    0.000   0.176  0.0005    1.0     8.00     32200  0.950
  47    0.0 8.5e-05   1.000      29.23 1.0306e-16   1.145          0    0.000   0.176  0.0003    1.0     8.00     32900  0.950
  48    0.0 8.1e-05   0.999      29.20 1.0709e-16   1.145          0    0.000   0.154  0.0006    1.0     8.00     33600  0.950
  49    0.0 7.7e-05   0.999      29.09 1.0366e-16   1.145          0    0.000   0.133  0.0004    1.0     8.00     34300  0.950
  50    0.0 6.1e-05   1.000      29.13 1.0451e-16   1.145          0    0.000   0.160  0.0003    1.0     8.00     35000  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=29.0963, TD costs=1.02975e-16, CPD=  1.145 (ns) 
  51    0.0 5.8e-05   0.999      29.06 1.0203e-16   1.145          0    0.000   0.119  0.0003    1.0     8.00     35700  0.950
  52    0.0 4.7e-05   1.000      29.04 9.9125e-17   1.145          0    0.000   0.117  0.0002    1.0     8.00     36400  0.800
  53    0.0 3.7e-05   1.000      29.02 9.6169e-17   1.145          0    0.000   0.077  0.0001    1.0     8.00     37100  0.800
  54    0.0 3.0e-05   1.000      29.00 9.8576e-17   1.145          0    0.000   0.096  0.0001    1.0     8.00     37800  0.800
  55    0.0 2.4e-05   0.999      28.96 9.2355e-17   1.145          0    0.000   0.084  0.0003    1.0     8.00     38500  0.800
  56    0.0 1.9e-05   1.000      28.92 9.9622e-17   1.145          0    0.000   0.096  0.0003    1.0     8.00     39200  0.800
  57    0.0 1.5e-05   1.000      28.90 9.7299e-17   1.145          0    0.000   0.091  0.0000    1.0     8.00     39900  0.800
  58    0.0 1.2e-05   1.000      28.88 9.6897e-17   1.145          0    0.000   0.081  0.0002    1.0     8.00     40600  0.800
  59    0.0 0.0e+00   1.000      28.85 9.5586e-17   1.145          0    0.000   0.043  0.0001    1.0     8.00     41300  0.800
## Placement Quench took 0.00 seconds (max_rss 65.5 MiB)
post-quench CPD = 1.14468 (ns) 

BB estimate of min-dist (placement) wire length: 2885

Completed placement consistency check successfully.

Swaps called: 41529

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.14468 ns, Fmax: 873.606 MHz
Placement estimated setup Worst Negative Slack (sWNS): 0 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns

Placement estimated setup slack histogram:
[  8.9e-09:  8.9e-09)  1 (  2.0%) |**
[  8.9e-09:  8.9e-09)  0 (  0.0%) |
[  8.9e-09:    9e-09)  3 (  6.1%) |*******
[    9e-09:    9e-09)  3 (  6.1%) |*******
[    9e-09:  9.1e-09)  0 (  0.0%) |
[  9.1e-09:  9.1e-09)  2 (  4.1%) |****
[  9.1e-09:  9.2e-09) 12 ( 24.5%) |**************************
[  9.2e-09:  9.2e-09)  3 (  6.1%) |*******
[  9.2e-09:  9.2e-09)  3 (  6.1%) |*******
[  9.2e-09:  9.3e-09) 22 ( 44.9%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.99981, bb_cost: 28.8463, td_cost: 9.06123e-17, 

Placement resource usage:
  io  implemented as io : 174
  clb implemented as clb: 55

Placement number of temperatures: 59
Placement total # of swap attempts: 41529
	Swaps accepted: 11792 (28.4 %)
	Swaps rejected: 26417 (63.6 %)
	Swaps aborted :  3320 ( 8.0 %)


Percentage of different move types:
	Uniform move: 27.40 % (acc=27.57 %, rej=72.43 %, aborted=0.00 %)
	Median move: 22.42 % (acc=31.34 %, rej=60.78 %, aborted=7.88 %)
	W. Centroid move: 21.66 % (acc=32.78 %, rej=61.80 %, aborted=5.41 %)
	Centroid move: 24.49 % (acc=27.03 %, rej=65.58 %, aborted=7.38 %)
	W. Median move: 1.56 % (acc=6.03 %, rej=44.67 %, aborted=49.30 %)
	Crit. Uniform move: 1.27 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)
	Feasible Region move: 1.21 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)

Placement Quench timing analysis took 0.000706123 seconds (0.000625738 STA, 8.0385e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0400049 seconds (0.0353341 STA, 0.00467074 slack) (61 full updates: 61 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.16 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
Incr Slack updates 61 in 0.00263531 sec
Full Max Req/Worst Slack updates 25 in 0.000238002 sec
Incr Max Req/Worst Slack updates 36 in 0.000392493 sec
Incr Criticality updates 20 in 0.00109882 sec
Full Criticality updates 41 in 0.00195427 sec

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 181: 458 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1317 ( 99.1%) |**********************************************
[      0.1:      0.2)   12 (  0.9%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.6:      0.7)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 182: 458 timing endpoints were not constrained during timing analysis
   1    0.0     0.0    0   60911     465    1275     403 ( 2.677%)    5153 (28.6%)    1.489      0.000      0.000      0.000      0.000      N/A
   2    0.0     0.5   21   47963     264     928     182 ( 1.209%)    5204 (28.9%)    1.489      0.000      0.000      0.000      0.000      N/A
   3    0.0     0.6    5   30642     165     662     134 ( 0.890%)    5197 (28.9%)    1.503      0.000      0.000      0.000      0.000      N/A
   4    0.0     0.8    0   27728     118     494      85 ( 0.565%)    5294 (29.4%)    1.503      0.000      0.000      0.000      0.000      N/A
   5    0.0     1.1    1   17637      72     325      38 ( 0.252%)    5349 (29.7%)    1.503      0.000      0.000      0.000      0.000      N/A
   6    0.0     1.4    0   11317      43     198      19 ( 0.126%)    5430 (30.2%)    1.503      0.000      0.000      0.000      0.000      N/A
   7    0.0     1.9    1    5790      24     105      11 ( 0.073%)    5435 (30.2%)    1.503      0.000      0.000      0.000      0.000      N/A
   8    0.0     2.4    0    4247      15      76       1 ( 0.007%)    5450 (30.3%)    1.503      0.000      0.000      0.000      0.000      N/A
   9    0.0     3.1    0     456       1       7       1 ( 0.007%)    5448 (30.3%)    1.503      0.000      0.000      0.000      0.000      N/A
  10    0.0     4.1    0    1096       1      15       0 ( 0.000%)    5452 (30.3%)    1.503      0.000      0.000      0.000      0.000        9
Restoring best routing
Critical path: 1.50299 ns
Successfully routed after 10 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1257 ( 94.6%) |**********************************************
[      0.1:      0.2)   72 (  5.4%) |***
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.6:      0.7)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
Router Stats: total_nets_routed: 1168 total_connections_routed: 4085 total_heap_pushes: 207787 total_heap_pops: 54018
# Routing took 0.05 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -456407679
Circuit successfully routed with a channel width factor of 100.
Incr Slack updates 11 in 0.00046596 sec
Full Max Req/Worst Slack updates 1 in 6.716e-06 sec
Incr Max Req/Worst Slack updates 10 in 0.000108945 sec
Incr Criticality updates 8 in 0.000310508 sec
Full Criticality updates 3 in 0.000224259 sec
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
Found 1680 mismatches between routing and packing results.
Fixed 1063 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 65.5 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         55                                21.9455                      7.52727   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1017 out of 1483 nets, 466 nets not absorbed.


Average number of bends per net: 2.07527  Maximum # of bends: 40

Number of global nets: 1
Number of routed nets (nonglobal): 465
Wire length results (in units of 1 clb segments)...
	Total wirelength: 5452, average net length: 11.7247
	Maximum net length: 162

Wire length results in terms of physical segments...
	Total wiring segments used: 1581, average wire segments per net: 3.40000
	Maximum segments used by a net: 49
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.4:      0.5) 30 ( 15.0%) |************************
[      0.3:      0.4) 56 ( 28.0%) |*********************************************
[      0.2:      0.3) 60 ( 30.0%) |************************************************
[      0.1:      0.2) 24 ( 12.0%) |*******************
[        0:      0.1) 30 ( 15.0%) |************************
Maximum routing channel utilization:       0.5 at (4,4)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      45  24.818      100
                         1      38  18.455      100
                         2      31  19.818      100
                         3      50  28.909      100
                         4      50  32.818      100
                         5      47  30.818      100
                         6      41  25.091      100
                         7      33  21.182      100
                         8      40  22.818      100
                         9      33  20.091      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      35  19.091      100
                         1      29  14.273      100
                         2      37  22.273      100
                         3      52  33.545      100
                         4      58  35.818      100
                         5      36  21.091      100
                         6      37  22.909      100
                         7      55  31.273      100
                         8      46  24.727      100
                         9      47  25.818      100

Total tracks in x-direction: 1000, in y-direction: 1000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.73532e+06
	Total used logic block area: 2.96417e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 696123., per logic tile: 5753.08

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4   3000
                                                      Y      4   3000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.261

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            4       0.266

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.527
Warning 183: 458 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:

Final critical path delay (least slack): 1.50299 ns, Fmax: 665.34 MHz
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:
[  8.5e-09:  8.6e-09)  1 (  2.0%) |****
[  8.6e-09:  8.6e-09)  4 (  8.2%) |*****************
[  8.6e-09:  8.7e-09)  3 (  6.1%) |*************
[  8.7e-09:  8.8e-09)  8 ( 16.3%) |***********************************
[  8.8e-09:  8.9e-09) 11 ( 22.4%) |************************************************
[  8.9e-09:    9e-09)  5 ( 10.2%) |**********************
[    9e-09:    9e-09)  5 ( 10.2%) |**********************
[    9e-09:  9.1e-09)  1 (  2.0%) |****
[  9.1e-09:  9.2e-09)  6 ( 12.2%) |**************************
[  9.2e-09:  9.3e-09)  5 ( 10.2%) |**********************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 8.4658e-05 sec
Full Max Req/Worst Slack updates 1 in 1.0897e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.5527e-05 sec
Flow timing analysis took 0.0553619 seconds (0.0488319 STA, 0.00652999 slack) (74 full updates: 62 setup, 0 hold, 12 combined).
VPR succeeded
The entire flow of VPR took 1.76 seconds (max_rss 65.5 MiB)
