

================================================================
== Vitis HLS Report for 'srcnn_Pipeline_VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6'
================================================================
* Date:           Sun Oct 12 22:06:27 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.183 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2407|     2407|  24.070 us|  24.070 us|  2407|  2407|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6  |     2405|     2405|         9|          3|          3|   800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.18>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc = alloca i32 1"   --->   Operation 12 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kx = alloca i32 1"   --->   Operation 13 'alloca' 'kx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 14 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten60 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ic = alloca i32 1"   --->   Operation 16 'alloca' 'ic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten99 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln15_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln15_2"   --->   Operation 18 'read' 'zext_ln15_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln14_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln14_1"   --->   Operation 19 'read' 'zext_ln14_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %acc_1"   --->   Operation 20 'read' 'acc_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln15_2_cast = zext i8 %zext_ln15_2_read"   --->   Operation 21 'zext' 'zext_ln15_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14_1_cast2 = zext i8 %zext_ln14_1_read"   --->   Operation 22 'zext' 'zext_ln14_1_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln14_1_cast = zext i8 %zext_ln14_1_read"   --->   Operation 23 'zext' 'zext_ln14_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten99"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %ic"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten60"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %ky"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %kx"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %acc_1_read, i32 %acc"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i21"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ky_1 = load i3 %ky" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 32 'load' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten99_load = load i10 %indvar_flatten99" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 33 'load' 'indvar_flatten99_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%add_ln21 = add i3 %ky_1, i3 6" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 34 'add' 'add_ln21' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i3 %add_ln21" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 35 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%iy_raw = add i10 %sext_ln21, i10 %zext_ln14_1_cast2" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 36 'add' 'iy_raw' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.78ns)   --->   "%icmp_ln200 = icmp_sgt  i10 %iy_raw, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 37 'icmp' 'icmp_ln200' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.40ns)   --->   "%select_ln224 = select i1 %icmp_ln200, i10 254, i10 %iy_raw" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 38 'select' 'select_ln224' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i10 %select_ln224" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 39 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%icmp_ln224 = icmp_sgt  i10 %select_ln224, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 40 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.39ns)   --->   "%iy = select i1 %icmp_ln224, i9 %trunc_ln224, i9 0" [src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 41 'select' 'iy' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_eq  i10 %indvar_flatten99_load, i10 800" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 42 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.78ns)   --->   "%add_ln19 = add i10 %indvar_flatten99_load, i10 1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 43 'add' 'add_ln19' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc47.i, void %for.inc56.i.exitStub" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 44 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kx_load = load i3 %kx" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 45 'load' 'kx_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%indvar_flatten60_load = load i6 %indvar_flatten60" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 46 'load' 'indvar_flatten60_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ic_load = load i6 %ic" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 47 'load' 'ic_load' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.78ns)   --->   "%add_ln19_1 = add i6 %ic_load, i6 1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 48 'add' 'add_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.78ns)   --->   "%icmp_ln20 = icmp_eq  i6 %indvar_flatten60_load, i6 25" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.20ns)   --->   "%select_ln19 = select i1 %icmp_ln20, i3 0, i3 %ky_1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 50 'select' 'select_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%select_ln19_1 = select i1 %icmp_ln20, i6 %add_ln19_1, i6 %ic_load" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 51 'select' 'select_ln19_1' <Predicate = (!icmp_ln19)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln19_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 52 'zext' 'zext_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i6 %select_ln19_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 53 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln19_1, i8 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i14 %tmp_s" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 55 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.83ns)   --->   "%sub_ln28 = sub i15 %zext_ln28_2, i15 %zext_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 56 'sub' 'sub_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%sext_ln28 = sext i15 %sub_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 57 'sext' 'sext_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln19_1, i2 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 58 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %tmp_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 59 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28 = add i9 %zext_ln28_3, i9 %zext_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 60 'add' 'add_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.76ns)   --->   "%add_ln21_2 = add i9 %zext_ln14_1_cast, i9 510" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 61 'add' 'add_ln21_2' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.77ns)   --->   "%icmp_ln224_2 = icmp_sgt  i9 %add_ln21_2, i9 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 62 'icmp' 'icmp_ln224_2' <Predicate = (!icmp_ln19)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_2)   --->   "%select_ln22 = select i1 %icmp_ln224_2, i9 %add_ln21_2, i9 0" [src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 63 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln19_2 = select i1 %icmp_ln20, i9 %select_ln22, i9 %iy" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 64 'select' 'select_ln19_2' <Predicate = (!icmp_ln19)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln19)   --->   "%xor_ln19 = xor i1 %icmp_ln20, i1 1" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 65 'xor' 'xor_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.67ns)   --->   "%icmp_ln23 = icmp_eq  i3 %kx_load, i3 5" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 66 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln19 = and i1 %icmp_ln23, i1 %xor_ln19" [src/conv3.cpp:19->src/srcnn.cpp:40]   --->   Operation 67 'and' 'and_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.67ns)   --->   "%add_ln20 = add i3 %select_ln19, i3 1" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 68 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %and_ln19, i1 %icmp_ln20" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 69 'or' 'or_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %or_ln20, i3 0, i3 %kx_load" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 70 'select' 'select_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.20ns)   --->   "%select_ln20_1 = select i1 %and_ln19, i3 %add_ln20, i3 %select_ln19" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 71 'select' 'select_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i3 %select_ln20_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 72 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln28_1 = add i9 %add_ln28, i9 %zext_ln28_4" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 73 'add' 'add_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i9 %add_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 74 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i9 %add_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 75 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln28, i2 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 76 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_2 = add i10 %p_shl1, i10 %zext_ln28_5" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 77 'add' 'add_ln28_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.67ns)   --->   "%add_ln21_3 = add i3 %select_ln19, i3 7" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 78 'add' 'add_ln21_3' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln21_1 = sext i3 %add_ln21_3" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 79 'sext' 'sext_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.76ns)   --->   "%add_ln21_4 = add i10 %sext_ln21_1, i10 %zext_ln14_1_cast2" [src/conv3.cpp:21->src/srcnn.cpp:40]   --->   Operation 80 'add' 'add_ln21_4' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.78ns)   --->   "%icmp_ln200_2 = icmp_sgt  i10 %add_ln21_4, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 81 'icmp' 'icmp_ln200_2' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.40ns)   --->   "%select_ln224_2 = select i1 %icmp_ln200_2, i10 254, i10 %add_ln21_4" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 82 'select' 'select_ln224_2' <Predicate = (!icmp_ln19)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%trunc_ln224_1 = trunc i10 %select_ln224_2" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 83 'trunc' 'trunc_ln224_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln224_3 = icmp_sgt  i10 %select_ln224_2, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 84 'icmp' 'icmp_ln224_3' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%select_ln22_1 = select i1 %icmp_ln224_3, i9 %trunc_ln224_1, i9 0" [src/conv3.cpp:22->src/srcnn.cpp:40]   --->   Operation 85 'select' 'select_ln22_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%select_ln20_2 = select i1 %and_ln19, i9 %select_ln22_1, i9 %select_ln19_2" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 86 'select' 'select_ln20_2' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_3)   --->   "%zext_ln28_6 = zext i9 %select_ln20_2" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 87 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln28_3 = add i16 %sext_ln28, i16 %zext_ln28_6" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 88 'add' 'add_ln28_3' <Predicate = (!icmp_ln19)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %add_ln28_3" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 89 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i16 %add_ln28_3" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 90 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln28_1, i8 0" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 91 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln28_1 = sub i21 %p_shl9, i21 %sext_ln28_1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 92 'sub' 'sub_ln28_1' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i3 %select_ln20" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 93 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln28_4 = add i10 %add_ln28_2, i10 %zext_ln28_7" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 94 'add' 'add_ln28_4' <Predicate = (!icmp_ln19)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i10 %add_ln28_4" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 95 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln28_8" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 96 'getelementptr' 'conv3_weights_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.67ns)   --->   "%add_ln25 = add i3 %select_ln20, i3 6" [src/conv3.cpp:25->src/srcnn.cpp:40]   --->   Operation 97 'add' 'add_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i3 %add_ln25" [src/conv3.cpp:25->src/srcnn.cpp:40]   --->   Operation 98 'sext' 'sext_ln25' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.76ns)   --->   "%ix_raw = add i10 %sext_ln25, i10 %zext_ln15_2_cast" [src/conv3.cpp:25->src/srcnn.cpp:40]   --->   Operation 99 'add' 'ix_raw' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.78ns)   --->   "%icmp_ln200_1 = icmp_sgt  i10 %ix_raw, i10 254" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 100 'icmp' 'icmp_ln200_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.40ns)   --->   "%select_ln224_1 = select i1 %icmp_ln200_1, i10 254, i10 %ix_raw" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 101 'select' 'select_ln224_1' <Predicate = (!icmp_ln19)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln224_2 = trunc i10 %select_ln224_1" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 102 'trunc' 'trunc_ln224_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.78ns)   --->   "%icmp_ln224_1 = icmp_sgt  i10 %select_ln224_1, i10 0" [D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 103 'icmp' 'icmp_ln224_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.39ns)   --->   "%ix = select i1 %icmp_ln224_1, i9 %trunc_ln224_2, i9 0" [src/conv3.cpp:26->src/srcnn.cpp:40]   --->   Operation 104 'select' 'ix' <Predicate = (!icmp_ln19)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i9 %ix" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 105 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln28_5 = add i21 %sub_ln28_1, i21 %zext_ln28_9" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 106 'add' 'add_ln28_5' <Predicate = (!icmp_ln19)> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i21 %add_ln28_5" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 107 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln28_10" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 108 'getelementptr' 'feat2_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 109 'load' 'feat2_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 110 'load' 'conv3_weights_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_1 : Operation 111 [1/1] (0.67ns)   --->   "%add_ln23 = add i3 %select_ln20, i3 1" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 111 'add' 'add_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln20_1 = add i6 %indvar_flatten60_load, i6 1" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 112 'add' 'add_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.38ns)   --->   "%select_ln20_3 = select i1 %icmp_ln20, i6 1, i6 %add_ln20_1" [src/conv3.cpp:20->src/srcnn.cpp:40]   --->   Operation 113 'select' 'select_ln20_3' <Predicate = (!icmp_ln19)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln23 = store i10 %add_ln19, i10 %indvar_flatten99" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 114 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln23 = store i6 %select_ln19_1, i6 %ic" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 115 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln23 = store i6 %select_ln20_3, i6 %indvar_flatten60" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 116 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln23 = store i3 %select_ln20_1, i3 %ky" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 117 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_1 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln23 = store i3 %add_ln23, i3 %kx" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 118 'store' 'store_ln23' <Predicate = (!icmp_ln19)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 119 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 119 'load' 'feat2_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_2 : Operation 120 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 120 'load' 'conv3_weights_load' <Predicate = (!icmp_ln19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 121 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : [1/1] (0.47ns)   --->   Input mux for Operation 122 '%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28'
ST_3 : Operation 122 [3/3] (6.54ns)   --->   "%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 122 'fmul' 'mul_i1' <Predicate = (!icmp_ln19)> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 123 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 123 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 124 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %feat2_load, i32 %bitcast_ln28" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 124 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%acc_load_1 = load i32 %acc" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 125 'load' 'acc_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 126 '%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1'
ST_6 : Operation 126 [4/4] (5.96ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 126 'fadd' 'acc_2' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%acc_load = load i32 %acc"   --->   Operation 137 'load' 'acc_load' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %acc_5_out, i32 %acc_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 127 [3/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 127 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 128 [2/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 128 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_4_VITIS_LOOP_20_5_VITIS_LOOP_23_6_str"   --->   Operation 129 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_20_5_VITIS_LOOP_23_6_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_0" [src/conv3.cpp:24->src/srcnn.cpp:40]   --->   Operation 132 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 133 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/4] (6.43ns)   --->   "%acc_2 = fadd i32 %acc_load_1, i32 %mul_i1" [src/conv3.cpp:28->src/srcnn.cpp:40]   --->   Operation 134 'fadd' 'acc_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln23 = store i32 %acc_2, i32 %acc" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 135 'store' 'store_ln23' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc.i21" [src/conv3.cpp:23->src/srcnn.cpp:40]   --->   Operation 136 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.183ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten60') [10]  (0.000 ns)
	'load' operation ('indvar_flatten60_load', src/conv3.cpp:20->src/srcnn.cpp:40) on local variable 'indvar_flatten60' [44]  (0.000 ns)
	'icmp' operation ('icmp_ln20', src/conv3.cpp:20->src/srcnn.cpp:40) [49]  (0.781 ns)
	'select' operation ('select_ln19', src/conv3.cpp:19->src/srcnn.cpp:40) [50]  (0.208 ns)
	'add' operation ('add_ln21_3', src/conv3.cpp:21->src/srcnn.cpp:40) [79]  (0.673 ns)
	'add' operation ('add_ln21_4', src/conv3.cpp:21->src/srcnn.cpp:40) [81]  (0.765 ns)
	'icmp' operation ('icmp_ln200_2', D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:200->src/conv3.cpp:22->src/srcnn.cpp:40) [82]  (0.787 ns)
	'select' operation ('select_ln224_2', D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40) [83]  (0.403 ns)
	'icmp' operation ('icmp_ln224_3', D:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\bits/stl_algobase.h:224->src/conv3.cpp:22->src/srcnn.cpp:40) [85]  (0.787 ns)
	'select' operation ('select_ln22_1', src/conv3.cpp:22->src/srcnn.cpp:40) [86]  (0.000 ns)
	'select' operation ('select_ln20_2', src/conv3.cpp:20->src/srcnn.cpp:40) [87]  (0.000 ns)
	'add' operation ('add_ln28_3', src/conv3.cpp:28->src/srcnn.cpp:40) [89]  (0.842 ns)
	'sub' operation ('sub_ln28_1', src/conv3.cpp:28->src/srcnn.cpp:40) [93]  (0.000 ns)
	'add' operation ('add_ln28_5', src/conv3.cpp:28->src/srcnn.cpp:40) [109]  (0.701 ns)
	'getelementptr' operation ('feat2_addr', src/conv3.cpp:28->src/srcnn.cpp:40) [111]  (0.000 ns)
	'load' operation ('feat2_load', src/conv3.cpp:28->src/srcnn.cpp:40) on array 'feat2' [112]  (1.237 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('feat2_load', src/conv3.cpp:28->src/srcnn.cpp:40) on array 'feat2' [112]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul_i1', src/conv3.cpp:28->src/srcnn.cpp:40) [115]  (6.540 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', src/conv3.cpp:28->src/srcnn.cpp:40) [115]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', src/conv3.cpp:28->src/srcnn.cpp:40) [115]  (7.016 ns)

 <State 6>: 6.437ns
The critical path consists of the following:
	'load' operation ('acc_load_1', src/conv3.cpp:28->src/srcnn.cpp:40) on local variable 'acc' [42]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc_2', src/conv3.cpp:28->src/srcnn.cpp:40) [116]  (5.961 ns)

 <State 7>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc_2', src/conv3.cpp:28->src/srcnn.cpp:40) [116]  (6.437 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc_2', src/conv3.cpp:28->src/srcnn.cpp:40) [116]  (6.437 ns)

 <State 9>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('acc_2', src/conv3.cpp:28->src/srcnn.cpp:40) [116]  (6.437 ns)
	'store' operation ('store_ln23', src/conv3.cpp:23->src/srcnn.cpp:40) of variable 'acc_2', src/conv3.cpp:28->src/srcnn.cpp:40 on local variable 'acc' [125]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
