vendor_name = ModelSim
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/WB_MemtoReg_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS32.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MIPS_Top.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Data_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_Branch_AND.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_Instruction_Memory.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Sign_Extension.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Registers.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_EX_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/ID_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Shift_Left_2.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_PC_Add.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_MEM_Pipeline_Stage.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Dest_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Control.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/register_file.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/instruction_memory.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/data_memory.list
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_EX_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_EX_MEM_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_ID_EX_MEM_WB_testing.vwf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/MIPS32.cbx.xml
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/12.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_fvh1.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_2pk1.tdf
source_file = 1, C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/mips32.ram0_id_registers_ada8f4a0.hdl.mif
design_name = MIPS32
instance = comp, \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 , ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0, MIPS32, 1
instance = comp, \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 , ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18, MIPS32, 1
instance = comp, \EX_ALU|Add0~4 , EX_ALU|Add0~4, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[5] , IF_PC_Reg|PC_IF[5], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[10] , IF_PC_Reg|PC_IF[10], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[15] , IF_PC_Reg|PC_IF[15], MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[25] , IF_PC_Reg|PC_IF[25], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~1 , IF_Instruction_Memory|Instruction_IF[1]~1, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~6 , IF_Instruction_Memory|Instruction_IF[1]~6, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[9], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[14], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[23], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[27], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[28], MIPS32, 1
instance = comp, \EX_ALU_Control|WideOr0~0 , EX_ALU_Control|WideOr0~0, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~6 , EX_ALU_Control|ALU_Control_EX[2]~6, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~3 , EX_ALU|WideOr1~3, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~5 , EX_ALU|WideOr1~5, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~8 , EX_ALU|WideOr1~8, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~10 , EX_ALU|WideOr1~10, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~11 , EX_ALU|WideOr1~11, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] , ID_EX_Pipeline_Stage|Read_Data_1_EX[8], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] , ID_EX_Pipeline_Stage|Read_Data_1_EX[10], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] , ID_EX_Pipeline_Stage|Read_Data_1_EX[11], MIPS32, 1
instance = comp, \EX_ALU|WideOr0~2 , EX_ALU|WideOr0~2, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] , ID_EX_Pipeline_Stage|Read_Data_1_EX[17], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] , ID_EX_Pipeline_Stage|Read_Data_1_EX[22], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] , ID_EX_Pipeline_Stage|Read_Data_1_EX[24], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] , ID_EX_Pipeline_Stage|Read_Data_1_EX[26], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] , ID_EX_Pipeline_Stage|Read_Data_1_EX[27], MIPS32, 1
instance = comp, \EX_ALU|WideOr0~8 , EX_ALU|WideOr0~8, MIPS32, 1
instance = comp, \EX_ALU|Add0~9 , EX_ALU|Add0~9, MIPS32, 1
instance = comp, \EX_ALU|Add0~15 , EX_ALU|Add0~15, MIPS32, 1
instance = comp, \EX_ALU|Add0~30 , EX_ALU|Add0~30, MIPS32, 1
instance = comp, \EX_ALU|Add0~45 , EX_ALU|Add0~45, MIPS32, 1
instance = comp, \EX_ALU|Add0~48 , EX_ALU|Add0~48, MIPS32, 1
instance = comp, \EX_ALU|Add0~51 , EX_ALU|Add0~51, MIPS32, 1
instance = comp, \EX_ALU|Add0~57 , EX_ALU|Add0~57, MIPS32, 1
instance = comp, \EX_ALU|Add0~60 , EX_ALU|Add0~60, MIPS32, 1
instance = comp, \EX_ALU|Add0~63 , EX_ALU|Add0~63, MIPS32, 1
instance = comp, \EX_ALU|Add0~78 , EX_ALU|Add0~78, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[7], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[8] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[8], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[13] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[13], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[18], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[19], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[20], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[21], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[26] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[26], MIPS32, 1
instance = comp, \EX_ALU|Equal0~0 , EX_ALU|Equal0~0, MIPS32, 1
instance = comp, \EX_ALU|Equal0~1 , EX_ALU|Equal0~1, MIPS32, 1
instance = comp, \EX_ALU|Equal0~2 , EX_ALU|Equal0~2, MIPS32, 1
instance = comp, \EX_ALU|Equal0~3 , EX_ALU|Equal0~3, MIPS32, 1
instance = comp, \EX_ALU|Equal0~4 , EX_ALU|Equal0~4, MIPS32, 1
instance = comp, \EX_ALU|Equal0~6 , EX_ALU|Equal0~6, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[7], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[8], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[13], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[18], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[19], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[20], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[21], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[26], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder , ID_EX_Pipeline_Stage|Read_Data_1_EX[8]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder , ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder , ID_EX_Pipeline_Stage|Read_Data_1_EX[11]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[7]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[18]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[19]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[20]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[21]~feeder, MIPS32, 1
instance = comp, \Clk~I , Clk, MIPS32, 1
instance = comp, \Clk~clkctrl , Clk~clkctrl, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[2]~0 , IF_PC_Add|PC_Plus_4_IF[2]~0, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[2], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[2]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[2], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[3]~2 , IF_PC_Add|PC_Plus_4_IF[3]~2, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[4]~4 , IF_PC_Add|PC_Plus_4_IF[4]~4, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[4]~63 , IF_PC_Mux|Next_PC_IF[4]~63, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[4] , IF_PC_Reg|PC_IF[4], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[25]~18 , IF_Instruction_Memory|Instruction_IF[25]~18, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[5]~6 , IF_PC_Add|PC_Plus_4_IF[5]~6, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[6]~8 , IF_PC_Add|PC_Plus_4_IF[6]~8, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[6], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[6], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[5], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[5], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[3]~0 , EX_PC_Add|Branch_Dest_EX[3]~0, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[4]~2 , EX_PC_Add|Branch_Dest_EX[4]~2, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[5]~4 , EX_PC_Add|Branch_Dest_EX[5]~4, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[6]~6 , EX_PC_Add|Branch_Dest_EX[6]~6, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[6]~65 , IF_PC_Mux|Next_PC_IF[6]~65, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[6] , IF_PC_Reg|PC_IF[6], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[7]~10 , IF_PC_Add|PC_Plus_4_IF[7]~10, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[8]~12 , IF_PC_Add|PC_Plus_4_IF[8]~12, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[9]~14 , IF_PC_Add|PC_Plus_4_IF[9]~14, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[9]~68 , IF_PC_Mux|Next_PC_IF[9]~68, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[9] , IF_PC_Reg|PC_IF[9], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[10]~16 , IF_PC_Add|PC_Plus_4_IF[10]~16, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[11]~18 , IF_PC_Add|PC_Plus_4_IF[11]~18, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[11], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[11] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[11], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[10], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[10]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[10] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[10], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~9 , IF_Instruction_Memory|Instruction_IF[1]~9, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[5] , IF_ID_Pipeline_Stage|Instruction_ID[5], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[7]~8 , EX_PC_Add|Branch_Dest_EX[7]~8, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[8]~10 , EX_PC_Add|Branch_Dest_EX[8]~10, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[9]~12 , EX_PC_Add|Branch_Dest_EX[9]~12, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[10]~14 , EX_PC_Add|Branch_Dest_EX[10]~14, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[11]~16 , EX_PC_Add|Branch_Dest_EX[11]~16, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[11], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[11]~70 , IF_PC_Mux|Next_PC_IF[11]~70, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[11] , IF_PC_Reg|PC_IF[11], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[12]~20 , IF_PC_Add|PC_Plus_4_IF[12]~20, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[12], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[12] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[12], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[12]~18 , EX_PC_Add|Branch_Dest_EX[12]~18, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[12], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[12]~71 , IF_PC_Mux|Next_PC_IF[12]~71, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[12] , IF_PC_Reg|PC_IF[12], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[13]~22 , IF_PC_Add|PC_Plus_4_IF[13]~22, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[14]~24 , IF_PC_Add|PC_Plus_4_IF[14]~24, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[14]~73 , IF_PC_Mux|Next_PC_IF[14]~73, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[14] , IF_PC_Reg|PC_IF[14], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[15]~26 , IF_PC_Add|PC_Plus_4_IF[15]~26, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[16]~28 , IF_PC_Add|PC_Plus_4_IF[16]~28, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[16], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[16]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[16] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[16], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[15], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[15]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[15] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[15], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[11]~14 , IF_Instruction_Memory|Instruction_IF[11]~14, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[11] , IF_ID_Pipeline_Stage|Instruction_ID[11], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[11] , ID_EX_Pipeline_Stage|Instruction_EX[11], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[13]~20 , EX_PC_Add|Branch_Dest_EX[13]~20, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[14]~22 , EX_PC_Add|Branch_Dest_EX[14]~22, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[15]~24 , EX_PC_Add|Branch_Dest_EX[15]~24, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[16]~26 , EX_PC_Add|Branch_Dest_EX[16]~26, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[16], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[16]~75 , IF_PC_Mux|Next_PC_IF[16]~75, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[16] , IF_PC_Reg|PC_IF[16], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[17]~30 , IF_PC_Add|PC_Plus_4_IF[17]~30, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[17], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[17]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[17] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[17], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[17]~28 , EX_PC_Add|Branch_Dest_EX[17]~28, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[18]~30 , EX_PC_Add|Branch_Dest_EX[18]~30, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[19]~32 , EX_PC_Add|Branch_Dest_EX[19]~32, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[20]~34 , EX_PC_Add|Branch_Dest_EX[20]~34, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[21]~36 , EX_PC_Add|Branch_Dest_EX[21]~36, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[21], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[20], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[20]~79 , IF_PC_Mux|Next_PC_IF[20]~79, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[20] , IF_PC_Reg|PC_IF[20], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[18], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[18]~32 , IF_PC_Add|PC_Plus_4_IF[18]~32, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[18]~77 , IF_PC_Mux|Next_PC_IF[18]~77, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[18] , IF_PC_Reg|PC_IF[18], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[19]~34 , IF_PC_Add|PC_Plus_4_IF[19]~34, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[19], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[19]~78 , IF_PC_Mux|Next_PC_IF[19]~78, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[19] , IF_PC_Reg|PC_IF[19], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[20]~36 , IF_PC_Add|PC_Plus_4_IF[20]~36, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[21]~38 , IF_PC_Add|PC_Plus_4_IF[21]~38, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[21]~80 , IF_PC_Mux|Next_PC_IF[21]~80, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[21] , IF_PC_Reg|PC_IF[21], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[22]~40 , IF_PC_Add|PC_Plus_4_IF[22]~40, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[23]~42 , IF_PC_Add|PC_Plus_4_IF[23]~42, MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[24]~44 , IF_PC_Add|PC_Plus_4_IF[24]~44, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[24], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[24]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[24] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[24], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[22], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[22]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[22] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[22], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[22]~38 , EX_PC_Add|Branch_Dest_EX[22]~38, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[23]~40 , EX_PC_Add|Branch_Dest_EX[23]~40, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[24]~42 , EX_PC_Add|Branch_Dest_EX[24]~42, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[24], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[24]~83 , IF_PC_Mux|Next_PC_IF[24]~83, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[24] , IF_PC_Reg|PC_IF[24], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[25]~46 , IF_PC_Add|PC_Plus_4_IF[25]~46, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[25], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[25]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[25] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[25], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[25]~44 , EX_PC_Add|Branch_Dest_EX[25]~44, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[26]~46 , EX_PC_Add|Branch_Dest_EX[26]~46, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[26], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[26]~48 , IF_PC_Add|PC_Plus_4_IF[26]~48, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[26]~85 , IF_PC_Mux|Next_PC_IF[26]~85, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[26] , IF_PC_Reg|PC_IF[26], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[27]~50 , IF_PC_Add|PC_Plus_4_IF[27]~50, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[27]~86 , IF_PC_Mux|Next_PC_IF[27]~86, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[27] , IF_PC_Reg|PC_IF[27], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[28]~52 , IF_PC_Add|PC_Plus_4_IF[28]~52, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[28]~87 , IF_PC_Mux|Next_PC_IF[28]~87, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[28] , IF_PC_Reg|PC_IF[28], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[29]~54 , IF_PC_Add|PC_Plus_4_IF[29]~54, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[29], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[29] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[29], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[28], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[28] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[28], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[27], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[27]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[27] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[27], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[27]~48 , EX_PC_Add|Branch_Dest_EX[27]~48, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[28]~50 , EX_PC_Add|Branch_Dest_EX[28]~50, MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[29]~52 , EX_PC_Add|Branch_Dest_EX[29]~52, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[29], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[29]~88 , IF_PC_Mux|Next_PC_IF[29]~88, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[29] , IF_PC_Reg|PC_IF[29], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[30]~56 , IF_PC_Add|PC_Plus_4_IF[30]~56, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[30], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[30] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[30], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[30]~54 , EX_PC_Add|Branch_Dest_EX[30]~54, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[30], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[30]~89 , IF_PC_Mux|Next_PC_IF[30]~89, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[30] , IF_PC_Reg|PC_IF[30], MIPS32, 1
instance = comp, \IF_PC_Add|PC_Plus_4_IF[31]~58 , IF_PC_Add|PC_Plus_4_IF[31]~58, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[31], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[31] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[31], MIPS32, 1
instance = comp, \EX_PC_Add|Branch_Dest_EX[31]~56 , EX_PC_Add|Branch_Dest_EX[31]~56, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[31], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[31]~90 , IF_PC_Mux|Next_PC_IF[31]~90, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[31] , IF_PC_Reg|PC_IF[31], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~7 , IF_Instruction_Memory|Instruction_IF[1]~7, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[8], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[8]~67 , IF_PC_Mux|Next_PC_IF[8]~67, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[8] , IF_PC_Reg|PC_IF[8], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[7]~66 , IF_PC_Mux|Next_PC_IF[7]~66, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[7] , IF_PC_Reg|PC_IF[7], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~0 , IF_Instruction_Memory|Instruction_IF[1]~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[13], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[13]~72 , IF_PC_Mux|Next_PC_IF[13]~72, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[13] , IF_PC_Reg|PC_IF[13], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~2 , IF_Instruction_Memory|Instruction_IF[1]~2, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[17], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[17]~76 , IF_PC_Mux|Next_PC_IF[17]~76, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[17] , IF_PC_Reg|PC_IF[17], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~3 , IF_Instruction_Memory|Instruction_IF[1]~3, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~4 , IF_Instruction_Memory|Instruction_IF[1]~4, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[23]~82 , IF_PC_Mux|Next_PC_IF[23]~82, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[23] , IF_PC_Reg|PC_IF[23], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[22], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[22]~81 , IF_PC_Mux|Next_PC_IF[22]~81, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[22] , IF_PC_Reg|PC_IF[22], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~5 , IF_Instruction_Memory|Instruction_IF[1]~5, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~8 , IF_Instruction_Memory|Instruction_IF[1]~8, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[25]~19 , IF_Instruction_Memory|Instruction_IF[25]~19, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[25] , IF_ID_Pipeline_Stage|Instruction_ID[25], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[22] , IF_ID_Pipeline_Stage|Instruction_ID[22], MIPS32, 1
instance = comp, \ID_Control|Decoder0~0 , ID_Control|Decoder0~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[0] , ID_EX_Pipeline_Stage|ALUOp_EX[0], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_MEM~feeder , EX_MEM_Pipeline_Stage|Branch_MEM~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_MEM , EX_MEM_Pipeline_Stage|Branch_MEM, MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[2]~61 , IF_PC_Mux|Next_PC_IF[2]~61, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[2] , IF_PC_Reg|PC_IF[2], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[3], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[3], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[3]~62 , IF_PC_Mux|Next_PC_IF[3]~62, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[3] , IF_PC_Reg|PC_IF[3], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[2]~11 , IF_Instruction_Memory|Instruction_IF[2]~11, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[2]~12 , IF_Instruction_Memory|Instruction_IF[2]~12, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[2] , IF_ID_Pipeline_Stage|Instruction_ID[2], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] , ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[18]~16 , IF_Instruction_Memory|Instruction_IF[18]~16, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[18] , IF_ID_Pipeline_Stage|Instruction_ID[18], MIPS32, 1
instance = comp, \ID_Registers|Equal0~0 , ID_Registers|Equal0~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUOp_EX[1] , ID_EX_Pipeline_Stage|ALUOp_EX[1], MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[1]~1 , EX_ALU_Control|ALU_Control_EX[1]~1, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[1]~2 , EX_ALU_Control|ALU_Control_EX[1]~2, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[0]~0 , EX_ALU_Control|ALU_Control_EX[0]~0, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[1]~10 , IF_Instruction_Memory|Instruction_IF[1]~10, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[1] , IF_ID_Pipeline_Stage|Instruction_ID[1], MIPS32, 1
instance = comp, \ID_Registers|Equal0~1 , ID_Registers|Equal0~1, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|RegWrite_EX , ID_EX_Pipeline_Stage|RegWrite_EX, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder , EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|RegWrite_MEM , EX_MEM_Pipeline_Stage|RegWrite_MEM, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|RegWrite_WB , MEM_WB_Pipeline_Stage|RegWrite_WB, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_Memory~0 , IF_Instruction_Memory|Instruction_Memory~0, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[3]~13 , IF_Instruction_Memory|Instruction_IF[3]~13, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder , IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[3] , IF_ID_Pipeline_Stage|Instruction_ID[3], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[16] , ID_EX_Pipeline_Stage|Instruction_EX[16], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[0]~0 , EX_Dest_Mux|Write_Register_EX[0]~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder , EX_MEM_Pipeline_Stage|Write_Register_MEM[0]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] , EX_MEM_Pipeline_Stage|Write_Register_MEM[0], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder , MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[0] , MEM_WB_Pipeline_Stage|Write_Register_WB[0], MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_Memory~1 , IF_Instruction_Memory|Instruction_Memory~1, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[17]~15 , IF_Instruction_Memory|Instruction_IF[17]~15, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[17] , IF_ID_Pipeline_Stage|Instruction_ID[17], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[17] , ID_EX_Pipeline_Stage|Instruction_EX[17], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[1]~1 , EX_Dest_Mux|Write_Register_EX[1]~1, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder , EX_MEM_Pipeline_Stage|Write_Register_MEM[1]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] , EX_MEM_Pipeline_Stage|Write_Register_MEM[1], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[1]~feeder , MEM_WB_Pipeline_Stage|Write_Register_WB[1]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[1] , MEM_WB_Pipeline_Stage|Write_Register_WB[1], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[14] , ID_EX_Pipeline_Stage|Instruction_EX[14], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] , EX_MEM_Pipeline_Stage|Write_Register_MEM[3], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[3] , MEM_WB_Pipeline_Stage|Write_Register_WB[3], MIPS32, 1
instance = comp, \ID_Registers|always2~0 , ID_Registers|always2~0, MIPS32, 1
instance = comp, \ID_Registers|always2~1 , ID_Registers|always2~1, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_Memory~2 , IF_Instruction_Memory|Instruction_Memory~2, MIPS32, 1
instance = comp, \IF_Instruction_Memory|Instruction_IF[21]~17 , IF_Instruction_Memory|Instruction_IF[21]~17, MIPS32, 1
instance = comp, \~GND , ~GND, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|Instruction_ID[21] , IF_ID_Pipeline_Stage|Instruction_ID[21], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[18] , ID_EX_Pipeline_Stage|Instruction_EX[18], MIPS32, 1
instance = comp, \EX_Dest_Mux|Write_Register_EX[2]~2 , EX_Dest_Mux|Write_Register_EX[2]~2, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] , EX_MEM_Pipeline_Stage|Write_Register_MEM[2], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Write_Register_WB[2] , MEM_WB_Pipeline_Stage|Write_Register_WB[2], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[20], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[20]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] , MEM_WB_Pipeline_Stage|ALU_Result_WB[20], MIPS32, 1
instance = comp, \ID_Control|Decoder0~1 , ID_Control|Decoder0~1, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|MemRead_EX~feeder , ID_EX_Pipeline_Stage|MemRead_EX~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|MemRead_EX , ID_EX_Pipeline_Stage|MemRead_EX, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder , EX_MEM_Pipeline_Stage|MemRead_MEM~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|MemRead_MEM , EX_MEM_Pipeline_Stage|MemRead_MEM, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder , MEM_WB_Pipeline_Stage|MemtoReg_WB~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|MemtoReg_WB , MEM_WB_Pipeline_Stage|MemtoReg_WB, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~20 , WB_MemtoReg_Mux|Write_Data_WB~20, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[20]~feeder , WB_MemtoReg_Mux|Write_Data_WB[20]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[20] , WB_MemtoReg_Mux|Write_Data_WB[20], MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~5 , EX_ALU_Control|ALU_Control_EX[2]~5, MIPS32, 1
instance = comp, \ID_Registers|Equal1~0 , ID_Registers|Equal1~0, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~3 , EX_ALU_Control|ALU_Control_EX[2]~3, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[25]~25 , ID_Registers|Read_Data_1_ID[25]~25, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] , ID_EX_Pipeline_Stage|Read_Data_1_EX[25], MIPS32, 1
instance = comp, \ID_Control|ALUSrc_ID~0 , ID_Control|ALUSrc_ID~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|ALUSrc_EX , ID_EX_Pipeline_Stage|ALUSrc_EX, MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[17]~17 , EX_ALU_Mux|ALU_Data_2_EX[17]~17, MIPS32, 1
instance = comp, \EX_ALU|Add0~54 , EX_ALU|Add0~54, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~5 , EX_ALU|WideOr0~5, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[23]~23 , ID_Registers|Read_Data_1_ID[23]~23, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] , ID_EX_Pipeline_Stage|Read_Data_1_EX[23], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[26]~26 , EX_ALU_Mux|ALU_Data_2_EX[26]~26, MIPS32, 1
instance = comp, \EX_ALU|Add0~81 , EX_ALU|Add0~81, MIPS32, 1
instance = comp, \EX_ALU|Add0~79 , EX_ALU|Add0~79, MIPS32, 1
instance = comp, \EX_ALU|Add0~82 , EX_ALU|Add0~82, MIPS32, 1
instance = comp, \EX_ALU|Mux5~0 , EX_ALU|Mux5~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[26], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[26] , MEM_Data_Memory|Read_Data_MEM[26], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[26] , MEM_WB_Pipeline_Stage|Read_Data_WB[26], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~26 , WB_MemtoReg_Mux|Write_Data_WB~26, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[26]~feeder , WB_MemtoReg_Mux|Write_Data_WB[26]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[26] , WB_MemtoReg_Mux|Write_Data_WB[26], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[31]~31 , ID_Registers|Read_Data_1_ID[31]~31, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] , ID_EX_Pipeline_Stage|Read_Data_1_EX[31], MIPS32, 1
instance = comp, \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 , ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[31]~31 , ID_Registers|Read_Data_2_ID[31]~31, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder , ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] , ID_EX_Pipeline_Stage|Read_Data_2_EX[31], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[31]~31 , EX_ALU_Mux|ALU_Data_2_EX[31]~31, MIPS32, 1
instance = comp, \EX_ALU|Add0~96 , EX_ALU|Add0~96, MIPS32, 1
instance = comp, \EX_ALU|Add0~85 , EX_ALU|Add0~85, MIPS32, 1
instance = comp, \EX_ALU|Add0~88 , EX_ALU|Add0~88, MIPS32, 1
instance = comp, \EX_ALU|Add0~91 , EX_ALU|Add0~91, MIPS32, 1
instance = comp, \EX_ALU|Add0~94 , EX_ALU|Add0~94, MIPS32, 1
instance = comp, \EX_ALU|Add0~97 , EX_ALU|Add0~97, MIPS32, 1
instance = comp, \EX_ALU|Mux0~0 , EX_ALU|Mux0~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[31], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[31]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] , MEM_WB_Pipeline_Stage|ALU_Result_WB[31], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[31]~feeder , MEM_Data_Memory|Read_Data_MEM[31]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[31] , MEM_Data_Memory|Read_Data_MEM[31], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[31]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[31]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[31] , MEM_WB_Pipeline_Stage|Read_Data_WB[31], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~31 , WB_MemtoReg_Mux|Write_Data_WB~31, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[31]~feeder , WB_MemtoReg_Mux|Write_Data_WB[31]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[31] , WB_MemtoReg_Mux|Write_Data_WB[31], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[30]~30 , ID_Registers|Read_Data_2_ID[30]~30, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] , ID_EX_Pipeline_Stage|Read_Data_2_EX[30], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[30]~30 , EX_ALU_Mux|ALU_Data_2_EX[30]~30, MIPS32, 1
instance = comp, \EX_ALU|Add0~93 , EX_ALU|Add0~93, MIPS32, 1
instance = comp, \EX_ALU|Mux1~0 , EX_ALU|Mux1~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[30], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] , MEM_WB_Pipeline_Stage|ALU_Result_WB[30], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[30]~feeder , MEM_Data_Memory|Read_Data_MEM[30]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[30] , MEM_Data_Memory|Read_Data_MEM[30], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[30] , MEM_WB_Pipeline_Stage|Read_Data_WB[30], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~30 , WB_MemtoReg_Mux|Write_Data_WB~30, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[30]~feeder , WB_MemtoReg_Mux|Write_Data_WB[30]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[30] , WB_MemtoReg_Mux|Write_Data_WB[30], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[29]~29 , ID_Registers|Read_Data_2_ID[29]~29, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] , ID_EX_Pipeline_Stage|Read_Data_2_EX[29], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[29]~29 , EX_ALU_Mux|ALU_Data_2_EX[29]~29, MIPS32, 1
instance = comp, \EX_ALU|Add0~90 , EX_ALU|Add0~90, MIPS32, 1
instance = comp, \EX_ALU|Mux2~0 , EX_ALU|Mux2~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[29], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] , MEM_WB_Pipeline_Stage|ALU_Result_WB[29], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[29] , MEM_Data_Memory|Read_Data_MEM[29], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[29]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[29] , MEM_WB_Pipeline_Stage|Read_Data_WB[29], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~29 , WB_MemtoReg_Mux|Write_Data_WB~29, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[29]~feeder , WB_MemtoReg_Mux|Write_Data_WB[29]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[29] , WB_MemtoReg_Mux|Write_Data_WB[29], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[28]~28 , ID_Registers|Read_Data_2_ID[28]~28, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] , ID_EX_Pipeline_Stage|Read_Data_2_EX[28], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[28]~28 , EX_ALU_Mux|ALU_Data_2_EX[28]~28, MIPS32, 1
instance = comp, \EX_ALU|Add0~87 , EX_ALU|Add0~87, MIPS32, 1
instance = comp, \EX_ALU|Mux3~0 , EX_ALU|Mux3~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[28], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[28] , MEM_Data_Memory|Read_Data_MEM[28], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[28] , MEM_WB_Pipeline_Stage|Read_Data_WB[28], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] , MEM_WB_Pipeline_Stage|ALU_Result_WB[28], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~28 , WB_MemtoReg_Mux|Write_Data_WB~28, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[28]~feeder , WB_MemtoReg_Mux|Write_Data_WB[28]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[28] , WB_MemtoReg_Mux|Write_Data_WB[28], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[27]~27 , ID_Registers|Read_Data_2_ID[27]~27, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] , ID_EX_Pipeline_Stage|Read_Data_2_EX[27], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[27]~27 , EX_ALU_Mux|ALU_Data_2_EX[27]~27, MIPS32, 1
instance = comp, \EX_ALU|Add0~84 , EX_ALU|Add0~84, MIPS32, 1
instance = comp, \EX_ALU|Mux4~0 , EX_ALU|Mux4~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[27], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[27]~feeder , MEM_Data_Memory|Read_Data_MEM[27]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[27] , MEM_Data_Memory|Read_Data_MEM[27], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[27]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[27] , MEM_WB_Pipeline_Stage|Read_Data_WB[27], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] , MEM_WB_Pipeline_Stage|ALU_Result_WB[27], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~27 , WB_MemtoReg_Mux|Write_Data_WB~27, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[27]~feeder , WB_MemtoReg_Mux|Write_Data_WB[27]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[27] , WB_MemtoReg_Mux|Write_Data_WB[27], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[21]~21 , ID_Registers|Read_Data_1_ID[21]~21, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] , ID_EX_Pipeline_Stage|Read_Data_1_EX[21], MIPS32, 1
instance = comp, \EX_ALU|WideOr0~6 , EX_ALU|WideOr0~6, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~7 , EX_ALU|WideOr0~7, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[29]~29 , ID_Registers|Read_Data_1_ID[29]~29, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] , ID_EX_Pipeline_Stage|Read_Data_1_EX[29], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[30]~30 , ID_Registers|Read_Data_1_ID[30]~30, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] , ID_EX_Pipeline_Stage|Read_Data_1_EX[30], MIPS32, 1
instance = comp, \EX_ALU|WideOr0~9 , EX_ALU|WideOr0~9, MIPS32, 1
instance = comp, \EX_ALU|Add0~42 , EX_ALU|Add0~42, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[15]~15 , ID_Registers|Read_Data_1_ID[15]~15, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] , ID_EX_Pipeline_Stage|Read_Data_1_EX[15], MIPS32, 1
instance = comp, \EX_ALU|Add0~43 , EX_ALU|Add0~43, MIPS32, 1
instance = comp, \EX_ALU|Add0~46 , EX_ALU|Add0~46, MIPS32, 1
instance = comp, \EX_ALU|Add0~49 , EX_ALU|Add0~49, MIPS32, 1
instance = comp, \EX_ALU|Mux16~0 , EX_ALU|Mux16~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[15], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[15]~feeder , MEM_Data_Memory|Read_Data_MEM[15]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[15] , MEM_Data_Memory|Read_Data_MEM[15], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[15]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[15] , MEM_WB_Pipeline_Stage|Read_Data_WB[15], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] , MEM_WB_Pipeline_Stage|ALU_Result_WB[15], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~15 , WB_MemtoReg_Mux|Write_Data_WB~15, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[15]~feeder , WB_MemtoReg_Mux|Write_Data_WB[15]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[15] , WB_MemtoReg_Mux|Write_Data_WB[15], MIPS32, 1
instance = comp, \EX_ALU|Add0~52 , EX_ALU|Add0~52, MIPS32, 1
instance = comp, \EX_ALU|Mux15~0 , EX_ALU|Mux15~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[16], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[16]~feeder , MEM_Data_Memory|Read_Data_MEM[16]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[16] , MEM_Data_Memory|Read_Data_MEM[16], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[16] , MEM_WB_Pipeline_Stage|Read_Data_WB[16], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[16]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] , MEM_WB_Pipeline_Stage|ALU_Result_WB[16], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~16 , WB_MemtoReg_Mux|Write_Data_WB~16, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[16]~feeder , WB_MemtoReg_Mux|Write_Data_WB[16]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[16] , WB_MemtoReg_Mux|Write_Data_WB[16], MIPS32, 1
instance = comp, \EX_ALU|Add0~55 , EX_ALU|Add0~55, MIPS32, 1
instance = comp, \EX_ALU|Mux14~0 , EX_ALU|Mux14~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[17], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] , MEM_WB_Pipeline_Stage|ALU_Result_WB[17], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[17] , MEM_Data_Memory|Read_Data_MEM[17], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[17] , MEM_WB_Pipeline_Stage|Read_Data_WB[17], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~17 , WB_MemtoReg_Mux|Write_Data_WB~17, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[17] , WB_MemtoReg_Mux|Write_Data_WB[17], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[14]~14 , ID_Registers|Read_Data_1_ID[14]~14, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] , ID_EX_Pipeline_Stage|Read_Data_1_EX[14], MIPS32, 1
instance = comp, \EX_ALU|Mux17~0 , EX_ALU|Mux17~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[14], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[14]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] , MEM_WB_Pipeline_Stage|ALU_Result_WB[14], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~14 , WB_MemtoReg_Mux|Write_Data_WB~14, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[14]~feeder , WB_MemtoReg_Mux|Write_Data_WB[14]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[14] , WB_MemtoReg_Mux|Write_Data_WB[14], MIPS32, 1
instance = comp, \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 , ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[0]~0 , ID_Registers|Read_Data_2_ID[0]~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] , ID_EX_Pipeline_Stage|Read_Data_2_EX[0], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[0]~0 , EX_ALU_Mux|ALU_Data_2_EX[0]~0, MIPS32, 1
instance = comp, \EX_ALU|Add0~1 , EX_ALU|Add0~1, MIPS32, 1
instance = comp, \EX_ALU|Add0~3 , EX_ALU|Add0~3, MIPS32, 1
instance = comp, \EX_ALU|Add0~7 , EX_ALU|Add0~7, MIPS32, 1
instance = comp, \EX_ALU|Add0~10 , EX_ALU|Add0~10, MIPS32, 1
instance = comp, \EX_ALU|Add0~13 , EX_ALU|Add0~13, MIPS32, 1
instance = comp, \EX_ALU|Add0~16 , EX_ALU|Add0~16, MIPS32, 1
instance = comp, \EX_ALU|Add0~19 , EX_ALU|Add0~19, MIPS32, 1
instance = comp, \EX_ALU|Add0~22 , EX_ALU|Add0~22, MIPS32, 1
instance = comp, \EX_ALU|Add0~25 , EX_ALU|Add0~25, MIPS32, 1
instance = comp, \EX_ALU|Add0~28 , EX_ALU|Add0~28, MIPS32, 1
instance = comp, \EX_ALU|Add0~31 , EX_ALU|Add0~31, MIPS32, 1
instance = comp, \EX_ALU|Add0~34 , EX_ALU|Add0~34, MIPS32, 1
instance = comp, \EX_ALU|Add0~37 , EX_ALU|Add0~37, MIPS32, 1
instance = comp, \EX_ALU|Add0~40 , EX_ALU|Add0~40, MIPS32, 1
instance = comp, \EX_ALU|Mux18~0 , EX_ALU|Mux18~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[13], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] , MEM_WB_Pipeline_Stage|ALU_Result_WB[13], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[13]~feeder , MEM_Data_Memory|Read_Data_MEM[13]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[13] , MEM_Data_Memory|Read_Data_MEM[13], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[13] , MEM_WB_Pipeline_Stage|Read_Data_WB[13], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~13 , WB_MemtoReg_Mux|Write_Data_WB~13, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[13] , WB_MemtoReg_Mux|Write_Data_WB[13], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[12]~12 , ID_Registers|Read_Data_2_ID[12]~12, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] , ID_EX_Pipeline_Stage|Read_Data_2_EX[12], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[12]~12 , EX_ALU_Mux|ALU_Data_2_EX[12]~12, MIPS32, 1
instance = comp, \EX_ALU|Add0~39 , EX_ALU|Add0~39, MIPS32, 1
instance = comp, \EX_ALU|Mux19~0 , EX_ALU|Mux19~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[12], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[12] , MEM_Data_Memory|Read_Data_MEM[12], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[12] , MEM_WB_Pipeline_Stage|Read_Data_WB[12], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~12 , WB_MemtoReg_Mux|Write_Data_WB~12, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[12]~feeder , WB_MemtoReg_Mux|Write_Data_WB[12]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[12] , WB_MemtoReg_Mux|Write_Data_WB[12], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[11]~11 , ID_Registers|Read_Data_2_ID[11]~11, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] , ID_EX_Pipeline_Stage|Read_Data_2_EX[11], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[11]~11 , EX_ALU_Mux|ALU_Data_2_EX[11]~11, MIPS32, 1
instance = comp, \EX_ALU|Add0~36 , EX_ALU|Add0~36, MIPS32, 1
instance = comp, \EX_ALU|Mux20~0 , EX_ALU|Mux20~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[11], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[11]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] , MEM_WB_Pipeline_Stage|ALU_Result_WB[11], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~11 , WB_MemtoReg_Mux|Write_Data_WB~11, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[11] , WB_MemtoReg_Mux|Write_Data_WB[11], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[10]~10 , ID_Registers|Read_Data_2_ID[10]~10, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] , ID_EX_Pipeline_Stage|Read_Data_2_EX[10], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[10]~10 , EX_ALU_Mux|ALU_Data_2_EX[10]~10, MIPS32, 1
instance = comp, \EX_ALU|Add0~33 , EX_ALU|Add0~33, MIPS32, 1
instance = comp, \EX_ALU|Mux21~0 , EX_ALU|Mux21~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[10], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[10]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] , MEM_WB_Pipeline_Stage|ALU_Result_WB[10], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[10]~feeder , MEM_Data_Memory|Read_Data_MEM[10]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[10] , MEM_Data_Memory|Read_Data_MEM[10], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[10] , MEM_WB_Pipeline_Stage|Read_Data_WB[10], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~10 , WB_MemtoReg_Mux|Write_Data_WB~10, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[10] , WB_MemtoReg_Mux|Write_Data_WB[10], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[9]~9 , ID_Registers|Read_Data_1_ID[9]~9, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] , ID_EX_Pipeline_Stage|Read_Data_1_EX[9], MIPS32, 1
instance = comp, \EX_ALU|Mux22~0 , EX_ALU|Mux22~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[9], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[9]~feeder , MEM_Data_Memory|Read_Data_MEM[9]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[9] , MEM_Data_Memory|Read_Data_MEM[9], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[9] , MEM_WB_Pipeline_Stage|Read_Data_WB[9], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~9 , WB_MemtoReg_Mux|Write_Data_WB~9, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[9] , WB_MemtoReg_Mux|Write_Data_WB[9], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[8]~8 , ID_Registers|Read_Data_2_ID[8]~8, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] , ID_EX_Pipeline_Stage|Read_Data_2_EX[8], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[8]~8 , EX_ALU_Mux|ALU_Data_2_EX[8]~8, MIPS32, 1
instance = comp, \EX_ALU|Add0~27 , EX_ALU|Add0~27, MIPS32, 1
instance = comp, \EX_ALU|Mux23~0 , EX_ALU|Mux23~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[8], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[8]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] , MEM_WB_Pipeline_Stage|ALU_Result_WB[8], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[8]~feeder , MEM_Data_Memory|Read_Data_MEM[8]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[8] , MEM_Data_Memory|Read_Data_MEM[8], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[8] , MEM_WB_Pipeline_Stage|Read_Data_WB[8], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~8 , WB_MemtoReg_Mux|Write_Data_WB~8, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[8] , WB_MemtoReg_Mux|Write_Data_WB[8], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[7]~7 , ID_Registers|Read_Data_2_ID[7]~7, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[7]~feeder , ID_EX_Pipeline_Stage|Read_Data_2_EX[7]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] , ID_EX_Pipeline_Stage|Read_Data_2_EX[7], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[7]~7 , EX_ALU_Mux|ALU_Data_2_EX[7]~7, MIPS32, 1
instance = comp, \EX_ALU|Add0~24 , EX_ALU|Add0~24, MIPS32, 1
instance = comp, \EX_ALU|Mux24~0 , EX_ALU|Mux24~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[7], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] , MEM_WB_Pipeline_Stage|ALU_Result_WB[7], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[7]~feeder , MEM_Data_Memory|Read_Data_MEM[7]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[7] , MEM_Data_Memory|Read_Data_MEM[7], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[7] , MEM_WB_Pipeline_Stage|Read_Data_WB[7], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~7 , WB_MemtoReg_Mux|Write_Data_WB~7, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[7] , WB_MemtoReg_Mux|Write_Data_WB[7], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[6]~6 , ID_Registers|Read_Data_2_ID[6]~6, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] , ID_EX_Pipeline_Stage|Read_Data_2_EX[6], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[6]~6 , EX_ALU_Mux|ALU_Data_2_EX[6]~6, MIPS32, 1
instance = comp, \EX_ALU|Add0~21 , EX_ALU|Add0~21, MIPS32, 1
instance = comp, \EX_ALU|Mux25~0 , EX_ALU|Mux25~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[6], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[6]~feeder , MEM_Data_Memory|Read_Data_MEM[6]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[6] , MEM_Data_Memory|Read_Data_MEM[6], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[6] , MEM_WB_Pipeline_Stage|Read_Data_WB[6], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[6]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] , MEM_WB_Pipeline_Stage|ALU_Result_WB[6], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~6 , WB_MemtoReg_Mux|Write_Data_WB~6, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[6] , WB_MemtoReg_Mux|Write_Data_WB[6], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[5]~5 , ID_Registers|Read_Data_2_ID[5]~5, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] , ID_EX_Pipeline_Stage|Read_Data_2_EX[5], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[5]~5 , EX_ALU_Mux|ALU_Data_2_EX[5]~5, MIPS32, 1
instance = comp, \EX_ALU|Add0~18 , EX_ALU|Add0~18, MIPS32, 1
instance = comp, \EX_ALU|Mux26~0 , EX_ALU|Mux26~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[5], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[5]~feeder , MEM_Data_Memory|Read_Data_MEM[5]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[5] , MEM_Data_Memory|Read_Data_MEM[5], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[5] , MEM_WB_Pipeline_Stage|Read_Data_WB[5], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[5]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] , MEM_WB_Pipeline_Stage|ALU_Result_WB[5], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~5 , WB_MemtoReg_Mux|Write_Data_WB~5, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[5]~feeder , WB_MemtoReg_Mux|Write_Data_WB[5]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[5] , WB_MemtoReg_Mux|Write_Data_WB[5], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[4]~4 , ID_Registers|Read_Data_1_ID[4]~4, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] , ID_EX_Pipeline_Stage|Read_Data_1_EX[4], MIPS32, 1
instance = comp, \EX_ALU|Mux27~0 , EX_ALU|Mux27~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[4], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[4]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] , MEM_WB_Pipeline_Stage|ALU_Result_WB[4], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[4]~feeder , MEM_Data_Memory|Read_Data_MEM[4]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[4] , MEM_Data_Memory|Read_Data_MEM[4], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[4] , MEM_WB_Pipeline_Stage|Read_Data_WB[4], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~4 , WB_MemtoReg_Mux|Write_Data_WB~4, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[4]~feeder , WB_MemtoReg_Mux|Write_Data_WB[4]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[4] , WB_MemtoReg_Mux|Write_Data_WB[4], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[3]~3 , ID_Registers|Read_Data_2_ID[3]~3, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] , ID_EX_Pipeline_Stage|Read_Data_2_EX[3], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[3]~3 , EX_ALU_Mux|ALU_Data_2_EX[3]~3, MIPS32, 1
instance = comp, \EX_ALU|Add0~12 , EX_ALU|Add0~12, MIPS32, 1
instance = comp, \EX_ALU|Mux28~0 , EX_ALU|Mux28~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[3], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] , MEM_WB_Pipeline_Stage|ALU_Result_WB[3], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~3 , WB_MemtoReg_Mux|Write_Data_WB~3, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[3] , WB_MemtoReg_Mux|Write_Data_WB[3], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[2]~2 , ID_Registers|Read_Data_1_ID[2]~2, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] , ID_EX_Pipeline_Stage|Read_Data_1_EX[2], MIPS32, 1
instance = comp, \EX_ALU|Mux29~0 , EX_ALU|Mux29~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[2], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[2]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] , MEM_WB_Pipeline_Stage|ALU_Result_WB[2], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[2]~feeder , MEM_Data_Memory|Read_Data_MEM[2]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[2] , MEM_Data_Memory|Read_Data_MEM[2], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[2]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[2]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[2] , MEM_WB_Pipeline_Stage|Read_Data_WB[2], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~2 , WB_MemtoReg_Mux|Write_Data_WB~2, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[2] , WB_MemtoReg_Mux|Write_Data_WB[2], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[1]~1 , ID_Registers|Read_Data_2_ID[1]~1, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] , ID_EX_Pipeline_Stage|Read_Data_2_EX[1], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[1]~1 , EX_ALU_Mux|ALU_Data_2_EX[1]~1, MIPS32, 1
instance = comp, \EX_ALU|Add0~6 , EX_ALU|Add0~6, MIPS32, 1
instance = comp, \EX_ALU|Mux30~0 , EX_ALU|Mux30~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[1], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[1]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] , MEM_WB_Pipeline_Stage|ALU_Result_WB[1], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[1]~feeder , MEM_Data_Memory|Read_Data_MEM[1]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[1] , MEM_Data_Memory|Read_Data_MEM[1], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[1] , MEM_WB_Pipeline_Stage|Read_Data_WB[1], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~1 , WB_MemtoReg_Mux|Write_Data_WB~1, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[1] , WB_MemtoReg_Mux|Write_Data_WB[1], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[0]~0 , ID_Registers|Read_Data_1_ID[0]~0, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] , ID_EX_Pipeline_Stage|Read_Data_1_EX[0], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[3]~3 , ID_Registers|Read_Data_1_ID[3]~3, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] , ID_EX_Pipeline_Stage|Read_Data_1_EX[3], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[1]~1 , ID_Registers|Read_Data_1_ID[1]~1, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] , ID_EX_Pipeline_Stage|Read_Data_1_EX[1], MIPS32, 1
instance = comp, \EX_ALU|WideOr0~0 , EX_ALU|WideOr0~0, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[6]~6 , ID_Registers|Read_Data_1_ID[6]~6, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] , ID_EX_Pipeline_Stage|Read_Data_1_EX[6], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[5]~5 , ID_Registers|Read_Data_1_ID[5]~5, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] , ID_EX_Pipeline_Stage|Read_Data_1_EX[5], MIPS32, 1
instance = comp, \EX_ALU|WideOr0~1 , EX_ALU|WideOr0~1, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[12]~12 , ID_Registers|Read_Data_1_ID[12]~12, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder , ID_EX_Pipeline_Stage|Read_Data_1_EX[12]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] , ID_EX_Pipeline_Stage|Read_Data_1_EX[12], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[13]~13 , ID_Registers|Read_Data_1_ID[13]~13, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] , ID_EX_Pipeline_Stage|Read_Data_1_EX[13], MIPS32, 1
instance = comp, \EX_ALU|WideOr0~3 , EX_ALU|WideOr0~3, MIPS32, 1
instance = comp, \EX_ALU|WideOr0~4 , EX_ALU|WideOr0~4, MIPS32, 1
instance = comp, \EX_ALU|WideOr0 , EX_ALU|WideOr0, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~9 , EX_ALU|WideOr1~9, MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[14]~14 , EX_ALU_Mux|ALU_Data_2_EX[14]~14, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~2 , EX_ALU|WideOr1~2, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[9]~9 , ID_Registers|Read_Data_2_ID[9]~9, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] , ID_EX_Pipeline_Stage|Read_Data_2_EX[9], MIPS32, 1
instance = comp, \EX_ALU|WideOr1~4 , EX_ALU|WideOr1~4, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~13 , EX_ALU|WideOr1~13, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[18]~18 , ID_Registers|Read_Data_2_ID[18]~18, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] , ID_EX_Pipeline_Stage|Read_Data_2_EX[18], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[18]~18 , EX_ALU_Mux|ALU_Data_2_EX[18]~18, MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[16]~16 , EX_ALU_Mux|ALU_Data_2_EX[16]~16, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~6 , EX_ALU|WideOr1~6, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~7 , EX_ALU|WideOr1~7, MIPS32, 1
instance = comp, \EX_ALU|WideOr1~12 , EX_ALU|WideOr1~12, MIPS32, 1
instance = comp, \EX_ALU|Mux31~0 , EX_ALU|Mux31~0, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[28]~28 , ID_Registers|Read_Data_1_ID[28]~28, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] , ID_EX_Pipeline_Stage|Read_Data_1_EX[28], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[15]~15 , ID_Registers|Read_Data_2_ID[15]~15, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] , ID_EX_Pipeline_Stage|Read_Data_2_EX[15], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[15]~15 , EX_ALU_Mux|ALU_Data_2_EX[15]~15, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[13]~13 , ID_Registers|Read_Data_2_ID[13]~13, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] , ID_EX_Pipeline_Stage|Read_Data_2_EX[13], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[13]~13 , EX_ALU_Mux|ALU_Data_2_EX[13]~13, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[7]~7 , ID_Registers|Read_Data_1_ID[7]~7, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[7]~feeder , ID_EX_Pipeline_Stage|Read_Data_1_EX[7]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] , ID_EX_Pipeline_Stage|Read_Data_1_EX[7], MIPS32, 1
instance = comp, \EX_ALU|LessThan0~1 , EX_ALU|LessThan0~1, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~3 , EX_ALU|LessThan0~3, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~5 , EX_ALU|LessThan0~5, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~7 , EX_ALU|LessThan0~7, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~9 , EX_ALU|LessThan0~9, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~11 , EX_ALU|LessThan0~11, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~13 , EX_ALU|LessThan0~13, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~15 , EX_ALU|LessThan0~15, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~17 , EX_ALU|LessThan0~17, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~19 , EX_ALU|LessThan0~19, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~21 , EX_ALU|LessThan0~21, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~23 , EX_ALU|LessThan0~23, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~25 , EX_ALU|LessThan0~25, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~27 , EX_ALU|LessThan0~27, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~29 , EX_ALU|LessThan0~29, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~31 , EX_ALU|LessThan0~31, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~33 , EX_ALU|LessThan0~33, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~35 , EX_ALU|LessThan0~35, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~37 , EX_ALU|LessThan0~37, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~39 , EX_ALU|LessThan0~39, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~41 , EX_ALU|LessThan0~41, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~43 , EX_ALU|LessThan0~43, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~45 , EX_ALU|LessThan0~45, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~47 , EX_ALU|LessThan0~47, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~49 , EX_ALU|LessThan0~49, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~51 , EX_ALU|LessThan0~51, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~53 , EX_ALU|LessThan0~53, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~55 , EX_ALU|LessThan0~55, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~57 , EX_ALU|LessThan0~57, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~59 , EX_ALU|LessThan0~59, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~61 , EX_ALU|LessThan0~61, MIPS32, 1
instance = comp, \EX_ALU|LessThan0~62 , EX_ALU|LessThan0~62, MIPS32, 1
instance = comp, \EX_ALU|ALU_Result_EX~2 , EX_ALU|ALU_Result_EX~2, MIPS32, 1
instance = comp, \EX_ALU|Mux31~1 , EX_ALU|Mux31~1, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[0], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] , MEM_WB_Pipeline_Stage|ALU_Result_WB[0], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~0 , WB_MemtoReg_Mux|Write_Data_WB~0, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[0]~feeder , WB_MemtoReg_Mux|Write_Data_WB[0]~feeder, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[0] , WB_MemtoReg_Mux|Write_Data_WB[0], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[16]~16 , ID_Registers|Read_Data_1_ID[16]~16, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] , ID_EX_Pipeline_Stage|Read_Data_1_EX[16], MIPS32, 1
instance = comp, \EX_ALU|Add0~58 , EX_ALU|Add0~58, MIPS32, 1
instance = comp, \EX_ALU|Add0~61 , EX_ALU|Add0~61, MIPS32, 1
instance = comp, \EX_ALU|Add0~64 , EX_ALU|Add0~64, MIPS32, 1
instance = comp, \EX_ALU|Add0~67 , EX_ALU|Add0~67, MIPS32, 1
instance = comp, \EX_ALU|Add0~70 , EX_ALU|Add0~70, MIPS32, 1
instance = comp, \EX_ALU|Add0~73 , EX_ALU|Add0~73, MIPS32, 1
instance = comp, \EX_ALU|Add0~76 , EX_ALU|Add0~76, MIPS32, 1
instance = comp, \EX_ALU|Mux6~0 , EX_ALU|Mux6~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[25], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[25] , MEM_Data_Memory|Read_Data_MEM[25], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[25]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[25] , MEM_WB_Pipeline_Stage|Read_Data_WB[25], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] , MEM_WB_Pipeline_Stage|ALU_Result_WB[25], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~25 , WB_MemtoReg_Mux|Write_Data_WB~25, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[25] , WB_MemtoReg_Mux|Write_Data_WB[25], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[24]~24 , ID_Registers|Read_Data_2_ID[24]~24, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[24]~feeder , ID_EX_Pipeline_Stage|Read_Data_2_EX[24]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] , ID_EX_Pipeline_Stage|Read_Data_2_EX[24], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[24]~24 , EX_ALU_Mux|ALU_Data_2_EX[24]~24, MIPS32, 1
instance = comp, \EX_ALU|Add0~75 , EX_ALU|Add0~75, MIPS32, 1
instance = comp, \EX_ALU|Mux7~0 , EX_ALU|Mux7~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[24], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] , MEM_WB_Pipeline_Stage|ALU_Result_WB[24], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[24]~feeder , MEM_Data_Memory|Read_Data_MEM[24]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[24] , MEM_Data_Memory|Read_Data_MEM[24], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[24]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[24] , MEM_WB_Pipeline_Stage|Read_Data_WB[24], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~24 , WB_MemtoReg_Mux|Write_Data_WB~24, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[24] , WB_MemtoReg_Mux|Write_Data_WB[24], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[23]~23 , ID_Registers|Read_Data_2_ID[23]~23, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] , ID_EX_Pipeline_Stage|Read_Data_2_EX[23], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[23]~23 , EX_ALU_Mux|ALU_Data_2_EX[23]~23, MIPS32, 1
instance = comp, \EX_ALU|Add0~72 , EX_ALU|Add0~72, MIPS32, 1
instance = comp, \EX_ALU|Mux8~0 , EX_ALU|Mux8~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[23], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[23]~feeder , MEM_Data_Memory|Read_Data_MEM[23]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[23] , MEM_Data_Memory|Read_Data_MEM[23], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[23] , MEM_WB_Pipeline_Stage|Read_Data_WB[23], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~23 , WB_MemtoReg_Mux|Write_Data_WB~23, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[23] , WB_MemtoReg_Mux|Write_Data_WB[23], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[22]~22 , ID_Registers|Read_Data_2_ID[22]~22, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] , ID_EX_Pipeline_Stage|Read_Data_2_EX[22], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[22]~22 , EX_ALU_Mux|ALU_Data_2_EX[22]~22, MIPS32, 1
instance = comp, \EX_ALU|Add0~69 , EX_ALU|Add0~69, MIPS32, 1
instance = comp, \EX_ALU|Mux9~0 , EX_ALU|Mux9~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[22], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[22]~feeder , MEM_Data_Memory|Read_Data_MEM[22]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[22] , MEM_Data_Memory|Read_Data_MEM[22], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[22]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[22] , MEM_WB_Pipeline_Stage|Read_Data_WB[22], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~22 , WB_MemtoReg_Mux|Write_Data_WB~22, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[22] , WB_MemtoReg_Mux|Write_Data_WB[22], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[21]~21 , ID_Registers|Read_Data_2_ID[21]~21, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] , ID_EX_Pipeline_Stage|Read_Data_2_EX[21], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[21]~21 , EX_ALU_Mux|ALU_Data_2_EX[21]~21, MIPS32, 1
instance = comp, \EX_ALU|Add0~66 , EX_ALU|Add0~66, MIPS32, 1
instance = comp, \EX_ALU|Mux10~0 , EX_ALU|Mux10~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[21], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] , MEM_WB_Pipeline_Stage|ALU_Result_WB[21], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[21] , MEM_Data_Memory|Read_Data_MEM[21], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[21]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[21] , MEM_WB_Pipeline_Stage|Read_Data_WB[21], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~21 , WB_MemtoReg_Mux|Write_Data_WB~21, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[21] , WB_MemtoReg_Mux|Write_Data_WB[21], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[19]~19 , ID_Registers|Read_Data_1_ID[19]~19, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] , ID_EX_Pipeline_Stage|Read_Data_1_EX[19], MIPS32, 1
instance = comp, \EX_ALU|Mux12~0 , EX_ALU|Mux12~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[19], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[19]~feeder , MEM_Data_Memory|Read_Data_MEM[19]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[19] , MEM_Data_Memory|Read_Data_MEM[19], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[19]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[19] , MEM_WB_Pipeline_Stage|Read_Data_WB[19], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~19 , WB_MemtoReg_Mux|Write_Data_WB~19, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[19] , WB_MemtoReg_Mux|Write_Data_WB[19], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[18]~18 , ID_Registers|Read_Data_1_ID[18]~18, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] , ID_EX_Pipeline_Stage|Read_Data_1_EX[18], MIPS32, 1
instance = comp, \EX_ALU|Mux13~0 , EX_ALU|Mux13~0, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] , EX_MEM_Pipeline_Stage|ALU_Result_MEM[18], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[18]~feeder , MEM_Data_Memory|Read_Data_MEM[18]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[18] , MEM_Data_Memory|Read_Data_MEM[18], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[18] , MEM_WB_Pipeline_Stage|Read_Data_WB[18], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[18]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] , MEM_WB_Pipeline_Stage|ALU_Result_WB[18], MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB~18 , WB_MemtoReg_Mux|Write_Data_WB~18, MIPS32, 1
instance = comp, \WB_MemtoReg_Mux|Write_Data_WB[18] , WB_MemtoReg_Mux|Write_Data_WB[18], MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[20]~20 , ID_Registers|Read_Data_1_ID[20]~20, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] , ID_EX_Pipeline_Stage|Read_Data_1_EX[20], MIPS32, 1
instance = comp, \EX_ALU|Mux11~0 , EX_ALU|Mux11~0, MIPS32, 1
instance = comp, \EX_ALU|Equal0~5 , EX_ALU|Equal0~5, MIPS32, 1
instance = comp, \EX_ALU|Equal0~7 , EX_ALU|Equal0~7, MIPS32, 1
instance = comp, \EX_ALU|Equal0~8 , EX_ALU|Equal0~8, MIPS32, 1
instance = comp, \EX_ALU|Equal0~9 , EX_ALU|Equal0~9, MIPS32, 1
instance = comp, \EX_ALU|Equal0~10 , EX_ALU|Equal0~10, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Zero_MEM , EX_MEM_Pipeline_Stage|Zero_MEM, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder , IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[0], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[0]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[0] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[0], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[0], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[0]~60 , IF_PC_Mux|Next_PC_IF[0]~60, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[0]~feeder , IF_PC_Reg|PC_IF[0]~feeder, MIPS32, 1
instance = comp, \IF_PC_Reg|PC_IF[0] , IF_PC_Reg|PC_IF[0], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[5]~64 , IF_PC_Mux|Next_PC_IF[5]~64, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[10], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[10]~69 , IF_PC_Mux|Next_PC_IF[10]~69, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[15], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[15]~74 , IF_PC_Mux|Next_PC_IF[15]~74, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25] , EX_MEM_Pipeline_Stage|Branch_Dest_MEM[25], MIPS32, 1
instance = comp, \IF_PC_Mux|Next_PC_IF[25]~84 , IF_PC_Mux|Next_PC_IF[25]~84, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[8]~8 , ID_Registers|Read_Data_1_ID[8]~8, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[10]~10 , ID_Registers|Read_Data_1_ID[10]~10, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[11]~11 , ID_Registers|Read_Data_1_ID[11]~11, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[17]~17 , ID_Registers|Read_Data_1_ID[17]~17, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[22]~22 , ID_Registers|Read_Data_1_ID[22]~22, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[24]~24 , ID_Registers|Read_Data_1_ID[24]~24, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[26]~26 , ID_Registers|Read_Data_1_ID[26]~26, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_1_ID[27]~27 , ID_Registers|Read_Data_1_ID[27]~27, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[2]~2 , ID_Registers|Read_Data_2_ID[2]~2, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[4]~4 , ID_Registers|Read_Data_2_ID[4]~4, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[14]~14 , ID_Registers|Read_Data_2_ID[14]~14, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[16]~16 , ID_Registers|Read_Data_2_ID[16]~16, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[17]~17 , ID_Registers|Read_Data_2_ID[17]~17, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[19]~19 , ID_Registers|Read_Data_2_ID[19]~19, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[20]~20 , ID_Registers|Read_Data_2_ID[20]~20, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[25]~25 , ID_Registers|Read_Data_2_ID[25]~25, MIPS32, 1
instance = comp, \ID_Registers|Read_Data_2_ID[26]~26 , ID_Registers|Read_Data_2_ID[26]~26, MIPS32, 1
instance = comp, \ID_Control|Decoder0~2 , ID_Control|Decoder0~2, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[1]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[1] , ID_EX_Pipeline_Stage|Instruction_EX[1], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[2]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[2] , ID_EX_Pipeline_Stage|Instruction_EX[2], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[3] , ID_EX_Pipeline_Stage|Instruction_EX[3], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[5]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[5] , ID_EX_Pipeline_Stage|Instruction_EX[5], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[21] , ID_EX_Pipeline_Stage|Instruction_EX[21], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[22]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[22] , ID_EX_Pipeline_Stage|Instruction_EX[22], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[23] , ID_EX_Pipeline_Stage|Instruction_EX[23], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[24]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[24] , ID_EX_Pipeline_Stage|Instruction_EX[24], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[25]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[25] , ID_EX_Pipeline_Stage|Instruction_EX[25], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[26]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[26] , ID_EX_Pipeline_Stage|Instruction_EX[26], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[27]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[27] , ID_EX_Pipeline_Stage|Instruction_EX[27], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[28]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[28] , ID_EX_Pipeline_Stage|Instruction_EX[28], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[29]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[29] , ID_EX_Pipeline_Stage|Instruction_EX[29], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder , ID_EX_Pipeline_Stage|Instruction_EX[31]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Instruction_EX[31] , ID_EX_Pipeline_Stage|Instruction_EX[31], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] , ID_EX_Pipeline_Stage|Read_Data_2_EX[2], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[2]~2 , EX_ALU_Mux|ALU_Data_2_EX[2]~2, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] , ID_EX_Pipeline_Stage|Read_Data_2_EX[4], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[4]~4 , EX_ALU_Mux|ALU_Data_2_EX[4]~4, MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[9]~9 , EX_ALU_Mux|ALU_Data_2_EX[9]~9, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder , ID_EX_Pipeline_Stage|Read_Data_2_EX[19]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] , ID_EX_Pipeline_Stage|Read_Data_2_EX[19], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[19]~19 , EX_ALU_Mux|ALU_Data_2_EX[19]~19, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[20]~feeder , ID_EX_Pipeline_Stage|Read_Data_2_EX[20]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] , ID_EX_Pipeline_Stage|Read_Data_2_EX[20], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[20]~20 , EX_ALU_Mux|ALU_Data_2_EX[20]~20, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder , ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] , ID_EX_Pipeline_Stage|Read_Data_2_EX[25], MIPS32, 1
instance = comp, \EX_ALU_Mux|ALU_Data_2_EX[25]~25 , EX_ALU_Mux|ALU_Data_2_EX[25]~25, MIPS32, 1
instance = comp, \EX_ALU_Control|ALU_Control_EX[2]~4 , EX_ALU_Control|ALU_Control_EX[2]~4, MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[4], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[4], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[9], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[9]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[9] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[9], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[14], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[14] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[14], MIPS32, 1
instance = comp, \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] , IF_ID_Pipeline_Stage|PC_Plus_4_ID[23], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder , ID_EX_Pipeline_Stage|PC_Plus_4_EX[23]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|PC_Plus_4_EX[23] , ID_EX_Pipeline_Stage|PC_Plus_4_EX[23], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] , EX_MEM_Pipeline_Stage|Write_Data_MEM[0], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[1]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[1]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] , EX_MEM_Pipeline_Stage|Write_Data_MEM[1], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[2]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] , EX_MEM_Pipeline_Stage|Write_Data_MEM[2], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[3]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[3]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] , EX_MEM_Pipeline_Stage|Write_Data_MEM[3], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] , EX_MEM_Pipeline_Stage|Write_Data_MEM[4], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[5]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[5]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] , EX_MEM_Pipeline_Stage|Write_Data_MEM[5], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] , EX_MEM_Pipeline_Stage|Write_Data_MEM[6], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[7]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[7]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] , EX_MEM_Pipeline_Stage|Write_Data_MEM[7], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] , EX_MEM_Pipeline_Stage|Write_Data_MEM[8], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[9]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] , EX_MEM_Pipeline_Stage|Write_Data_MEM[9], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] , EX_MEM_Pipeline_Stage|Write_Data_MEM[10], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] , EX_MEM_Pipeline_Stage|Write_Data_MEM[11], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] , EX_MEM_Pipeline_Stage|Write_Data_MEM[12], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[13]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] , EX_MEM_Pipeline_Stage|Write_Data_MEM[13], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] , ID_EX_Pipeline_Stage|Read_Data_2_EX[14], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[14]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] , EX_MEM_Pipeline_Stage|Write_Data_MEM[14], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[15]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[15]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] , EX_MEM_Pipeline_Stage|Write_Data_MEM[15], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] , ID_EX_Pipeline_Stage|Read_Data_2_EX[16], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[16]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] , EX_MEM_Pipeline_Stage|Write_Data_MEM[16], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] , ID_EX_Pipeline_Stage|Read_Data_2_EX[17], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[17]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] , EX_MEM_Pipeline_Stage|Write_Data_MEM[17], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[18]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] , EX_MEM_Pipeline_Stage|Write_Data_MEM[18], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[19]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[19]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] , EX_MEM_Pipeline_Stage|Write_Data_MEM[19], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] , EX_MEM_Pipeline_Stage|Write_Data_MEM[20], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[21]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[21]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] , EX_MEM_Pipeline_Stage|Write_Data_MEM[21], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[22]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] , EX_MEM_Pipeline_Stage|Write_Data_MEM[22], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] , EX_MEM_Pipeline_Stage|Write_Data_MEM[23], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[24]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] , EX_MEM_Pipeline_Stage|Write_Data_MEM[24], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] , EX_MEM_Pipeline_Stage|Write_Data_MEM[25], MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder , ID_EX_Pipeline_Stage|Read_Data_2_EX[26]~feeder, MIPS32, 1
instance = comp, \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] , ID_EX_Pipeline_Stage|Read_Data_2_EX[26], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] , EX_MEM_Pipeline_Stage|Write_Data_MEM[26], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[27]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[27]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] , EX_MEM_Pipeline_Stage|Write_Data_MEM[27], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[28]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[28]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] , EX_MEM_Pipeline_Stage|Write_Data_MEM[28], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[29]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] , EX_MEM_Pipeline_Stage|Write_Data_MEM[29], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[30]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] , EX_MEM_Pipeline_Stage|Write_Data_MEM[30], MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder , EX_MEM_Pipeline_Stage|Write_Data_MEM[31]~feeder, MIPS32, 1
instance = comp, \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] , EX_MEM_Pipeline_Stage|Write_Data_MEM[31], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[0]~feeder , MEM_Data_Memory|Read_Data_MEM[0]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[0] , MEM_Data_Memory|Read_Data_MEM[0], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[3] , MEM_Data_Memory|Read_Data_MEM[3], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[11]~feeder , MEM_Data_Memory|Read_Data_MEM[11]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[11] , MEM_Data_Memory|Read_Data_MEM[11], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[14]~feeder , MEM_Data_Memory|Read_Data_MEM[14]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[14] , MEM_Data_Memory|Read_Data_MEM[14], MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[20]~feeder , MEM_Data_Memory|Read_Data_MEM[20]~feeder, MIPS32, 1
instance = comp, \MEM_Data_Memory|Read_Data_MEM[20] , MEM_Data_Memory|Read_Data_MEM[20], MIPS32, 1
instance = comp, \MEM_Branch_AND|PCSrc_MEM , MEM_Branch_AND|PCSrc_MEM, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[0] , MEM_WB_Pipeline_Stage|Read_Data_WB[0], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[3] , MEM_WB_Pipeline_Stage|Read_Data_WB[3], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[11] , MEM_WB_Pipeline_Stage|Read_Data_WB[11], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[14] , MEM_WB_Pipeline_Stage|Read_Data_WB[14], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder , MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|Read_Data_WB[20] , MEM_WB_Pipeline_Stage|Read_Data_WB[20], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[9]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] , MEM_WB_Pipeline_Stage|ALU_Result_WB[9], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] , MEM_WB_Pipeline_Stage|ALU_Result_WB[12], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[19]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] , MEM_WB_Pipeline_Stage|ALU_Result_WB[19], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] , MEM_WB_Pipeline_Stage|ALU_Result_WB[22], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder , MEM_WB_Pipeline_Stage|ALU_Result_WB[23]~feeder, MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] , MEM_WB_Pipeline_Stage|ALU_Result_WB[23], MIPS32, 1
instance = comp, \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] , MEM_WB_Pipeline_Stage|ALU_Result_WB[26], MIPS32, 1
instance = comp, \PC_Plus_4_IF[0]~I , PC_Plus_4_IF[0], MIPS32, 1
instance = comp, \PC_Plus_4_IF[1]~I , PC_Plus_4_IF[1], MIPS32, 1
instance = comp, \PC_Plus_4_IF[2]~I , PC_Plus_4_IF[2], MIPS32, 1
instance = comp, \PC_Plus_4_IF[3]~I , PC_Plus_4_IF[3], MIPS32, 1
instance = comp, \PC_Plus_4_IF[4]~I , PC_Plus_4_IF[4], MIPS32, 1
instance = comp, \PC_Plus_4_IF[5]~I , PC_Plus_4_IF[5], MIPS32, 1
instance = comp, \PC_Plus_4_IF[6]~I , PC_Plus_4_IF[6], MIPS32, 1
instance = comp, \PC_Plus_4_IF[7]~I , PC_Plus_4_IF[7], MIPS32, 1
instance = comp, \PC_Plus_4_IF[8]~I , PC_Plus_4_IF[8], MIPS32, 1
instance = comp, \PC_Plus_4_IF[9]~I , PC_Plus_4_IF[9], MIPS32, 1
instance = comp, \PC_Plus_4_IF[10]~I , PC_Plus_4_IF[10], MIPS32, 1
instance = comp, \PC_Plus_4_IF[11]~I , PC_Plus_4_IF[11], MIPS32, 1
instance = comp, \PC_Plus_4_IF[12]~I , PC_Plus_4_IF[12], MIPS32, 1
instance = comp, \PC_Plus_4_IF[13]~I , PC_Plus_4_IF[13], MIPS32, 1
instance = comp, \PC_Plus_4_IF[14]~I , PC_Plus_4_IF[14], MIPS32, 1
instance = comp, \PC_Plus_4_IF[15]~I , PC_Plus_4_IF[15], MIPS32, 1
instance = comp, \PC_Plus_4_IF[16]~I , PC_Plus_4_IF[16], MIPS32, 1
instance = comp, \PC_Plus_4_IF[17]~I , PC_Plus_4_IF[17], MIPS32, 1
instance = comp, \PC_Plus_4_IF[18]~I , PC_Plus_4_IF[18], MIPS32, 1
instance = comp, \PC_Plus_4_IF[19]~I , PC_Plus_4_IF[19], MIPS32, 1
instance = comp, \PC_Plus_4_IF[20]~I , PC_Plus_4_IF[20], MIPS32, 1
instance = comp, \PC_Plus_4_IF[21]~I , PC_Plus_4_IF[21], MIPS32, 1
instance = comp, \PC_Plus_4_IF[22]~I , PC_Plus_4_IF[22], MIPS32, 1
instance = comp, \PC_Plus_4_IF[23]~I , PC_Plus_4_IF[23], MIPS32, 1
instance = comp, \PC_Plus_4_IF[24]~I , PC_Plus_4_IF[24], MIPS32, 1
instance = comp, \PC_Plus_4_IF[25]~I , PC_Plus_4_IF[25], MIPS32, 1
instance = comp, \PC_Plus_4_IF[26]~I , PC_Plus_4_IF[26], MIPS32, 1
instance = comp, \PC_Plus_4_IF[27]~I , PC_Plus_4_IF[27], MIPS32, 1
instance = comp, \PC_Plus_4_IF[28]~I , PC_Plus_4_IF[28], MIPS32, 1
instance = comp, \PC_Plus_4_IF[29]~I , PC_Plus_4_IF[29], MIPS32, 1
instance = comp, \PC_Plus_4_IF[30]~I , PC_Plus_4_IF[30], MIPS32, 1
instance = comp, \PC_Plus_4_IF[31]~I , PC_Plus_4_IF[31], MIPS32, 1
instance = comp, \Instruction_IF[0]~I , Instruction_IF[0], MIPS32, 1
instance = comp, \Instruction_IF[1]~I , Instruction_IF[1], MIPS32, 1
instance = comp, \Instruction_IF[2]~I , Instruction_IF[2], MIPS32, 1
instance = comp, \Instruction_IF[3]~I , Instruction_IF[3], MIPS32, 1
instance = comp, \Instruction_IF[4]~I , Instruction_IF[4], MIPS32, 1
instance = comp, \Instruction_IF[5]~I , Instruction_IF[5], MIPS32, 1
instance = comp, \Instruction_IF[6]~I , Instruction_IF[6], MIPS32, 1
instance = comp, \Instruction_IF[7]~I , Instruction_IF[7], MIPS32, 1
instance = comp, \Instruction_IF[8]~I , Instruction_IF[8], MIPS32, 1
instance = comp, \Instruction_IF[9]~I , Instruction_IF[9], MIPS32, 1
instance = comp, \Instruction_IF[10]~I , Instruction_IF[10], MIPS32, 1
instance = comp, \Instruction_IF[11]~I , Instruction_IF[11], MIPS32, 1
instance = comp, \Instruction_IF[12]~I , Instruction_IF[12], MIPS32, 1
instance = comp, \Instruction_IF[13]~I , Instruction_IF[13], MIPS32, 1
instance = comp, \Instruction_IF[14]~I , Instruction_IF[14], MIPS32, 1
instance = comp, \Instruction_IF[15]~I , Instruction_IF[15], MIPS32, 1
instance = comp, \Instruction_IF[16]~I , Instruction_IF[16], MIPS32, 1
instance = comp, \Instruction_IF[17]~I , Instruction_IF[17], MIPS32, 1
instance = comp, \Instruction_IF[18]~I , Instruction_IF[18], MIPS32, 1
instance = comp, \Instruction_IF[19]~I , Instruction_IF[19], MIPS32, 1
instance = comp, \Instruction_IF[20]~I , Instruction_IF[20], MIPS32, 1
instance = comp, \Instruction_IF[21]~I , Instruction_IF[21], MIPS32, 1
instance = comp, \Instruction_IF[22]~I , Instruction_IF[22], MIPS32, 1
instance = comp, \Instruction_IF[23]~I , Instruction_IF[23], MIPS32, 1
instance = comp, \Instruction_IF[24]~I , Instruction_IF[24], MIPS32, 1
instance = comp, \Instruction_IF[25]~I , Instruction_IF[25], MIPS32, 1
instance = comp, \Instruction_IF[26]~I , Instruction_IF[26], MIPS32, 1
instance = comp, \Instruction_IF[27]~I , Instruction_IF[27], MIPS32, 1
instance = comp, \Instruction_IF[28]~I , Instruction_IF[28], MIPS32, 1
instance = comp, \Instruction_IF[29]~I , Instruction_IF[29], MIPS32, 1
instance = comp, \Instruction_IF[30]~I , Instruction_IF[30], MIPS32, 1
instance = comp, \Instruction_IF[31]~I , Instruction_IF[31], MIPS32, 1
instance = comp, \Next_PC_IF[0]~I , Next_PC_IF[0], MIPS32, 1
instance = comp, \Next_PC_IF[1]~I , Next_PC_IF[1], MIPS32, 1
instance = comp, \Next_PC_IF[2]~I , Next_PC_IF[2], MIPS32, 1
instance = comp, \Next_PC_IF[3]~I , Next_PC_IF[3], MIPS32, 1
instance = comp, \Next_PC_IF[4]~I , Next_PC_IF[4], MIPS32, 1
instance = comp, \Next_PC_IF[5]~I , Next_PC_IF[5], MIPS32, 1
instance = comp, \Next_PC_IF[6]~I , Next_PC_IF[6], MIPS32, 1
instance = comp, \Next_PC_IF[7]~I , Next_PC_IF[7], MIPS32, 1
instance = comp, \Next_PC_IF[8]~I , Next_PC_IF[8], MIPS32, 1
instance = comp, \Next_PC_IF[9]~I , Next_PC_IF[9], MIPS32, 1
instance = comp, \Next_PC_IF[10]~I , Next_PC_IF[10], MIPS32, 1
instance = comp, \Next_PC_IF[11]~I , Next_PC_IF[11], MIPS32, 1
instance = comp, \Next_PC_IF[12]~I , Next_PC_IF[12], MIPS32, 1
instance = comp, \Next_PC_IF[13]~I , Next_PC_IF[13], MIPS32, 1
instance = comp, \Next_PC_IF[14]~I , Next_PC_IF[14], MIPS32, 1
instance = comp, \Next_PC_IF[15]~I , Next_PC_IF[15], MIPS32, 1
instance = comp, \Next_PC_IF[16]~I , Next_PC_IF[16], MIPS32, 1
instance = comp, \Next_PC_IF[17]~I , Next_PC_IF[17], MIPS32, 1
instance = comp, \Next_PC_IF[18]~I , Next_PC_IF[18], MIPS32, 1
instance = comp, \Next_PC_IF[19]~I , Next_PC_IF[19], MIPS32, 1
instance = comp, \Next_PC_IF[20]~I , Next_PC_IF[20], MIPS32, 1
instance = comp, \Next_PC_IF[21]~I , Next_PC_IF[21], MIPS32, 1
instance = comp, \Next_PC_IF[22]~I , Next_PC_IF[22], MIPS32, 1
instance = comp, \Next_PC_IF[23]~I , Next_PC_IF[23], MIPS32, 1
instance = comp, \Next_PC_IF[24]~I , Next_PC_IF[24], MIPS32, 1
instance = comp, \Next_PC_IF[25]~I , Next_PC_IF[25], MIPS32, 1
instance = comp, \Next_PC_IF[26]~I , Next_PC_IF[26], MIPS32, 1
instance = comp, \Next_PC_IF[27]~I , Next_PC_IF[27], MIPS32, 1
instance = comp, \Next_PC_IF[28]~I , Next_PC_IF[28], MIPS32, 1
instance = comp, \Next_PC_IF[29]~I , Next_PC_IF[29], MIPS32, 1
instance = comp, \Next_PC_IF[30]~I , Next_PC_IF[30], MIPS32, 1
instance = comp, \Next_PC_IF[31]~I , Next_PC_IF[31], MIPS32, 1
instance = comp, \Instruction_ID[0]~I , Instruction_ID[0], MIPS32, 1
instance = comp, \Instruction_ID[1]~I , Instruction_ID[1], MIPS32, 1
instance = comp, \Instruction_ID[2]~I , Instruction_ID[2], MIPS32, 1
instance = comp, \Instruction_ID[3]~I , Instruction_ID[3], MIPS32, 1
instance = comp, \Instruction_ID[4]~I , Instruction_ID[4], MIPS32, 1
instance = comp, \Instruction_ID[5]~I , Instruction_ID[5], MIPS32, 1
instance = comp, \Instruction_ID[6]~I , Instruction_ID[6], MIPS32, 1
instance = comp, \Instruction_ID[7]~I , Instruction_ID[7], MIPS32, 1
instance = comp, \Instruction_ID[8]~I , Instruction_ID[8], MIPS32, 1
instance = comp, \Instruction_ID[9]~I , Instruction_ID[9], MIPS32, 1
instance = comp, \Instruction_ID[10]~I , Instruction_ID[10], MIPS32, 1
instance = comp, \Instruction_ID[11]~I , Instruction_ID[11], MIPS32, 1
instance = comp, \Instruction_ID[12]~I , Instruction_ID[12], MIPS32, 1
instance = comp, \Instruction_ID[13]~I , Instruction_ID[13], MIPS32, 1
instance = comp, \Instruction_ID[14]~I , Instruction_ID[14], MIPS32, 1
instance = comp, \Instruction_ID[15]~I , Instruction_ID[15], MIPS32, 1
instance = comp, \Instruction_ID[16]~I , Instruction_ID[16], MIPS32, 1
instance = comp, \Instruction_ID[17]~I , Instruction_ID[17], MIPS32, 1
instance = comp, \Instruction_ID[18]~I , Instruction_ID[18], MIPS32, 1
instance = comp, \Instruction_ID[19]~I , Instruction_ID[19], MIPS32, 1
instance = comp, \Instruction_ID[20]~I , Instruction_ID[20], MIPS32, 1
instance = comp, \Instruction_ID[21]~I , Instruction_ID[21], MIPS32, 1
instance = comp, \Instruction_ID[22]~I , Instruction_ID[22], MIPS32, 1
instance = comp, \Instruction_ID[23]~I , Instruction_ID[23], MIPS32, 1
instance = comp, \Instruction_ID[24]~I , Instruction_ID[24], MIPS32, 1
instance = comp, \Instruction_ID[25]~I , Instruction_ID[25], MIPS32, 1
instance = comp, \Instruction_ID[26]~I , Instruction_ID[26], MIPS32, 1
instance = comp, \Instruction_ID[27]~I , Instruction_ID[27], MIPS32, 1
instance = comp, \Instruction_ID[28]~I , Instruction_ID[28], MIPS32, 1
instance = comp, \Instruction_ID[29]~I , Instruction_ID[29], MIPS32, 1
instance = comp, \Instruction_ID[30]~I , Instruction_ID[30], MIPS32, 1
instance = comp, \Instruction_ID[31]~I , Instruction_ID[31], MIPS32, 1
instance = comp, \Read_Address_1_ID[0]~I , Read_Address_1_ID[0], MIPS32, 1
instance = comp, \Read_Address_1_ID[1]~I , Read_Address_1_ID[1], MIPS32, 1
instance = comp, \Read_Address_1_ID[2]~I , Read_Address_1_ID[2], MIPS32, 1
instance = comp, \Read_Address_1_ID[3]~I , Read_Address_1_ID[3], MIPS32, 1
instance = comp, \Read_Address_1_ID[4]~I , Read_Address_1_ID[4], MIPS32, 1
instance = comp, \Read_Address_2_ID[0]~I , Read_Address_2_ID[0], MIPS32, 1
instance = comp, \Read_Address_2_ID[1]~I , Read_Address_2_ID[1], MIPS32, 1
instance = comp, \Read_Address_2_ID[2]~I , Read_Address_2_ID[2], MIPS32, 1
instance = comp, \Read_Address_2_ID[3]~I , Read_Address_2_ID[3], MIPS32, 1
instance = comp, \Read_Address_2_ID[4]~I , Read_Address_2_ID[4], MIPS32, 1
instance = comp, \Read_Data_1_ID[0]~I , Read_Data_1_ID[0], MIPS32, 1
instance = comp, \Read_Data_1_ID[1]~I , Read_Data_1_ID[1], MIPS32, 1
instance = comp, \Read_Data_1_ID[2]~I , Read_Data_1_ID[2], MIPS32, 1
instance = comp, \Read_Data_1_ID[3]~I , Read_Data_1_ID[3], MIPS32, 1
instance = comp, \Read_Data_1_ID[4]~I , Read_Data_1_ID[4], MIPS32, 1
instance = comp, \Read_Data_1_ID[5]~I , Read_Data_1_ID[5], MIPS32, 1
instance = comp, \Read_Data_1_ID[6]~I , Read_Data_1_ID[6], MIPS32, 1
instance = comp, \Read_Data_1_ID[7]~I , Read_Data_1_ID[7], MIPS32, 1
instance = comp, \Read_Data_1_ID[8]~I , Read_Data_1_ID[8], MIPS32, 1
instance = comp, \Read_Data_1_ID[9]~I , Read_Data_1_ID[9], MIPS32, 1
instance = comp, \Read_Data_1_ID[10]~I , Read_Data_1_ID[10], MIPS32, 1
instance = comp, \Read_Data_1_ID[11]~I , Read_Data_1_ID[11], MIPS32, 1
instance = comp, \Read_Data_1_ID[12]~I , Read_Data_1_ID[12], MIPS32, 1
instance = comp, \Read_Data_1_ID[13]~I , Read_Data_1_ID[13], MIPS32, 1
instance = comp, \Read_Data_1_ID[14]~I , Read_Data_1_ID[14], MIPS32, 1
instance = comp, \Read_Data_1_ID[15]~I , Read_Data_1_ID[15], MIPS32, 1
instance = comp, \Read_Data_1_ID[16]~I , Read_Data_1_ID[16], MIPS32, 1
instance = comp, \Read_Data_1_ID[17]~I , Read_Data_1_ID[17], MIPS32, 1
instance = comp, \Read_Data_1_ID[18]~I , Read_Data_1_ID[18], MIPS32, 1
instance = comp, \Read_Data_1_ID[19]~I , Read_Data_1_ID[19], MIPS32, 1
instance = comp, \Read_Data_1_ID[20]~I , Read_Data_1_ID[20], MIPS32, 1
instance = comp, \Read_Data_1_ID[21]~I , Read_Data_1_ID[21], MIPS32, 1
instance = comp, \Read_Data_1_ID[22]~I , Read_Data_1_ID[22], MIPS32, 1
instance = comp, \Read_Data_1_ID[23]~I , Read_Data_1_ID[23], MIPS32, 1
instance = comp, \Read_Data_1_ID[24]~I , Read_Data_1_ID[24], MIPS32, 1
instance = comp, \Read_Data_1_ID[25]~I , Read_Data_1_ID[25], MIPS32, 1
instance = comp, \Read_Data_1_ID[26]~I , Read_Data_1_ID[26], MIPS32, 1
instance = comp, \Read_Data_1_ID[27]~I , Read_Data_1_ID[27], MIPS32, 1
instance = comp, \Read_Data_1_ID[28]~I , Read_Data_1_ID[28], MIPS32, 1
instance = comp, \Read_Data_1_ID[29]~I , Read_Data_1_ID[29], MIPS32, 1
instance = comp, \Read_Data_1_ID[30]~I , Read_Data_1_ID[30], MIPS32, 1
instance = comp, \Read_Data_1_ID[31]~I , Read_Data_1_ID[31], MIPS32, 1
instance = comp, \Read_Data_2_ID[0]~I , Read_Data_2_ID[0], MIPS32, 1
instance = comp, \Read_Data_2_ID[1]~I , Read_Data_2_ID[1], MIPS32, 1
instance = comp, \Read_Data_2_ID[2]~I , Read_Data_2_ID[2], MIPS32, 1
instance = comp, \Read_Data_2_ID[3]~I , Read_Data_2_ID[3], MIPS32, 1
instance = comp, \Read_Data_2_ID[4]~I , Read_Data_2_ID[4], MIPS32, 1
instance = comp, \Read_Data_2_ID[5]~I , Read_Data_2_ID[5], MIPS32, 1
instance = comp, \Read_Data_2_ID[6]~I , Read_Data_2_ID[6], MIPS32, 1
instance = comp, \Read_Data_2_ID[7]~I , Read_Data_2_ID[7], MIPS32, 1
instance = comp, \Read_Data_2_ID[8]~I , Read_Data_2_ID[8], MIPS32, 1
instance = comp, \Read_Data_2_ID[9]~I , Read_Data_2_ID[9], MIPS32, 1
instance = comp, \Read_Data_2_ID[10]~I , Read_Data_2_ID[10], MIPS32, 1
instance = comp, \Read_Data_2_ID[11]~I , Read_Data_2_ID[11], MIPS32, 1
instance = comp, \Read_Data_2_ID[12]~I , Read_Data_2_ID[12], MIPS32, 1
instance = comp, \Read_Data_2_ID[13]~I , Read_Data_2_ID[13], MIPS32, 1
instance = comp, \Read_Data_2_ID[14]~I , Read_Data_2_ID[14], MIPS32, 1
instance = comp, \Read_Data_2_ID[15]~I , Read_Data_2_ID[15], MIPS32, 1
instance = comp, \Read_Data_2_ID[16]~I , Read_Data_2_ID[16], MIPS32, 1
instance = comp, \Read_Data_2_ID[17]~I , Read_Data_2_ID[17], MIPS32, 1
instance = comp, \Read_Data_2_ID[18]~I , Read_Data_2_ID[18], MIPS32, 1
instance = comp, \Read_Data_2_ID[19]~I , Read_Data_2_ID[19], MIPS32, 1
instance = comp, \Read_Data_2_ID[20]~I , Read_Data_2_ID[20], MIPS32, 1
instance = comp, \Read_Data_2_ID[21]~I , Read_Data_2_ID[21], MIPS32, 1
instance = comp, \Read_Data_2_ID[22]~I , Read_Data_2_ID[22], MIPS32, 1
instance = comp, \Read_Data_2_ID[23]~I , Read_Data_2_ID[23], MIPS32, 1
instance = comp, \Read_Data_2_ID[24]~I , Read_Data_2_ID[24], MIPS32, 1
instance = comp, \Read_Data_2_ID[25]~I , Read_Data_2_ID[25], MIPS32, 1
instance = comp, \Read_Data_2_ID[26]~I , Read_Data_2_ID[26], MIPS32, 1
instance = comp, \Read_Data_2_ID[27]~I , Read_Data_2_ID[27], MIPS32, 1
instance = comp, \Read_Data_2_ID[28]~I , Read_Data_2_ID[28], MIPS32, 1
instance = comp, \Read_Data_2_ID[29]~I , Read_Data_2_ID[29], MIPS32, 1
instance = comp, \Read_Data_2_ID[30]~I , Read_Data_2_ID[30], MIPS32, 1
instance = comp, \Read_Data_2_ID[31]~I , Read_Data_2_ID[31], MIPS32, 1
instance = comp, \RegDst_ID~I , RegDst_ID, MIPS32, 1
instance = comp, \ALUOp_ID[0]~I , ALUOp_ID[0], MIPS32, 1
instance = comp, \ALUOp_ID[1]~I , ALUOp_ID[1], MIPS32, 1
instance = comp, \ALUSrc_ID~I , ALUSrc_ID, MIPS32, 1
instance = comp, \Branch_ID~I , Branch_ID, MIPS32, 1
instance = comp, \MemRead_ID~I , MemRead_ID, MIPS32, 1
instance = comp, \MemWrite_ID~I , MemWrite_ID, MIPS32, 1
instance = comp, \RegWrite_ID~I , RegWrite_ID, MIPS32, 1
instance = comp, \MemtoReg_ID~I , MemtoReg_ID, MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[0]~I , Sign_Extend_Instruction_ID[0], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[1]~I , Sign_Extend_Instruction_ID[1], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[2]~I , Sign_Extend_Instruction_ID[2], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[3]~I , Sign_Extend_Instruction_ID[3], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[4]~I , Sign_Extend_Instruction_ID[4], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[5]~I , Sign_Extend_Instruction_ID[5], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[6]~I , Sign_Extend_Instruction_ID[6], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[7]~I , Sign_Extend_Instruction_ID[7], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[8]~I , Sign_Extend_Instruction_ID[8], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[9]~I , Sign_Extend_Instruction_ID[9], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[10]~I , Sign_Extend_Instruction_ID[10], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[11]~I , Sign_Extend_Instruction_ID[11], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[12]~I , Sign_Extend_Instruction_ID[12], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[13]~I , Sign_Extend_Instruction_ID[13], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[14]~I , Sign_Extend_Instruction_ID[14], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[15]~I , Sign_Extend_Instruction_ID[15], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[16]~I , Sign_Extend_Instruction_ID[16], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[17]~I , Sign_Extend_Instruction_ID[17], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[18]~I , Sign_Extend_Instruction_ID[18], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[19]~I , Sign_Extend_Instruction_ID[19], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[20]~I , Sign_Extend_Instruction_ID[20], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[21]~I , Sign_Extend_Instruction_ID[21], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[22]~I , Sign_Extend_Instruction_ID[22], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[23]~I , Sign_Extend_Instruction_ID[23], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[24]~I , Sign_Extend_Instruction_ID[24], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[25]~I , Sign_Extend_Instruction_ID[25], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[26]~I , Sign_Extend_Instruction_ID[26], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[27]~I , Sign_Extend_Instruction_ID[27], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[28]~I , Sign_Extend_Instruction_ID[28], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[29]~I , Sign_Extend_Instruction_ID[29], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[30]~I , Sign_Extend_Instruction_ID[30], MIPS32, 1
instance = comp, \Sign_Extend_Instruction_ID[31]~I , Sign_Extend_Instruction_ID[31], MIPS32, 1
instance = comp, \Instruction_EX[0]~I , Instruction_EX[0], MIPS32, 1
instance = comp, \Instruction_EX[1]~I , Instruction_EX[1], MIPS32, 1
instance = comp, \Instruction_EX[2]~I , Instruction_EX[2], MIPS32, 1
instance = comp, \Instruction_EX[3]~I , Instruction_EX[3], MIPS32, 1
instance = comp, \Instruction_EX[4]~I , Instruction_EX[4], MIPS32, 1
instance = comp, \Instruction_EX[5]~I , Instruction_EX[5], MIPS32, 1
instance = comp, \Instruction_EX[6]~I , Instruction_EX[6], MIPS32, 1
instance = comp, \Instruction_EX[7]~I , Instruction_EX[7], MIPS32, 1
instance = comp, \Instruction_EX[8]~I , Instruction_EX[8], MIPS32, 1
instance = comp, \Instruction_EX[9]~I , Instruction_EX[9], MIPS32, 1
instance = comp, \Instruction_EX[10]~I , Instruction_EX[10], MIPS32, 1
instance = comp, \Instruction_EX[11]~I , Instruction_EX[11], MIPS32, 1
instance = comp, \Instruction_EX[12]~I , Instruction_EX[12], MIPS32, 1
instance = comp, \Instruction_EX[13]~I , Instruction_EX[13], MIPS32, 1
instance = comp, \Instruction_EX[14]~I , Instruction_EX[14], MIPS32, 1
instance = comp, \Instruction_EX[15]~I , Instruction_EX[15], MIPS32, 1
instance = comp, \Instruction_EX[16]~I , Instruction_EX[16], MIPS32, 1
instance = comp, \Instruction_EX[17]~I , Instruction_EX[17], MIPS32, 1
instance = comp, \Instruction_EX[18]~I , Instruction_EX[18], MIPS32, 1
instance = comp, \Instruction_EX[19]~I , Instruction_EX[19], MIPS32, 1
instance = comp, \Instruction_EX[20]~I , Instruction_EX[20], MIPS32, 1
instance = comp, \Instruction_EX[21]~I , Instruction_EX[21], MIPS32, 1
instance = comp, \Instruction_EX[22]~I , Instruction_EX[22], MIPS32, 1
instance = comp, \Instruction_EX[23]~I , Instruction_EX[23], MIPS32, 1
instance = comp, \Instruction_EX[24]~I , Instruction_EX[24], MIPS32, 1
instance = comp, \Instruction_EX[25]~I , Instruction_EX[25], MIPS32, 1
instance = comp, \Instruction_EX[26]~I , Instruction_EX[26], MIPS32, 1
instance = comp, \Instruction_EX[27]~I , Instruction_EX[27], MIPS32, 1
instance = comp, \Instruction_EX[28]~I , Instruction_EX[28], MIPS32, 1
instance = comp, \Instruction_EX[29]~I , Instruction_EX[29], MIPS32, 1
instance = comp, \Instruction_EX[30]~I , Instruction_EX[30], MIPS32, 1
instance = comp, \Instruction_EX[31]~I , Instruction_EX[31], MIPS32, 1
instance = comp, \ALU_Data_2_EX[0]~I , ALU_Data_2_EX[0], MIPS32, 1
instance = comp, \ALU_Data_2_EX[1]~I , ALU_Data_2_EX[1], MIPS32, 1
instance = comp, \ALU_Data_2_EX[2]~I , ALU_Data_2_EX[2], MIPS32, 1
instance = comp, \ALU_Data_2_EX[3]~I , ALU_Data_2_EX[3], MIPS32, 1
instance = comp, \ALU_Data_2_EX[4]~I , ALU_Data_2_EX[4], MIPS32, 1
instance = comp, \ALU_Data_2_EX[5]~I , ALU_Data_2_EX[5], MIPS32, 1
instance = comp, \ALU_Data_2_EX[6]~I , ALU_Data_2_EX[6], MIPS32, 1
instance = comp, \ALU_Data_2_EX[7]~I , ALU_Data_2_EX[7], MIPS32, 1
instance = comp, \ALU_Data_2_EX[8]~I , ALU_Data_2_EX[8], MIPS32, 1
instance = comp, \ALU_Data_2_EX[9]~I , ALU_Data_2_EX[9], MIPS32, 1
instance = comp, \ALU_Data_2_EX[10]~I , ALU_Data_2_EX[10], MIPS32, 1
instance = comp, \ALU_Data_2_EX[11]~I , ALU_Data_2_EX[11], MIPS32, 1
instance = comp, \ALU_Data_2_EX[12]~I , ALU_Data_2_EX[12], MIPS32, 1
instance = comp, \ALU_Data_2_EX[13]~I , ALU_Data_2_EX[13], MIPS32, 1
instance = comp, \ALU_Data_2_EX[14]~I , ALU_Data_2_EX[14], MIPS32, 1
instance = comp, \ALU_Data_2_EX[15]~I , ALU_Data_2_EX[15], MIPS32, 1
instance = comp, \ALU_Data_2_EX[16]~I , ALU_Data_2_EX[16], MIPS32, 1
instance = comp, \ALU_Data_2_EX[17]~I , ALU_Data_2_EX[17], MIPS32, 1
instance = comp, \ALU_Data_2_EX[18]~I , ALU_Data_2_EX[18], MIPS32, 1
instance = comp, \ALU_Data_2_EX[19]~I , ALU_Data_2_EX[19], MIPS32, 1
instance = comp, \ALU_Data_2_EX[20]~I , ALU_Data_2_EX[20], MIPS32, 1
instance = comp, \ALU_Data_2_EX[21]~I , ALU_Data_2_EX[21], MIPS32, 1
instance = comp, \ALU_Data_2_EX[22]~I , ALU_Data_2_EX[22], MIPS32, 1
instance = comp, \ALU_Data_2_EX[23]~I , ALU_Data_2_EX[23], MIPS32, 1
instance = comp, \ALU_Data_2_EX[24]~I , ALU_Data_2_EX[24], MIPS32, 1
instance = comp, \ALU_Data_2_EX[25]~I , ALU_Data_2_EX[25], MIPS32, 1
instance = comp, \ALU_Data_2_EX[26]~I , ALU_Data_2_EX[26], MIPS32, 1
instance = comp, \ALU_Data_2_EX[27]~I , ALU_Data_2_EX[27], MIPS32, 1
instance = comp, \ALU_Data_2_EX[28]~I , ALU_Data_2_EX[28], MIPS32, 1
instance = comp, \ALU_Data_2_EX[29]~I , ALU_Data_2_EX[29], MIPS32, 1
instance = comp, \ALU_Data_2_EX[30]~I , ALU_Data_2_EX[30], MIPS32, 1
instance = comp, \ALU_Data_2_EX[31]~I , ALU_Data_2_EX[31], MIPS32, 1
instance = comp, \ALU_Control_EX[0]~I , ALU_Control_EX[0], MIPS32, 1
instance = comp, \ALU_Control_EX[1]~I , ALU_Control_EX[1], MIPS32, 1
instance = comp, \ALU_Control_EX[2]~I , ALU_Control_EX[2], MIPS32, 1
instance = comp, \ALU_Control_EX[3]~I , ALU_Control_EX[3], MIPS32, 1
instance = comp, \ALU_Result_EX[0]~I , ALU_Result_EX[0], MIPS32, 1
instance = comp, \ALU_Result_EX[1]~I , ALU_Result_EX[1], MIPS32, 1
instance = comp, \ALU_Result_EX[2]~I , ALU_Result_EX[2], MIPS32, 1
instance = comp, \ALU_Result_EX[3]~I , ALU_Result_EX[3], MIPS32, 1
instance = comp, \ALU_Result_EX[4]~I , ALU_Result_EX[4], MIPS32, 1
instance = comp, \ALU_Result_EX[5]~I , ALU_Result_EX[5], MIPS32, 1
instance = comp, \ALU_Result_EX[6]~I , ALU_Result_EX[6], MIPS32, 1
instance = comp, \ALU_Result_EX[7]~I , ALU_Result_EX[7], MIPS32, 1
instance = comp, \ALU_Result_EX[8]~I , ALU_Result_EX[8], MIPS32, 1
instance = comp, \ALU_Result_EX[9]~I , ALU_Result_EX[9], MIPS32, 1
instance = comp, \ALU_Result_EX[10]~I , ALU_Result_EX[10], MIPS32, 1
instance = comp, \ALU_Result_EX[11]~I , ALU_Result_EX[11], MIPS32, 1
instance = comp, \ALU_Result_EX[12]~I , ALU_Result_EX[12], MIPS32, 1
instance = comp, \ALU_Result_EX[13]~I , ALU_Result_EX[13], MIPS32, 1
instance = comp, \ALU_Result_EX[14]~I , ALU_Result_EX[14], MIPS32, 1
instance = comp, \ALU_Result_EX[15]~I , ALU_Result_EX[15], MIPS32, 1
instance = comp, \ALU_Result_EX[16]~I , ALU_Result_EX[16], MIPS32, 1
instance = comp, \ALU_Result_EX[17]~I , ALU_Result_EX[17], MIPS32, 1
instance = comp, \ALU_Result_EX[18]~I , ALU_Result_EX[18], MIPS32, 1
instance = comp, \ALU_Result_EX[19]~I , ALU_Result_EX[19], MIPS32, 1
instance = comp, \ALU_Result_EX[20]~I , ALU_Result_EX[20], MIPS32, 1
instance = comp, \ALU_Result_EX[21]~I , ALU_Result_EX[21], MIPS32, 1
instance = comp, \ALU_Result_EX[22]~I , ALU_Result_EX[22], MIPS32, 1
instance = comp, \ALU_Result_EX[23]~I , ALU_Result_EX[23], MIPS32, 1
instance = comp, \ALU_Result_EX[24]~I , ALU_Result_EX[24], MIPS32, 1
instance = comp, \ALU_Result_EX[25]~I , ALU_Result_EX[25], MIPS32, 1
instance = comp, \ALU_Result_EX[26]~I , ALU_Result_EX[26], MIPS32, 1
instance = comp, \ALU_Result_EX[27]~I , ALU_Result_EX[27], MIPS32, 1
instance = comp, \ALU_Result_EX[28]~I , ALU_Result_EX[28], MIPS32, 1
instance = comp, \ALU_Result_EX[29]~I , ALU_Result_EX[29], MIPS32, 1
instance = comp, \ALU_Result_EX[30]~I , ALU_Result_EX[30], MIPS32, 1
instance = comp, \ALU_Result_EX[31]~I , ALU_Result_EX[31], MIPS32, 1
instance = comp, \Branch_Dest_EX[0]~I , Branch_Dest_EX[0], MIPS32, 1
instance = comp, \Branch_Dest_EX[1]~I , Branch_Dest_EX[1], MIPS32, 1
instance = comp, \Branch_Dest_EX[2]~I , Branch_Dest_EX[2], MIPS32, 1
instance = comp, \Branch_Dest_EX[3]~I , Branch_Dest_EX[3], MIPS32, 1
instance = comp, \Branch_Dest_EX[4]~I , Branch_Dest_EX[4], MIPS32, 1
instance = comp, \Branch_Dest_EX[5]~I , Branch_Dest_EX[5], MIPS32, 1
instance = comp, \Branch_Dest_EX[6]~I , Branch_Dest_EX[6], MIPS32, 1
instance = comp, \Branch_Dest_EX[7]~I , Branch_Dest_EX[7], MIPS32, 1
instance = comp, \Branch_Dest_EX[8]~I , Branch_Dest_EX[8], MIPS32, 1
instance = comp, \Branch_Dest_EX[9]~I , Branch_Dest_EX[9], MIPS32, 1
instance = comp, \Branch_Dest_EX[10]~I , Branch_Dest_EX[10], MIPS32, 1
instance = comp, \Branch_Dest_EX[11]~I , Branch_Dest_EX[11], MIPS32, 1
instance = comp, \Branch_Dest_EX[12]~I , Branch_Dest_EX[12], MIPS32, 1
instance = comp, \Branch_Dest_EX[13]~I , Branch_Dest_EX[13], MIPS32, 1
instance = comp, \Branch_Dest_EX[14]~I , Branch_Dest_EX[14], MIPS32, 1
instance = comp, \Branch_Dest_EX[15]~I , Branch_Dest_EX[15], MIPS32, 1
instance = comp, \Branch_Dest_EX[16]~I , Branch_Dest_EX[16], MIPS32, 1
instance = comp, \Branch_Dest_EX[17]~I , Branch_Dest_EX[17], MIPS32, 1
instance = comp, \Branch_Dest_EX[18]~I , Branch_Dest_EX[18], MIPS32, 1
instance = comp, \Branch_Dest_EX[19]~I , Branch_Dest_EX[19], MIPS32, 1
instance = comp, \Branch_Dest_EX[20]~I , Branch_Dest_EX[20], MIPS32, 1
instance = comp, \Branch_Dest_EX[21]~I , Branch_Dest_EX[21], MIPS32, 1
instance = comp, \Branch_Dest_EX[22]~I , Branch_Dest_EX[22], MIPS32, 1
instance = comp, \Branch_Dest_EX[23]~I , Branch_Dest_EX[23], MIPS32, 1
instance = comp, \Branch_Dest_EX[24]~I , Branch_Dest_EX[24], MIPS32, 1
instance = comp, \Branch_Dest_EX[25]~I , Branch_Dest_EX[25], MIPS32, 1
instance = comp, \Branch_Dest_EX[26]~I , Branch_Dest_EX[26], MIPS32, 1
instance = comp, \Branch_Dest_EX[27]~I , Branch_Dest_EX[27], MIPS32, 1
instance = comp, \Branch_Dest_EX[28]~I , Branch_Dest_EX[28], MIPS32, 1
instance = comp, \Branch_Dest_EX[29]~I , Branch_Dest_EX[29], MIPS32, 1
instance = comp, \Branch_Dest_EX[30]~I , Branch_Dest_EX[30], MIPS32, 1
instance = comp, \Branch_Dest_EX[31]~I , Branch_Dest_EX[31], MIPS32, 1
instance = comp, \Write_Register_EX[0]~I , Write_Register_EX[0], MIPS32, 1
instance = comp, \Write_Register_EX[1]~I , Write_Register_EX[1], MIPS32, 1
instance = comp, \Write_Register_EX[2]~I , Write_Register_EX[2], MIPS32, 1
instance = comp, \Write_Register_EX[3]~I , Write_Register_EX[3], MIPS32, 1
instance = comp, \Write_Register_EX[4]~I , Write_Register_EX[4], MIPS32, 1
instance = comp, \Zero_EX~I , Zero_EX, MIPS32, 1
instance = comp, \ALU_Result_MEM[0]~I , ALU_Result_MEM[0], MIPS32, 1
instance = comp, \ALU_Result_MEM[1]~I , ALU_Result_MEM[1], MIPS32, 1
instance = comp, \ALU_Result_MEM[2]~I , ALU_Result_MEM[2], MIPS32, 1
instance = comp, \ALU_Result_MEM[3]~I , ALU_Result_MEM[3], MIPS32, 1
instance = comp, \ALU_Result_MEM[4]~I , ALU_Result_MEM[4], MIPS32, 1
instance = comp, \ALU_Result_MEM[5]~I , ALU_Result_MEM[5], MIPS32, 1
instance = comp, \ALU_Result_MEM[6]~I , ALU_Result_MEM[6], MIPS32, 1
instance = comp, \ALU_Result_MEM[7]~I , ALU_Result_MEM[7], MIPS32, 1
instance = comp, \ALU_Result_MEM[8]~I , ALU_Result_MEM[8], MIPS32, 1
instance = comp, \ALU_Result_MEM[9]~I , ALU_Result_MEM[9], MIPS32, 1
instance = comp, \ALU_Result_MEM[10]~I , ALU_Result_MEM[10], MIPS32, 1
instance = comp, \ALU_Result_MEM[11]~I , ALU_Result_MEM[11], MIPS32, 1
instance = comp, \ALU_Result_MEM[12]~I , ALU_Result_MEM[12], MIPS32, 1
instance = comp, \ALU_Result_MEM[13]~I , ALU_Result_MEM[13], MIPS32, 1
instance = comp, \ALU_Result_MEM[14]~I , ALU_Result_MEM[14], MIPS32, 1
instance = comp, \ALU_Result_MEM[15]~I , ALU_Result_MEM[15], MIPS32, 1
instance = comp, \ALU_Result_MEM[16]~I , ALU_Result_MEM[16], MIPS32, 1
instance = comp, \ALU_Result_MEM[17]~I , ALU_Result_MEM[17], MIPS32, 1
instance = comp, \ALU_Result_MEM[18]~I , ALU_Result_MEM[18], MIPS32, 1
instance = comp, \ALU_Result_MEM[19]~I , ALU_Result_MEM[19], MIPS32, 1
instance = comp, \ALU_Result_MEM[20]~I , ALU_Result_MEM[20], MIPS32, 1
instance = comp, \ALU_Result_MEM[21]~I , ALU_Result_MEM[21], MIPS32, 1
instance = comp, \ALU_Result_MEM[22]~I , ALU_Result_MEM[22], MIPS32, 1
instance = comp, \ALU_Result_MEM[23]~I , ALU_Result_MEM[23], MIPS32, 1
instance = comp, \ALU_Result_MEM[24]~I , ALU_Result_MEM[24], MIPS32, 1
instance = comp, \ALU_Result_MEM[25]~I , ALU_Result_MEM[25], MIPS32, 1
instance = comp, \ALU_Result_MEM[26]~I , ALU_Result_MEM[26], MIPS32, 1
instance = comp, \ALU_Result_MEM[27]~I , ALU_Result_MEM[27], MIPS32, 1
instance = comp, \ALU_Result_MEM[28]~I , ALU_Result_MEM[28], MIPS32, 1
instance = comp, \ALU_Result_MEM[29]~I , ALU_Result_MEM[29], MIPS32, 1
instance = comp, \ALU_Result_MEM[30]~I , ALU_Result_MEM[30], MIPS32, 1
instance = comp, \ALU_Result_MEM[31]~I , ALU_Result_MEM[31], MIPS32, 1
instance = comp, \Write_Data_MEM[0]~I , Write_Data_MEM[0], MIPS32, 1
instance = comp, \Write_Data_MEM[1]~I , Write_Data_MEM[1], MIPS32, 1
instance = comp, \Write_Data_MEM[2]~I , Write_Data_MEM[2], MIPS32, 1
instance = comp, \Write_Data_MEM[3]~I , Write_Data_MEM[3], MIPS32, 1
instance = comp, \Write_Data_MEM[4]~I , Write_Data_MEM[4], MIPS32, 1
instance = comp, \Write_Data_MEM[5]~I , Write_Data_MEM[5], MIPS32, 1
instance = comp, \Write_Data_MEM[6]~I , Write_Data_MEM[6], MIPS32, 1
instance = comp, \Write_Data_MEM[7]~I , Write_Data_MEM[7], MIPS32, 1
instance = comp, \Write_Data_MEM[8]~I , Write_Data_MEM[8], MIPS32, 1
instance = comp, \Write_Data_MEM[9]~I , Write_Data_MEM[9], MIPS32, 1
instance = comp, \Write_Data_MEM[10]~I , Write_Data_MEM[10], MIPS32, 1
instance = comp, \Write_Data_MEM[11]~I , Write_Data_MEM[11], MIPS32, 1
instance = comp, \Write_Data_MEM[12]~I , Write_Data_MEM[12], MIPS32, 1
instance = comp, \Write_Data_MEM[13]~I , Write_Data_MEM[13], MIPS32, 1
instance = comp, \Write_Data_MEM[14]~I , Write_Data_MEM[14], MIPS32, 1
instance = comp, \Write_Data_MEM[15]~I , Write_Data_MEM[15], MIPS32, 1
instance = comp, \Write_Data_MEM[16]~I , Write_Data_MEM[16], MIPS32, 1
instance = comp, \Write_Data_MEM[17]~I , Write_Data_MEM[17], MIPS32, 1
instance = comp, \Write_Data_MEM[18]~I , Write_Data_MEM[18], MIPS32, 1
instance = comp, \Write_Data_MEM[19]~I , Write_Data_MEM[19], MIPS32, 1
instance = comp, \Write_Data_MEM[20]~I , Write_Data_MEM[20], MIPS32, 1
instance = comp, \Write_Data_MEM[21]~I , Write_Data_MEM[21], MIPS32, 1
instance = comp, \Write_Data_MEM[22]~I , Write_Data_MEM[22], MIPS32, 1
instance = comp, \Write_Data_MEM[23]~I , Write_Data_MEM[23], MIPS32, 1
instance = comp, \Write_Data_MEM[24]~I , Write_Data_MEM[24], MIPS32, 1
instance = comp, \Write_Data_MEM[25]~I , Write_Data_MEM[25], MIPS32, 1
instance = comp, \Write_Data_MEM[26]~I , Write_Data_MEM[26], MIPS32, 1
instance = comp, \Write_Data_MEM[27]~I , Write_Data_MEM[27], MIPS32, 1
instance = comp, \Write_Data_MEM[28]~I , Write_Data_MEM[28], MIPS32, 1
instance = comp, \Write_Data_MEM[29]~I , Write_Data_MEM[29], MIPS32, 1
instance = comp, \Write_Data_MEM[30]~I , Write_Data_MEM[30], MIPS32, 1
instance = comp, \Write_Data_MEM[31]~I , Write_Data_MEM[31], MIPS32, 1
instance = comp, \Read_Data_MEM[0]~I , Read_Data_MEM[0], MIPS32, 1
instance = comp, \Read_Data_MEM[1]~I , Read_Data_MEM[1], MIPS32, 1
instance = comp, \Read_Data_MEM[2]~I , Read_Data_MEM[2], MIPS32, 1
instance = comp, \Read_Data_MEM[3]~I , Read_Data_MEM[3], MIPS32, 1
instance = comp, \Read_Data_MEM[4]~I , Read_Data_MEM[4], MIPS32, 1
instance = comp, \Read_Data_MEM[5]~I , Read_Data_MEM[5], MIPS32, 1
instance = comp, \Read_Data_MEM[6]~I , Read_Data_MEM[6], MIPS32, 1
instance = comp, \Read_Data_MEM[7]~I , Read_Data_MEM[7], MIPS32, 1
instance = comp, \Read_Data_MEM[8]~I , Read_Data_MEM[8], MIPS32, 1
instance = comp, \Read_Data_MEM[9]~I , Read_Data_MEM[9], MIPS32, 1
instance = comp, \Read_Data_MEM[10]~I , Read_Data_MEM[10], MIPS32, 1
instance = comp, \Read_Data_MEM[11]~I , Read_Data_MEM[11], MIPS32, 1
instance = comp, \Read_Data_MEM[12]~I , Read_Data_MEM[12], MIPS32, 1
instance = comp, \Read_Data_MEM[13]~I , Read_Data_MEM[13], MIPS32, 1
instance = comp, \Read_Data_MEM[14]~I , Read_Data_MEM[14], MIPS32, 1
instance = comp, \Read_Data_MEM[15]~I , Read_Data_MEM[15], MIPS32, 1
instance = comp, \Read_Data_MEM[16]~I , Read_Data_MEM[16], MIPS32, 1
instance = comp, \Read_Data_MEM[17]~I , Read_Data_MEM[17], MIPS32, 1
instance = comp, \Read_Data_MEM[18]~I , Read_Data_MEM[18], MIPS32, 1
instance = comp, \Read_Data_MEM[19]~I , Read_Data_MEM[19], MIPS32, 1
instance = comp, \Read_Data_MEM[20]~I , Read_Data_MEM[20], MIPS32, 1
instance = comp, \Read_Data_MEM[21]~I , Read_Data_MEM[21], MIPS32, 1
instance = comp, \Read_Data_MEM[22]~I , Read_Data_MEM[22], MIPS32, 1
instance = comp, \Read_Data_MEM[23]~I , Read_Data_MEM[23], MIPS32, 1
instance = comp, \Read_Data_MEM[24]~I , Read_Data_MEM[24], MIPS32, 1
instance = comp, \Read_Data_MEM[25]~I , Read_Data_MEM[25], MIPS32, 1
instance = comp, \Read_Data_MEM[26]~I , Read_Data_MEM[26], MIPS32, 1
instance = comp, \Read_Data_MEM[27]~I , Read_Data_MEM[27], MIPS32, 1
instance = comp, \Read_Data_MEM[28]~I , Read_Data_MEM[28], MIPS32, 1
instance = comp, \Read_Data_MEM[29]~I , Read_Data_MEM[29], MIPS32, 1
instance = comp, \Read_Data_MEM[30]~I , Read_Data_MEM[30], MIPS32, 1
instance = comp, \Read_Data_MEM[31]~I , Read_Data_MEM[31], MIPS32, 1
instance = comp, \PCSrc_MEM~I , PCSrc_MEM, MIPS32, 1
instance = comp, \Read_Data_WB[0]~I , Read_Data_WB[0], MIPS32, 1
instance = comp, \Read_Data_WB[1]~I , Read_Data_WB[1], MIPS32, 1
instance = comp, \Read_Data_WB[2]~I , Read_Data_WB[2], MIPS32, 1
instance = comp, \Read_Data_WB[3]~I , Read_Data_WB[3], MIPS32, 1
instance = comp, \Read_Data_WB[4]~I , Read_Data_WB[4], MIPS32, 1
instance = comp, \Read_Data_WB[5]~I , Read_Data_WB[5], MIPS32, 1
instance = comp, \Read_Data_WB[6]~I , Read_Data_WB[6], MIPS32, 1
instance = comp, \Read_Data_WB[7]~I , Read_Data_WB[7], MIPS32, 1
instance = comp, \Read_Data_WB[8]~I , Read_Data_WB[8], MIPS32, 1
instance = comp, \Read_Data_WB[9]~I , Read_Data_WB[9], MIPS32, 1
instance = comp, \Read_Data_WB[10]~I , Read_Data_WB[10], MIPS32, 1
instance = comp, \Read_Data_WB[11]~I , Read_Data_WB[11], MIPS32, 1
instance = comp, \Read_Data_WB[12]~I , Read_Data_WB[12], MIPS32, 1
instance = comp, \Read_Data_WB[13]~I , Read_Data_WB[13], MIPS32, 1
instance = comp, \Read_Data_WB[14]~I , Read_Data_WB[14], MIPS32, 1
instance = comp, \Read_Data_WB[15]~I , Read_Data_WB[15], MIPS32, 1
instance = comp, \Read_Data_WB[16]~I , Read_Data_WB[16], MIPS32, 1
instance = comp, \Read_Data_WB[17]~I , Read_Data_WB[17], MIPS32, 1
instance = comp, \Read_Data_WB[18]~I , Read_Data_WB[18], MIPS32, 1
instance = comp, \Read_Data_WB[19]~I , Read_Data_WB[19], MIPS32, 1
instance = comp, \Read_Data_WB[20]~I , Read_Data_WB[20], MIPS32, 1
instance = comp, \Read_Data_WB[21]~I , Read_Data_WB[21], MIPS32, 1
instance = comp, \Read_Data_WB[22]~I , Read_Data_WB[22], MIPS32, 1
instance = comp, \Read_Data_WB[23]~I , Read_Data_WB[23], MIPS32, 1
instance = comp, \Read_Data_WB[24]~I , Read_Data_WB[24], MIPS32, 1
instance = comp, \Read_Data_WB[25]~I , Read_Data_WB[25], MIPS32, 1
instance = comp, \Read_Data_WB[26]~I , Read_Data_WB[26], MIPS32, 1
instance = comp, \Read_Data_WB[27]~I , Read_Data_WB[27], MIPS32, 1
instance = comp, \Read_Data_WB[28]~I , Read_Data_WB[28], MIPS32, 1
instance = comp, \Read_Data_WB[29]~I , Read_Data_WB[29], MIPS32, 1
instance = comp, \Read_Data_WB[30]~I , Read_Data_WB[30], MIPS32, 1
instance = comp, \Read_Data_WB[31]~I , Read_Data_WB[31], MIPS32, 1
instance = comp, \ALU_Result_WB[0]~I , ALU_Result_WB[0], MIPS32, 1
instance = comp, \ALU_Result_WB[1]~I , ALU_Result_WB[1], MIPS32, 1
instance = comp, \ALU_Result_WB[2]~I , ALU_Result_WB[2], MIPS32, 1
instance = comp, \ALU_Result_WB[3]~I , ALU_Result_WB[3], MIPS32, 1
instance = comp, \ALU_Result_WB[4]~I , ALU_Result_WB[4], MIPS32, 1
instance = comp, \ALU_Result_WB[5]~I , ALU_Result_WB[5], MIPS32, 1
instance = comp, \ALU_Result_WB[6]~I , ALU_Result_WB[6], MIPS32, 1
instance = comp, \ALU_Result_WB[7]~I , ALU_Result_WB[7], MIPS32, 1
instance = comp, \ALU_Result_WB[8]~I , ALU_Result_WB[8], MIPS32, 1
instance = comp, \ALU_Result_WB[9]~I , ALU_Result_WB[9], MIPS32, 1
instance = comp, \ALU_Result_WB[10]~I , ALU_Result_WB[10], MIPS32, 1
instance = comp, \ALU_Result_WB[11]~I , ALU_Result_WB[11], MIPS32, 1
instance = comp, \ALU_Result_WB[12]~I , ALU_Result_WB[12], MIPS32, 1
instance = comp, \ALU_Result_WB[13]~I , ALU_Result_WB[13], MIPS32, 1
instance = comp, \ALU_Result_WB[14]~I , ALU_Result_WB[14], MIPS32, 1
instance = comp, \ALU_Result_WB[15]~I , ALU_Result_WB[15], MIPS32, 1
instance = comp, \ALU_Result_WB[16]~I , ALU_Result_WB[16], MIPS32, 1
instance = comp, \ALU_Result_WB[17]~I , ALU_Result_WB[17], MIPS32, 1
instance = comp, \ALU_Result_WB[18]~I , ALU_Result_WB[18], MIPS32, 1
instance = comp, \ALU_Result_WB[19]~I , ALU_Result_WB[19], MIPS32, 1
instance = comp, \ALU_Result_WB[20]~I , ALU_Result_WB[20], MIPS32, 1
instance = comp, \ALU_Result_WB[21]~I , ALU_Result_WB[21], MIPS32, 1
instance = comp, \ALU_Result_WB[22]~I , ALU_Result_WB[22], MIPS32, 1
instance = comp, \ALU_Result_WB[23]~I , ALU_Result_WB[23], MIPS32, 1
instance = comp, \ALU_Result_WB[24]~I , ALU_Result_WB[24], MIPS32, 1
instance = comp, \ALU_Result_WB[25]~I , ALU_Result_WB[25], MIPS32, 1
instance = comp, \ALU_Result_WB[26]~I , ALU_Result_WB[26], MIPS32, 1
instance = comp, \ALU_Result_WB[27]~I , ALU_Result_WB[27], MIPS32, 1
instance = comp, \ALU_Result_WB[28]~I , ALU_Result_WB[28], MIPS32, 1
instance = comp, \ALU_Result_WB[29]~I , ALU_Result_WB[29], MIPS32, 1
instance = comp, \ALU_Result_WB[30]~I , ALU_Result_WB[30], MIPS32, 1
instance = comp, \ALU_Result_WB[31]~I , ALU_Result_WB[31], MIPS32, 1
instance = comp, \Write_Data_WB[0]~I , Write_Data_WB[0], MIPS32, 1
instance = comp, \Write_Data_WB[1]~I , Write_Data_WB[1], MIPS32, 1
instance = comp, \Write_Data_WB[2]~I , Write_Data_WB[2], MIPS32, 1
instance = comp, \Write_Data_WB[3]~I , Write_Data_WB[3], MIPS32, 1
instance = comp, \Write_Data_WB[4]~I , Write_Data_WB[4], MIPS32, 1
instance = comp, \Write_Data_WB[5]~I , Write_Data_WB[5], MIPS32, 1
instance = comp, \Write_Data_WB[6]~I , Write_Data_WB[6], MIPS32, 1
instance = comp, \Write_Data_WB[7]~I , Write_Data_WB[7], MIPS32, 1
instance = comp, \Write_Data_WB[8]~I , Write_Data_WB[8], MIPS32, 1
instance = comp, \Write_Data_WB[9]~I , Write_Data_WB[9], MIPS32, 1
instance = comp, \Write_Data_WB[10]~I , Write_Data_WB[10], MIPS32, 1
instance = comp, \Write_Data_WB[11]~I , Write_Data_WB[11], MIPS32, 1
instance = comp, \Write_Data_WB[12]~I , Write_Data_WB[12], MIPS32, 1
instance = comp, \Write_Data_WB[13]~I , Write_Data_WB[13], MIPS32, 1
instance = comp, \Write_Data_WB[14]~I , Write_Data_WB[14], MIPS32, 1
instance = comp, \Write_Data_WB[15]~I , Write_Data_WB[15], MIPS32, 1
instance = comp, \Write_Data_WB[16]~I , Write_Data_WB[16], MIPS32, 1
instance = comp, \Write_Data_WB[17]~I , Write_Data_WB[17], MIPS32, 1
instance = comp, \Write_Data_WB[18]~I , Write_Data_WB[18], MIPS32, 1
instance = comp, \Write_Data_WB[19]~I , Write_Data_WB[19], MIPS32, 1
instance = comp, \Write_Data_WB[20]~I , Write_Data_WB[20], MIPS32, 1
instance = comp, \Write_Data_WB[21]~I , Write_Data_WB[21], MIPS32, 1
instance = comp, \Write_Data_WB[22]~I , Write_Data_WB[22], MIPS32, 1
instance = comp, \Write_Data_WB[23]~I , Write_Data_WB[23], MIPS32, 1
instance = comp, \Write_Data_WB[24]~I , Write_Data_WB[24], MIPS32, 1
instance = comp, \Write_Data_WB[25]~I , Write_Data_WB[25], MIPS32, 1
instance = comp, \Write_Data_WB[26]~I , Write_Data_WB[26], MIPS32, 1
instance = comp, \Write_Data_WB[27]~I , Write_Data_WB[27], MIPS32, 1
instance = comp, \Write_Data_WB[28]~I , Write_Data_WB[28], MIPS32, 1
instance = comp, \Write_Data_WB[29]~I , Write_Data_WB[29], MIPS32, 1
instance = comp, \Write_Data_WB[30]~I , Write_Data_WB[30], MIPS32, 1
instance = comp, \Write_Data_WB[31]~I , Write_Data_WB[31], MIPS32, 1
