[info] welcome to sbt 1.5.5 (Ubuntu Java 11.0.16)
[info] loading settings for project nucleusrv-build from metals.sbt,plugins.sbt ...
[info] loading project definition from /home/talha/Music/temp/nucleusrv/project
[info] loading settings for project nucleusrv from build.sbt ...
[info] set current project to nucleusrv (in build file:/home/talha/Music/temp/nucleusrv/)
[info] TopTest:
Elaborating design...
Done elaborating.
cd /home/talha/Music/temp/nucleusrv/test_run_dir/Top_Test && verilator --cc Top.v --assert -Wno-fatal -Wno-WIDTH -Wno-STMTDLY -O1 --top-module Top +define+TOP_TYPE=VTop +define+PRINTF_COND=!Top.reset +define+STOP_COND=!Top.reset -CFLAGS "-Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VTop -DVL_USER_FINISH -include VTop.h" -Mdir /home/talha/Music/temp/nucleusrv/test_run_dir/Top_Test -f /home/talha/Music/temp/nucleusrv/test_run_dir/Top_Test/firrtl_black_box_resource_files.f --exe /home/talha/Music/temp/nucleusrv/test_run_dir/Top_Test/Top-harness.cpp 
make: Entering directory '/home/talha/Music/temp/nucleusrv/test_run_dir/Top_Test'
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VTop -DVL_USER_FINISH -include VTop.h   -c -o Top-harness.o /home/talha/Music/temp/nucleusrv/test_run_dir/Top_Test/Top-harness.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VTop -DVL_USER_FINISH -include VTop.h   -c -o verilated.o /usr/share/verilator/include/verilated.cpp
/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VTop.cpp > VTop__ALLcls.cpp
/usr/bin/perl /usr/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VTop__Syms.cpp > VTop__ALLsup.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VTop -DVL_USER_FINISH -include VTop.h   -c -o VTop__ALLcls.o VTop__ALLcls.cpp
g++  -I.  -MMD -I/usr/share/verilator/include -I/usr/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -Wno-undefined-bool-conversion -O1 -DTOP_TYPE=VTop -DVL_USER_FINISH -include VTop.h   -c -o VTop__ALLsup.o VTop__ALLsup.cpp
ar -cr VTop__ALL.a VTop__ALLcls.o VTop__ALLsup.o
ranlib VTop__ALL.a
g++    Top-harness.o verilated.o VTop__ALL.a    -o VTop -lm -lstdc++ 
make: Leaving directory '/home/talha/Music/temp/nucleusrv/test_run_dir/Top_Test'
sim start on talha at Thu Aug 11 20:19:18 2022
inChannelName: 00019537.in
outChannelName: 00019537.out
cmdChannelName: 00019537.cmd
STARTING test_run_dir/Top_Test/VTop
PC: 00000000, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000000, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: fffffffc, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000000, INST: 00500193, REG_NO:  0, REG_VAL: 00000000
PC: 00000004, INST: 00600213, REG_NO:  3, REG_VAL: 00000005
PC: 00000008, INST: 004182b3, REG_NO:  4, REG_VAL: 00000006
PC: 0000000c, INST: 00000000, REG_NO:  5, REG_VAL: 0000000b
PC: 00000010, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000014, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000018, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 0000001c, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000020, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000024, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000028, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 0000002c, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000030, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000034, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000038, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 0000003c, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
PC: 00000040, INST: 00000000, REG_NO:  0, REG_VAL: 00000000
Exit Code: 0
[info] - Top Test
[info] Run completed in 10 seconds, 34 milliseconds.
[info] Total number of tests run: 1
[info] Suites: completed 1, aborted 0
[info] Tests: succeeded 1, failed 0, canceled 0, ignored 0, pending 0
[info] All tests passed.
[success] Total time: 14 s, completed Aug 11, 2022, 8:19:19 PM
