
ubuntu-preinstalled/script:     file format elf32-littlearm


Disassembly of section .init:

0000137c <.init>:
    137c:	push	{r3, lr}
    1380:	bl	2b5c <tcgetattr@plt+0x1328>
    1384:	pop	{r3, pc}

Disassembly of section .plt:

00001388 <raise@plt-0x14>:
    1388:	push	{lr}		; (str lr, [sp, #-4]!)
    138c:	ldr	lr, [pc, #4]	; 1398 <raise@plt-0x4>
    1390:	add	lr, pc, lr
    1394:	ldr	pc, [lr, #8]!
    1398:	andeq	r6, r1, r0, lsr #21

0000139c <raise@plt>:
    139c:	add	ip, pc, #0, 12
    13a0:	add	ip, ip, #90112	; 0x16000
    13a4:	ldr	pc, [ip, #2720]!	; 0xaa0

000013a8 <cfmakeraw@plt>:
    13a8:	add	ip, pc, #0, 12
    13ac:	add	ip, ip, #90112	; 0x16000
    13b0:	ldr	pc, [ip, #2712]!	; 0xa98

000013b4 <gmtime_r@plt>:
    13b4:	add	ip, pc, #0, 12
    13b8:	add	ip, ip, #90112	; 0x16000
    13bc:	ldr	pc, [ip, #2704]!	; 0xa90

000013c0 <strcmp@plt>:
    13c0:	add	ip, pc, #0, 12
    13c4:	add	ip, ip, #90112	; 0x16000
    13c8:	ldr	pc, [ip, #2696]!	; 0xa88

000013cc <__cxa_finalize@plt>:
    13cc:	add	ip, pc, #0, 12
    13d0:	add	ip, ip, #90112	; 0x16000
    13d4:	ldr	pc, [ip, #2688]!	; 0xa80

000013d8 <strtol@plt>:
    13d8:	add	ip, pc, #0, 12
    13dc:	add	ip, ip, #90112	; 0x16000
    13e0:	ldr	pc, [ip, #2680]!	; 0xa78

000013e4 <strcspn@plt>:
    13e4:	add	ip, pc, #0, 12
    13e8:	add	ip, ip, #90112	; 0x16000
    13ec:	ldr	pc, [ip, #2672]!	; 0xa70

000013f0 <read@plt>:
    13f0:	add	ip, pc, #0, 12
    13f4:	add	ip, ip, #90112	; 0x16000
    13f8:	ldr	pc, [ip, #2664]!	; 0xa68

000013fc <mktime@plt>:
    13fc:	add	ip, pc, #0, 12
    1400:	add	ip, ip, #90112	; 0x16000
    1404:	ldr	pc, [ip, #2656]!	; 0xa60

00001408 <fflush@plt>:
    1408:	add	ip, pc, #0, 12
    140c:	add	ip, ip, #90112	; 0x16000
    1410:	ldr	pc, [ip, #2648]!	; 0xa58

00001414 <getuid@plt>:
    1414:	add	ip, pc, #0, 12
    1418:	add	ip, ip, #90112	; 0x16000
    141c:	ldr	pc, [ip, #2640]!	; 0xa50

00001420 <sigprocmask@plt>:
    1420:	add	ip, pc, #0, 12
    1424:	add	ip, ip, #90112	; 0x16000
    1428:	ldr	pc, [ip, #2632]!	; 0xa48

0000142c <free@plt>:
    142c:	add	ip, pc, #0, 12
    1430:	add	ip, ip, #90112	; 0x16000
    1434:	ldr	pc, [ip, #2624]!	; 0xa40

00001438 <nanosleep@plt>:
    1438:	add	ip, pc, #0, 12
    143c:	add	ip, ip, #90112	; 0x16000
    1440:	ldr	pc, [ip, #2616]!	; 0xa38

00001444 <ferror@plt>:
    1444:	add	ip, pc, #0, 12
    1448:	add	ip, ip, #90112	; 0x16000
    144c:	ldr	pc, [ip, #2608]!	; 0xa30

00001450 <strndup@plt>:
    1450:			; <UNDEFINED> instruction: 0xe7fd4778
    1454:	add	ip, pc, #0, 12
    1458:	add	ip, ip, #90112	; 0x16000
    145c:	ldr	pc, [ip, #2596]!	; 0xa24

00001460 <clock_gettime@plt>:
    1460:	add	ip, pc, #0, 12
    1464:	add	ip, ip, #90112	; 0x16000
    1468:	ldr	pc, [ip, #2588]!	; 0xa1c

0000146c <_exit@plt>:
    146c:	add	ip, pc, #0, 12
    1470:	add	ip, ip, #90112	; 0x16000
    1474:	ldr	pc, [ip, #2580]!	; 0xa14

00001478 <memcpy@plt>:
    1478:	add	ip, pc, #0, 12
    147c:	add	ip, ip, #90112	; 0x16000
    1480:	ldr	pc, [ip, #2572]!	; 0xa0c

00001484 <execlp@plt>:
    1484:	add	ip, pc, #0, 12
    1488:	add	ip, ip, #90112	; 0x16000
    148c:	ldr	pc, [ip, #2564]!	; 0xa04

00001490 <__strtoull_internal@plt>:
    1490:	add	ip, pc, #0, 12
    1494:	add	ip, ip, #90112	; 0x16000
    1498:	ldr	pc, [ip, #2556]!	; 0x9fc

0000149c <signal@plt>:
    149c:	add	ip, pc, #0, 12
    14a0:	add	ip, ip, #90112	; 0x16000
    14a4:	ldr	pc, [ip, #2548]!	; 0x9f4

000014a8 <time@plt>:
    14a8:	add	ip, pc, #0, 12
    14ac:	add	ip, ip, #90112	; 0x16000
    14b0:	ldr	pc, [ip, #2540]!	; 0x9ec

000014b4 <dcgettext@plt>:
    14b4:	add	ip, pc, #0, 12
    14b8:	add	ip, ip, #90112	; 0x16000
    14bc:	ldr	pc, [ip, #2532]!	; 0x9e4

000014c0 <strdup@plt>:
    14c0:			; <UNDEFINED> instruction: 0xe7fd4778
    14c4:	add	ip, pc, #0, 12
    14c8:	add	ip, ip, #90112	; 0x16000
    14cc:	ldr	pc, [ip, #2520]!	; 0x9d8

000014d0 <__stack_chk_fail@plt>:
    14d0:	add	ip, pc, #0, 12
    14d4:	add	ip, ip, #90112	; 0x16000
    14d8:	ldr	pc, [ip, #2512]!	; 0x9d0

000014dc <dup2@plt>:
    14dc:	add	ip, pc, #0, 12
    14e0:	add	ip, ip, #90112	; 0x16000
    14e4:	ldr	pc, [ip, #2504]!	; 0x9c8

000014e8 <strptime@plt>:
    14e8:	add	ip, pc, #0, 12
    14ec:	add	ip, ip, #90112	; 0x16000
    14f0:	ldr	pc, [ip, #2496]!	; 0x9c0

000014f4 <localtime_r@plt>:
    14f4:	add	ip, pc, #0, 12
    14f8:	add	ip, ip, #90112	; 0x16000
    14fc:	ldr	pc, [ip, #2488]!	; 0x9b8

00001500 <textdomain@plt>:
    1500:	add	ip, pc, #0, 12
    1504:	add	ip, ip, #90112	; 0x16000
    1508:	ldr	pc, [ip, #2480]!	; 0x9b0

0000150c <err@plt>:
    150c:	add	ip, pc, #0, 12
    1510:	add	ip, ip, #90112	; 0x16000
    1514:	ldr	pc, [ip, #2472]!	; 0x9a8

00001518 <geteuid@plt>:
    1518:	add	ip, pc, #0, 12
    151c:	add	ip, ip, #90112	; 0x16000
    1520:	ldr	pc, [ip, #2464]!	; 0x9a0

00001524 <poll@plt>:
    1524:	add	ip, pc, #0, 12
    1528:	add	ip, ip, #90112	; 0x16000
    152c:	ldr	pc, [ip, #2456]!	; 0x998

00001530 <signalfd@plt>:
    1530:	add	ip, pc, #0, 12
    1534:	add	ip, ip, #90112	; 0x16000
    1538:	ldr	pc, [ip, #2448]!	; 0x990

0000153c <getegid@plt>:
    153c:	add	ip, pc, #0, 12
    1540:	add	ip, ip, #90112	; 0x16000
    1544:	ldr	pc, [ip, #2440]!	; 0x988

00001548 <fwrite@plt>:
    1548:	add	ip, pc, #0, 12
    154c:	add	ip, ip, #90112	; 0x16000
    1550:	ldr	pc, [ip, #2432]!	; 0x980

00001554 <ioctl@plt>:
    1554:	add	ip, pc, #0, 12
    1558:	add	ip, ip, #90112	; 0x16000
    155c:	ldr	pc, [ip, #2424]!	; 0x978

00001560 <strtoll@plt>:
    1560:	add	ip, pc, #0, 12
    1564:	add	ip, ip, #90112	; 0x16000
    1568:	ldr	pc, [ip, #2416]!	; 0x970

0000156c <tcsetattr@plt>:
    156c:	add	ip, pc, #0, 12
    1570:	add	ip, ip, #90112	; 0x16000
    1574:	ldr	pc, [ip, #2408]!	; 0x968

00001578 <gettimeofday@plt>:
    1578:	add	ip, pc, #0, 12
    157c:	add	ip, ip, #90112	; 0x16000
    1580:	ldr	pc, [ip, #2400]!	; 0x960

00001584 <__fpending@plt>:
    1584:	add	ip, pc, #0, 12
    1588:	add	ip, ip, #90112	; 0x16000
    158c:	ldr	pc, [ip, #2392]!	; 0x958

00001590 <getenv@plt>:
    1590:	add	ip, pc, #0, 12
    1594:	add	ip, ip, #90112	; 0x16000
    1598:	ldr	pc, [ip, #2384]!	; 0x950

0000159c <sysinfo@plt>:
    159c:	add	ip, pc, #0, 12
    15a0:	add	ip, ip, #90112	; 0x16000
    15a4:	ldr	pc, [ip, #2376]!	; 0x948

000015a8 <malloc@plt>:
    15a8:	add	ip, pc, #0, 12
    15ac:	add	ip, ip, #90112	; 0x16000
    15b0:	ldr	pc, [ip, #2368]!	; 0x940

000015b4 <sigaddset@plt>:
    15b4:	add	ip, pc, #0, 12
    15b8:	add	ip, ip, #90112	; 0x16000
    15bc:	ldr	pc, [ip, #2360]!	; 0x938

000015c0 <__libc_start_main@plt>:
    15c0:	add	ip, pc, #0, 12
    15c4:	add	ip, ip, #90112	; 0x16000
    15c8:	ldr	pc, [ip, #2352]!	; 0x930

000015cc <strftime@plt>:
    15cc:	add	ip, pc, #0, 12
    15d0:	add	ip, ip, #90112	; 0x16000
    15d4:	ldr	pc, [ip, #2344]!	; 0x928

000015d8 <__vfprintf_chk@plt>:
    15d8:	add	ip, pc, #0, 12
    15dc:	add	ip, ip, #90112	; 0x16000
    15e0:	ldr	pc, [ip, #2336]!	; 0x920

000015e4 <__gmon_start__@plt>:
    15e4:	add	ip, pc, #0, 12
    15e8:	add	ip, ip, #90112	; 0x16000
    15ec:	ldr	pc, [ip, #2328]!	; 0x918

000015f0 <openpty@plt>:
    15f0:	add	ip, pc, #0, 12
    15f4:	add	ip, ip, #90112	; 0x16000
    15f8:	ldr	pc, [ip, #2320]!	; 0x910

000015fc <getopt_long@plt>:
    15fc:	add	ip, pc, #0, 12
    1600:	add	ip, ip, #90112	; 0x16000
    1604:	ldr	pc, [ip, #2312]!	; 0x908

00001608 <kill@plt>:
    1608:	add	ip, pc, #0, 12
    160c:	add	ip, ip, #90112	; 0x16000
    1610:	ldr	pc, [ip, #2304]!	; 0x900

00001614 <__ctype_b_loc@plt>:
    1614:	add	ip, pc, #0, 12
    1618:	add	ip, ip, #90112	; 0x16000
    161c:	ldr	pc, [ip, #2296]!	; 0x8f8

00001620 <getpid@plt>:
    1620:	add	ip, pc, #0, 12
    1624:	add	ip, ip, #90112	; 0x16000
    1628:	ldr	pc, [ip, #2288]!	; 0x8f0

0000162c <exit@plt>:
    162c:	add	ip, pc, #0, 12
    1630:	add	ip, ip, #90112	; 0x16000
    1634:	ldr	pc, [ip, #2280]!	; 0x8e8

00001638 <strtoul@plt>:
    1638:	add	ip, pc, #0, 12
    163c:	add	ip, ip, #90112	; 0x16000
    1640:	ldr	pc, [ip, #2272]!	; 0x8e0

00001644 <ttyname@plt>:
    1644:	add	ip, pc, #0, 12
    1648:	add	ip, ip, #90112	; 0x16000
    164c:	ldr	pc, [ip, #2264]!	; 0x8d8

00001650 <strlen@plt>:
    1650:	add	ip, pc, #0, 12
    1654:	add	ip, ip, #90112	; 0x16000
    1658:	ldr	pc, [ip, #2256]!	; 0x8d0

0000165c <setsid@plt>:
    165c:	add	ip, pc, #0, 12
    1660:	add	ip, ip, #90112	; 0x16000
    1664:	ldr	pc, [ip, #2248]!	; 0x8c8

00001668 <strchr@plt>:
    1668:	add	ip, pc, #0, 12
    166c:	add	ip, ip, #90112	; 0x16000
    1670:	ldr	pc, [ip, #2240]!	; 0x8c0

00001674 <warnx@plt>:
    1674:	add	ip, pc, #0, 12
    1678:	add	ip, ip, #90112	; 0x16000
    167c:	ldr	pc, [ip, #2232]!	; 0x8b8

00001680 <__errno_location@plt>:
    1680:	add	ip, pc, #0, 12
    1684:	add	ip, ip, #90112	; 0x16000
    1688:	ldr	pc, [ip, #2224]!	; 0x8b0

0000168c <strncasecmp@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #90112	; 0x16000
    1694:	ldr	pc, [ip, #2216]!	; 0x8a8

00001698 <__cxa_atexit@plt>:
    1698:			; <UNDEFINED> instruction: 0xe7fd4778
    169c:	add	ip, pc, #0, 12
    16a0:	add	ip, ip, #90112	; 0x16000
    16a4:	ldr	pc, [ip, #2204]!	; 0x89c

000016a8 <__vasprintf_chk@plt>:
    16a8:	add	ip, pc, #0, 12
    16ac:	add	ip, ip, #90112	; 0x16000
    16b0:	ldr	pc, [ip, #2196]!	; 0x894

000016b4 <getgid@plt>:
    16b4:	add	ip, pc, #0, 12
    16b8:	add	ip, ip, #90112	; 0x16000
    16bc:	ldr	pc, [ip, #2188]!	; 0x88c

000016c0 <memset@plt>:
    16c0:	add	ip, pc, #0, 12
    16c4:	add	ip, ip, #90112	; 0x16000
    16c8:	ldr	pc, [ip, #2180]!	; 0x884

000016cc <wait3@plt>:
    16cc:	add	ip, pc, #0, 12
    16d0:	add	ip, ip, #90112	; 0x16000
    16d4:	ldr	pc, [ip, #2172]!	; 0x87c

000016d8 <fgetc@plt>:
    16d8:	add	ip, pc, #0, 12
    16dc:	add	ip, ip, #90112	; 0x16000
    16e0:	ldr	pc, [ip, #2164]!	; 0x874

000016e4 <__printf_chk@plt>:
    16e4:	add	ip, pc, #0, 12
    16e8:	add	ip, ip, #90112	; 0x16000
    16ec:	ldr	pc, [ip, #2156]!	; 0x86c

000016f0 <strtod@plt>:
    16f0:	add	ip, pc, #0, 12
    16f4:	add	ip, ip, #90112	; 0x16000
    16f8:	ldr	pc, [ip, #2148]!	; 0x864

000016fc <write@plt>:
    16fc:	add	ip, pc, #0, 12
    1700:	add	ip, ip, #90112	; 0x16000
    1704:	ldr	pc, [ip, #2140]!	; 0x85c

00001708 <__fprintf_chk@plt>:
    1708:	add	ip, pc, #0, 12
    170c:	add	ip, ip, #90112	; 0x16000
    1710:	ldr	pc, [ip, #2132]!	; 0x854

00001714 <access@plt>:
    1714:	add	ip, pc, #0, 12
    1718:	add	ip, ip, #90112	; 0x16000
    171c:	ldr	pc, [ip, #2124]!	; 0x84c

00001720 <fclose@plt>:
    1720:	add	ip, pc, #0, 12
    1724:	add	ip, ip, #90112	; 0x16000
    1728:	ldr	pc, [ip, #2116]!	; 0x844

0000172c <setlocale@plt>:
    172c:	add	ip, pc, #0, 12
    1730:	add	ip, ip, #90112	; 0x16000
    1734:	ldr	pc, [ip, #2108]!	; 0x83c

00001738 <sigemptyset@plt>:
    1738:	add	ip, pc, #0, 12
    173c:	add	ip, ip, #90112	; 0x16000
    1740:	ldr	pc, [ip, #2100]!	; 0x834

00001744 <fork@plt>:
    1744:	add	ip, pc, #0, 12
    1748:	add	ip, ip, #90112	; 0x16000
    174c:	ldr	pc, [ip, #2092]!	; 0x82c

00001750 <errx@plt>:
    1750:	add	ip, pc, #0, 12
    1754:	add	ip, ip, #90112	; 0x16000
    1758:	ldr	pc, [ip, #2084]!	; 0x824

0000175c <execl@plt>:
    175c:	add	ip, pc, #0, 12
    1760:	add	ip, ip, #90112	; 0x16000
    1764:	ldr	pc, [ip, #2076]!	; 0x81c

00001768 <strrchr@plt>:
    1768:	add	ip, pc, #0, 12
    176c:	add	ip, ip, #90112	; 0x16000
    1770:	ldr	pc, [ip, #2068]!	; 0x814

00001774 <warn@plt>:
    1774:	add	ip, pc, #0, 12
    1778:	add	ip, ip, #90112	; 0x16000
    177c:	ldr	pc, [ip, #2060]!	; 0x80c

00001780 <fputc@plt>:
    1780:	add	ip, pc, #0, 12
    1784:	add	ip, ip, #90112	; 0x16000
    1788:	ldr	pc, [ip, #2052]!	; 0x804

0000178c <localeconv@plt>:
    178c:	add	ip, pc, #0, 12
    1790:	add	ip, ip, #90112	; 0x16000
    1794:	ldr	pc, [ip, #2044]!	; 0x7fc

00001798 <__strtoll_internal@plt>:
    1798:	add	ip, pc, #0, 12
    179c:	add	ip, ip, #90112	; 0x16000
    17a0:	ldr	pc, [ip, #2036]!	; 0x7f4

000017a4 <fopen64@plt>:
    17a4:	add	ip, pc, #0, 12
    17a8:	add	ip, ip, #90112	; 0x16000
    17ac:	ldr	pc, [ip, #2028]!	; 0x7ec

000017b0 <bindtextdomain@plt>:
    17b0:	add	ip, pc, #0, 12
    17b4:	add	ip, ip, #90112	; 0x16000
    17b8:	ldr	pc, [ip, #2020]!	; 0x7e4

000017bc <isatty@plt>:
    17bc:	add	ip, pc, #0, 12
    17c0:	add	ip, ip, #90112	; 0x16000
    17c4:	ldr	pc, [ip, #2012]!	; 0x7dc

000017c8 <fputs@plt>:
    17c8:	add	ip, pc, #0, 12
    17cc:	add	ip, ip, #90112	; 0x16000
    17d0:	ldr	pc, [ip, #2004]!	; 0x7d4

000017d4 <strncmp@plt>:
    17d4:	add	ip, pc, #0, 12
    17d8:	add	ip, ip, #90112	; 0x16000
    17dc:	ldr	pc, [ip, #1996]!	; 0x7cc

000017e0 <fdatasync@plt>:
    17e0:	add	ip, pc, #0, 12
    17e4:	add	ip, ip, #90112	; 0x16000
    17e8:	ldr	pc, [ip, #1988]!	; 0x7c4

000017ec <abort@plt>:
    17ec:	add	ip, pc, #0, 12
    17f0:	add	ip, ip, #90112	; 0x16000
    17f4:	ldr	pc, [ip, #1980]!	; 0x7bc

000017f8 <close@plt>:
    17f8:	add	ip, pc, #0, 12
    17fc:	add	ip, ip, #90112	; 0x16000
    1800:	ldr	pc, [ip, #1972]!	; 0x7b4

00001804 <__lxstat64@plt>:
    1804:	add	ip, pc, #0, 12
    1808:	add	ip, ip, #90112	; 0x16000
    180c:	ldr	pc, [ip, #1964]!	; 0x7ac

00001810 <__snprintf_chk@plt>:
    1810:	add	ip, pc, #0, 12
    1814:	add	ip, ip, #90112	; 0x16000
    1818:	ldr	pc, [ip, #1956]!	; 0x7a4

0000181c <strspn@plt>:
    181c:	add	ip, pc, #0, 12
    1820:	add	ip, ip, #90112	; 0x16000
    1824:	ldr	pc, [ip, #1948]!	; 0x79c

00001828 <__assert_fail@plt>:
    1828:	add	ip, pc, #0, 12
    182c:	add	ip, ip, #90112	; 0x16000
    1830:	ldr	pc, [ip, #1940]!	; 0x794

00001834 <tcgetattr@plt>:
    1834:	add	ip, pc, #0, 12
    1838:	add	ip, ip, #90112	; 0x16000
    183c:	ldr	pc, [ip, #1932]!	; 0x78c

Disassembly of section .text:

00001840 <.text>:
    1840:	svcmi	0x00f0e92d
    1844:	sbcvc	pc, r8, #1325400064	; 0x4f000000
    1848:	blhi	bcd04 <tcgetattr@plt+0xbb4d0>
    184c:			; <UNDEFINED> instruction: 0xf8df4605
    1850:	strmi	ip, [lr], -r8, lsl #25
    1854:	stccc	8, cr15, [r4], {223}	; 0xdf
    1858:	ldrbtmi	r2, [ip], #256	; 0x100
    185c:	stcvc	8, cr15, [r0], {223}	; 0xdf
    1860:	cfstr64vc	mvdx15, [r3, #-692]	; 0xfffffd4c
    1864:	ldcllt	8, cr15, [ip], #-892	; 0xfffffc84
    1868:			; <UNDEFINED> instruction: 0xf85cac52
    186c:	ldrbtmi	r3, [pc], #-3	; 1874 <tcgetattr@plt+0x40>
    1870:			; <UNDEFINED> instruction: 0x462044fb
    1874:	bicls	r6, r1, #1769472	; 0x1b0000
    1878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    187c:	svc	0x0020f7ff
    1880:	stclne	8, cr15, [r4], #-892	; 0xfffffc84
    1884:			; <UNDEFINED> instruction: 0xf04f2006
    1888:	ldrbtmi	r3, [r9], #-1023	; 0xfffffc01
    188c:			; <UNDEFINED> instruction: 0x63a36323
    1890:	svc	0x004cf7ff
    1894:	mrrcne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    1898:	ldrbtmi	r2, [r9], #-1
    189c:	svc	0x0046f7ff
    18a0:	mcrrne	8, 13, pc, ip, cr15	; <UNPREDICTABLE>
    18a4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    18a8:	svc	0x0082f7ff
    18ac:			; <UNDEFINED> instruction: 0xf7ff4638
    18b0:			; <UNDEFINED> instruction: 0xf8dfee28
    18b4:	ldrbtmi	r0, [r8], #-3136	; 0xfffff3c0
    18b8:	blx	103d8d0 <tcgetattr@plt+0x103c09c>
    18bc:	ldceq	8, cr15, [r8], #-892	; 0xfffffc84
    18c0:			; <UNDEFINED> instruction: 0xf7ff4478
    18c4:			; <UNDEFINED> instruction: 0xf8dfee66
    18c8:	ldrbtmi	r1, [r9], #-3124	; 0xfffff3cc
    18cc:			; <UNDEFINED> instruction: 0xf012680a
    18d0:	tstle	r8, r2, lsl #4
    18d4:			; <UNDEFINED> instruction: 0xf0002800
    18d8:	svcge	0x00128161
    18dc:			; <UNDEFINED> instruction: 0xf7ff4639
    18e0:	ldmdavs	fp!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    18e4:	cmplt	r3, r7, lsl #12
    18e8:	ldcne	8, cr15, [r4], {223}	; 0xdf
    18ec:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    18f0:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    18f4:	mvnsvc	pc, #82837504	; 0x4f00000
    18f8:	svclt	0x00082800
    18fc:			; <UNDEFINED> instruction: 0xf8df461f
    1900:	ldrbtmi	r3, [fp], #-3076	; 0xfffff3fc
    1904:			; <UNDEFINED> instruction: 0xf8df601f
    1908:	ldrbtmi	r3, [fp], #-3072	; 0xfffff400
    190c:	svccs	0x0000681f
    1910:	msrhi	CPSR_x, r0, asr #32
    1914:	blcs	ffd3fc98 <tcgetattr@plt+0xffd3e464>
    1918:	blls	ffd3fc9c <tcgetattr@plt+0xffd3e468>
    191c:			; <UNDEFINED> instruction: 0xf8df447a
    1920:			; <UNDEFINED> instruction: 0xf8df7bf4
    1924:	ldrbtmi	r8, [r9], #3060	; 0xbf4
    1928:	ldrbtmi	r6, [pc], #-2067	; 1930 <tcgetattr@plt+0xfc>
    192c:			; <UNDEFINED> instruction: 0xf04344f8
    1930:	andsvs	r0, r3, r2, lsl #6
    1934:	strbmi	r2, [fp], -r0, lsl #4
    1938:	ldrtmi	r9, [r1], -r0, lsl #4
    193c:			; <UNDEFINED> instruction: 0x4628463a
    1940:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    1944:			; <UNDEFINED> instruction: 0xf0001c43
    1948:	ldmdacc	r6, {r0, r1, r4, r5, r8, pc}^
    194c:	vadd.i8	d2, d0, d26
    1950:	ldm	pc, {r1, r3, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    1954:	ldm	r2, {ip, sp, lr, pc}^
    1958:	stmia	r8!, {r3, r5, r6, r7, fp, sp, lr, pc}^
    195c:	stmia	r8!, {r3, r5, r6, r7, fp, sp, lr, pc}^
    1960:	strbtgt	ip, [r8], #3048	; 0xbe8
    1964:	ldm	r6!, {r3, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    1968:	stmia	r8!, {r2, r6, fp, sp, lr, pc}^
    196c:	rsccc	lr, r8, #232, 16	; 0xe80000
    1970:	stmia	r8!, {r3, r5, r6, r7, r8, r9, fp, sp}^
    1974:	stmia	r8!, {r0, r2, r3, r4, fp, sp, lr, pc}^
    1978:	stmia	r8!, {r3, r5, r6, r7, fp, sp, lr, pc}^
    197c:	stmia	r8!, {r3, r5, r6, r7, fp, sp, lr, pc}^
    1980:			; <UNDEFINED> instruction: 0xf8940016
    1984:			; <UNDEFINED> instruction: 0xf0433088
    1988:			; <UNDEFINED> instruction: 0xf8840320
    198c:	ldrb	r3, [r1, r8, lsl #1]
    1990:	blcc	fe23fd14 <tcgetattr@plt+0xfe23e4e0>
    1994:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1998:	tstlt	r3, fp, lsl r8
    199c:			; <UNDEFINED> instruction: 0xf8946123
    19a0:			; <UNDEFINED> instruction: 0xf0433088
    19a4:			; <UNDEFINED> instruction: 0xf8840310
    19a8:	strb	r3, [r3, r8, lsl #1]
    19ac:	umullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    19b0:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    19b4:	addcc	pc, r8, r4, lsl #17
    19b8:			; <UNDEFINED> instruction: 0xf8dfe7bc
    19bc:	andcs	r3, r5, #96, 22	; 0x18000
    19c0:	andcs	r4, r0, r1, asr #12
    19c4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    19c8:	ldrdge	pc, [r0], -r3
    19cc:	ldcl	7, cr15, [r2, #-1020]!	; 0xfffffc04
    19d0:	ldrbmi	r4, [r0], -r1, lsl #12
    19d4:	ldc2	0, cr15, [ip, #-8]
    19d8:	smlabteq	r8, r4, r9, lr
    19dc:			; <UNDEFINED> instruction: 0xf8dfe7aa
    19e0:	andcs	r3, r5, #64, 22	; 0x10000
    19e4:	blne	f3fd68 <tcgetattr@plt+0xf3e534>
    19e8:			; <UNDEFINED> instruction: 0xf85b2000
    19ec:	ldrbtmi	r3, [r9], #-3
    19f0:			; <UNDEFINED> instruction: 0xf7ff681c
    19f4:	strtmi	lr, [r1], -r0, ror #26
    19f8:	mcr	7, 7, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    19fc:	blne	a3fd80 <tcgetattr@plt+0xa3e54c>
    1a00:	andcs	r2, r0, r5, lsl #4
    1a04:			; <UNDEFINED> instruction: 0xf7ff4479
    1a08:			; <UNDEFINED> instruction: 0xf8dfed56
    1a0c:	tstcs	r1, r0, lsr #22
    1a10:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1a14:			; <UNDEFINED> instruction: 0x4602681b
    1a18:			; <UNDEFINED> instruction: 0xf7ff4620
    1a1c:			; <UNDEFINED> instruction: 0x4621ee76
    1a20:			; <UNDEFINED> instruction: 0xf7ff200a
    1a24:			; <UNDEFINED> instruction: 0xf8dfeeae
    1a28:	andcs	r1, r5, #8, 22	; 0x2000
    1a2c:	ldrbtmi	r2, [r9], #-0
    1a30:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1a34:			; <UNDEFINED> instruction: 0xf7ff4621
    1a38:			; <UNDEFINED> instruction: 0xf8dfeec8
    1a3c:	andcs	r1, r5, #248, 20	; 0xf8000
    1a40:	ldrbtmi	r2, [r9], #-0
    1a44:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1a48:			; <UNDEFINED> instruction: 0xf7ff4621
    1a4c:			; <UNDEFINED> instruction: 0xf8dfeebe
    1a50:	andcs	r1, r5, #232, 20	; 0xe8000
    1a54:	ldrbtmi	r2, [r9], #-0
    1a58:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1a5c:			; <UNDEFINED> instruction: 0xf7ff4621
    1a60:			; <UNDEFINED> instruction: 0xf8dfeeb4
    1a64:	andcs	r1, r5, #216, 20	; 0xd8000
    1a68:	ldrbtmi	r2, [r9], #-0
    1a6c:	stc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1a70:	bne	ff33fdf4 <tcgetattr@plt+0xff33e5c0>
    1a74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1a78:	andcs	r4, r0, r3, lsl #12
    1a7c:			; <UNDEFINED> instruction: 0xf7ff9303
    1a80:			; <UNDEFINED> instruction: 0xf8dfed1a
    1a84:			; <UNDEFINED> instruction: 0xf8df1ac0
    1a88:	ldrbtmi	r2, [r9], #-2752	; 0xfffff540
    1a8c:			; <UNDEFINED> instruction: 0xf8df9100
    1a90:	ldrbtmi	r1, [sl], #-2748	; 0xfffff544
    1a94:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
    1a98:	andcs	r9, r1, r1
    1a9c:	mcr	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    1aa0:	bne	feb3fe24 <tcgetattr@plt+0xfeb3e5f0>
    1aa4:	andcs	r2, r0, r5, lsl #4
    1aa8:			; <UNDEFINED> instruction: 0xf7ff4479
    1aac:			; <UNDEFINED> instruction: 0xf8dfed04
    1ab0:	ldrbtmi	r2, [sl], #-2724	; 0xfffff55c
    1ab4:	andcs	r4, r1, r1, lsl #12
    1ab8:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    1abc:			; <UNDEFINED> instruction: 0xf7ff2000
    1ac0:			; <UNDEFINED> instruction: 0xf894edb6
    1ac4:			; <UNDEFINED> instruction: 0xf0433088
    1ac8:			; <UNDEFINED> instruction: 0xf8840304
    1acc:	ldr	r3, [r1, -r8, lsl #1]!
    1ad0:	umullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    1ad4:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    1ad8:	addcc	pc, r8, r4, lsl #17
    1adc:			; <UNDEFINED> instruction: 0xf8dfe72a
    1ae0:			; <UNDEFINED> instruction: 0xf85b3a3c
    1ae4:	ldmdavs	fp, {r0, r1, ip, sp}
    1ae8:	str	r6, [r3, -r3, rrx]!
    1aec:	umullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    1af0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1af4:	addcc	pc, r8, r4, lsl #17
    1af8:			; <UNDEFINED> instruction: 0xf8dfe71c
    1afc:	andcs	r1, r5, #92, 20	; 0x5c000
    1b00:	ldrbtmi	r2, [r9], #-0
    1b04:	ldcl	7, cr15, [r6], {255}	; 0xff
    1b08:	bcs	83fe8c <tcgetattr@plt+0x83e658>
    1b0c:	bcc	133fe90 <tcgetattr@plt+0x133e65c>
    1b10:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    1b14:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    1b18:	andcs	r4, r1, r1, lsl #12
    1b1c:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1b20:			; <UNDEFINED> instruction: 0xf7ff2000
    1b24:			; <UNDEFINED> instruction: 0xf8dfed84
    1b28:	andcs	r3, r5, #56, 20	; 0x38000
    1b2c:	bne	d3feb0 <tcgetattr@plt+0xd3e67c>
    1b30:			; <UNDEFINED> instruction: 0xf85b2000
    1b34:	ldrbtmi	r3, [r9], #-3
    1b38:			; <UNDEFINED> instruction: 0xf7ff681c
    1b3c:			; <UNDEFINED> instruction: 0xf8dfecbc
    1b40:	smlattcs	r1, ip, r9, r3
    1b44:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1b48:			; <UNDEFINED> instruction: 0x4602681b
    1b4c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b50:	ldrdcs	lr, [r1], -ip
    1b54:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1b58:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1b5c:			; <UNDEFINED> instruction: 0xf7ff4680
    1b60:	strmi	lr, [r0, #3292]	; 0xcdc
    1b64:			; <UNDEFINED> instruction: 0xf8dfd01c
    1b68:			; <UNDEFINED> instruction: 0xf0472a00
    1b6c:			; <UNDEFINED> instruction: 0xf8df7780
    1b70:	ldrbtmi	r3, [sl], #-2544	; 0xfffff610
    1b74:			; <UNDEFINED> instruction: 0xf85b6017
    1b78:			; <UNDEFINED> instruction: 0xf8df3003
    1b7c:			; <UNDEFINED> instruction: 0xf8d379f0
    1b80:			; <UNDEFINED> instruction: 0xf7ff8000
    1b84:			; <UNDEFINED> instruction: 0xf8dfed4e
    1b88:	ldrbtmi	r2, [pc], #-2536	; 1b90 <tcgetattr@plt+0x35c>
    1b8c:	strls	r2, [r0, -r1, lsl #2]
    1b90:			; <UNDEFINED> instruction: 0x4603447a
    1b94:			; <UNDEFINED> instruction: 0xf7ff4640
    1b98:			; <UNDEFINED> instruction: 0xe6bbedb8
    1b9c:	ldrt	r6, [r9], r8
    1ba0:	stc	7, cr15, [r8, #1020]	; 0x3fc
    1ba4:			; <UNDEFINED> instruction: 0xf7ff4680
    1ba8:	strmi	lr, [r0, #3274]	; 0xcca
    1bac:	ssat	sp, #18, fp, asr #3
    1bb0:	stmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1bb4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1bb8:	bne	ffb5bc2c <tcgetattr@plt+0xffb5a3f8>
    1bbc:	vpadd.f32	d18, d0, d0
    1bc0:			; <UNDEFINED> instruction: 0xf85681aa
    1bc4:	adcvs	r3, r3, r3, lsr #32
    1bc8:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1bcc:			; <UNDEFINED> instruction: 0xf7ff4478
    1bd0:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
    1bd4:	orrshi	pc, sl, r0
    1bd8:	andcs	r6, r0, r0, lsr #32
    1bdc:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    1be0:	umullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    1be4:	orrne	pc, r6, #96, 6	; 0x80000001
    1be8:	addcc	pc, r8, r4, lsl #17
    1bec:	movteq	pc, #19	; <UNPREDICTABLE>
    1bf0:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    1bf4:	ldmdage	lr, {r0, r1, r2, r3, r4, r6, r8, fp, sp, pc}^
    1bf8:	movwls	r4, #1562	; 0x61a
    1bfc:	ldcl	7, cr15, [r8], #1020	; 0x3fc
    1c00:	vmlal.s8	q9, d0, d0
    1c04:			; <UNDEFINED> instruction: 0xf8df86c3
    1c08:	ldrbtmi	r3, [fp], #-2420	; 0xfffff68c
    1c0c:			; <UNDEFINED> instruction: 0x06d9681b
    1c10:	cmphi	lr, r0, lsl #2	; <UNPREDICTABLE>
    1c14:	umulleq	pc, r8, r4, r8	; <UNPREDICTABLE>
    1c18:	andeq	pc, r8, r0, lsl r0	; <UNPREDICTABLE>
    1c1c:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    1c20:	umullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    1c24:	ldrle	r0, [r8, #-1626]	; 0xfffff9a6
    1c28:	svcge	0x0032ae63
    1c2c:	ldrtmi	ip, [sp], -pc, lsl #28
    1c30:	cfsh32gt	mvfx12, mvfx15, #15
    1c34:	cfsh32gt	mvfx12, mvfx15, #15
    1c38:	ldm	r6, {r0, r1, r2, r3, r8, sl, lr, pc}
    1c3c:	stm	r5, {r0, r1, r2}
    1c40:	ldrtmi	r0, [r8], -r7
    1c44:	bl	fec3fc48 <tcgetattr@plt+0xfec3e414>
    1c48:	strdcs	r6, [r0, -fp]
    1c4c:			; <UNDEFINED> instruction: 0x4608463a
    1c50:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    1c54:			; <UNDEFINED> instruction: 0xf7ff60fb
    1c58:	ldclge	12, cr14, [r5, #-552]!	; 0xfffffdd8
    1c5c:			; <UNDEFINED> instruction: 0x4628ae95
    1c60:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1c64:			; <UNDEFINED> instruction: 0x46282111
    1c68:	stc	7, cr15, [r4], #1020	; 0x3fc
    1c6c:			; <UNDEFINED> instruction: 0x4628211c
    1c70:	stc	7, cr15, [r0], #1020	; 0x3fc
    1c74:	strtmi	r2, [r8], -pc, lsl #2
    1c78:	ldc	7, cr15, [ip], {255}	; 0xff
    1c7c:	strtmi	r2, [r8], -r2, lsl #2
    1c80:	ldc	7, cr15, [r8], {255}	; 0xff
    1c84:	strtmi	r2, [r8], -r3, lsl #2
    1c88:	ldc	7, cr15, [r4], {255}	; 0xff
    1c8c:	ldrtmi	r4, [r2], -r9, lsr #12
    1c90:			; <UNDEFINED> instruction: 0xf7ff2000
    1c94:	strtmi	lr, [r9], -r6, asr #23
    1c98:	andcs	pc, r0, #1325400064	; 0x4f000000
    1c9c:	rscscc	pc, pc, pc, asr #32
    1ca0:	mcrr	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1ca4:			; <UNDEFINED> instruction: 0xf8c42800
    1ca8:	vaddw.s8	q8, q8, d12
    1cac:			; <UNDEFINED> instruction: 0xf8df815b
    1cb0:	ldrbtmi	r3, [fp], #-2256	; 0xfffff730
    1cb4:			; <UNDEFINED> instruction: 0x071b681b
    1cb8:	cmphi	pc, r0, lsl #2	; <UNPREDICTABLE>
    1cbc:	stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1cc0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1cc4:			; <UNDEFINED> instruction: 0xf7ff6818
    1cc8:			; <UNDEFINED> instruction: 0xf7ffeba0
    1ccc:	mcrrne	13, 3, lr, r7, cr12
    1cd0:	mvnvs	r4, #5242880	; 0x500000
    1cd4:	bichi	pc, r0, r0
    1cd8:			; <UNDEFINED> instruction: 0xf0002800
    1cdc:	strcs	r8, [r0], -sp, ror #2
    1ce0:	ldrtmi	sl, [r0], -sp, lsl #22
    1ce4:	strls	r9, [sp], -r5, lsl #6
    1ce8:	bl	ff7bfcec <tcgetattr@plt+0xff7be4b8>
    1cec:	ldrdne	pc, [ip, r4]
    1cf0:	beq	fec3e12c <tcgetattr@plt+0xfec3c8f8>
    1cf4:	tstcs	r9, #34816	; 0x8800
    1cf8:	stcge	6, cr9, [lr, #-180]	; 0xffffff4c
    1cfc:	andne	pc, r0, sl, asr #17
    1d00:	umullne	pc, r8, r4, r8	; <UNPREDICTABLE>
    1d04:	stmib	sp, {r0, r1, r2, r3, r5, r9, sl, ip, pc}^
    1d08:			; <UNDEFINED> instruction: 0x07ce6630
    1d0c:	andcs	pc, r8, sl, asr #17
    1d10:	andcc	pc, r4, sl, lsr #17
    1d14:	andcc	pc, ip, sl, lsr #17
    1d18:	andscc	pc, r4, sl, lsr #17
    1d1c:	stmiavs	r0!, {r3, r5, sp, lr}
    1d20:			; <UNDEFINED> instruction: 0x81abf100
    1d24:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d28:			; <UNDEFINED> instruction: 0xf7ff4479
    1d2c:			; <UNDEFINED> instruction: 0xf894ed3c
    1d30:	rscvs	r3, r0, r8, lsl #1
    1d34:			; <UNDEFINED> instruction: 0xf0002800
    1d38:	ldrbeq	r8, [sl], r8, asr #4
    1d3c:	andshi	pc, r8, #0, 2
    1d40:	movwls	sl, #15119	; 0x3b0f
    1d44:			; <UNDEFINED> instruction: 0xf10daf10
    1d48:	ldrmi	r0, [lr], -r4, asr #16
    1d4c:			; <UNDEFINED> instruction: 0xf10dabb6
    1d50:	strtmi	r0, [r8], -r8, asr #18
    1d54:	mcr	6, 0, r4, cr8, cr10, {0}
    1d58:	tstcs	r7, r0, lsl sl
    1d5c:	strcs	r2, [r0, #-810]	; 0xfffffcd6
    1d60:	eorsvs	r6, sp, r5, lsr r0
    1d64:	andpl	pc, r0, r8, asr #17
    1d68:	andpl	pc, r0, r9, asr #17
    1d6c:	stc2l	0, cr15, [r0], #12
    1d70:	andcs	r6, r5, #14876672	; 0xe30000
    1d74:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d78:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1d7c:			; <UNDEFINED> instruction: 0xf7ff461e
    1d80:	vmov.32	lr, d24[0]
    1d84:	tstcs	r1, r0, lsl sl
    1d88:	ldrtmi	r4, [r0], -r2, lsl #12
    1d8c:	ldc	7, cr15, [ip], #1020	; 0x3fc
    1d90:	umullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    1d94:	subeq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
    1d98:	teqhi	r9, #0	; <UNPREDICTABLE>
    1d9c:	stmdals	r3, {r0, r3, r4, r5, r9, sl, lr}
    1da0:	stc2l	0, cr15, [r0, #12]
    1da4:	strtmi	r4, [r9], -sl, lsr #12
    1da8:			; <UNDEFINED> instruction: 0xf0034640
    1dac:			; <UNDEFINED> instruction: 0x4648fe57
    1db0:	cdp2	0, 9, cr15, cr6, cr3, {0}
    1db4:	ldrdcc	pc, [r0], -r9
    1db8:			; <UNDEFINED> instruction: 0xf8dfb133
    1dbc:	ldrdcs	r2, [r1, -r0]
    1dc0:	ldrbtmi	r6, [sl], #-2272	; 0xfffff720
    1dc4:	stc	7, cr15, [r0], #1020	; 0x3fc
    1dc8:	ldrdcc	pc, [r0], -r8
    1dcc:			; <UNDEFINED> instruction: 0xf8dfb133
    1dd0:	smlabtcs	r1, r0, r7, r2
    1dd4:	ldrbtmi	r6, [sl], #-2272	; 0xfffff720
    1dd8:	ldc	7, cr15, [r6], {255}	; 0xff
    1ddc:	tstcs	r1, r8, lsr r8
    1de0:			; <UNDEFINED> instruction: 0xf8df9b03
    1de4:	ldmdavs	fp, {r4, r5, r7, r8, r9, sl, sp}
    1de8:	andls	r4, r0, sl, ror r4
    1dec:			; <UNDEFINED> instruction: 0xf7ff68e0
    1df0:			; <UNDEFINED> instruction: 0xf8dfec8c
    1df4:	andcs	r0, r2, #164, 14	; 0x2900000
    1df8:	smlattcs	r1, r3, r8, r6
    1dfc:			; <UNDEFINED> instruction: 0xf7ff4478
    1e00:	vqdmulh.s<illegal width 8>	d30, d27, d20
    1e04:	ldmdage	ip, {r7, r8, r9, sp}^
    1e08:			; <UNDEFINED> instruction: 0xf001461d
    1e0c:	strtmi	pc, [fp], -r5, lsr #26
    1e10:	mvnvs	pc, #192, 12	; 0xc000000
    1e14:			; <UNDEFINED> instruction: 0xf8df9307
    1e18:	ldrbtmi	r3, [fp], #-1924	; 0xfffff87c
    1e1c:			; <UNDEFINED> instruction: 0xf8df9303
    1e20:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    1e24:			; <UNDEFINED> instruction: 0xf8df9306
    1e28:	ldrbtmi	r3, [fp], #-1916	; 0xfffff884
    1e2c:	blls	e6a44 <tcgetattr@plt+0xe5210>
    1e30:	umullcs	pc, r8, r4, r9	; <UNPREDICTABLE>
    1e34:	bcs	1bea8 <tcgetattr@plt+0x1a674>
    1e38:	movweq	pc, #16387	; 0x4003	; <UNPREDICTABLE>
    1e3c:	msrhi	CPSR_fc, #192, 4
    1e40:			; <UNDEFINED> instruction: 0xf0402b00
    1e44:	blvs	fe8a2434 <tcgetattr@plt+0xfe8a0c00>
    1e48:	ldrbmi	r2, [r0], -r3, lsl #2
    1e4c:	bl	1abfe50 <tcgetattr@plt+0x1abe61c>
    1e50:			; <UNDEFINED> instruction: 0xf7ff4605
    1e54:			; <UNDEFINED> instruction: 0xf8dfec16
    1e58:	ldrbtmi	r3, [fp], #-1872	; 0xfffff8b0
    1e5c:	smmlaeq	pc, fp, r8, r6	; <UNPREDICTABLE>
    1e60:	strmi	r6, [r1], r6, lsl #16
    1e64:	mrshi	pc, (UNDEF: 90)	; <UNPREDICTABLE>
    1e68:	vqdmull.s<illegal width 8>	q1, d0, d0
    1e6c:	mvfcse	f0, #2.0
    1e70:			; <UNDEFINED> instruction: 0xf8dfd0dd
    1e74:	andcs	r1, r5, #56, 14	; 0xe00000
    1e78:	andcs	r4, r0, r9, ror r4
    1e7c:	bl	6bfe80 <tcgetattr@plt+0x6be64c>
    1e80:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1e84:			; <UNDEFINED> instruction: 0xf0014620
    1e88:	svcge	0x0063f875
    1e8c:	ldrtmi	r2, [r9], -r0
    1e90:	ldcl	7, cr15, [r0], {255}	; 0xff
    1e94:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1e98:	ldrbhi	pc, [sp, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    1e9c:			; <UNDEFINED> instruction: 0xf245ae72
    1ea0:			; <UNDEFINED> instruction: 0x46324113
    1ea4:	bl	15bfea8 <tcgetattr@plt+0x15be674>
    1ea8:	ldmdage	lr, {r0, r1, r2, r3, r4, r6, r8, fp, sp, pc}^
    1eac:			; <UNDEFINED> instruction: 0x462a463b
    1eb0:			; <UNDEFINED> instruction: 0xf7ff9600
    1eb4:	ssat	lr, #4, lr, lsl #23
    1eb8:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    1ebc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1ec0:	b	ffe3fec4 <tcgetattr@plt+0xffe3e690>
    1ec4:	strmi	r6, [r1], -r2, lsr #17
    1ec8:			; <UNDEFINED> instruction: 0xf7ff2001
    1ecc:	strt	lr, [r7], ip, lsl #24
    1ed0:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    1ed4:			; <UNDEFINED> instruction: 0x56dcf8df
    1ed8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    1edc:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    1ee0:	bl	fe7bfee4 <tcgetattr@plt+0xfe7be6b0>
    1ee4:			; <UNDEFINED> instruction: 0x16d0f8df
    1ee8:			; <UNDEFINED> instruction: 0x26d0f8df
    1eec:	strls	r4, [r0, #-1145]	; 0xfffffb87
    1ef0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    1ef4:	strmi	r2, [r3], -r1, lsl #2
    1ef8:			; <UNDEFINED> instruction: 0xf7ff4630
    1efc:			; <UNDEFINED> instruction: 0xf8dfec06
    1f00:	blvs	843a08 <tcgetattr@plt+0x8421d4>
    1f04:			; <UNDEFINED> instruction: 0xf0004478
    1f08:			; <UNDEFINED> instruction: 0xe683feb3
    1f0c:	ssatcc	pc, #21, pc, asr #17	; <UNPREDICTABLE>
    1f10:	eorvs	r4, r3, fp, ror r4
    1f14:			; <UNDEFINED> instruction: 0xf894e661
    1f18:			; <UNDEFINED> instruction: 0xf8df3088
    1f1c:	ldreq	r1, [r8], ip, lsr #13
    1f20:	adcvs	r4, r1, r9, ror r4
    1f24:	mrcge	5, 2, APSR_nzcv, cr0, cr15, {1}
    1f28:	andcs	sl, r3, r2, lsl sp
    1f2c:			; <UNDEFINED> instruction: 0xf7ff462a
    1f30:	stmdacs	r0, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    1f34:	mcrge	4, 2, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    1f38:	vst2.8	{d6,d8}, [r3 :128], fp
    1f3c:			; <UNDEFINED> instruction: 0xf5b34370
    1f40:	andle	r4, r3, r0, lsr #30
    1f44:	blcs	5c4f8 <tcgetattr@plt+0x5acc4>
    1f48:	mrcge	6, 1, APSR_nzcv, cr14, cr15, {3}
    1f4c:			; <UNDEFINED> instruction: 0x167cf8df
    1f50:	andcs	r2, r0, r5, lsl #4
    1f54:			; <UNDEFINED> instruction: 0xf7ff4479
    1f58:	stmiavs	r2!, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    1f5c:	andcs	r4, r1, r1, lsl #12
    1f60:	bl	ffdbff64 <tcgetattr@plt+0xffdbe730>
    1f64:			; <UNDEFINED> instruction: 0x1668f8df
    1f68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1f6c:			; <UNDEFINED> instruction: 0xf7ff2000
    1f70:	strmi	lr, [r1], -r2, lsr #21
    1f74:			; <UNDEFINED> instruction: 0xf7ff2001
    1f78:			; <UNDEFINED> instruction: 0xf8dfeaca
    1f7c:			; <UNDEFINED> instruction: 0xf8df35e4
    1f80:			; <UNDEFINED> instruction: 0xf85b5654
    1f84:	ldrbtmi	r3, [sp], #-3
    1f88:			; <UNDEFINED> instruction: 0xf7ff681f
    1f8c:			; <UNDEFINED> instruction: 0xf8dfeb4a
    1f90:			; <UNDEFINED> instruction: 0xf8df1648
    1f94:	ldrbtmi	r2, [r9], #-1608	; 0xfffff9b8
    1f98:	tstls	r1, r0, lsl #10
    1f9c:	tstcs	r1, sl, ror r4
    1fa0:	ldrtmi	r4, [r8], -r3, lsl #12
    1fa4:	bl	fec3ffa8 <tcgetattr@plt+0xfec3e774>
    1fa8:			; <UNDEFINED> instruction: 0x0634f8df
    1fac:	ldrdne	pc, [ip, r4]
    1fb0:			; <UNDEFINED> instruction: 0xf0004478
    1fb4:	pkhtb	pc, r1, sp, asr #28	; <UNPREDICTABLE>
    1fb8:	bl	143ffbc <tcgetattr@plt+0x143e788>
    1fbc:	vmax.s8	d20, d5, d26
    1fc0:	blvs	1812400 <tcgetattr@plt+0x1810bcc>
    1fc4:	b	ff1bffc8 <tcgetattr@plt+0xff1be794>
    1fc8:			; <UNDEFINED> instruction: 0xf7ff6b20
    1fcc:			; <UNDEFINED> instruction: 0xf8d4ec16
    1fd0:			; <UNDEFINED> instruction: 0xf7ff018c
    1fd4:			; <UNDEFINED> instruction: 0x4629ec12
    1fd8:			; <UNDEFINED> instruction: 0xf7ff6b60
    1fdc:	smlabbcs	r1, r0, sl, lr
    1fe0:			; <UNDEFINED> instruction: 0xf7ff6b60
    1fe4:	tstcs	r2, ip, ror sl
    1fe8:			; <UNDEFINED> instruction: 0xf7ff6b60
    1fec:	blvs	183c9d4 <tcgetattr@plt+0x183b1a0>
    1ff0:	stc	7, cr15, [r2], {255}	; 0xff
    1ff4:			; <UNDEFINED> instruction: 0x212f6825
    1ff8:	mvnscc	pc, #79	; 0x4f
    1ffc:	strtmi	r6, [r8], -r3, lsr #6
    2000:	bl	fecc0004 <tcgetattr@plt+0xfecbe7d0>
    2004:	stfnep	f3, [r5], {-0}
    2008:	ldrtmi	r2, [r1], -r0, lsl #4
    200c:			; <UNDEFINED> instruction: 0xf7ff2002
    2010:	tstcs	r0, r8, lsl #20
    2014:			; <UNDEFINED> instruction: 0xf7ff200f
    2018:	stmdavs	r0!, {r1, r6, r9, fp, sp, lr, pc}
    201c:			; <UNDEFINED> instruction: 0xf7ff2101
    2020:			; <UNDEFINED> instruction: 0x4602eb7a
    2024:	ldmib	r4, {r3, r5, r6, r7, r8, fp, ip, sp, pc}^
    2028:	blcs	2c30 <tcgetattr@plt+0x13fc>
    202c:	bicshi	pc, r9, r0
    2030:	strtmi	r9, [r9], -r0, lsl #4
    2034:	strcs	pc, [ip, #2271]!	; 0x8df
    2038:			; <UNDEFINED> instruction: 0xf7ff447a
    203c:			; <UNDEFINED> instruction: 0xf8dfeb90
    2040:	andcs	r1, r5, #168, 10	; 0x2a000000
    2044:	ldrbtmi	r2, [r9], #-0
    2048:	b	d4004c <tcgetattr@plt+0xd3e818>
    204c:			; <UNDEFINED> instruction: 0xf7ff6821
    2050:			; <UNDEFINED> instruction: 0x4620eb92
    2054:			; <UNDEFINED> instruction: 0xff8ef000
    2058:	ldrne	pc, [r0, #2271]	; 0x8df
    205c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2060:	stmdavs	r2!, {r0, r1, r3, r8, r9, sl, sp, lr, pc}^
    2064:	bcs	1390c <tcgetattr@plt+0x120d8>
    2068:			; <UNDEFINED> instruction: 0x81b6f000
    206c:	strne	pc, [r0, #2271]	; 0x8df
    2070:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    2074:	b	1c0078 <tcgetattr@plt+0x1be844>
    2078:			; <UNDEFINED> instruction: 0xf8dfe7e1
    207c:	ldrbtmi	r1, [r9], #-1400	; 0xfffffa88
    2080:			; <UNDEFINED> instruction: 0xf000e653
    2084:			; <UNDEFINED> instruction: 0xf8df83f5
    2088:			; <UNDEFINED> instruction: 0x46553570
    208c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    2090:	eorls	pc, r4, sp, asr #17
    2094:	movwls	r4, #33915	; 0x847b
    2098:	strbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    209c:	movwls	r4, #42107	; 0xa47b
    20a0:			; <UNDEFINED> instruction: 0x3006f9b5
    20a4:	blls	12ed38 <tcgetattr@plt+0x12d504>
    20a8:	smmlaeq	sl, fp, r8, r6
    20ac:	adchi	pc, r0, r0, lsl #2
    20b0:	ldmdble	r0!, {r0, r9, sl, fp, sp}^
    20b4:			; <UNDEFINED> instruction: 0xf8da9b08
    20b8:	ldmdavs	fp, {ip, pc}
    20bc:			; <UNDEFINED> instruction: 0xf1000719
    20c0:			; <UNDEFINED> instruction: 0xf10d8171
    20c4:	addcs	r0, r0, #200, 16	; 0xc80000
    20c8:	strbmi	r4, [r1], -r8, asr #12
    20cc:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20d0:			; <UNDEFINED> instruction: 0xf0002880
    20d4:	stmdacs	r0, {r0, r1, r2, r6, r7, pc}
    20d8:	mrcge	6, 6, APSR_nzcv, cr4, cr15, {5}
    20dc:	ldmdavs	fp, {r0, r3, r8, r9, fp, ip, pc}
    20e0:	andle	r2, r2, fp, lsl #22
    20e4:			; <UNDEFINED> instruction: 0xf47f2b04
    20e8:	strcc	sl, [r8, #-3789]	; 0xfffff133
    20ec:	ldrb	r3, [r7, r1, lsl #12]
    20f0:	strcc	r3, [r8, #-1537]	; 0xfffff9ff
    20f4:			; <UNDEFINED> instruction: 0xf43f2e02
    20f8:	bfi	sl, sl, (invalid: 29:17)
    20fc:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2100:	ldrbtvc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2104:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2108:			; <UNDEFINED> instruction: 0xf8d3447f
    210c:			; <UNDEFINED> instruction: 0xf7ff8000
    2110:			; <UNDEFINED> instruction: 0xf8dfea88
    2114:			; <UNDEFINED> instruction: 0xf8df14f0
    2118:	ldrbtmi	r2, [r9], #-1264	; 0xfffffb10
    211c:	tstls	r1, r0, lsl #14
    2120:	tstcs	r1, sl, ror r4
    2124:	strbmi	r4, [r0], -r3, lsl #12
    2128:	b	ffbc012c <tcgetattr@plt+0xffbbe8f8>
    212c:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2130:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    2134:	ldc2	0, cr15, [ip]
    2138:			; <UNDEFINED> instruction: 0xf8dfe696
    213c:			; <UNDEFINED> instruction: 0xf8df3424
    2140:			; <UNDEFINED> instruction: 0xf85b54d0
    2144:	ldrbtmi	r3, [sp], #-3
    2148:			; <UNDEFINED> instruction: 0xf7ff681e
    214c:			; <UNDEFINED> instruction: 0xf8dfea6a
    2150:	bls	187468 <tcgetattr@plt+0x185c34>
    2154:	strls	r4, [r0, #-1145]	; 0xfffffb87
    2158:	tstcs	r1, r1, lsl #2
    215c:	ldrtmi	r4, [r0], -r3, lsl #12
    2160:	b	ff4c0164 <tcgetattr@plt+0xff4be930>
    2164:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2168:			; <UNDEFINED> instruction: 0xf0004478
    216c:	strbt	pc, [sl], -r1, lsl #27	; <UNPREDICTABLE>
    2170:	vmlacs.f16	s12, s0, s13	; <UNPREDICTABLE>
    2174:	msrhi	SPSR_fxc, r0
    2178:	strtne	pc, [r0], #2271	; 0x8df
    217c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2180:	bl	440184 <tcgetattr@plt+0x43e950>
    2184:	stmdacs	r0, {r5, r6, r8, sp, lr}
    2188:	mrshi	pc, (UNDEF: 77)	; <UNPREDICTABLE>
    218c:	blcs	1c520 <tcgetattr@plt+0x1acec>
    2190:	mrcge	4, 1, APSR_nzcv, cr7, cr15, {1}
    2194:	stmiahi	fp!, {r2, r4, r6, r7, r8, sl, sp, lr, pc}^
    2198:			; <UNDEFINED> instruction: 0xf10007d8
    219c:			; <UNDEFINED> instruction: 0x06d98131
    21a0:	blls	1771b4 <tcgetattr@plt+0x175980>
    21a4:	blcs	1c218 <tcgetattr@plt+0x1a9e4>
    21a8:			; <UNDEFINED> instruction: 0xf8dfd0a2
    21ac:	ldrbtmi	r3, [fp], #-1140	; 0xfffffb8c
    21b0:	smmlaeq	sl, fp, r8, r6
    21b4:	mrshi	pc, (UNDEF: 94)	; <UNPREDICTABLE>
    21b8:	mvnscc	pc, #79	; 0x4f
    21bc:	cdpcs	0, 0, cr6, cr0, cr11, {1}
    21c0:	msrhi	SPSR_fsx, r0, asr #32
    21c4:	strcs	r3, [r1], -r8, lsl #10
    21c8:	ldrbeq	lr, [r9], -sl, ror #14
    21cc:	strmi	sp, [r1], -r3, lsl #10
    21d0:			; <UNDEFINED> instruction: 0xf0004620
    21d4:			; <UNDEFINED> instruction: 0xf8dffd81
    21d8:	andcs	r1, r5, #76, 8	; 0x4c000000
    21dc:	ldrbtmi	r2, [r9], #-0
    21e0:	stmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e4:			; <UNDEFINED> instruction: 0xf7ff68a1
    21e8:	strtmi	lr, [r0], -r6, asr #21
    21ec:	cdp2	0, 12, cr15, cr2, cr0, {0}
    21f0:			; <UNDEFINED> instruction: 0xf85b4bdb
    21f4:			; <UNDEFINED> instruction: 0xf8d77003
    21f8:			; <UNDEFINED> instruction: 0xf7ff8000
    21fc:			; <UNDEFINED> instruction: 0xf8dfea12
    2200:			; <UNDEFINED> instruction: 0xf8df7428
    2204:			; <UNDEFINED> instruction: 0xf8df1428
    2208:	ldrbtmi	r2, [pc], #-1064	; 2210 <tcgetattr@plt+0x9dc>
    220c:	smlsdxls	r0, r9, r4, r4
    2210:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2214:	strmi	r2, [r3], -r1, lsl #2
    2218:			; <UNDEFINED> instruction: 0xf7ff4640
    221c:			; <UNDEFINED> instruction: 0x2e01ea76
    2220:	movweq	pc, #4358	; 0x1106	; <UNPREDICTABLE>
    2224:	msrhi	CPSR_fsxc, r0
    2228:			; <UNDEFINED> instruction: 0xf0002b01
    222c:			; <UNDEFINED> instruction: 0xf8df812f
    2230:	ldrbtmi	r1, [r9], #-1028	; 0xfffffbfc
    2234:	stmdavs	sl!, {r3, r5, r6, r7, fp, pc}
    2238:			; <UNDEFINED> instruction: 0xf10007c3
    223c:	blmi	fffa25bc <tcgetattr@plt+0xfffa0d88>
    2240:	uxtab16eq	r4, r7, fp, ror #8
    2244:	sbcshi	pc, r6, r0, lsl #2
    2248:	ldrbtmi	r4, [pc], #-4092	; 2250 <tcgetattr@plt+0xa1c>
    224c:			; <UNDEFINED> instruction: 0xf1000700
    2250:	ldmmi	fp!, {r1, r2, r3, r6, r7, pc}^
    2254:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    2258:	ldmmi	sl!, {ip, sp, lr}^
    225c:			; <UNDEFINED> instruction: 0xf0004478
    2260:	str	pc, [r5, -r7, lsl #26]!
    2264:	ldrdcc	pc, [r0], -r8
    2268:	blcs	690e78 <tcgetattr@plt+0x68f644>
    226c:	mvnhi	pc, #0, 4
    2270:			; <UNDEFINED> instruction: 0xf013e8df
    2274:	andseq	r0, fp, fp, lsl r0
    2278:	mvneq	r0, #224, 6	; 0x80000003
    227c:	mvneq	r0, #224, 6	; 0x80000003
    2280:	mvneq	r0, #224, 6	; 0x80000003
    2284:	mvneq	r0, #224, 6	; 0x80000003
    2288:	mvneq	r0, #224, 6	; 0x80000003
    228c:	andseq	r0, fp, r0, ror #7
    2290:	rsbeq	r0, sp, r0, ror #7
    2294:	mvneq	r0, #224, 6	; 0x80000003
    2298:	mvneq	r0, #224, 6	; 0x80000003
    229c:	mvneq	r0, #224, 6	; 0x80000003
    22a0:	mvneq	r0, #224, 6	; 0x80000003
    22a4:	mvneq	r0, #224, 6	; 0x80000003
    22a8:	blls	282384 <tcgetattr@plt+0x280b50>
    22ac:			; <UNDEFINED> instruction: 0xf013681b
    22b0:	blmi	feac5ed8 <tcgetattr@plt+0xfeac46a4>
    22b4:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    22b8:	tsthi	r5, #64	; 0x40	; <UNPREDICTABLE>
    22bc:	andcs	r4, r5, #3702784	; 0x388000
    22c0:	ldmdavs	pc!, {sp}	; <UNPREDICTABLE>
    22c4:			; <UNDEFINED> instruction: 0xf7ff4479
    22c8:	strdcs	lr, [r1, -r6]
    22cc:	ldrtmi	r4, [r8], -r2, lsl #12
    22d0:	b	6c02d4 <tcgetattr@plt+0x6beaa0>
    22d4:	smlattcs	pc, r0, fp, r6
    22d8:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22dc:	blmi	ff6fbef8 <tcgetattr@plt+0xff6fa6c4>
    22e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    22e4:			; <UNDEFINED> instruction: 0xf1000718
    22e8:			; <UNDEFINED> instruction: 0xf8948316
    22ec:	ldrbeq	r3, [fp], -r8, lsl #1
    22f0:	mrcge	5, 7, APSR_nzcv, cr11, cr15, {3}
    22f4:	vpmin.s8	q13, <illegal reg q2.5>, q9
    22f8:	andcs	r4, r0, r3, lsl r1
    22fc:			; <UNDEFINED> instruction: 0xf7ff920b
    2300:	bls	2fc7b0 <tcgetattr@plt+0x2faf7c>
    2304:	vqdmulh.s<illegal width 8>	q11, <illegal reg q2.5>, q8
    2308:			; <UNDEFINED> instruction: 0xf7ff4114
    230c:	blmi	ff43c7a4 <tcgetattr@plt+0xff43af70>
    2310:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2314:			; <UNDEFINED> instruction: 0xf57f071a
    2318:	blmi	fe46dec0 <tcgetattr@plt+0xfe46c68c>
    231c:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2320:	ldrdhi	pc, [r0], -r7
    2324:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2328:	stmibmi	fp, {r1, r3, r6, r7, r8, r9, sl, fp, lr}^
    232c:	ldrbtmi	r4, [pc], #-2763	; 2334 <tcgetattr@plt+0xb00>
    2330:	smlsdxls	r0, r9, r4, r4
    2334:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2338:	strmi	r2, [r3], -r1, lsl #2
    233c:			; <UNDEFINED> instruction: 0xf7ff4640
    2340:	stmiami	r7, {r2, r5, r6, r7, r8, fp, sp, lr, pc}^
    2344:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
    2348:	ldc2	0, cr15, [r2], {0}
    234c:	blmi	ff17be88 <tcgetattr@plt+0xff17a654>
    2350:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2354:			; <UNDEFINED> instruction: 0xf100071a
    2358:			; <UNDEFINED> instruction: 0xf8d882fc
    235c:	blcc	4e384 <tcgetattr@plt+0x4cb50>
    2360:	vqdmulh.s<illegal width 8>	d18, d0, d2
    2364:			; <UNDEFINED> instruction: 0xf8d882b8
    2368:	blcs	4ce410 <tcgetattr@plt+0x4ccbdc>
    236c:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {3}
    2370:	blcs	1d304 <tcgetattr@plt+0x1bad0>
    2374:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
    2378:	ldrbtmi	r4, [fp], #-3003	; 0xfffff445
    237c:			; <UNDEFINED> instruction: 0x071b681b
    2380:	teqhi	pc, #0, 2	; <UNPREDICTABLE>
    2384:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2388:			; <UNDEFINED> instruction: 0xf7ff2113
    238c:	blmi	fedfc88c <tcgetattr@plt+0xfedfb058>
    2390:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2394:			; <UNDEFINED> instruction: 0xf100071f
    2398:	blvs	ff82300c <tcgetattr@plt+0xff8217d8>
    239c:			; <UNDEFINED> instruction: 0xf7ff2112
    23a0:			; <UNDEFINED> instruction: 0xe6a2e934
    23a4:			; <UNDEFINED> instruction: 0xf85b4b6e
    23a8:			; <UNDEFINED> instruction: 0xf8d77003
    23ac:			; <UNDEFINED> instruction: 0xf7ff8000
    23b0:	svcmi	0x00afe938
    23b4:	bmi	fec14a78 <tcgetattr@plt+0xfec13244>
    23b8:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    23bc:	tstls	r1, r0, lsl #14
    23c0:	tstcs	r1, sl, ror r4
    23c4:	strbmi	r4, [r0], -r3, lsl #12
    23c8:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23cc:	strbmi	r4, [r9], -fp, lsr #17
    23d0:			; <UNDEFINED> instruction: 0xf0004478
    23d4:	ldrbt	pc, [r4], -sp, asr #24	; <UNPREDICTABLE>
    23d8:	ldrbtmi	r4, [r9], #-2473	; 0xfffff657
    23dc:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23e0:	bmi	fea3bc9c <tcgetattr@plt+0xfea3a468>
    23e4:	ldrbtmi	r4, [sl], #-1577	; 0xfffff9d7
    23e8:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23ec:	stmiami	r6!, {r0, r1, r2, r5, r9, sl, sp, lr, pc}
    23f0:			; <UNDEFINED> instruction: 0xe7304478
    23f4:	ldrbtmi	r4, [pc], #-4005	; 23fc <tcgetattr@plt+0xbc8>
    23f8:	blmi	fe97c0a0 <tcgetattr@plt+0xfe97a86c>
    23fc:			; <UNDEFINED> instruction: 0xe720447b
    2400:	strtmi	r9, [r0], -r5, lsl #20
    2404:			; <UNDEFINED> instruction: 0xf0006829
    2408:	stmiahi	fp!, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    240c:	stmibmi	r1!, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
    2410:	stmiavs	r5!, {r0, r2, r9, sp}^
    2414:			; <UNDEFINED> instruction: 0xf7ff4479
    2418:	tstcs	r1, lr, asr #16
    241c:	strtmi	r4, [r8], -r2, lsl #12
    2420:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2424:			; <UNDEFINED> instruction: 0xf894e4e5
    2428:	ldrbeq	r3, [fp], -r8, lsl #1
    242c:	strmi	sp, [r1], -r3, lsl #10
    2430:			; <UNDEFINED> instruction: 0xf0004620
    2434:	ldmibmi	r8, {r0, r4, r6, sl, fp, ip, sp, lr, pc}
    2438:	andcs	r2, r0, r5, lsl #4
    243c:			; <UNDEFINED> instruction: 0xf7ff4479
    2440:			; <UNDEFINED> instruction: 0x4631e83a
    2444:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2448:			; <UNDEFINED> instruction: 0xf0004620
    244c:	mrcmi	13, 4, APSR_nzcv, cr3, cr3, {4}
    2450:			; <UNDEFINED> instruction: 0xe691447e
    2454:			; <UNDEFINED> instruction: 0xf85b4b42
    2458:			; <UNDEFINED> instruction: 0xf8d77003
    245c:			; <UNDEFINED> instruction: 0xf7ff8000
    2460:	svcmi	0x008fe8e0
    2464:	bmi	fe414aa8 <tcgetattr@plt+0xfe413274>
    2468:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    246c:	tstls	r1, r0, lsl #14
    2470:	tstcs	r1, sl, ror r4
    2474:	strbmi	r4, [r0], -r3, lsl #12
    2478:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    247c:	ldrbtmi	r4, [r8], #-2187	; 0xfffff775
    2480:	blx	ffdbe48a <tcgetattr@plt+0xffdbcc56>
    2484:	stmibmi	sl, {r3, r4, r7, r9, sl, sp, lr, pc}
    2488:			; <UNDEFINED> instruction: 0xe6d34479
    248c:	ldrbtmi	r4, [r9], #-2441	; 0xfffff677
    2490:	blcs	3bfd8 <tcgetattr@plt+0x3a7a4>
    2494:	mvnshi	pc, r0, asr #32
    2498:	tstcs	r0, r0, lsr #12
    249c:	mrrc2	0, 0, pc, r0, cr0	; <UNPREDICTABLE>
    24a0:	svcge	0x00324b85
    24a4:	vldrge	d6, [r1, #-392]	; 0xfffffe78
    24a8:	tstcs	r0, fp, ror r4
    24ac:			; <UNDEFINED> instruction: 0xf8dd2601
    24b0:	ldmdavs	fp, {r2, r5, ip, pc}
    24b4:	andcs	r6, r4, #58	; 0x3a
    24b8:	ldrsbthi	r0, [r9], #107	; 0x6b
    24bc:	strhtvc	r8, [sl], -lr
    24c0:			; <UNDEFINED> instruction: 0x81bcf100
    24c4:			; <UNDEFINED> instruction: 0x26004b7d
    24c8:	ldrsbhi	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    24cc:	ldrbtmi	r4, [r8], #1147	; 0x47b
    24d0:	bcc	43dcf8 <tcgetattr@plt+0x43c4c4>
    24d4:	svclt	0x0000e0fe
    24d8:	ldrdeq	r6, [r1], -sl
    24dc:	andeq	r0, r0, r0, lsr #3
    24e0:	muleq	r0, r2, r7
    24e4:	andeq	r6, r1, r4, asr #11
    24e8:	andeq	r4, r0, lr, asr #15
    24ec:	andeq	r4, r0, lr, asr #14
    24f0:	andeq	r4, r0, r6, asr #14
    24f4:	andeq	r1, r0, fp, lsr #14
    24f8:	andeq	r4, r0, ip, asr #14
    24fc:	andeq	r6, r1, r2, asr #14
    2500:	andeq	r4, r0, lr, lsr #14
    2504:	andeq	r6, r1, sl, lsl #14
    2508:	andeq	r6, r1, r2, lsl #14
    250c:	strdeq	r6, [r1], -r0
    2510:	andeq	r6, r1, r6, lsr #2
    2514:	andeq	r4, r0, r6, ror #20
    2518:	andeq	r4, r0, r0, lsr r7
    251c:	andeq	r0, r0, r4, asr #3
    2520:			; <UNDEFINED> instruction: 0x000001b4
    2524:	andeq	r4, r0, lr, lsr #13
    2528:	andeq	r4, r0, r4, lsr #13
    252c:			; <UNDEFINED> instruction: 0x000001bc
    2530:	muleq	r0, r2, r6
    2534:	andeq	r4, r0, sl, lsr #13
    2538:	andeq	r4, r0, r2, lsr #13
    253c:	andeq	r4, r0, r2, lsl #17
    2540:	andeq	r4, r0, sl, lsl #17
    2544:	andeq	r4, r0, r6, lsr #17
    2548:	andeq	r4, r0, lr, ror r8
    254c:	andeq	r4, r0, r6, lsl #17
    2550:	muleq	r0, r8, r8
    2554:	andeq	r4, r0, sl, lsr #17
    2558:	andeq	r4, r0, lr, ror r5
    255c:	andeq	r4, r0, r8, ror r5
    2560:	andeq	r0, r0, r8, lsr #3
    2564:	andeq	r4, r0, r2, lsr r8
    2568:	muleq	r1, sl, r4
    256c:	andeq	r4, r0, sl, lsl r8
    2570:	muleq	r0, r0, r4
    2574:	andeq	r0, r0, r4, lsr #3
    2578:	andeq	r4, r0, ip, lsr r8
    257c:	andeq	r6, r1, r2, lsl #8
    2580:	andeq	r6, r1, sl, asr r3
    2584:	andeq	r4, r0, r8, lsl #5
    2588:	andeq	r4, r0, lr, ror #14
    258c:	andeq	r4, r0, lr, lsr r7
    2590:	andeq	r4, r0, r6, lsr r7
    2594:	andeq	r4, r0, r0, lsr r7
    2598:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    259c:	strdeq	r6, [r1], -r2
    25a0:	andeq	r3, r0, r2, lsr pc
    25a4:	andeq	r6, r1, r2, ror #3
    25a8:			; <UNDEFINED> instruction: 0x000161b2
    25ac:	strdeq	r4, [r0], -ip
    25b0:	muleq	r0, lr, r5
    25b4:	andeq	r4, r0, r8, asr #9
    25b8:	andeq	r3, r0, ip, lsr #30
    25bc:	andeq	r3, r0, r2, ror #28
    25c0:	andeq	r4, r0, r8, asr #10
    25c4:	andeq	r4, r0, r0, lsl #10
    25c8:	andeq	r4, r0, r0, lsl #9
    25cc:	andeq	r4, r0, r8, asr r4
    25d0:	andeq	r4, r0, lr, lsl #10
    25d4:	andeq	r4, r0, lr, lsl r4
    25d8:	strdeq	r4, [r0], -lr
    25dc:			; <UNDEFINED> instruction: 0x00003db8
    25e0:	andeq	r4, r0, ip, ror #9
    25e4:	andeq	r4, r0, r0, lsl #9
    25e8:	andeq	r4, r0, sl, ror r4
    25ec:	andeq	r4, r0, lr, asr #8
    25f0:	andeq	r4, r0, r6, asr #8
    25f4:	andeq	r3, r0, lr, lsr #30
    25f8:	andeq	r5, r1, r8, ror pc
    25fc:	andeq	r5, r1, r0, ror pc
    2600:	muleq	r0, ip, r2
    2604:	andeq	r4, r0, r2, lsr r4
    2608:	andeq	r3, r0, r4, lsr ip
    260c:	andeq	r4, r0, r2, lsr r4
    2610:	andeq	r4, r0, lr, asr r2
    2614:	strdeq	r4, [r0], -r8
    2618:	andeq	r4, r0, ip, ror #7
    261c:	andeq	r3, r0, r2, lsr lr
    2620:	andeq	r5, r1, lr, asr lr
    2624:	strdeq	r4, [r0], -sl
    2628:	muleq	r0, sl, r1
    262c:	andeq	r4, r0, r0, asr #6
    2630:	andeq	r3, r0, r2, asr #22
    2634:	muleq	r0, r6, sp
    2638:	andeq	r3, r0, r8, lsl lr
    263c:	andeq	r3, r0, lr, lsl #28
    2640:	andeq	r3, r0, r4, lsl #28
    2644:	andeq	r4, r0, r4, lsr r3
    2648:	andeq	r4, r0, r0, lsr #8
    264c:	andeq	r5, r1, ip, lsr #26
    2650:	strdeq	r5, [r1], -ip
    2654:	andeq	r4, r0, r6, ror r0
    2658:	andeq	r4, r0, r4, ror #2
    265c:	andeq	r3, r0, lr, lsl sl
    2660:			; <UNDEFINED> instruction: 0x000043b6
    2664:			; <UNDEFINED> instruction: 0x00015cbc
    2668:	muleq	r1, r2, ip
    266c:	andeq	r5, r1, ip, ror ip
    2670:	andeq	r3, r0, ip, ror #31
    2674:	ldrdeq	r4, [r0], -sl
    2678:	muleq	r0, r4, r9
    267c:	andeq	r4, r0, r0, ror #4
    2680:	andeq	r4, r0, r2, ror #1
    2684:	ldrdeq	r4, [r0], -r6
    2688:	strdeq	r3, [r0], -r0
    268c:	andeq	r3, r0, r2, ror #23
    2690:	ldrdeq	r3, [r0], -r4
    2694:	andeq	r4, r0, ip, lsl r1
    2698:	muleq	r0, ip, r0
    269c:	andeq	r3, r0, r4, ror #22
    26a0:	andeq	r3, r0, ip, lsr pc
    26a4:	andeq	r4, r0, r2, ror #1
    26a8:	andeq	r3, r0, r4, ror #17
    26ac:	andeq	r4, r0, r2, lsr r1
    26b0:	andeq	r3, r0, r8, lsr fp
    26b4:	andeq	r4, r0, sl, lsl #3
    26b8:	andeq	r5, r1, r4, ror #22
    26bc:	andeq	r3, r0, r8, lsl #17
    26c0:	andeq	r5, r1, lr, lsr fp
    26c4:	ldmdage	r2, {r0, r1, r2, r8, r9, fp, ip, pc}
    26c8:	strcc	r2, [r1], -r0, lsl #2
    26cc:	movwne	lr, #2496	; 0x9c0
    26d0:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    26d4:	andcs	r2, sl, #1073741824	; 0x40000000
    26d8:			; <UNDEFINED> instruction: 0xf7fe4638
    26dc:	stmdacs	r1, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
    26e0:			; <UNDEFINED> instruction: 0xd1264601
    26e4:	ldrdcc	pc, [r0], -r8
    26e8:			; <UNDEFINED> instruction: 0xf0032e08
    26ec:	suble	r0, r0, r0, lsl r3
    26f0:	rscle	r2, r7, r0, lsl #22
    26f4:	ldrdls	r4, [r9, -r0]
    26f8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    26fc:	andls	r6, r8, #1703936	; 0x1a0000
    2700:	svc	0x008ef7fe
    2704:			; <UNDEFINED> instruction: 0xf8df9a08
    2708:			; <UNDEFINED> instruction: 0xf8dfe334
    270c:	ldrbtmi	ip, [lr], #820	; 0x334
    2710:	ldrbtmi	r9, [ip], #2313	; 0x909
    2714:	and	pc, r4, sp, asr #17
    2718:	andgt	pc, r0, sp, asr #17
    271c:	ldrmi	r4, [r0], -r3, lsl #12
    2720:	bcs	43df88 <tcgetattr@plt+0x43c754>
    2724:	svc	0x00f0f7fe
    2728:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
    272c:	blx	fe83e734 <tcgetattr@plt+0xfe83cf00>
    2730:	blmi	ff17c658 <tcgetattr@plt+0xff17ae24>
    2734:	ldrbtmi	r2, [fp], #-3592	; 0xfffff1f8
    2738:			; <UNDEFINED> instruction: 0xf003681b
    273c:	andsle	r0, r8, r0, lsl r3
    2740:	eorsle	r2, r2, r0, lsl #22
    2744:			; <UNDEFINED> instruction: 0x4ec14bbc
    2748:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    274c:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2750:	svc	0x0066f7fe
    2754:	bmi	fefd4e54 <tcgetattr@plt+0xfefd3620>
    2758:			; <UNDEFINED> instruction: 0x96004479
    275c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2760:	strmi	r2, [r3], -r1, lsl #2
    2764:			; <UNDEFINED> instruction: 0xf7fe4638
    2768:	ldmmi	fp!, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    276c:			; <UNDEFINED> instruction: 0xf0004478
    2770:	blmi	feec1174 <tcgetattr@plt+0xfeebf940>
    2774:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2778:	ldrle	r0, [r6, #-1758]	; 0xfffff922
    277c:			; <UNDEFINED> instruction: 0x4eb84bae
    2780:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2784:	ldmdavs	pc, {r1, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2788:	svc	0x004af7fe
    278c:	bmi	fed94e68 <tcgetattr@plt+0xfed93634>
    2790:			; <UNDEFINED> instruction: 0x96004479
    2794:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2798:	strmi	r2, [r3], -r1, lsl #2
    279c:			; <UNDEFINED> instruction: 0xf7fe4638
    27a0:	ldmmi	r2!, {r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    27a4:			; <UNDEFINED> instruction: 0xf0004478
    27a8:	blvs	a0113c <tcgetattr@plt+0x9ff908>
    27ac:	cdpge	2, 1, cr2, cr2, cr1, {0}
    27b0:	strls	r4, [r8], #-1704	; 0xfffff958
    27b4:	ldrtmi	r2, [ip], -r0, lsl #10
    27b8:			; <UNDEFINED> instruction: 0x463a4617
    27bc:	strtmi	r4, [r0], -r1, asr #12
    27c0:	andpl	pc, r0, r9, asr #17
    27c4:	svc	0x009af7fe
    27c8:	ldrdcc	pc, [r0], -r9
    27cc:	ldcle	8, cr2, [r0, #-0]
    27d0:	eorle	r1, fp, pc, lsr sl
    27d4:	strmi	r2, [r0], #2827	; 0xb0b
    27d8:	blls	1f6f9c <tcgetattr@plt+0x1f5768>
    27dc:	ldrtmi	r2, [r0], -r0, lsl #2
    27e0:	rsbsvs	r6, r3, r5, lsr r0
    27e4:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    27e8:	mvnle	r2, r0, lsl #30
    27ec:			; <UNDEFINED> instruction: 0x9c084ba0
    27f0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    27f4:			; <UNDEFINED> instruction: 0xf57f0758
    27f8:	blmi	fe3ed468 <tcgetattr@plt+0xfe3ebc34>
    27fc:			; <UNDEFINED> instruction: 0xf85b4d9d
    2800:	ldrbtmi	r3, [sp], #-3
    2804:			; <UNDEFINED> instruction: 0xf7fe681e
    2808:	ldmibmi	fp, {r2, r3, r8, r9, sl, fp, sp, lr, pc}
    280c:	ldrbtmi	r4, [r9], #-2715	; 0xfffff565
    2810:	tstls	r1, r0, lsl #10
    2814:	tstcs	r1, sl, ror r4
    2818:	ldrtmi	r4, [r0], -r3, lsl #12
    281c:	svc	0x0074f7fe
    2820:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
    2824:	blx	93e82c <tcgetattr@plt+0x93cff8>
    2828:	bllt	8082c <tcgetattr@plt+0x7eff8>
    282c:	sbcsle	r2, r4, fp, lsl #22
    2830:	blcs	13c7a8 <tcgetattr@plt+0x13af74>
    2834:	blcs	2f7024 <tcgetattr@plt+0x2f57f0>
    2838:			; <UNDEFINED> instruction: 0xe7ced1bf
    283c:			; <UNDEFINED> instruction: 0xf85b4b7e
    2840:			; <UNDEFINED> instruction: 0xf8d33003
    2844:			; <UNDEFINED> instruction: 0xf7fe8000
    2848:			; <UNDEFINED> instruction: 0xf8dfeeec
    284c:			; <UNDEFINED> instruction: 0x4631c238
    2850:	ldrbtmi	r4, [ip], #2701	; 0xa8d
    2854:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2858:	bmi	fe30d860 <tcgetattr@plt+0xfe30c02c>
    285c:			; <UNDEFINED> instruction: 0x4603447a
    2860:			; <UNDEFINED> instruction: 0xf7fe4640
    2864:	stmmi	sl, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    2868:			; <UNDEFINED> instruction: 0xf0004478
    286c:	strt	pc, [r9], -r1, lsl #20
    2870:	ldrbtmi	r4, [fp], #-2952	; 0xfffff478
    2874:	smmlaeq	r8, fp, r8, r6
    2878:	addshi	pc, r2, r0, lsl #2
    287c:			; <UNDEFINED> instruction: 0xf8944a86
    2880:	ldrbtmi	r3, [sl], #-136	; 0xffffff78
    2884:	orreq	pc, r0, #67	; 0x43
    2888:	addcc	pc, r8, r4, lsl #17
    288c:	smmlaeq	r1, r2, r8, r6
    2890:	blmi	1a77cf0 <tcgetattr@plt+0x1a764bc>
    2894:			; <UNDEFINED> instruction: 0xf85b4d81
    2898:	ldrbtmi	r3, [sp], #-3
    289c:			; <UNDEFINED> instruction: 0xf7fe681e
    28a0:	ldmdbmi	pc!, {r6, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    28a4:	ldrbtmi	r4, [r9], #-2687	; 0xfffff581
    28a8:	tstls	r1, r0, lsl #10
    28ac:	tstcs	r1, sl, ror r4
    28b0:	ldrtmi	r4, [r0], -r3, lsl #12
    28b4:	svc	0x0028f7fe
    28b8:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    28bc:			; <UNDEFINED> instruction: 0xf9d8f000
    28c0:	umullcc	pc, r8, r4, r9	; <UNPREDICTABLE>
    28c4:			; <UNDEFINED> instruction: 0xf6ff2b00
    28c8:	stmdbge	r2!, {r0, r1, r2, r5, r6, r7, r8, sl, fp, sp, pc}^
    28cc:	andcs	sl, r1, #6356992	; 0x610000
    28d0:	blx	ffcbe8d8 <tcgetattr@plt+0xffcbd0a4>
    28d4:	stmdbge	r2!, {r5, r6, r7, r8, sl, sp, lr, pc}^
    28d8:	andcs	sl, r0, #6356992	; 0x610000
    28dc:	blx	ffb3e8e4 <tcgetattr@plt+0xffb3d0b0>
    28e0:			; <UNDEFINED> instruction: 0x63a3230a
    28e4:			; <UNDEFINED> instruction: 0xf8d7e401
    28e8:			; <UNDEFINED> instruction: 0xf7fe8000
    28ec:	stmdbmi	pc!, {r1, r3, r4, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    28f0:			; <UNDEFINED> instruction: 0xc1bcf8df
    28f4:	ldrbtmi	r4, [r9], #-2671	; 0xfffff591
    28f8:	strdls	r4, [r1, -ip]
    28fc:	tstcs	r1, sl, ror r4
    2900:	andgt	pc, r0, sp, asr #17
    2904:	strbmi	r4, [r0], -r3, lsl #12
    2908:	mrc	7, 7, APSR_nzcv, cr14, cr14, {7}
    290c:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
    2910:			; <UNDEFINED> instruction: 0xf9aef000
    2914:	blmi	123bc64 <tcgetattr@plt+0x123a430>
    2918:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    291c:	ldrdhi	pc, [r0], -r7
    2920:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    2924:	stmdbmi	r6!, {r0, r2, r5, r6, r8, r9, sl, fp, lr}^
    2928:	ldrbtmi	r4, [pc], #-2662	; 2930 <tcgetattr@plt+0x10fc>
    292c:	smlsdxls	r0, r9, r4, r4
    2930:	tstls	r1, sl, ror r4
    2934:	strmi	r2, [r3], -r1, lsl #2
    2938:			; <UNDEFINED> instruction: 0xf7fe4640
    293c:	stmdami	r2!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    2940:			; <UNDEFINED> instruction: 0xf0004478
    2944:			; <UNDEFINED> instruction: 0xf894f995
    2948:	ldrbeq	r3, [r9], -r8, lsl #1
    294c:	cfldr64ge	mvdx15, [pc], {127}	; 0x7f
    2950:	blmi	e7bc98 <tcgetattr@plt+0xe7a464>
    2954:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2958:	ldrdls	pc, [r0], -r7
    295c:	mcr	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2960:	ldmdbmi	fp, {r1, r3, r4, r6, r8, r9, sl, fp, lr}^
    2964:	ldrbtmi	r4, [pc], #-2651	; 296c <tcgetattr@plt+0x1138>
    2968:	smlsdxls	r0, r9, r4, r4
    296c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2970:	strmi	r2, [r3], -r1, lsl #2
    2974:			; <UNDEFINED> instruction: 0xf7fe4648
    2978:	ldmdami	r7, {r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    297c:	ldrdcs	pc, [r8], -r8	; <UNPREDICTABLE>
    2980:	ldrdne	pc, [r8], -r8
    2984:			; <UNDEFINED> instruction: 0xf0004478
    2988:	strbt	pc, [r6], #2419	; 0x973	; <UNPREDICTABLE>
    298c:	andcs	r4, r5, #1359872	; 0x14c000
    2990:			; <UNDEFINED> instruction: 0xf7ff4479
    2994:	ldmdbmi	r2, {r1, r4, r5, r6, r9, fp, ip, sp, pc}^
    2998:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    299c:	blt	ff9c09a0 <tcgetattr@plt+0xff9bf16c>
    29a0:	vldrmi	d20, [r0, #-148]	; 0xffffff6c
    29a4:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    29a8:	ldmdavs	lr, {r0, r2, r3, r4, r5, r6, sl, lr}
    29ac:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    29b0:	bmi	1394eec <tcgetattr@plt+0x13936b8>
    29b4:	strls	r4, [r0, #-1145]	; 0xfffffb87
    29b8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    29bc:	strmi	r2, [r3], -r1, lsl #2
    29c0:			; <UNDEFINED> instruction: 0xf7fe4630
    29c4:	stmdami	sl, {r1, r5, r7, r9, sl, fp, sp, lr, pc}^
    29c8:			; <UNDEFINED> instruction: 0xf0004478
    29cc:			; <UNDEFINED> instruction: 0xe755f951
    29d0:			; <UNDEFINED> instruction: 0xf85b4b19
    29d4:			; <UNDEFINED> instruction: 0xf8d77003
    29d8:			; <UNDEFINED> instruction: 0xf7fe8000
    29dc:	svcmi	0x0045ee22
    29e0:	bmi	1194efc <tcgetattr@plt+0x11936c8>
    29e4:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    29e8:	tstls	r1, r0, lsl #14
    29ec:	tstcs	r1, sl, ror r4
    29f0:	strbmi	r4, [r0], -r3, lsl #12
    29f4:	mcr	7, 4, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    29f8:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    29fc:			; <UNDEFINED> instruction: 0xf938f000
    2a00:	blmi	37bd34 <tcgetattr@plt+0x37a500>
    2a04:	andvc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    2a08:	ldrdhi	pc, [r0], -r7
    2a0c:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2a10:	ldmdbmi	sp!, {r2, r3, r4, r5, r8, r9, sl, fp, lr}
    2a14:	ldrbtmi	r4, [pc], #-2621	; 2a1c <tcgetattr@plt+0x11e8>
    2a18:	smlsdxls	r0, r9, r4, r4
    2a1c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2a20:	strmi	r2, [r3], -r1, lsl #2
    2a24:			; <UNDEFINED> instruction: 0xf7fe4640
    2a28:	ldmdami	r9!, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2a2c:			; <UNDEFINED> instruction: 0xf0004478
    2a30:	strt	pc, [r7], #2335	; 0x91f
    2a34:	mrc	7, 6, APSR_nzcv, cr10, cr14, {7}
    2a38:	andeq	r0, r0, r8, lsr #3
    2a3c:	andeq	r3, r0, sl, lsl #14
    2a40:	muleq	r0, r2, ip
    2a44:	andeq	r3, r0, lr, lsr #29
    2a48:	ldrdeq	r5, [r1], -r6
    2a4c:	andeq	r3, r0, r8, asr ip
    2a50:	andeq	r3, r0, r0, asr #13
    2a54:	strdeq	r3, [r0], -r6
    2a58:	andeq	r3, r0, r4, lsl #29
    2a5c:	muleq	r1, r8, r8
    2a60:	andeq	r3, r0, r0, lsr #24
    2a64:	andeq	r3, r0, r8, lsl #13
    2a68:			; <UNDEFINED> instruction: 0x000035be
    2a6c:	andeq	r3, r0, r4, ror #28
    2a70:	andeq	r5, r1, ip, lsl r8
    2a74:	andeq	r3, r0, r2, lsr #23
    2a78:	andeq	r3, r0, lr, lsr sp
    2a7c:	andeq	r3, r0, r0, asr #10
    2a80:	strdeq	r3, [r0], -lr
    2a84:	andeq	r3, r0, r6, asr #11
    2a88:	andeq	r3, r0, r0, asr fp
    2a8c:	strdeq	r3, [r0], -r8
    2a90:	andeq	r3, r0, r4, asr sp
    2a94:	muleq	r1, sl, r7
    2a98:	andeq	r5, r1, sl, lsl #15
    2a9c:	andeq	r3, r0, sl, lsl #22
    2aa0:	andeq	r3, r0, r6, lsr #25
    2aa4:	andeq	r3, r0, r8, lsr #9
    2aa8:	andeq	r3, r0, lr, asr lr
    2aac:	muleq	r0, lr, fp
    2ab0:	andeq	r3, r0, ip, lsr #21
    2ab4:	andeq	r3, r0, r8, asr r4
    2ab8:			; <UNDEFINED> instruction: 0x00003db6
    2abc:	andeq	r3, r0, sl, ror sl
    2ac0:	andeq	r3, r0, r8, ror #22
    2ac4:	andeq	r3, r0, r4, lsr #8
    2ac8:	andeq	r3, r0, ip, ror #26
    2acc:	andeq	r3, r0, lr, lsr sl
    2ad0:	andeq	r3, r0, ip, lsr #22
    2ad4:	andeq	r3, r0, r6, ror #7
    2ad8:	andeq	r3, r0, r0, asr #25
    2adc:	andeq	r3, r0, ip, lsr #21
    2ae0:	andeq	r3, r0, lr, ror sl
    2ae4:	strdeq	r3, [r0], -ip
    2ae8:	muleq	r0, r8, fp
    2aec:	muleq	r0, sl, r3
    2af0:			; <UNDEFINED> instruction: 0x00003bb8
    2af4:	andeq	r3, r0, r0, asr #19
    2af8:	andeq	r3, r0, lr, lsr #21
    2afc:	andeq	r3, r0, r8, ror #6
    2b00:	andeq	r3, r0, sl, lsr #25
    2b04:	andeq	r3, r0, lr, lsl #19
    2b08:	andeq	r3, r0, ip, ror sl
    2b0c:	andeq	r3, r0, r6, lsr r3
    2b10:	andeq	r3, r0, ip, asr #24
    2b14:	bleq	3ec58 <tcgetattr@plt+0x3d424>
    2b18:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2b1c:	strbtmi	fp, [sl], -r2, lsl #24
    2b20:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2b24:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2b28:	ldrmi	sl, [sl], #776	; 0x308
    2b2c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2b30:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2b34:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2b38:			; <UNDEFINED> instruction: 0xf85a4b06
    2b3c:	stmdami	r6, {r0, r1, ip, sp}
    2b40:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2b44:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2b48:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    2b4c:	andeq	r5, r1, ip, ror #5
    2b50:	muleq	r0, r4, r1
    2b54:			; <UNDEFINED> instruction: 0x000001b0
    2b58:			; <UNDEFINED> instruction: 0x000001b8
    2b5c:	ldr	r3, [pc, #20]	; 2b78 <tcgetattr@plt+0x1344>
    2b60:	ldr	r2, [pc, #20]	; 2b7c <tcgetattr@plt+0x1348>
    2b64:	add	r3, pc, r3
    2b68:	ldr	r2, [r3, r2]
    2b6c:	cmp	r2, #0
    2b70:	bxeq	lr
    2b74:	b	15e4 <__gmon_start__@plt>
    2b78:	andeq	r5, r1, ip, asr #5
    2b7c:	andeq	r0, r0, ip, lsr #3
    2b80:	blmi	1d4ba0 <tcgetattr@plt+0x1d336c>
    2b84:	bmi	1d3d6c <tcgetattr@plt+0x1d2538>
    2b88:	addmi	r4, r3, #2063597568	; 0x7b000000
    2b8c:	andle	r4, r3, sl, ror r4
    2b90:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2b94:	ldrmi	fp, [r8, -r3, lsl #2]
    2b98:	svclt	0x00004770
    2b9c:	andeq	r5, r1, r4, lsl #9
    2ba0:	andeq	r5, r1, r0, lsl #9
    2ba4:	andeq	r5, r1, r8, lsr #5
    2ba8:	muleq	r0, ip, r1
    2bac:	stmdbmi	r9, {r3, fp, lr}
    2bb0:	bmi	253d98 <tcgetattr@plt+0x252564>
    2bb4:	bne	253da0 <tcgetattr@plt+0x25256c>
    2bb8:	svceq	0x00cb447a
    2bbc:			; <UNDEFINED> instruction: 0x01a1eb03
    2bc0:	andle	r1, r3, r9, asr #32
    2bc4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2bc8:	ldrmi	fp, [r8, -r3, lsl #2]
    2bcc:	svclt	0x00004770
    2bd0:	andeq	r5, r1, r8, asr r4
    2bd4:	andeq	r5, r1, r4, asr r4
    2bd8:	andeq	r5, r1, ip, ror r2
    2bdc:	andeq	r0, r0, r0, asr #3
    2be0:	blmi	2b0008 <tcgetattr@plt+0x2ae7d4>
    2be4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2be8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2bec:	blmi	2711a0 <tcgetattr@plt+0x26f96c>
    2bf0:	ldrdlt	r5, [r3, -r3]!
    2bf4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2bf8:			; <UNDEFINED> instruction: 0xf7fe6818
    2bfc:			; <UNDEFINED> instruction: 0xf7ffebe8
    2c00:	blmi	1c2b04 <tcgetattr@plt+0x1c12d0>
    2c04:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2c08:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2c0c:	andeq	r5, r1, r2, lsr #8
    2c10:	andeq	r5, r1, ip, asr #4
    2c14:	muleq	r0, r8, r1
    2c18:	andeq	r5, r1, sl, lsl #8
    2c1c:	andeq	r5, r1, r2, lsl #8
    2c20:	svclt	0x0000e7c4
    2c24:			; <UNDEFINED> instruction: 0x4604b570
    2c28:	stc	7, cr15, [ip], #1016	; 0x3f8
    2c2c:	strtmi	r4, [r0], -r6, lsl #12
    2c30:	stc	7, cr15, [r8], {254}	; 0xfe
    2c34:	strtmi	r4, [r0], -r5, lsl #12
    2c38:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2c3c:	ldmdblt	r5, {r2, r9, sl, lr}^
    2c40:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    2c44:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2c48:	stccc	8, cr6, [r9], {4}
    2c4c:			; <UNDEFINED> instruction: 0xf04fbf18
    2c50:			; <UNDEFINED> instruction: 0x462034ff
    2c54:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    2c58:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2c5c:	blcs	81cc70 <tcgetattr@plt+0x81b43c>
    2c60:	andvs	sp, r4, r3
    2c64:	ldrbtcc	pc, [pc], #79	; 2c6c <tcgetattr@plt+0x1438>	; <UNPREDICTABLE>
    2c68:			; <UNDEFINED> instruction: 0xf04fe7f3
    2c6c:	udf	#847	; 0x34f
    2c70:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    2c74:	ldcmi	0, cr11, [r3], {130}	; 0x82
    2c78:	ldmdbmi	r3, {r2, r8, r9, fp, sp, pc}
    2c7c:	ldmdami	r3, {r2, r3, r4, r5, r6, sl, lr}
    2c80:	blcs	140dd4 <tcgetattr@plt+0x13f5a0>
    2c84:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    2c88:	stmdavs	r9, {r0, r4, sl, fp, lr}
    2c8c:			; <UNDEFINED> instruction: 0xf04f9101
    2c90:	movwls	r0, #256	; 0x100
    2c94:	stmdbpl	r4, {r0, r8, sp}
    2c98:			; <UNDEFINED> instruction: 0xf7fe6820
    2c9c:	stmdavs	r1!, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    2ca0:			; <UNDEFINED> instruction: 0xf7fe200a
    2ca4:	bmi	2fe264 <tcgetattr@plt+0x2fca30>
    2ca8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2cac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2cb0:	subsmi	r9, sl, r1, lsl #22
    2cb4:	andlt	sp, r2, r4, lsl #2
    2cb8:			; <UNDEFINED> instruction: 0x4010e8bd
    2cbc:	ldrbmi	fp, [r0, -r4]!
    2cc0:	stc	7, cr15, [r6], {254}	; 0xfe
    2cc4:			; <UNDEFINED> instruction: 0x000151b8
    2cc8:	andeq	r0, r0, r0, lsr #3
    2ccc:	andeq	r5, r1, lr, lsr #3
    2cd0:	andeq	r0, r0, r8, lsr #3
    2cd4:	andeq	r5, r1, sl, lsl #3
    2cd8:			; <UNDEFINED> instruction: 0xf100b570
    2cdc:			; <UNDEFINED> instruction: 0xf8df0444
    2ce0:			; <UNDEFINED> instruction: 0x460ee054
    2ce4:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    2ce8:	stcgt	0, cr11, [pc], {144}	; 0x90
    2cec:			; <UNDEFINED> instruction: 0x466d44fe
    2cf0:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    2cf4:	ldrdgt	pc, [r0], -ip
    2cf8:	eorsgt	pc, ip, sp, asr #17
    2cfc:	stceq	0, cr15, [r0], {79}	; 0x4f
    2d00:	cfstr32gt	mvfx12, [pc], {15}
    2d04:	cfstr32gt	mvfx12, [pc], {15}
    2d08:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    2d0c:	stm	r5, {r0, r1, r2}
    2d10:	strbtmi	r0, [sl], -r7
    2d14:	andcs	r4, r0, r1, lsr r6
    2d18:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    2d1c:	blmi	195540 <tcgetattr@plt+0x193d0c>
    2d20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2d24:	blls	3dcd94 <tcgetattr@plt+0x3db560>
    2d28:	qaddle	r4, sl, r1
    2d2c:	ldcllt	0, cr11, [r0, #-64]!	; 0xffffffc0
    2d30:	bl	ff3c0d30 <tcgetattr@plt+0xff3bf4fc>
    2d34:	andeq	r5, r1, r8, asr #2
    2d38:	andeq	r0, r0, r0, lsr #3
    2d3c:	andeq	r5, r1, r4, lsl r1
    2d40:	stmdbmi	pc, {r1, r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
    2d44:	strmi	r4, [r4], -pc, asr #20
    2d48:	blmi	13d3f34 <tcgetattr@plt+0x13d2700>
    2d4c:	ldrbtmi	fp, [fp], #-1408	; 0xfffffa80
    2d50:	addslt	r5, r0, sl, lsl #17
    2d54:	andls	r6, pc, #1179648	; 0x120000
    2d58:	andeq	pc, r0, #79	; 0x4f
    2d5c:	blmi	12dcdcc <tcgetattr@plt+0x12db598>
    2d60:	ldrbtmi	r0, [fp], #-1682	; 0xfffff96e
    2d64:			; <UNDEFINED> instruction: 0xf894d44f
    2d68:	ldrbeq	r3, [fp], -r8, lsl #1
    2d6c:	tstcs	r1, r3, lsl #10
    2d70:			; <UNDEFINED> instruction: 0xf7ff4620
    2d74:	stcvs	15, cr15, [r5], #-708	; 0xfffffd3c
    2d78:	rsbseq	pc, pc, #5
    2d7c:	vqrdmlsh.s<illegal width 8>	<illegal reg q8.5>, <illegal reg q1.5>, <illegal reg q1.5>
    2d80:	blcs	3aa0 <tcgetattr@plt+0x226c>
    2d84:	svclt	0x00cc68e3
    2d88:	streq	pc, [r0, #258]	; 0x102
    2d8c:	strcs	pc, [r7, #-965]	; 0xfffffc3b
    2d90:	andcs	fp, r0, r3, lsl r3
    2d94:			; <UNDEFINED> instruction: 0xf7feaf04
    2d98:			; <UNDEFINED> instruction: 0x232aeb88
    2d9c:	tstcs	r7, sl, lsr r6
    2da0:	stmdage	r3, {r2, r7, r9, sl, lr}
    2da4:	andgt	pc, ip, sp, asr #17
    2da8:	stc2l	0, cr15, [r2], {2}
    2dac:	ldrdhi	pc, [ip], -r4
    2db0:	subsle	r2, r6, r0, lsl #28
    2db4:	andcs	r4, r5, #884736	; 0xd8000
    2db8:	ldrbtmi	r2, [r9], #-0
    2dbc:	bl	1ec0dbc <tcgetattr@plt+0x1ebf588>
    2dc0:	tstcs	r1, fp, lsr r6
    2dc4:	strmi	r9, [r2], -r0, lsl #12
    2dc8:			; <UNDEFINED> instruction: 0xf7fe4640
    2dcc:			; <UNDEFINED> instruction: 0xf894ec9e
    2dd0:			; <UNDEFINED> instruction: 0xf0100088
    2dd4:	eorle	r0, sp, r8
    2dd8:	smlattcs	pc, r0, fp, r6
    2ddc:	ldc	7, cr15, [r4], {254}	; 0xfe
    2de0:	tstlt	r0, r0, ror #18
    2de4:			; <UNDEFINED> instruction: 0xff1ef7ff
    2de8:	stmiavs	r0!, {r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    2dec:			; <UNDEFINED> instruction: 0xf7ffb110
    2df0:	bllt	fe042a5c <tcgetattr@plt+0xfe041228>
    2df4:	umullcc	pc, r8, r4, r8	; <UNPREDICTABLE>
    2df8:	svceq	0x0002f013
    2dfc:	qadd16mi	fp, r8, r4
    2e00:			; <UNDEFINED> instruction: 0xf7fe2000
    2e04:	bmi	8fde5c <tcgetattr@plt+0x8fc628>
    2e08:	ldmpl	fp, {r0, r1, r5, r8, sl, fp, lr}
    2e0c:	ldmdavs	pc, {r0, r2, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    2e10:	stc	7, cr15, [r6], {254}	; 0xfe
    2e14:	bmi	8952a0 <tcgetattr@plt+0x893a6c>
    2e18:	strls	r4, [r0, #-1145]	; 0xfffffb87
    2e1c:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    2e20:	strmi	r2, [r3], -r1, lsl #2
    2e24:			; <UNDEFINED> instruction: 0xf7fe4638
    2e28:	ldmdami	lr, {r4, r5, r6, sl, fp, sp, lr, pc}
    2e2c:			; <UNDEFINED> instruction: 0xf7ff4478
    2e30:			; <UNDEFINED> instruction: 0xe798ff1f
    2e34:	andcs	r4, r5, #28, 18	; 0x70000
    2e38:			; <UNDEFINED> instruction: 0xf7fe4479
    2e3c:	stmiavs	r2!, {r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    2e40:	andcs	r4, r1, r1, lsl #12
    2e44:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    2e48:	ldmdbmi	r8, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    2e4c:	stmdbvs	r2!, {r0, sp}
    2e50:			; <UNDEFINED> instruction: 0xf7fe4479
    2e54:	ldmdbmi	r6, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    2e58:	stmiavs	r2!, {r0, sp}
    2e5c:			; <UNDEFINED> instruction: 0xf7fe4479
    2e60:	ldmdbmi	r4, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    2e64:	andcs	r4, r5, #48, 12	; 0x3000000
    2e68:			; <UNDEFINED> instruction: 0xf7fe4479
    2e6c:	ldrtmi	lr, [fp], -r4, lsr #22
    2e70:	strls	r2, [r0, #-257]	; 0xfffffeff
    2e74:	strbmi	r4, [r0], -r2, lsl #12
    2e78:	mcrr	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    2e7c:	svclt	0x0000e7a7
    2e80:	andeq	r5, r1, ip, ror #1
    2e84:	andeq	r0, r0, r0, lsr #3
    2e88:			; <UNDEFINED> instruction: 0x000152be
    2e8c:	ldrdeq	r5, [r1], -r2
    2e90:			; <UNDEFINED> instruction: 0x00002fba
    2e94:	andeq	r0, r0, r8, lsr #3
    2e98:	muleq	r0, r8, r5
    2e9c:	andeq	r2, r0, ip, asr #30
    2ea0:	andeq	r2, r0, r6, lsr pc
    2ea4:	andeq	r2, r0, r0, asr #30
    2ea8:	andeq	r2, r0, r8, lsl #31
    2eac:	andeq	r2, r0, ip, lsl #31
    2eb0:	andeq	r2, r0, r0, lsl #31
    2eb4:	andeq	r2, r0, r8, lsr #30
    2eb8:	push	{r2, r5, r8, r9, fp, lr}
    2ebc:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    2ec0:	streq	pc, [r1], #-130	; 0xffffff7e
    2ec4:	strmi	r4, [pc], -r2, lsr #20
    2ec8:	blmi	89cf34 <tcgetattr@plt+0x89b700>
    2ecc:	addlt	r4, r4, sl, ror r4
    2ed0:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    2ed4:	ldmdavs	fp, {r1, r3, r7, r9, sl}
    2ed8:			; <UNDEFINED> instruction: 0xf04f9303
    2edc:	blmi	783ae4 <tcgetattr@plt+0x7822b0>
    2ee0:	ldrle	r4, [r8], #-1147	; 0xfffffb85
    2ee4:	and	sl, r4, r2, lsl #28
    2ee8:	addmi	r6, r3, #2818048	; 0x2b0000
    2eec:	blls	b2b04 <tcgetattr@plt+0xb12d0>
    2ef0:	andcs	r6, r0, #59	; 0x3b
    2ef4:	ldrtmi	r4, [r0], -r1, lsr #12
    2ef8:	bl	ffa40ef8 <tcgetattr@plt+0xffa3f6c4>
    2efc:	ldclle	8, cr2, [r3]
    2f00:	blmi	515760 <tcgetattr@plt+0x513f2c>
    2f04:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f08:	blls	dcf78 <tcgetattr@plt+0xdb744>
    2f0c:	tstle	sl, sl, asr r0
    2f10:	pop	{r2, ip, sp, pc}
    2f14:	bmi	4a36dc <tcgetattr@plt+0x4a1ea8>
    2f18:	ldmpl	fp, {r1, r4, r9, sl, fp, lr}
    2f1c:			; <UNDEFINED> instruction: 0xf8d3447e
    2f20:			; <UNDEFINED> instruction: 0xf7fe8000
    2f24:	ldmdbmi	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    2f28:	ldrbtmi	r4, [r9], #-2576	; 0xfffff5f0
    2f2c:	tstls	r1, r0, lsl #12
    2f30:	tstcs	r1, sl, ror r4
    2f34:	strbmi	r4, [r0], -r3, lsl #12
    2f38:	bl	ff9c0f38 <tcgetattr@plt+0xff9bf704>
    2f3c:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    2f40:	mrc2	7, 4, pc, cr6, cr15, {7}
    2f44:			; <UNDEFINED> instruction: 0xf7fee7ce
    2f48:	svclt	0x0000eac4
    2f4c:	andeq	r5, r1, lr, asr #2
    2f50:	andeq	r4, r1, r8, ror #30
    2f54:	andeq	r0, r0, r0, lsr #3
    2f58:	andeq	r4, r1, r4, asr pc
    2f5c:	andeq	r4, r1, r0, lsr pc
    2f60:	andeq	r0, r0, r8, lsr #3
    2f64:	andeq	r3, r0, r8, lsl #9
    2f68:	andeq	r2, r0, sl, lsr lr
    2f6c:	andeq	r2, r0, r4, lsr #28
    2f70:			; <UNDEFINED> instruction: 0x00002eb2
    2f74:			; <UNDEFINED> instruction: 0x46044b14
    2f78:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    2f7c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2f80:	ldreq	fp, [fp], r0, lsl #10
    2f84:	strle	fp, [r7], #-131	; 0xffffff7d
    2f88:	andcs	r2, r0, pc, lsl #2
    2f8c:	bl	f40f8c <tcgetattr@plt+0xf3f758>
    2f90:	tstcs	r0, r0, lsr #12
    2f94:	mrc2	7, 6, pc, cr4, cr15, {7}
    2f98:	vstrmi	d4, [lr, #-52]	; 0xffffffcc
    2f9c:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    2fa0:			; <UNDEFINED> instruction: 0xf7fe681e
    2fa4:	stmdbmi	ip, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    2fa8:	ldrbtmi	r4, [r9], #-2572	; 0xfffff5f4
    2fac:	tstls	r1, r0, lsl #10
    2fb0:	tstcs	r1, sl, ror r4
    2fb4:	ldrtmi	r4, [r0], -r3, lsl #12
    2fb8:	bl	fe9c0fb8 <tcgetattr@plt+0xfe9bf784>
    2fbc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    2fc0:	mrc2	7, 2, pc, cr6, cr15, {7}
    2fc4:	svclt	0x0000e7e0
    2fc8:	muleq	r1, r2, r0
    2fcc:			; <UNDEFINED> instruction: 0x00014eb8
    2fd0:	andeq	r0, r0, r8, lsr #3
    2fd4:	andeq	r3, r0, r6, lsl #8
    2fd8:			; <UNDEFINED> instruction: 0x00002dba
    2fdc:	andeq	r2, r0, r4, lsr #27
    2fe0:	andeq	r2, r0, r6, asr #28
    2fe4:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    2fe8:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    2fec:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2ff0:			; <UNDEFINED> instruction: 0xf7fe4620
    2ff4:	strmi	lr, [r7], -r8, asr #21
    2ff8:			; <UNDEFINED> instruction: 0xf7fe4620
    2ffc:	strmi	lr, [r6], -r4, lsr #20
    3000:			; <UNDEFINED> instruction: 0xf7fe4620
    3004:	strmi	lr, [r4], -lr, lsl #23
    3008:			; <UNDEFINED> instruction: 0xb128bb66
    300c:	bl	e4100c <tcgetattr@plt+0xe3f7d8>
    3010:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3014:	tstle	r7, r9, lsl #22
    3018:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    301c:			; <UNDEFINED> instruction: 0x4620681c
    3020:	b	fec41020 <tcgetattr@plt+0xfec3f7ec>
    3024:	strtmi	r4, [r0], -r6, lsl #12
    3028:	b	341028 <tcgetattr@plt+0x33f7f4>
    302c:	strtmi	r4, [r0], -r5, lsl #12
    3030:	bl	1dc1030 <tcgetattr@plt+0x1dbf7fc>
    3034:	bllt	f5484c <tcgetattr@plt+0xf53018>
    3038:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    303c:	bl	84103c <tcgetattr@plt+0x83f808>
    3040:	blcs	25d054 <tcgetattr@plt+0x25b820>
    3044:	ldfltp	f5, [r8, #44]!	; 0x2c
    3048:	rscle	r2, r5, r0, lsr #22
    304c:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    3050:	andcs	r2, r0, r5, lsl #4
    3054:			; <UNDEFINED> instruction: 0xf7fe4479
    3058:			; <UNDEFINED> instruction: 0xf7feea2e
    305c:	andcs	lr, r1, ip, lsl #23
    3060:	b	141060 <tcgetattr@plt+0x13f82c>
    3064:	bl	341064 <tcgetattr@plt+0x33f830>
    3068:	stccs	8, cr6, [r0], {3}
    306c:	blcs	837824 <tcgetattr@plt+0x835ff0>
    3070:	andvs	fp, r4, r8, lsl pc
    3074:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    3078:	andcs	r2, r0, r5, lsl #4
    307c:			; <UNDEFINED> instruction: 0xf7fe4479
    3080:			; <UNDEFINED> instruction: 0xf7feea1a
    3084:			; <UNDEFINED> instruction: 0xe7eaeaf8
    3088:	mvnle	r2, r0, lsl #16
    308c:	b	ffe4108c <tcgetattr@plt+0xffe3f858>
    3090:	blcs	81d0a4 <tcgetattr@plt+0x81b870>
    3094:	andvs	fp, r4, r8, lsl pc
    3098:	svclt	0x0000e7e1
    309c:	andeq	r4, r1, sl, asr #28
    30a0:			; <UNDEFINED> instruction: 0x000001b4
    30a4:	andeq	r0, r0, r8, lsr #3
    30a8:			; <UNDEFINED> instruction: 0x00002db8
    30ac:	muleq	r0, r0, sp
    30b0:			; <UNDEFINED> instruction: 0x361cf8df
    30b4:	svcmi	0x00f0e92d
    30b8:			; <UNDEFINED> instruction: 0x4606447b
    30bc:			; <UNDEFINED> instruction: 0x0614f8df
    30c0:			; <UNDEFINED> instruction: 0xf8df4689
    30c4:	ldrbtmi	r1, [r8], #-1556	; 0xfffff9ec
    30c8:			; <UNDEFINED> instruction: 0xf5ad681b
    30cc:			; <UNDEFINED> instruction: 0xf8df5d00
    30d0:	addlt	r8, fp, ip, lsl #12
    30d4:	ldrmi	r5, [r2], r1, asr #16
    30d8:			; <UNDEFINED> instruction: 0xf50d06dc
    30dc:	ldrbtmi	r5, [r8], #512	; 0x200
    30e0:	eoreq	pc, r4, #-2147483648	; 0x80000000
    30e4:	andsvs	r6, r1, r9, lsl #16
    30e8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    30ec:	svcge	0x000ad470
    30f0:	svcne	0x003d2300
    30f4:	andpl	pc, r0, #1325400064	; 0x4f000000
    30f8:			; <UNDEFINED> instruction: 0xf8ca4648
    30fc:	strtmi	r3, [r9], -r0
    3100:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3104:	blle	164a91c <tcgetattr@plt+0x16490e8>
    3108:	movwcs	fp, #7940	; 0x1f04
    310c:	andcc	pc, r0, sl, asr #17
    3110:			; <UNDEFINED> instruction: 0xf1b9d041
    3114:	cmnle	r9, r0, lsl #30
    3118:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    311c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3120:			; <UNDEFINED> instruction: 0xf10006d8
    3124:			; <UNDEFINED> instruction: 0xf7fe8122
    3128:			; <UNDEFINED> instruction: 0xf8d6eaac
    312c:	vqadd.s8	d24, d11, d16
    3130:			; <UNDEFINED> instruction: 0xf6c02980
    3134:	strtmi	r6, [sl], r6, ror #19
    3138:			; <UNDEFINED> instruction: 0xf1a72500
    313c:	movwls	r0, #8972	; 0x230c
    3140:	strtmi	r4, [r2], -r3, lsl #13
    3144:			; <UNDEFINED> instruction: 0x46404651
    3148:	andpl	pc, r0, fp, asr #17
    314c:	b	ff5c114c <tcgetattr@plt+0xff5bf918>
    3150:	vsub.i8	d18, d0, d0
    3154:	bne	923558 <tcgetattr@plt+0x921d24>
    3158:	ldrdcs	pc, [r0], -fp
    315c:	bcs	2f718c <tcgetattr@plt+0x2f5958>
    3160:	mvnle	r4, r2, lsl #9
    3164:	tstcs	r0, r2, lsl #22
    3168:	stmib	r3, {r3, r4, r9, sl, lr}^
    316c:			; <UNDEFINED> instruction: 0xf7fe5900
    3170:	strb	lr, [r6, r4, ror #18]!
    3174:	tstle	fp, fp, lsl #20
    3178:	andeq	pc, ip, r7, lsr #3
    317c:	vmax.s8	d20, d11, d17
    3180:			; <UNDEFINED> instruction: 0xf8472380
    3184:			; <UNDEFINED> instruction: 0xf6c04c0c
    3188:	subvs	r6, r3, r6, ror #7
    318c:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3190:			; <UNDEFINED> instruction: 0xf7fe6b30
    3194:			; <UNDEFINED> instruction: 0xf8dfeb26
    3198:			; <UNDEFINED> instruction: 0xf50d154c
    319c:			; <UNDEFINED> instruction: 0xf8df5300
    31a0:			; <UNDEFINED> instruction: 0x33242538
    31a4:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    31a8:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    31ac:			; <UNDEFINED> instruction: 0xf0404051
    31b0:			; <UNDEFINED> instruction: 0xf50d822e
    31b4:	andlt	r5, fp, r0, lsl #26
    31b8:	svchi	0x00f0e8bd
    31bc:	b	18411bc <tcgetattr@plt+0x183f988>
    31c0:	blcs	11d1d4 <tcgetattr@plt+0x11b9a0>
    31c4:	blcs	2f2e2c <tcgetattr@plt+0x2f15f8>
    31c8:	ldrtmi	sp, [r0], -r5, ror #1
    31cc:	mrc2	7, 6, pc, cr2, cr15, {7}
    31d0:	ldrcc	pc, [r4, #-2271]	; 0xfffff721
    31d4:	ldrmi	pc, [r4, #-2271]	; 0xfffff721
    31d8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    31dc:	ldmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}
    31e0:	b	7c11e0 <tcgetattr@plt+0x7bf9ac>
    31e4:	strne	pc, [r8, #-2271]	; 0xfffff721
    31e8:	strcs	pc, [r8, #-2271]	; 0xfffff721
    31ec:	strls	r4, [r0], #-1145	; 0xfffffb87
    31f0:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    31f4:	strmi	r2, [r3], -r1, lsl #2
    31f8:			; <UNDEFINED> instruction: 0xf7fe4628
    31fc:			; <UNDEFINED> instruction: 0xf8dfea86
    3200:			; <UNDEFINED> instruction: 0x464904f8
    3204:			; <UNDEFINED> instruction: 0xf7ff4478
    3208:			; <UNDEFINED> instruction: 0xe770fd33
    320c:	strbmi	r6, [fp, #-2867]	; 0xfffff4cd
    3210:			; <UNDEFINED> instruction: 0xf8dfd1c1
    3214:	ldrbtmi	r9, [r9], #1256	; 0x4e8
    3218:	ldrdcc	pc, [r0], -r9
    321c:			; <UNDEFINED> instruction: 0xf10006d9
    3220:			; <UNDEFINED> instruction: 0xf89680c0
    3224:			; <UNDEFINED> instruction: 0xf0133088
    3228:	svclt	0x00080310
    322c:	rsble	r9, r2, r4, lsl #6
    3230:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3234:	ldrbtmi	r6, [fp], #-2418	; 0xfffff68e
    3238:			; <UNDEFINED> instruction: 0xf003681b
    323c:	bcs	3e84 <tcgetattr@plt+0x2650>
    3240:	bichi	pc, r4, r0
    3244:			; <UNDEFINED> instruction: 0xf0402b00
    3248:			; <UNDEFINED> instruction: 0xf1a781c3
    324c:	strbmi	r0, [r8], -ip, lsl #18
    3250:	blx	bf25a <tcgetattr@plt+0xbda26>
    3254:	ldrdeq	lr, [sl, -r6]
    3258:	ldrdcs	pc, [r4], -r9
    325c:	stccc	8, cr15, [ip], {87}	; 0x57
    3260:			; <UNDEFINED> instruction: 0xf04f1a52
    3264:	svclt	0x00480101
    3268:	rsbscs	pc, r4, #8388608	; 0x800000
    326c:	movweq	lr, #2979	; 0xba3
    3270:			; <UNDEFINED> instruction: 0xf502bf48
    3274:	stmib	sp, {r4, r9, ip, sp, lr}^
    3278:			; <UNDEFINED> instruction: 0xf8df2400
    327c:	svclt	0x00482488
    3280:	mvnscc	pc, #-1073741824	; 0xc0000000
    3284:	ldrbtmi	r6, [sl], #-2416	; 0xfffff690
    3288:	b	fc1288 <tcgetattr@plt+0xfbfa54>
    328c:	umullcc	pc, r8, r6, r8	; <UNPREDICTABLE>
    3290:	pkhtbmi	r0, r2, fp, asr #14
    3294:			; <UNDEFINED> instruction: 0x81b7f100
    3298:	strbtgt	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    329c:	mvnvc	lr, #172032	; 0x2a000
    32a0:			; <UNDEFINED> instruction: 0xf1069304
    32a4:	ldrbtmi	r0, [ip], #552	; 0x228
    32a8:	muleq	r3, r9, r8
    32ac:	ldrdcc	pc, [r0], -ip
    32b0:	andeq	lr, r3, r2, lsl #17
    32b4:	tsteq	r0, #3	; <UNPREDICTABLE>
    32b8:			; <UNDEFINED> instruction: 0xf8dfb1eb
    32bc:			; <UNDEFINED> instruction: 0xf858342c
    32c0:			; <UNDEFINED> instruction: 0xf8d33003
    32c4:			; <UNDEFINED> instruction: 0xf7fe9000
    32c8:			; <UNDEFINED> instruction: 0xf8dfe9ac
    32cc:			; <UNDEFINED> instruction: 0xf8df1440
    32d0:			; <UNDEFINED> instruction: 0xf8dfc440
    32d4:	ldrbtmi	r2, [r9], #-1088	; 0xfffffbc0
    32d8:	strdls	r4, [r1, -ip]
    32dc:	tstcs	r1, sl, ror r4
    32e0:	andgt	pc, r0, sp, asr #17
    32e4:	strbmi	r4, [r8], -r3, lsl #12
    32e8:	b	3c12e8 <tcgetattr@plt+0x3bfab4>
    32ec:	strteq	pc, [r8], #-2271	; 0xfffff721
    32f0:			; <UNDEFINED> instruction: 0xf7ff4478
    32f4:	ldmvs	r3!, {r0, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    32f8:	strtmi	r4, [fp], r2, lsr #13
    32fc:			; <UNDEFINED> instruction: 0xf7fe9302
    3300:	vmla.i8	q15, <illegal reg q13.5>, q0
    3304:			; <UNDEFINED> instruction: 0xf6c02380
    3308:	movwls	r6, #21478	; 0x53e6
    330c:	strls	r9, [r3], #-2818	; 0xfffff4fe
    3310:	andcs	r4, r0, #135266304	; 0x8100000
    3314:			; <UNDEFINED> instruction: 0xf8c92101
    3318:	ldrbmi	r2, [r8], -r0
    331c:	movwls	r4, #9762	; 0x2622
    3320:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3324:	strmi	r9, [r1], -r2, lsl #22
    3328:	rsbsle	r2, sp, r0, lsl #16
    332c:			; <UNDEFINED> instruction: 0xf8d91a64
    3330:			; <UNDEFINED> instruction: 0xf0000000
    3334:	stmdacs	fp, {r2, r7, pc}
    3338:	mvnle	r4, fp, lsl #9
    333c:			; <UNDEFINED> instruction: 0xf1a79302
    3340:	blls	143378 <tcgetattr@plt+0x141b44>
    3344:			; <UNDEFINED> instruction: 0xf8472100
    3348:	subvs	r1, r3, ip, lsl #24
    334c:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3350:	ldrb	r9, [lr, r2, lsl #22]
    3354:	ldrdcc	pc, [r0], -fp
    3358:	svclt	0x00182b04
    335c:			; <UNDEFINED> instruction: 0xf0402b0b
    3360:	blcs	2e38c8 <tcgetattr@plt+0x2e2094>
    3364:	mcrge	4, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    3368:	blmi	ff7fcf60 <tcgetattr@plt+0xff7fb72c>
    336c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3370:	ldrdhi	pc, [r0], -r3
    3374:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3378:			; <UNDEFINED> instruction: 0xf8df49e8
    337c:	bmi	ffa74214 <tcgetattr@plt+0xffa729e0>
    3380:	ldrbtmi	r4, [ip], #1145	; 0x479
    3384:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    3388:			; <UNDEFINED> instruction: 0xf8cd2101
    338c:	strmi	ip, [r3], -r0
    3390:			; <UNDEFINED> instruction: 0xf7fe4640
    3394:	stmiami	r4!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    3398:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    339c:	stc2l	7, cr15, [r8], #-1020	; 0xfffffc04
    33a0:	bmi	ff8bceac <tcgetattr@plt+0xff8bb678>
    33a4:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    33a8:	bmi	ff867bc0 <tcgetattr@plt+0xff86638c>
    33ac:	orrge	pc, r4, #14614528	; 0xdf0000
    33b0:	andls	r4, r2, #2046820352	; 0x7a000000
    33b4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    33b8:			; <UNDEFINED> instruction: 0xf8d344fa
    33bc:	movwls	fp, #12288	; 0x3000
    33c0:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33c4:	bls	1297d4 <tcgetattr@plt+0x127fa0>
    33c8:	andge	pc, r0, sp, asr #17
    33cc:	tstcs	r1, r1, lsl #2
    33d0:	ldrbmi	r4, [r8], -r3, lsl #12
    33d4:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    33d8:			; <UNDEFINED> instruction: 0x462148d7
    33dc:			; <UNDEFINED> instruction: 0xf7ff4478
    33e0:			; <UNDEFINED> instruction: 0xf8d9fc47
    33e4:	ldrbeq	r3, [sl], r0
    33e8:	svcge	0x001bf57f
    33ec:			; <UNDEFINED> instruction: 0xf8d09803
    33f0:			; <UNDEFINED> instruction: 0xf7feb000
    33f4:	stmdbls	r2, {r1, r2, r4, r8, fp, sp, lr, pc}
    33f8:	stmib	sp, {r2, r9, fp, ip, pc}^
    33fc:	mrscs	sl, (UNDEF: 17)
    3400:	ldrbmi	r4, [r8], -r3, lsl #12
    3404:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3408:	ldrbtmi	r4, [r8], #-2252	; 0xfffff734
    340c:	ldc2	7, cr15, [r0], #-1020	; 0xfffffc04
    3410:	umullcc	pc, r8, r6, r8	; <UNPREDICTABLE>
    3414:	andseq	pc, r0, #19
    3418:	svcge	0x000af47f
    341c:	ldrdcc	pc, [r0], -r9
    3420:			; <UNDEFINED> instruction: 0xf0039204
    3424:	smlald	r0, r7, r0, r3
    3428:	ldrdne	pc, [r0], -r9
    342c:	svclt	0x00182904
    3430:			; <UNDEFINED> instruction: 0xf040290b
    3434:	stmdbcs	fp, {r8, pc}
    3438:	svcge	0x006bf47f
    343c:	stmdacs	fp, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    3440:	stcls	6, cr4, [r3], {34}	; 0x22
    3444:			; <UNDEFINED> instruction: 0xf1a7d10b
    3448:	ldrmi	r0, [r1], -ip
    344c:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    3450:	stccs	8, cr15, [ip], {71}	; 0x47
    3454:	mvnvs	pc, #192, 12	; 0xc000000
    3458:			; <UNDEFINED> instruction: 0xf7fd6043
    345c:			; <UNDEFINED> instruction: 0xf896efee
    3460:	ldrbeq	r3, [fp, -r8, lsl #1]
    3464:	adchi	pc, lr, r0, lsl #2
    3468:	ldrbtmi	r4, [fp], #-2997	; 0xfffff44b
    346c:			; <UNDEFINED> instruction: 0x06d8681b
    3470:	addhi	pc, sp, r0, lsl #2
    3474:	strcs	r4, [r0, #-1707]	; 0xfffff955
    3478:	orrcs	pc, r0, #-1342177276	; 0xb0000004
    347c:	mvnvs	pc, #192, 12	; 0xc000000
    3480:	ldrbmi	r9, [r2], -r2, lsl #6
    3484:	andcs	r4, r1, r9, asr r6
    3488:	andpl	pc, r0, r9, asr #17
    348c:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3490:	stcle	8, cr2, [r8, #-0]
    3494:	beq	3e384 <tcgetattr@plt+0x3cb50>
    3498:	ldrdcs	pc, [r0], -r9
    349c:	bcs	2f74fc <tcgetattr@plt+0x2f5cc8>
    34a0:	mvnle	r4, r3, lsl #9
    34a4:			; <UNDEFINED> instruction: 0xf8d9e008
    34a8:	blcs	10f4b0 <tcgetattr@plt+0x10dc7c>
    34ac:	blcs	2f3114 <tcgetattr@plt+0x2f18e0>
    34b0:	adcshi	pc, r8, r0, asr #32
    34b4:	mvnle	r2, fp, lsl #22
    34b8:			; <UNDEFINED> instruction: 0xf1a79b02
    34bc:	tstcs	r0, ip
    34c0:	stcpl	8, cr15, [ip], {71}	; 0x47
    34c4:			; <UNDEFINED> instruction: 0xf7fd6043
    34c8:			; <UNDEFINED> instruction: 0xe7daefb8
    34cc:	tstle	fp, fp, lsl #20
    34d0:	andeq	pc, ip, r7, lsr #3
    34d4:	vmin.s8	q10, <illegal reg q5.5>, <illegal reg q0.5>
    34d8:			; <UNDEFINED> instruction: 0xf8472380
    34dc:			; <UNDEFINED> instruction: 0xf6c0ac0c
    34e0:	subvs	r6, r3, r6, ror #7
    34e4:	svc	0x00a8f7fd
    34e8:	ldmib	r6, {r1, r2, r4, r7, r8, fp, lr}^
    34ec:	ldrbtmi	r2, [r9], #-776	; 0xfffffcf8
    34f0:	andeq	lr, r3, r2, asr sl
    34f4:			; <UNDEFINED> instruction: 0xf0016809
    34f8:	eorle	r0, r5, r0, lsl r1
    34fc:	ldmib	r6, {r2, fp, ip, pc}^
    3500:	strmi	sl, [r4], #-2822	; 0xfffff4fa
    3504:	beq	13e174 <tcgetattr@plt+0x13c940>
    3508:	blvc	ff93e23c <tcgetattr@plt+0xff93ca08>
    350c:	blge	1bdc2c <tcgetattr@plt+0x1bc3f8>
    3510:	ldrmi	fp, [fp, #2537]	; 0x9e9
    3514:	ldrmi	fp, [r2, #3848]	; 0xf08
    3518:	mrcge	4, 1, APSR_nzcv, cr13, cr15, {7}
    351c:	umulleq	pc, r8, r6, r8	; <UNPREDICTABLE>
    3520:	andeq	pc, r8, r0, lsl r0	; <UNPREDICTABLE>
    3524:	sbchi	pc, r7, r0
    3528:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
    352c:			; <UNDEFINED> instruction: 0x06d9681b
    3530:	adchi	pc, r3, r0, lsl #2
    3534:	andcs	r4, r5, #2179072	; 0x214000
    3538:	ldrbtmi	r2, [r9], #-0
    353c:	svc	0x00baf7fd
    3540:	ldrtmi	r4, [r0], -r1, lsl #12
    3544:	blx	fff4154a <tcgetattr@plt+0xfff3fd16>
    3548:			; <UNDEFINED> instruction: 0xf43f2900
    354c:	blmi	19aede4 <tcgetattr@plt+0x19ad5b0>
    3550:			; <UNDEFINED> instruction: 0xf8584c7f
    3554:	ldrbtmi	r3, [ip], #-3
    3558:			; <UNDEFINED> instruction: 0xf7fe681d
    355c:	ldmdbmi	sp!, {r1, r5, r6, fp, sp, lr, pc}^
    3560:	ldrbtmi	r4, [r9], #-2685	; 0xfffff583
    3564:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    3568:	tstcs	r1, r1, lsl #2
    356c:	strtmi	r4, [r8], -r3, lsl #12
    3570:	stmia	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3574:	ldrbtmi	r4, [r8], #-2169	; 0xfffff787
    3578:	blx	1ec157e <tcgetattr@plt+0x1ebfd4a>
    357c:	movwcs	lr, #35286	; 0x89d6
    3580:	tsteq	r3, r2, asr sl
    3584:	cfmvdhrge	mvd7, pc
    3588:	blge	1bdce8 <tcgetattr@plt+0x1bc4b4>
    358c:	blmi	15bd498 <tcgetattr@plt+0x15bbc64>
    3590:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3594:	ldrdlt	pc, [r0], -r3
    3598:	stmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    359c:			; <UNDEFINED> instruction: 0xf8df4970
    35a0:	bmi	1c73cb8 <tcgetattr@plt+0x1c72484>
    35a4:	ldrbtmi	r4, [ip], #1145	; 0x479
    35a8:	ldrbtmi	r9, [sl], #-257	; 0xfffffeff
    35ac:			; <UNDEFINED> instruction: 0xf8cd2101
    35b0:	strmi	ip, [r3], -r0
    35b4:			; <UNDEFINED> instruction: 0xf7fe4658
    35b8:	stmdami	ip!, {r3, r5, r7, fp, sp, lr, pc}^
    35bc:			; <UNDEFINED> instruction: 0xf7ff4478
    35c0:			; <UNDEFINED> instruction: 0xe757fb57
    35c4:			; <UNDEFINED> instruction: 0xf7fd68f0
    35c8:	strb	lr, [sp, -r0, lsr #30]
    35cc:	ldrbt	r9, [r3], -r4, lsl #4
    35d0:			; <UNDEFINED> instruction: 0xf8584b45
    35d4:			; <UNDEFINED> instruction: 0xf8d33003
    35d8:			; <UNDEFINED> instruction: 0xf7fe9000
    35dc:	stmdbmi	r4!, {r1, r5, fp, sp, lr, pc}^
    35e0:			; <UNDEFINED> instruction: 0xc190f8df
    35e4:	ldrbtmi	r4, [r9], #-2660	; 0xfffff59c
    35e8:	strdls	r4, [r1, -ip]
    35ec:	tstcs	r1, sl, ror r4
    35f0:	andgt	pc, r0, sp, asr #17
    35f4:	strbmi	r4, [r8], -r3, lsl #12
    35f8:	stm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35fc:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    3600:	blx	dc1606 <tcgetattr@plt+0xdbfdd2>
    3604:	ldmdbvs	r0!, {r0, r5, r9, sl, sp, lr, pc}^
    3608:	mrc	7, 7, APSR_nzcv, cr14, cr13, {7}
    360c:			; <UNDEFINED> instruction: 0xf7fde644
    3610:	ldmdbmi	fp, {r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    3614:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3618:			; <UNDEFINED> instruction: 0xf7fd2000
    361c:			; <UNDEFINED> instruction: 0xf7feef4c
    3620:	ldrb	lr, [r2, #2218]	; 0x8aa
    3624:	ldrbtmi	r4, [fp], #-2903	; 0xfffff4a9
    3628:			; <UNDEFINED> instruction: 0x06da681b
    362c:	ldmdbmi	r6, {r0, r2, r3, sl, ip, lr, pc}^
    3630:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3634:	ldmdbmi	r5, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3638:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    363c:	svc	0x003af7fd
    3640:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3644:			; <UNDEFINED> instruction: 0xf7ff4630
    3648:	blmi	a028a4 <tcgetattr@plt+0xa01070>
    364c:			; <UNDEFINED> instruction: 0xf8584c50
    3650:	ldrbtmi	r3, [ip], #-3
    3654:			; <UNDEFINED> instruction: 0xf7fd681d
    3658:	stmdbmi	lr, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    365c:	ldrbtmi	r4, [r9], #-2638	; 0xfffff5b2
    3660:	tstls	r1, r0, lsl #8
    3664:	tstcs	r1, sl, ror r4
    3668:	strtmi	r4, [r8], -r3, lsl #12
    366c:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3670:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    3674:	blx	fff41678 <tcgetattr@plt+0xfff3fe44>
    3678:	blmi	6fd5e4 <tcgetattr@plt+0x6fbdb0>
    367c:			; <UNDEFINED> instruction: 0xf8584c48
    3680:	ldrbtmi	r3, [ip], #-3
    3684:			; <UNDEFINED> instruction: 0xf7fd681d
    3688:	stmdbmi	r6, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    368c:	strls	r4, [r0], #-2630	; 0xfffff5ba
    3690:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    3694:	tstcs	r1, r1, lsl #2
    3698:	strtmi	r4, [r8], -r3, lsl #12
    369c:	ldmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36a0:	strmi	lr, [r8, #-2518]	; 0xfffff62a
    36a4:	ldmib	r6, {r0, r6, fp, lr}^
    36a8:	ldrbtmi	r2, [r8], #-774	; 0xfffffcfa
    36ac:	strmi	lr, [r0, #-2509]	; 0xfffff633
    36b0:	blx	ff7c16b4 <tcgetattr@plt+0xff7bfe80>
    36b4:	ldmdbmi	lr!, {r1, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    36b8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    36bc:	mrc	7, 7, APSR_nzcv, cr10, cr13, {7}
    36c0:	movwcs	lr, #35286	; 0x89d6
    36c4:	andcs	r4, r1, r1, lsl #12
    36c8:	stmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36cc:	svclt	0x0000e72c
    36d0:	andeq	r4, r1, r4, asr pc
    36d4:	andeq	r4, r1, lr, ror #26
    36d8:	andeq	r0, r0, r0, lsr #3
    36dc:	andeq	r4, r1, r6, asr sp
    36e0:	strdeq	r4, [r1], -r0
    36e4:	muleq	r1, r0, ip
    36e8:	andeq	r0, r0, r8, lsr #3
    36ec:	andeq	r3, r0, r8, asr #3
    36f0:	andeq	r2, r0, ip, lsr #24
    36f4:	andeq	r2, r0, r2, ror #22
    36f8:	andeq	r2, r0, r8, lsl ip
    36fc:	strdeq	r4, [r1], -r6
    3700:	ldrdeq	r4, [r1], -r6
    3704:	andeq	r2, r0, sl, lsl #24
    3708:	andeq	r4, r1, r6, ror #26
    370c:	andeq	r2, r0, r2, asr #22
    3710:	andeq	r3, r0, ip, asr #1
    3714:	andeq	r2, r0, r8, ror sl
    3718:			; <UNDEFINED> instruction: 0x00002bb0
    371c:	muleq	r0, r8, sl
    3720:	andeq	r3, r0, r2, lsr #32
    3724:	andeq	r2, r0, lr, asr #19
    3728:	muleq	r0, r2, sl
    372c:	andeq	r2, r0, lr, lsr #19
    3730:	andeq	r2, r0, r8, ror #20
    3734:	andeq	r2, r0, ip, ror #31
    3738:	andeq	r2, r0, ip, ror #20
    373c:	andeq	r2, r0, lr, asr sl
    3740:	andeq	r4, r1, r2, lsr #23
    3744:	andeq	r4, r1, lr, lsl fp
    3748:	andeq	r4, r1, r2, ror #21
    374c:	andeq	r2, r0, sl, lsr sl
    3750:	andeq	r2, r0, lr, asr #28
    3754:			; <UNDEFINED> instruction: 0x000028b6
    3758:	andeq	r2, r0, lr, ror #15
    375c:	andeq	r2, r0, r6, lsl #19
    3760:	andeq	r2, r0, r4, ror r8
    3764:	strdeq	r2, [r0], -lr
    3768:	andeq	r2, r0, sl, lsr #15
    376c:	andeq	r2, r0, r0, lsl #18
    3770:	andeq	r2, r0, r2, lsr r8
    3774:			; <UNDEFINED> instruction: 0x00002dbc
    3778:	andeq	r2, r0, r8, ror #14
    377c:	andeq	r2, r0, sl, ror r8
    3780:	ldrdeq	r2, [r0], -r6
    3784:	andeq	r4, r1, r6, ror #19
    3788:			; <UNDEFINED> instruction: 0x000028ba
    378c:	andeq	r2, r0, r6, asr r9
    3790:	andeq	r2, r0, r2, asr sp
    3794:			; <UNDEFINED> instruction: 0x000027ba
    3798:	strdeq	r2, [r0], -r0
    379c:	andeq	r2, r0, lr, asr r8
    37a0:	andeq	r2, r0, r2, lsr #26
    37a4:	andeq	r2, r0, r8, lsl #15
    37a8:	andeq	r2, r0, r2, asr #13
    37ac:	andeq	r2, r0, r2, lsr #17
    37b0:	andeq	r2, r0, sl, asr r8
    37b4:	tstcs	r0, r5, lsr #20
    37b8:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    37bc:	addslt	fp, r6, r0, ror r5
    37c0:			; <UNDEFINED> instruction: 0x460458d3
    37c4:	ldmdavs	fp, {r0, r1, fp, sp, pc}
    37c8:			; <UNDEFINED> instruction: 0xf04f9315
    37cc:			; <UNDEFINED> instruction: 0xf7fd0300
    37d0:	ldrdlt	lr, [r8, #-228]!	; 0xffffff1c
    37d4:	svc	0x0054f7fd
    37d8:	submi	r6, r0, #0, 16
    37dc:	blmi	716058 <tcgetattr@plt+0x714824>
    37e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    37e4:	blls	55d854 <tcgetattr@plt+0x55c020>
    37e8:	qsuble	r4, sl, ip
    37ec:	ldcllt	0, cr11, [r0, #-88]!	; 0xffffffa8
    37f0:	andcs	sl, r7, r1, lsl #18
    37f4:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    37f8:	bls	b1f40 <tcgetattr@plt+0xb070c>
    37fc:	ldrbpl	pc, [r3, #1604]	; 0x644	; <UNPREDICTABLE>
    3800:	strbeq	pc, [r2, #-705]!	; 0xfffffd3f	; <UNPREDICTABLE>
    3804:	movwne	lr, #14813	; 0x39dd
    3808:	strvs	pc, [r2, #-2949]	; 0xfffff47b
    380c:	mcrls	7, 0, r1, cr1, cr2, {6}
    3810:	eorvs	r1, r1, r9, lsl #23
    3814:	adcne	lr, r5, #198656	; 0x30800
    3818:	mlsvs	r3, fp, sl, r1
    381c:	ble	ff74e424 <tcgetattr@plt+0xff74cbf0>
    3820:	cmncs	r4, #12582912	; 0xc00000	; <UNPREDICTABLE>
    3824:			; <UNDEFINED> instruction: 0xf5033901
    3828:	stmib	r4, {r4, r8, r9, ip, sp, lr}^
    382c:	ldrb	r1, [r5, r0, lsl #6]
    3830:			; <UNDEFINED> instruction: 0xf7fda805
    3834:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    3838:	blls	f7f70 <tcgetattr@plt+0xf673c>
    383c:	rsbvs	r9, r0, r5, lsl #20
    3840:	mlavs	r3, fp, sl, r1
    3844:			; <UNDEFINED> instruction: 0xf7fde7ca
    3848:	svclt	0x0000ee44
    384c:	andeq	r4, r1, sl, ror r6
    3850:	andeq	r0, r0, r0, lsr #3
    3854:	andeq	r4, r1, r4, asr r6
    3858:	blmi	5560b0 <tcgetattr@plt+0x55487c>
    385c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    3860:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    3864:	stmdbge	r1, {r2, r9, sl, lr}
    3868:	ldmdavs	fp, {r2, sp}
    386c:			; <UNDEFINED> instruction: 0xf04f9303
    3870:			; <UNDEFINED> instruction: 0xf7fd0300
    3874:	stmdblt	r0!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    3878:			; <UNDEFINED> instruction: 0xf6449b02
    387c:	vrshr.s64	<illegal reg q10.5>, <illegal reg q1.5>, #63
    3880:	stmdbls	r1, {r1, r5, r6, r9}
    3884:	andgt	pc, r3, #133120	; 0x20800
    3888:	ldrdvs	r1, [r1], -fp	; <UNPREDICTABLE>
    388c:			; <UNDEFINED> instruction: 0x13a2ebc3
    3890:	bmi	21ba24 <tcgetattr@plt+0x21a1f0>
    3894:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    3898:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    389c:	subsmi	r9, sl, r3, lsl #22
    38a0:	andlt	sp, r4, r1, lsl #2
    38a4:			; <UNDEFINED> instruction: 0xf7fdbd10
    38a8:	svclt	0x0000ee14
    38ac:	ldrdeq	r4, [r1], -r8
    38b0:	andeq	r0, r0, r0, lsr #3
    38b4:	muleq	r1, lr, r5
    38b8:	andvs	r2, fp, r0, lsl #6
    38bc:			; <UNDEFINED> instruction: 0xb328b410
    38c0:	mulmi	r0, r0, r9
    38c4:	tstle	ip, pc, lsr #24
    38c8:	mulcc	r1, r0, r9
    38cc:	andcc	r4, r1, r4, lsl #12
    38d0:	rscsle	r2, r9, pc, lsr #22
    38d4:	andvs	r2, fp, r1, lsl #6
    38d8:	mulcc	r1, r4, r9
    38dc:	svclt	0x00182b2f
    38e0:	andle	r2, sl, r0, lsl #22
    38e4:			; <UNDEFINED> instruction: 0xf1c04603
    38e8:	ldmdane	sl, {r1}
    38ec:			; <UNDEFINED> instruction: 0xf913600a
    38f0:	bcs	f4fc <tcgetattr@plt+0xdcc8>
    38f4:	bcs	bf355c <tcgetattr@plt+0xbf1d28>
    38f8:			; <UNDEFINED> instruction: 0x4620d1f7
    38fc:	blmi	141a78 <tcgetattr@plt+0x140244>
    3900:	stccs	7, cr4, [r0], {112}	; 0x70
    3904:			; <UNDEFINED> instruction: 0x4604d0f9
    3908:	strb	r3, [r3, r1]!
    390c:	ldrb	r4, [r4, r4, lsl #12]!
    3910:			; <UNDEFINED> instruction: 0x460eb570
    3914:	mulne	r0, r0, r9
    3918:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    391c:	cmplt	r1, r8, lsl #12
    3920:			; <UNDEFINED> instruction: 0x4630295c
    3924:			; <UNDEFINED> instruction: 0xf7fdd008
    3928:	ldmdblt	r8!, {r5, r7, r9, sl, fp, sp, lr, pc}^
    392c:	strpl	r3, [r9, -r1, lsl #8]!
    3930:	stmdbcs	r0, {r5, r9, sl, lr}
    3934:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    3938:			; <UNDEFINED> instruction: 0xf993192b
    393c:			; <UNDEFINED> instruction: 0xb12b3001
    3940:	strpl	r3, [r9, -r2, lsl #8]!
    3944:	stmdbcs	r0, {r5, r9, sl, lr}
    3948:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    394c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3950:	mvnsmi	lr, sp, lsr #18
    3954:	bmi	8d51b4 <tcgetattr@plt+0x8d3980>
    3958:	blmi	8efb68 <tcgetattr@plt+0x8ee334>
    395c:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    3960:	strmi	r4, [r8], r4, lsl #12
    3964:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    3968:			; <UNDEFINED> instruction: 0xf04f9301
    396c:	strls	r0, [r0, -r0, lsl #6]
    3970:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3974:	tstlt	r4, r7
    3978:	mulcc	r0, r4, r9
    397c:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    3980:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    3984:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    3988:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    398c:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3990:	ldrtmi	r4, [fp], -r5, lsl #12
    3994:			; <UNDEFINED> instruction: 0x46694632
    3998:			; <UNDEFINED> instruction: 0xf7fd4620
    399c:	stmdavs	fp!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    39a0:	blls	31ff4 <tcgetattr@plt+0x307c0>
    39a4:	rscle	r4, sl, r3, lsr #5
    39a8:			; <UNDEFINED> instruction: 0xf993b11b
    39ac:	blcs	f9b4 <tcgetattr@plt+0xe180>
    39b0:	bmi	43814c <tcgetattr@plt+0x436918>
    39b4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    39b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    39bc:	subsmi	r9, sl, r1, lsl #22
    39c0:	andlt	sp, r2, sp, lsl #2
    39c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    39c8:	blcs	8961fc <tcgetattr@plt+0x8949c8>
    39cc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    39d0:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    39d4:	strbmi	r4, [r2], -r3, lsr #12
    39d8:			; <UNDEFINED> instruction: 0xf7fd4479
    39dc:			; <UNDEFINED> instruction: 0xf7fded98
    39e0:	svclt	0x0000ed78
    39e4:	ldrdeq	r4, [r1], -r6
    39e8:	andeq	r0, r0, r0, lsr #3
    39ec:	andeq	r4, r1, lr, ror r6
    39f0:	andeq	r2, r0, ip, ror #27
    39f4:	andeq	r4, r1, lr, ror r4
    39f8:	andeq	r4, r1, r8, lsr r6
    39fc:	muleq	r0, ip, sp
    3a00:	addlt	fp, r3, r0, lsl #10
    3a04:	tstls	r0, r7, lsl #24
    3a08:			; <UNDEFINED> instruction: 0xf7fd9001
    3a0c:	ldrbtmi	lr, [ip], #-3642	; 0xfffff1c6
    3a10:	ldmib	sp, {r1, r5, r8, sp}^
    3a14:	andvs	r2, r1, r0, lsl #6
    3a18:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    3a1c:			; <UNDEFINED> instruction: 0xf7fd4479
    3a20:	svclt	0x0000ed76
    3a24:	strdeq	r4, [r1], -r6
    3a28:	andeq	r2, r0, r8, asr sp
    3a2c:			; <UNDEFINED> instruction: 0x4604b538
    3a30:			; <UNDEFINED> instruction: 0xf7ff460d
    3a34:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    3a38:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3a3c:	lfmlt	f5, 1, [r8, #-0]
    3a40:	strtmi	r4, [r0], -r9, lsr #12
    3a44:			; <UNDEFINED> instruction: 0xffdcf7ff
    3a48:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3a4c:			; <UNDEFINED> instruction: 0x47706018
    3a50:			; <UNDEFINED> instruction: 0x000145ba
    3a54:	svcmi	0x00f0e92d
    3a58:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    3a5c:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    3a60:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3a64:			; <UNDEFINED> instruction: 0xf8df2500
    3a68:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    3a6c:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    3a70:	movwls	r6, #55323	; 0xd81b
    3a74:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3a78:	strmi	lr, [r0, #-2505]	; 0xfffff637
    3a7c:	strmi	r9, [r5], -r2, lsl #4
    3a80:	ldcl	7, cr15, [lr, #1012]!	; 0x3f4
    3a84:	stccs	6, cr4, [r0, #-16]
    3a88:	adchi	pc, r9, r0
    3a8c:	mulvs	r0, r5, r9
    3a90:			; <UNDEFINED> instruction: 0xf0002e00
    3a94:			; <UNDEFINED> instruction: 0xf7fd80a4
    3a98:			; <UNDEFINED> instruction: 0x462aedbe
    3a9c:	strmi	r6, [r2], r1, lsl #16
    3aa0:			; <UNDEFINED> instruction: 0xf912e001
    3aa4:	rscslt	r6, r3, #1, 30
    3aa8:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    3aac:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    3ab0:	mcrcs	1, 1, sp, cr13, cr7, {7}
    3ab4:	addshi	pc, r3, r0
    3ab8:	bleq	c3fef4 <tcgetattr@plt+0xc3e6c0>
    3abc:	ldrmi	r4, [sl], -r8, lsr #12
    3ac0:	ldrbmi	r6, [r9], -r3, lsr #32
    3ac4:			; <UNDEFINED> instruction: 0xf7fd930c
    3ac8:	cdpls	12, 0, cr14, cr12, cr4, {7}
    3acc:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    3ad0:	smlabteq	r0, sp, r9, lr
    3ad4:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    3ad8:			; <UNDEFINED> instruction: 0xf0402d00
    3adc:	mcrcs	0, 0, r8, cr0, cr3, {4}
    3ae0:	tsthi	r6, r0	; <UNPREDICTABLE>
    3ae4:	mulpl	r0, r6, r9
    3ae8:			; <UNDEFINED> instruction: 0xf0002d00
    3aec:	andcs	r8, r0, #12, 2
    3af0:	cdp	3, 0, cr2, cr8, cr0, {0}
    3af4:			; <UNDEFINED> instruction: 0x4657ba10
    3af8:	andsls	pc, r8, sp, asr #17
    3afc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3b00:			; <UNDEFINED> instruction: 0x469246b1
    3b04:			; <UNDEFINED> instruction: 0xf999469b
    3b08:	bcs	1a4bb14 <tcgetattr@plt+0x1a4a2e0>
    3b0c:	addhi	pc, sp, r0
    3b10:	msreq	CPSR_, r2, lsr #32
    3b14:			; <UNDEFINED> instruction: 0xf0402942
    3b18:			; <UNDEFINED> instruction: 0xf99980e9
    3b1c:	bcs	bb2c <tcgetattr@plt+0xa2f8>
    3b20:	bicshi	pc, r3, r0
    3b24:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    3b28:	subsle	r2, r8, r0, lsl #16
    3b2c:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    3b30:			; <UNDEFINED> instruction: 0x4630d055
    3b34:	stc	7, cr15, [ip, #1012]	; 0x3f4
    3b38:	movweq	lr, #47706	; 0xba5a
    3b3c:	cmple	lr, r5, lsl #12
    3b40:	mulne	r0, r9, r9
    3b44:	suble	r2, sl, r0, lsl #18
    3b48:			; <UNDEFINED> instruction: 0x462a4630
    3b4c:			; <UNDEFINED> instruction: 0xf7fd4649
    3b50:	stmdacs	r0, {r1, r6, r9, sl, fp, sp, lr, pc}
    3b54:			; <UNDEFINED> instruction: 0xf919d143
    3b58:	strbmi	ip, [sp], #-5
    3b5c:	svceq	0x0030f1bc
    3b60:			; <UNDEFINED> instruction: 0xf108d10a
    3b64:	bl	fea05b70 <tcgetattr@plt+0xfea0433c>
    3b68:	bl	144784 <tcgetattr@plt+0x142f50>
    3b6c:			; <UNDEFINED> instruction: 0xf9150803
    3b70:			; <UNDEFINED> instruction: 0xf1bccf01
    3b74:	rscsle	r0, r8, r0, lsr pc
    3b78:			; <UNDEFINED> instruction: 0xf833683b
    3b7c:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    3b80:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    3b84:	ldrle	r4, [lr, #1705]!	; 0x6a9
    3b88:	strtmi	r2, [r8], -r0, lsl #6
    3b8c:	bne	43f3f4 <tcgetattr@plt+0x43dbc0>
    3b90:	eorvs	r4, r3, sl, lsl r6
    3b94:			; <UNDEFINED> instruction: 0xf7fd930c
    3b98:			; <UNDEFINED> instruction: 0xf8ddec7c
    3b9c:	strmi	r9, [r9, #48]!	; 0x30
    3ba0:	strmi	r6, [r2], r5, lsr #16
    3ba4:			; <UNDEFINED> instruction: 0xf000468b
    3ba8:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    3bac:	adchi	pc, r6, r0
    3bb0:	mvnscc	pc, #16, 2
    3bb4:			; <UNDEFINED> instruction: 0xf1419304
    3bb8:	movwls	r3, #21503	; 0x53ff
    3bbc:	ldrdeq	lr, [r4, -sp]
    3bc0:	mvnscc	pc, #79	; 0x4f
    3bc4:	andeq	pc, r2, #111	; 0x6f
    3bc8:	svclt	0x0008428b
    3bcc:			; <UNDEFINED> instruction: 0xd3274282
    3bd0:	svceq	0x0000f1b9
    3bd4:			; <UNDEFINED> instruction: 0xf999d003
    3bd8:	bcs	bbe0 <tcgetattr@plt+0xa3ac>
    3bdc:	tstcs	r6, #-1073741788	; 0xc0000024
    3be0:	ldreq	pc, [r5, #-111]	; 0xffffff91
    3be4:	bmi	ff49bc78 <tcgetattr@plt+0xff49a444>
    3be8:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    3bec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3bf0:	subsmi	r9, sl, sp, lsl #22
    3bf4:	orrshi	pc, r6, r0, asr #32
    3bf8:	andlt	r4, pc, r8, lsr #12
    3bfc:	blhi	beef8 <tcgetattr@plt+0xbd6c4>
    3c00:	svchi	0x00f0e8bd
    3c04:			; <UNDEFINED> instruction: 0xf1109b01
    3c08:			; <UNDEFINED> instruction: 0xf04f37ff
    3c0c:			; <UNDEFINED> instruction: 0xf06f31ff
    3c10:			; <UNDEFINED> instruction: 0xf1430002
    3c14:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    3c18:	adcsmi	fp, r8, #8, 30
    3c1c:	svcge	0x005ff4bf
    3c20:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    3c24:	rsbmi	sp, fp, #913408	; 0xdf000
    3c28:			; <UNDEFINED> instruction: 0xf999e7dc
    3c2c:			; <UNDEFINED> instruction: 0xf0222002
    3c30:	bcs	10844b8 <tcgetattr@plt+0x1082c84>
    3c34:	svcge	0x0076f47f
    3c38:	mulcs	r3, r9, r9
    3c3c:			; <UNDEFINED> instruction: 0xf47f2a00
    3c40:			; <UNDEFINED> instruction: 0x464eaf71
    3c44:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3c48:			; <UNDEFINED> instruction: 0x9018f8dd
    3c4c:	blge	13e388 <tcgetattr@plt+0x13cb54>
    3c50:	ldcmi	3, cr9, [r8, #24]!
    3c54:	mulne	r0, r6, r9
    3c58:			; <UNDEFINED> instruction: 0x4628447d
    3c5c:			; <UNDEFINED> instruction: 0xf7fd9109
    3c60:	stmdbls	r9, {r2, r8, sl, fp, sp, lr, pc}
    3c64:			; <UNDEFINED> instruction: 0xf0002800
    3c68:	blne	10e4154 <tcgetattr@plt+0x10e2920>
    3c6c:			; <UNDEFINED> instruction: 0xf1039309
    3c70:			; <UNDEFINED> instruction: 0xf1be0e01
    3c74:			; <UNDEFINED> instruction: 0xf0000f00
    3c78:	blls	1a41a8 <tcgetattr@plt+0x1a2974>
    3c7c:	mrscs	r2, (UNDEF: 0)
    3c80:	blvc	ff8fe5c4 <tcgetattr@plt+0xff8fcd90>
    3c84:	blls	556f4 <tcgetattr@plt+0x53ec0>
    3c88:			; <UNDEFINED> instruction: 0xf0402b00
    3c8c:	b	1424154 <tcgetattr@plt+0x1422920>
    3c90:	cmple	r7, r1, lsl #6
    3c94:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    3c98:	rdfnee	f0, f5, f0
    3c9c:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    3ca0:	and	r4, r4, ip, lsr #13
    3ca4:	movweq	lr, #23124	; 0x5a54
    3ca8:	ldfccp	f7, [pc], #48	; 3ce0 <tcgetattr@plt+0x24ac>
    3cac:	blx	3818e <tcgetattr@plt+0x3695a>
    3cb0:			; <UNDEFINED> instruction: 0xf1bcf20b
    3cb4:	blx	293cba <tcgetattr@plt+0x292486>
    3cb8:	blx	fe80c4c6 <tcgetattr@plt+0xfe80ac92>
    3cbc:	strmi	r0, [sl], #-266	; 0xfffffef6
    3cc0:			; <UNDEFINED> instruction: 0xf0004611
    3cc4:	strcs	r8, [r0], #-252	; 0xffffff04
    3cc8:	bcs	d0d0 <tcgetattr@plt+0xb89c>
    3ccc:	blx	fe83807e <tcgetattr@plt+0xfe83684a>
    3cd0:			; <UNDEFINED> instruction: 0xf04f670a
    3cd4:	blx	fea874de <tcgetattr@plt+0xfea85caa>
    3cd8:	ldrtmi	r2, [lr], -r2, lsl #6
    3cdc:	bl	10ca33c <tcgetattr@plt+0x10c8b08>
    3ce0:	blcs	4920 <tcgetattr@plt+0x30ec>
    3ce4:	strcs	sp, [r1], #-222	; 0xffffff22
    3ce8:	ldrb	r2, [fp, r0, lsl #10]
    3cec:			; <UNDEFINED> instruction: 0xf47f2a00
    3cf0:			; <UNDEFINED> instruction: 0xe7a6af19
    3cf4:			; <UNDEFINED> instruction: 0xf43f2d00
    3cf8:			; <UNDEFINED> instruction: 0xe791af72
    3cfc:	movweq	lr, #47706	; 0xba5a
    3d00:	svcge	0x0066f47f
    3d04:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    3d08:	stmib	r9, {sl, ip, sp}^
    3d0c:	strb	r3, [sl, -r0, lsl #8]!
    3d10:	strcc	lr, [r0], #-2525	; 0xfffff623
    3d14:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    3d18:	strb	r3, [r4, -r0, lsl #8]!
    3d1c:			; <UNDEFINED> instruction: 0x4e0ae9dd
    3d20:	smlabteq	r0, sp, r9, lr
    3d24:	streq	pc, [r1, #-111]!	; 0xffffff91
    3d28:	tstlt	r3, r2, lsl #22
    3d2c:			; <UNDEFINED> instruction: 0xf8c39b02
    3d30:	ldmib	sp, {sp, lr, pc}^
    3d34:	strmi	r1, [fp], -r4, lsl #4
    3d38:	svclt	0x00144313
    3d3c:	movwcs	r2, #769	; 0x301
    3d40:	svceq	0x0000f1be
    3d44:	movwcs	fp, #3848	; 0xf08
    3d48:			; <UNDEFINED> instruction: 0xf0002b00
    3d4c:	blls	264020 <tcgetattr@plt+0x2627ec>
    3d50:			; <UNDEFINED> instruction: 0xf8cd2001
    3d54:	tstcs	r0, r4, lsr #32
    3d58:	ldfccp	f7, [pc], #12	; 3d6c <tcgetattr@plt+0x2538>
    3d5c:	strtmi	r9, [r8], r6, lsl #22
    3d60:	b	13e8d70 <tcgetattr@plt+0x13e753c>
    3d64:	ldrmi	r7, [sl], r3, ror #23
    3d68:	b	153bd80 <tcgetattr@plt+0x153a54c>
    3d6c:			; <UNDEFINED> instruction: 0xf10c0305
    3d70:			; <UNDEFINED> instruction: 0xd11d3cff
    3d74:	vqdmulh.s<illegal width 8>	d15, d11, d0
    3d78:	svccc	0x00fff1bc
    3d7c:	andcs	pc, r1, #10240	; 0x2800
    3d80:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    3d84:	ldrmi	r4, [r1], -sl, lsl #8
    3d88:	strcs	sp, [r0], #-18	; 0xffffffee
    3d8c:	bcs	d194 <tcgetattr@plt+0xb960>
    3d90:	blx	fe838146 <tcgetattr@plt+0xfe836912>
    3d94:			; <UNDEFINED> instruction: 0xf04f670a
    3d98:	blx	fea875a2 <tcgetattr@plt+0xfea85d6e>
    3d9c:	ldrtmi	r2, [lr], -r2, lsl #6
    3da0:	bl	10ca400 <tcgetattr@plt+0x10c8bcc>
    3da4:	blcs	49e4 <tcgetattr@plt+0x31b0>
    3da8:	strcs	sp, [r1], #-223	; 0xffffff21
    3dac:	ldrb	r2, [ip, r0, lsl #10]
    3db0:	smlabteq	r6, sp, r9, lr
    3db4:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    3db8:			; <UNDEFINED> instruction: 0xf04f0104
    3dbc:			; <UNDEFINED> instruction: 0x9c020a0a
    3dc0:	bleq	3ff04 <tcgetattr@plt+0x3e6d0>
    3dc4:			; <UNDEFINED> instruction: 0xf8dd2900
    3dc8:	svclt	0x00088024
    3dcc:	tstle	r1, #720896	; 0xb0000
    3dd0:	movweq	lr, #43802	; 0xab1a
    3dd4:	andeq	lr, fp, #76800	; 0x12c00
    3dd8:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3ddc:	movweq	lr, #43795	; 0xab13
    3de0:	andeq	lr, fp, #67584	; 0x10800
    3de4:	beq	fea38 <tcgetattr@plt+0xfd204>
    3de8:	bleq	beaf8 <tcgetattr@plt+0xbd2c4>
    3dec:	svclt	0x0008458b
    3df0:	mvnle	r4, #545259520	; 0x20800000
    3df4:	svceq	0x0000f1b8
    3df8:	tstcs	r0, r2, lsl r0
    3dfc:	movweq	lr, #43802	; 0xab1a
    3e00:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    3e04:	andeq	lr, fp, #76800	; 0x12c00
    3e08:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    3e0c:	movweq	lr, #43795	; 0xab13
    3e10:	andeq	lr, fp, #67584	; 0x10800
    3e14:	beq	fea68 <tcgetattr@plt+0xfd234>
    3e18:	bleq	beb28 <tcgetattr@plt+0xbd2f4>
    3e1c:	mvnle	r4, r8, lsl #11
    3e20:	strcs	r2, [r0, -r1, lsl #12]
    3e24:	strmi	lr, [r9, #-2509]	; 0xfffff633
    3e28:	strmi	lr, [r4, #-2525]	; 0xfffff623
    3e2c:	andsls	pc, r0, sp, asr #17
    3e30:	strtmi	r4, [r9], -r0, lsr #12
    3e34:	movwcs	r2, #522	; 0x20a
    3e38:	cdp2	0, 11, cr15, cr2, cr1, {0}
    3e3c:	strtmi	r4, [r9], -r0, lsr #12
    3e40:	strmi	lr, [r2, #-2509]	; 0xfffff633
    3e44:			; <UNDEFINED> instruction: 0x46994690
    3e48:	movwcs	r2, #522	; 0x20a
    3e4c:	cdp2	0, 10, cr15, cr8, cr1, {0}
    3e50:	bl	11ca524 <tcgetattr@plt+0x11c8cf0>
    3e54:	ldmne	fp, {r0, r1, r2, sl, fp}^
    3e58:			; <UNDEFINED> instruction: 0x0c0ceb4c
    3e5c:	bl	130a4d0 <tcgetattr@plt+0x1308c9c>
    3e60:	ldrtmi	r0, [r2], -r7, lsl #24
    3e64:			; <UNDEFINED> instruction: 0x463b18de
    3e68:	streq	lr, [ip, -ip, asr #22]
    3e6c:	strmi	r4, [sp], -r4, lsl #12
    3e70:	svceq	0x0000f1b8
    3e74:			; <UNDEFINED> instruction: 0x4650d014
    3e78:			; <UNDEFINED> instruction: 0xf0014659
    3e7c:			; <UNDEFINED> instruction: 0x4642fe91
    3e80:			; <UNDEFINED> instruction: 0xf001464b
    3e84:	strmi	pc, [fp], -sp, lsl #29
    3e88:	ldmib	sp, {r1, r9, sl, lr}^
    3e8c:			; <UNDEFINED> instruction: 0xf0010106
    3e90:	blls	438b4 <tcgetattr@plt+0x42080>
    3e94:	movwls	r1, #2075	; 0x81b
    3e98:	bl	106aaa4 <tcgetattr@plt+0x1069270>
    3e9c:	movwls	r0, #4867	; 0x1303
    3ea0:	movwcs	lr, #10717	; 0x29dd
    3ea4:	svclt	0x00082b00
    3ea8:	sbcle	r2, r1, #40960	; 0xa000
    3eac:	strmi	lr, [r9, #-2525]	; 0xfffff623
    3eb0:			; <UNDEFINED> instruction: 0x9010f8dd
    3eb4:	movwcs	lr, #2525	; 0x9dd
    3eb8:	movwcs	lr, #2505	; 0x9c9
    3ebc:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    3ec0:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    3ec4:	smlabteq	r0, sp, r9, lr
    3ec8:	strbmi	lr, [lr], -lr, lsr #14
    3ecc:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3ed0:			; <UNDEFINED> instruction: 0x9018f8dd
    3ed4:	blge	13e610 <tcgetattr@plt+0x13cddc>
    3ed8:	ldrt	r9, [sl], r6, lsl #6
    3edc:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    3ee0:			; <UNDEFINED> instruction: 0xf7fd4628
    3ee4:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    3ee8:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    3eec:	blls	3d8d0 <tcgetattr@plt+0x3c09c>
    3ef0:	stcls	7, cr2, [r6, #-0]
    3ef4:	blx	fe895766 <tcgetattr@plt+0xfe893f32>
    3ef8:	ldrmi	r2, [lr], -r5, lsl #6
    3efc:	blx	ff8eab0a <tcgetattr@plt+0xff8e92d6>
    3f00:	svccs	0x00006705
    3f04:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    3f08:	tstcs	r0, r1
    3f0c:	blls	bda10 <tcgetattr@plt+0xbc1dc>
    3f10:	blcs	158ec <tcgetattr@plt+0x140b8>
    3f14:	svcge	0x000af47f
    3f18:	strcc	lr, [r0], #-2525	; 0xfffff623
    3f1c:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    3f20:	strbt	r3, [r0], -r0, lsl #8
    3f24:	b	ff541f20 <tcgetattr@plt+0xff5406ec>
    3f28:	andeq	r4, r1, sl, asr #7
    3f2c:	andeq	r0, r0, r0, lsr #3
    3f30:	andeq	r4, r1, sl, asr #4
    3f34:	andeq	r2, r0, r8, lsr #22
    3f38:	andeq	r2, r0, lr, lsr #17
    3f3c:			; <UNDEFINED> instruction: 0xf7ff2200
    3f40:	svclt	0x0000bd89
    3f44:	mvnsmi	lr, sp, lsr #18
    3f48:	strmi	r4, [r7], -r8, lsl #13
    3f4c:			; <UNDEFINED> instruction: 0x4605b1d8
    3f50:			; <UNDEFINED> instruction: 0xf7fde007
    3f54:	rsclt	lr, r4, #96, 22	; 0x18000
    3f58:			; <UNDEFINED> instruction: 0xf8336803
    3f5c:	ldreq	r3, [fp, #-20]	; 0xffffffec
    3f60:	strtmi	sp, [lr], -r4, lsl #10
    3f64:	blmi	823c0 <tcgetattr@plt+0x80b8c>
    3f68:	mvnsle	r2, r0, lsl #24
    3f6c:	svceq	0x0000f1b8
    3f70:			; <UNDEFINED> instruction: 0xf8c8d001
    3f74:	adcsmi	r6, lr, #0
    3f78:			; <UNDEFINED> instruction: 0xf996d908
    3f7c:	andcs	r3, r1, r0
    3f80:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3f84:	strdlt	r8, [r9, -r0]
    3f88:	andeq	pc, r0, r8, asr #17
    3f8c:	ldmfd	sp!, {sp}
    3f90:	svclt	0x000081f0
    3f94:	mvnsmi	lr, sp, lsr #18
    3f98:	strmi	r4, [r7], -r8, lsl #13
    3f9c:			; <UNDEFINED> instruction: 0x4605b1d8
    3fa0:			; <UNDEFINED> instruction: 0xf7fde007
    3fa4:	rsclt	lr, r4, #56, 22	; 0xe000
    3fa8:			; <UNDEFINED> instruction: 0xf8336803
    3fac:	ldrbeq	r3, [fp], #20
    3fb0:	strtmi	sp, [lr], -r4, lsl #10
    3fb4:	blmi	82410 <tcgetattr@plt+0x80bdc>
    3fb8:	mvnsle	r2, r0, lsl #24
    3fbc:	svceq	0x0000f1b8
    3fc0:			; <UNDEFINED> instruction: 0xf8c8d001
    3fc4:	adcsmi	r6, lr, #0
    3fc8:			; <UNDEFINED> instruction: 0xf996d908
    3fcc:	andcs	r3, r1, r0
    3fd0:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    3fd4:	strdlt	r8, [r9, -r0]
    3fd8:	andeq	pc, r0, r8, asr #17
    3fdc:	ldmfd	sp!, {sp}
    3fe0:	svclt	0x000081f0
    3fe4:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    3fe8:	strdlt	fp, [r2], r0
    3fec:	bmi	76ec10 <tcgetattr@plt+0x76d3dc>
    3ff0:	cfstrsge	mvf4, [sl], {121}	; 0x79
    3ff4:	blvc	142148 <tcgetattr@plt+0x140914>
    3ff8:	stmpl	sl, {r1, r2, r9, sl, lr}
    3ffc:	andls	r6, r1, #1179648	; 0x120000
    4000:	andeq	pc, r0, #79	; 0x4f
    4004:	and	r9, r5, r0, lsl #6
    4008:	ldrtmi	r4, [r0], -r9, lsr #12
    400c:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4010:	cmnlt	r0, r8, lsl #8
    4014:	stcne	8, cr15, [r8], {84}	; 0x54
    4018:			; <UNDEFINED> instruction: 0xf854b1b1
    401c:	strls	r5, [r0], #-3076	; 0xfffff3fc
    4020:			; <UNDEFINED> instruction: 0x4630b195
    4024:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4028:	mvnle	r2, r0, lsl #16
    402c:	bmi	38c038 <tcgetattr@plt+0x38a804>
    4030:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    4034:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4038:	subsmi	r9, sl, r1, lsl #22
    403c:	andlt	sp, r2, sp, lsl #2
    4040:	ldrhtmi	lr, [r0], #141	; 0x8d
    4044:	ldrbmi	fp, [r0, -r3]!
    4048:	ldrtmi	r4, [r3], -r8, lsl #16
    404c:	ldrtmi	r4, [sl], -r8, lsl #18
    4050:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    4054:			; <UNDEFINED> instruction: 0xf7fd6800
    4058:			; <UNDEFINED> instruction: 0xf7fdeb7c
    405c:	svclt	0x0000ea3a
    4060:	andeq	r3, r1, r4, asr #28
    4064:	andeq	r0, r0, r0, lsr #3
    4068:	andeq	r3, r1, r2, lsl #28
    406c:			; <UNDEFINED> instruction: 0x00013fb4
    4070:	andeq	r2, r0, r2, lsr #14
    4074:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    4078:	subslt	r4, r4, #16777216	; 0x1000000
    407c:	and	r4, r3, r3, lsl #12
    4080:	mulle	r8, r4, r2
    4084:	andle	r4, r5, fp, lsl #5
    4088:	mulcs	r0, r3, r9
    408c:	movwcc	r4, #5656	; 0x1618
    4090:	mvnsle	r2, r0, lsl #20
    4094:			; <UNDEFINED> instruction: 0xf85d2000
    4098:	ldrbmi	r4, [r0, -r4, lsl #22]!
    409c:	ldrbmi	r4, [r0, -r8, lsl #12]!
    40a0:	andcs	fp, sl, #56, 10	; 0xe000000
    40a4:	strmi	r4, [sp], -r4, lsl #12
    40a8:	stc2l	7, cr15, [r0], {255}	; 0xff
    40ac:	svccc	0x0080f5b0
    40b0:	addlt	sp, r0, #268435456	; 0x10000000
    40b4:			; <UNDEFINED> instruction: 0x4629bd38
    40b8:			; <UNDEFINED> instruction: 0xf7ff4620
    40bc:	svclt	0x0000fca1
    40c0:	andscs	fp, r0, #56, 10	; 0xe000000
    40c4:	strmi	r4, [sp], -r4, lsl #12
    40c8:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    40cc:	svccc	0x0080f5b0
    40d0:	addlt	sp, r0, #268435456	; 0x10000000
    40d4:			; <UNDEFINED> instruction: 0x4629bd38
    40d8:			; <UNDEFINED> instruction: 0xf7ff4620
    40dc:	svclt	0x0000fc91
    40e0:	strt	r2, [r3], #522	; 0x20a
    40e4:	strt	r2, [r1], #528	; 0x210
    40e8:	blmi	8d6978 <tcgetattr@plt+0x8d5144>
    40ec:	ldrblt	r4, [r0, #1146]!	; 0x47a
    40f0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    40f4:	strmi	r2, [r4], -r0, lsl #12
    40f8:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    40fc:			; <UNDEFINED> instruction: 0xf04f9301
    4100:	strls	r0, [r0], -r0, lsl #6
    4104:	b	fef42100 <tcgetattr@plt+0xfef408cc>
    4108:	tstlt	r4, r6
    410c:	mulcc	r0, r4, r9
    4110:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4114:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4118:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    411c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4120:	bl	5c211c <tcgetattr@plt+0x5c08e8>
    4124:	ldrtmi	r4, [r3], -r5, lsl #12
    4128:	strbtmi	r2, [r9], -sl, lsl #4
    412c:			; <UNDEFINED> instruction: 0xf7fd4620
    4130:	stmdavs	fp!, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    4134:	blls	32768 <tcgetattr@plt+0x30f34>
    4138:	rscle	r4, sl, r3, lsr #5
    413c:			; <UNDEFINED> instruction: 0xf993b11b
    4140:	blcs	10148 <tcgetattr@plt+0xe914>
    4144:	bmi	3f88e0 <tcgetattr@plt+0x3f70ac>
    4148:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    414c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4150:	subsmi	r9, sl, r1, lsl #22
    4154:	andlt	sp, r3, ip, lsl #2
    4158:	bmi	2f3920 <tcgetattr@plt+0x2f20ec>
    415c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4160:	bicsle	r6, r6, r0, lsl r8
    4164:	strtmi	r4, [r3], -r9, lsl #18
    4168:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    416c:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4170:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4174:	andeq	r3, r1, r8, asr #26
    4178:	andeq	r0, r0, r0, lsr #3
    417c:	andeq	r3, r1, sl, ror #29
    4180:	andeq	r2, r0, r8, asr r6
    4184:	andeq	r3, r1, sl, ror #25
    4188:	andeq	r3, r1, r6, lsr #29
    418c:	andeq	r2, r0, sl, lsl #12
    4190:			; <UNDEFINED> instruction: 0x4606b5f8
    4194:			; <UNDEFINED> instruction: 0xf7ff460f
    4198:			; <UNDEFINED> instruction: 0xf110ffa7
    419c:			; <UNDEFINED> instruction: 0xf1414400
    41a0:	cfstr32cs	mvfx0, [r1, #-0]
    41a4:	stccs	15, cr11, [r0], {8}
    41a8:	lfmlt	f5, 3, [r8]
    41ac:	b	1a421a8 <tcgetattr@plt+0x1a40974>
    41b0:	strtcs	r4, [r2], #-2309	; 0xfffff6fb
    41b4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
    41b8:	andvs	r4, r4, sl, lsr r6
    41bc:	stmdbmi	r3, {r3, fp, sp, lr}
    41c0:			; <UNDEFINED> instruction: 0xf7fd4479
    41c4:	svclt	0x0000e9a4
    41c8:	andeq	r3, r1, lr, asr #28
    41cc:			; <UNDEFINED> instruction: 0x000025b4
    41d0:			; <UNDEFINED> instruction: 0x4605b538
    41d4:			; <UNDEFINED> instruction: 0xf7ff460c
    41d8:			; <UNDEFINED> instruction: 0xf500ffdb
    41dc:			; <UNDEFINED> instruction: 0xf5b34300
    41e0:	andle	r3, r1, #128, 30	; 0x200
    41e4:	lfmlt	f3, 1, [r8, #-0]
    41e8:	b	12c21e4 <tcgetattr@plt+0x12c09b0>
    41ec:	strtmi	r4, [r2], -r5, lsl #18
    41f0:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    41f4:	andvs	r4, r4, fp, lsr #12
    41f8:	stmdbmi	r3, {r3, fp, sp, lr}
    41fc:			; <UNDEFINED> instruction: 0xf7fd4479
    4200:	svclt	0x0000e986
    4204:	andeq	r3, r1, r2, lsl lr
    4208:	andeq	r2, r0, r8, ror r5
    420c:			; <UNDEFINED> instruction: 0xf7ff220a
    4210:	svclt	0x0000bb9f
    4214:			; <UNDEFINED> instruction: 0xf7ff2210
    4218:	svclt	0x0000bb9b
    421c:	blmi	896aa8 <tcgetattr@plt+0x895274>
    4220:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4224:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4228:	strmi	r2, [r4], -r0, lsl #12
    422c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    4230:			; <UNDEFINED> instruction: 0xf04f9301
    4234:	strls	r0, [r0], -r0, lsl #6
    4238:	b	8c2234 <tcgetattr@plt+0x8c0a00>
    423c:	tstlt	r4, r6
    4240:	mulcc	r0, r4, r9
    4244:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    4248:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    424c:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    4250:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    4254:	b	1f42250 <tcgetattr@plt+0x1f40a1c>
    4258:	strbtmi	r4, [r9], -r5, lsl #12
    425c:			; <UNDEFINED> instruction: 0xf7fd4620
    4260:	stmdavs	fp!, {r3, r6, r9, fp, sp, lr, pc}
    4264:	blls	32898 <tcgetattr@plt+0x31064>
    4268:	rscle	r4, ip, r3, lsr #5
    426c:			; <UNDEFINED> instruction: 0xf993b11b
    4270:	blcs	10278 <tcgetattr@plt+0xea44>
    4274:	bmi	3f8a18 <tcgetattr@plt+0x3f71e4>
    4278:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    427c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4280:	subsmi	r9, sl, r1, lsl #22
    4284:	andlt	sp, r3, ip, lsl #2
    4288:	bmi	2f3a50 <tcgetattr@plt+0x2f221c>
    428c:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    4290:	bicsle	r6, r8, r0, lsl r8
    4294:	strtmi	r4, [r3], -r9, lsl #18
    4298:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    429c:	ldmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42a0:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    42a4:	andeq	r3, r1, r4, lsl ip
    42a8:	andeq	r0, r0, r0, lsr #3
    42ac:			; <UNDEFINED> instruction: 0x00013db6
    42b0:	andeq	r2, r0, r4, lsr #10
    42b4:			; <UNDEFINED> instruction: 0x00013bba
    42b8:	andeq	r3, r1, r6, ror sp
    42bc:	ldrdeq	r2, [r0], -sl
    42c0:	blmi	8d6b50 <tcgetattr@plt+0x8d531c>
    42c4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    42c8:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    42cc:	strmi	r2, [r4], -r0, lsl #12
    42d0:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    42d4:			; <UNDEFINED> instruction: 0xf04f9301
    42d8:	strls	r0, [r0], -r0, lsl #6
    42dc:	ldmib	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    42e0:	tstlt	r4, r6
    42e4:	mulcc	r0, r4, r9
    42e8:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    42ec:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    42f0:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    42f4:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    42f8:	b	ac22f4 <tcgetattr@plt+0xac0ac0>
    42fc:	andcs	r4, sl, #5242880	; 0x500000
    4300:	strtmi	r4, [r0], -r9, ror #12
    4304:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4308:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    430c:	adcmi	r9, r3, #0, 22
    4310:	tstlt	fp, fp, ror #1
    4314:	mulcc	r0, r3, r9
    4318:	mvnle	r2, r0, lsl #22
    431c:	blmi	316b60 <tcgetattr@plt+0x31532c>
    4320:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4324:	blls	5e394 <tcgetattr@plt+0x5cb60>
    4328:	qaddle	r4, sl, ip
    432c:	ldcllt	0, cr11, [r0, #12]!
    4330:	blcs	896b64 <tcgetattr@plt+0x895330>
    4334:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    4338:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    433c:	ldrtmi	r4, [sl], -r3, lsr #12
    4340:			; <UNDEFINED> instruction: 0xf7fd4479
    4344:			; <UNDEFINED> instruction: 0xf7fde8e4
    4348:	svclt	0x0000e8c4
    434c:	andeq	r3, r1, r0, ror fp
    4350:	andeq	r0, r0, r0, lsr #3
    4354:	andeq	r3, r1, r2, lsl sp
    4358:	andeq	r2, r0, r0, lsl #9
    435c:	andeq	r3, r1, r4, lsl fp
    4360:	ldrdeq	r3, [r1], -r0
    4364:	andeq	r2, r0, r4, lsr r4
    4368:	blmi	8d6bf8 <tcgetattr@plt+0x8d53c4>
    436c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    4370:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    4374:	strmi	r2, [r4], -r0, lsl #12
    4378:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    437c:			; <UNDEFINED> instruction: 0xf04f9301
    4380:	strls	r0, [r0], -r0, lsl #6
    4384:	ldmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4388:	tstlt	r4, r6
    438c:	mulcc	r0, r4, r9
    4390:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    4394:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    4398:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    439c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    43a0:	ldmib	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43a4:	andcs	r4, sl, #5242880	; 0x500000
    43a8:	strtmi	r4, [r0], -r9, ror #12
    43ac:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43b0:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    43b4:	adcmi	r9, r3, #0, 22
    43b8:	tstlt	fp, fp, ror #1
    43bc:	mulcc	r0, r3, r9
    43c0:	mvnle	r2, r0, lsl #22
    43c4:	blmi	316c08 <tcgetattr@plt+0x3153d4>
    43c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    43cc:	blls	5e43c <tcgetattr@plt+0x5cc08>
    43d0:	qaddle	r4, sl, ip
    43d4:	ldcllt	0, cr11, [r0, #12]!
    43d8:	blcs	896c0c <tcgetattr@plt+0x8953d8>
    43dc:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    43e0:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    43e4:	ldrtmi	r4, [sl], -r3, lsr #12
    43e8:			; <UNDEFINED> instruction: 0xf7fd4479
    43ec:			; <UNDEFINED> instruction: 0xf7fde890
    43f0:	svclt	0x0000e870
    43f4:	andeq	r3, r1, r8, asr #21
    43f8:	andeq	r0, r0, r0, lsr #3
    43fc:	andeq	r3, r1, sl, ror #24
    4400:	ldrdeq	r2, [r0], -r8
    4404:	andeq	r3, r1, ip, ror #20
    4408:	andeq	r3, r1, r8, lsr #24
    440c:	andeq	r2, r0, ip, lsl #7
    4410:	blmi	656c78 <tcgetattr@plt+0x655444>
    4414:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    4418:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    441c:	strbtmi	r4, [r9], -ip, lsl #12
    4420:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    4424:			; <UNDEFINED> instruction: 0xf04f9303
    4428:			; <UNDEFINED> instruction: 0xf7ff0300
    442c:	orrslt	pc, r0, r7, lsl #27
    4430:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4434:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    4438:	ldmdavs	r0, {r0, r1, fp, sp, lr}
    443c:	ldmdbmi	r0, {r0, r1, r3, r5, r8, ip, sp, pc}
    4440:	strtmi	r4, [r2], -fp, lsr #12
    4444:			; <UNDEFINED> instruction: 0xf7fd4479
    4448:	stmdbmi	lr, {r1, r5, r6, fp, sp, lr, pc}
    444c:	strtmi	r4, [r2], -fp, lsr #12
    4450:			; <UNDEFINED> instruction: 0xf7fd4479
    4454:	bmi	33ea54 <tcgetattr@plt+0x33d220>
    4458:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    445c:	ldrdeq	lr, [r0, -sp]
    4460:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4464:	subsmi	r9, sl, r3, lsl #22
    4468:	andlt	sp, r5, r1, lsl #2
    446c:			; <UNDEFINED> instruction: 0xf7fdbd30
    4470:	svclt	0x0000e830
    4474:	andeq	r3, r1, r0, lsr #20
    4478:	andeq	r0, r0, r0, lsr #3
    447c:	andeq	r3, r1, lr, asr #23
    4480:	andeq	r2, r0, r0, lsr r3
    4484:	andeq	r2, r0, r4, lsr #6
    4488:	ldrdeq	r3, [r1], -sl
    448c:			; <UNDEFINED> instruction: 0x460cb510
    4490:			; <UNDEFINED> instruction: 0xf7ff4611
    4494:	ldc	14, cr15, [pc, #780]	; 47a8 <tcgetattr@plt+0x2f74>
    4498:	vmov.f64	d22, #216	; 0xbec00000 -0.375
    449c:	vcvt.f64.s32	d7, s0
    44a0:	vstr	d21, [r4, #924]	; 0x39c
    44a4:	vadd.f32	s14, s0, s0
    44a8:	vnmul.f64	d0, d0, d5
    44ac:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    44b0:	vstr	d0, [r4, #768]	; 0x300
    44b4:	vldrlt	s0, [r0, #-4]
    44b8:	andeq	r0, r0, r0
    44bc:	smlawbmi	lr, r0, r4, r8
    44c0:	rsbsmi	pc, r0, #0, 8
    44c4:			; <UNDEFINED> instruction: 0xf5b24603
    44c8:			; <UNDEFINED> instruction: 0xf1014f80
    44cc:	push	{r2, sl, fp}
    44d0:	svclt	0x00044ff0
    44d4:			; <UNDEFINED> instruction: 0xf04f460a
    44d8:			; <UNDEFINED> instruction: 0xf1010a64
    44dc:			; <UNDEFINED> instruction: 0xf1010901
    44e0:			; <UNDEFINED> instruction: 0xf1010802
    44e4:			; <UNDEFINED> instruction: 0xf1010e03
    44e8:			; <UNDEFINED> instruction: 0xf1010705
    44ec:			; <UNDEFINED> instruction: 0xf1010606
    44f0:			; <UNDEFINED> instruction: 0xf1010507
    44f4:			; <UNDEFINED> instruction: 0xf1010408
    44f8:	svclt	0x00080009
    44fc:	blge	2c250c <tcgetattr@plt+0x2c0cd8>
    4500:			; <UNDEFINED> instruction: 0xf5b2d03f
    4504:	svclt	0x00024f20
    4508:			; <UNDEFINED> instruction: 0xf04f460a
    450c:			; <UNDEFINED> instruction: 0xf8020a6c
    4510:	eorsle	sl, r6, sl, lsl #22
    4514:	svcpl	0x0000f5b2
    4518:	strmi	fp, [sl], -r2, lsl #30
    451c:	beq	1900660 <tcgetattr@plt+0x18fee2c>
    4520:	blge	2c2530 <tcgetattr@plt+0x2c0cfc>
    4524:			; <UNDEFINED> instruction: 0xf5b2d02d
    4528:	svclt	0x00024fc0
    452c:			; <UNDEFINED> instruction: 0xf04f460a
    4530:			; <UNDEFINED> instruction: 0xf8020a62
    4534:	eorle	sl, r4, sl, lsl #22
    4538:	svcmi	0x0040f5b2
    453c:	strmi	fp, [sl], -r2, lsl #30
    4540:	beq	1d00684 <tcgetattr@plt+0x1cfee50>
    4544:	blge	2c2554 <tcgetattr@plt+0x2c0d20>
    4548:			; <UNDEFINED> instruction: 0xf5b2d01b
    454c:	svclt	0x00025f80
    4550:			; <UNDEFINED> instruction: 0xf04f460a
    4554:			; <UNDEFINED> instruction: 0xf8020a70
    4558:	andsle	sl, r2, sl, lsl #22
    455c:	svcmi	0x0000f5b2
    4560:	strmi	fp, [sl], -r2, lsl #30
    4564:	beq	b806a8 <tcgetattr@plt+0xb7ee74>
    4568:	blge	2c2578 <tcgetattr@plt+0x2c0d44>
    456c:	strmi	sp, [r2], -r9
    4570:	strtmi	r4, [ip], -r0, lsr #12
    4574:			; <UNDEFINED> instruction: 0x463e4635
    4578:	ldrbtmi	r4, [r4], r7, ror #12
    457c:	strbmi	r4, [r8], r6, asr #13
    4580:			; <UNDEFINED> instruction: 0xf4134689
    4584:			; <UNDEFINED> instruction: 0xf0037f80
    4588:	svclt	0x00140a40
    458c:	bleq	1cc06d0 <tcgetattr@plt+0x1cbee9c>
    4590:	bleq	b806d4 <tcgetattr@plt+0xb7eea0>
    4594:	svceq	0x0080f013
    4598:	andlt	pc, r0, r9, lsl #17
    459c:			; <UNDEFINED> instruction: 0xf04fbf14
    45a0:			; <UNDEFINED> instruction: 0xf04f0977
    45a4:			; <UNDEFINED> instruction: 0xf413092d
    45a8:			; <UNDEFINED> instruction: 0xf8886f00
    45ac:	eorsle	r9, pc, r0
    45b0:	svceq	0x0000f1ba
    45b4:			; <UNDEFINED> instruction: 0xf04fbf14
    45b8:			; <UNDEFINED> instruction: 0xf04f0873
    45bc:			; <UNDEFINED> instruction: 0xf0130853
    45c0:			; <UNDEFINED> instruction: 0xf88e0f20
    45c4:	svclt	0x00148000
    45c8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    45cc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    45d0:	svceq	0x0010f013
    45d4:	and	pc, r0, ip, lsl #17
    45d8:	stceq	0, cr15, [r8], {3}
    45dc:			; <UNDEFINED> instruction: 0xf04fbf14
    45e0:			; <UNDEFINED> instruction: 0xf04f0e77
    45e4:			; <UNDEFINED> instruction: 0xf4130e2d
    45e8:			; <UNDEFINED> instruction: 0xf8876f80
    45ec:	eorsle	lr, r1, r0
    45f0:	svceq	0x0000f1bc
    45f4:			; <UNDEFINED> instruction: 0x2773bf14
    45f8:			; <UNDEFINED> instruction: 0xf0132753
    45fc:	eorsvc	r0, r7, r4, lsl #30
    4600:	uhadd16cs	fp, r2, r4
    4604:			; <UNDEFINED> instruction: 0xf013262d
    4608:	eorvc	r0, lr, r2, lsl #30
    460c:	streq	pc, [r1, #-3]
    4610:	uhadd16cs	fp, r7, r4
    4614:	eorvc	r2, r6, sp, lsr #12
    4618:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    461c:	svclt	0x00142d00
    4620:	cmpcs	r4, #116, 6	; 0xd0000001
    4624:	movwcs	r7, #3
    4628:	andsvc	r4, r3, r8, lsl #12
    462c:	svchi	0x00f0e8bd
    4630:	svceq	0x0000f1ba
    4634:			; <UNDEFINED> instruction: 0xf04fbf14
    4638:			; <UNDEFINED> instruction: 0xf04f0878
    463c:	ldr	r0, [lr, sp, lsr #16]!
    4640:	svclt	0x00142d00
    4644:			; <UNDEFINED> instruction: 0x232d2378
    4648:	movwcs	r7, #3
    464c:	andsvc	r4, r3, r8, lsl #12
    4650:	svchi	0x00f0e8bd
    4654:	svceq	0x0000f1bc
    4658:			; <UNDEFINED> instruction: 0x2778bf14
    465c:	strb	r2, [ip, sp, lsr #14]
    4660:	svcmi	0x00f0e92d
    4664:			; <UNDEFINED> instruction: 0xf04fb097
    4668:	stmib	sp, {r0, sl, fp}^
    466c:	bmi	1f8d294 <tcgetattr@plt+0x1f8ba60>
    4670:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    4674:			; <UNDEFINED> instruction: 0x078258d3
    4678:			; <UNDEFINED> instruction: 0xf10dbf54
    467c:			; <UNDEFINED> instruction: 0xf10d082c
    4680:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    4684:			; <UNDEFINED> instruction: 0xf04f9315
    4688:	svclt	0x00450300
    468c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4690:	strbmi	r2, [r6], r0, lsr #6
    4694:	eorcc	pc, ip, sp, lsl #17
    4698:			; <UNDEFINED> instruction: 0xf1a3230a
    469c:			; <UNDEFINED> instruction: 0xf1c30120
    46a0:	blx	b04f28 <tcgetattr@plt+0xb036f4>
    46a4:	blx	340eb4 <tcgetattr@plt+0x33f680>
    46a8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    46ac:	andne	lr, r8, #3620864	; 0x374000
    46b0:	vst1.8	{d15-d16}, [r3], ip
    46b4:	svclt	0x000842aa
    46b8:			; <UNDEFINED> instruction: 0xf0c042a1
    46bc:	movwcc	r8, #41099	; 0xa08b
    46c0:	mvnle	r2, r6, asr #22
    46c4:			; <UNDEFINED> instruction: 0xf64c223c
    46c8:			; <UNDEFINED> instruction: 0xf6cc45cd
    46cc:			; <UNDEFINED> instruction: 0xf04f45cc
    46d0:			; <UNDEFINED> instruction: 0xf1a231ff
    46d4:	blx	fe946b5e <tcgetattr@plt+0xfe94532a>
    46d8:	blx	5dae8 <tcgetattr@plt+0x5c2b4>
    46dc:	blx	836ec <tcgetattr@plt+0x81eb8>
    46e0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    46e4:			; <UNDEFINED> instruction: 0x0c09ea4c
    46e8:			; <UNDEFINED> instruction: 0xf1c24c61
    46ec:	svcls	0x00090920
    46f0:			; <UNDEFINED> instruction: 0xf909fa21
    46f4:	b	13158ec <tcgetattr@plt+0x13140b8>
    46f8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    46fc:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    4700:	blx	19494c <tcgetattr@plt+0x193118>
    4704:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    4708:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    470c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    4710:	streq	lr, [r1], #-2598	; 0xfffff5da
    4714:			; <UNDEFINED> instruction: 0xf1ba40d6
    4718:	svclt	0x000c0f42
    471c:			; <UNDEFINED> instruction: 0xf0002100
    4720:	bcc	804b2c <tcgetattr@plt+0x8032f8>
    4724:	streq	lr, [r9], -r6, asr #20
    4728:	vpmax.s8	d15, d2, d23
    472c:	andge	pc, r0, lr, lsl #17
    4730:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    4734:	addhi	pc, r4, r0
    4738:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    473c:			; <UNDEFINED> instruction: 0xf88e2269
    4740:	subcs	r2, r2, #1
    4744:	andcs	pc, r2, lr, lsl #17
    4748:	andvc	r2, sl, r0, lsl #4
    474c:	andeq	lr, r5, #84, 20	; 0x54000
    4750:			; <UNDEFINED> instruction: 0xf1a3d04a
    4754:			; <UNDEFINED> instruction: 0xf1c30114
    4758:	blx	906430 <tcgetattr@plt+0x904bfc>
    475c:	blx	180f68 <tcgetattr@plt+0x17f734>
    4760:	blcc	d42384 <tcgetattr@plt+0xd40b50>
    4764:	blx	955454 <tcgetattr@plt+0x953c20>
    4768:	blx	98137c <tcgetattr@plt+0x97fb48>
    476c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    4770:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    4774:			; <UNDEFINED> instruction: 0xf04f1d50
    4778:			; <UNDEFINED> instruction: 0xf1410300
    477c:	andcs	r0, sl, #0, 2
    4780:	blx	3c078c <tcgetattr@plt+0x3bef58>
    4784:	movwcs	r2, #522	; 0x20a
    4788:	strmi	r4, [fp], r2, lsl #13
    478c:	blx	240798 <tcgetattr@plt+0x23ef64>
    4790:	subsle	r4, r8, r3, lsl r3
    4794:	movweq	lr, #47706	; 0xba5a
    4798:			; <UNDEFINED> instruction: 0xf7fcd026
    479c:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    47a0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    47a4:	subsle	r2, r7, r0, lsl #20
    47a8:	mulcc	r0, r2, r9
    47ac:	bmi	c72be0 <tcgetattr@plt+0xc713ac>
    47b0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    47b4:			; <UNDEFINED> instruction: 0x23204d30
    47b8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    47bc:	ldrmi	r4, [r9], -r0, lsr #12
    47c0:			; <UNDEFINED> instruction: 0xf8cd2201
    47c4:	stmib	sp, {r3, r4, pc}^
    47c8:	strls	sl, [r1], -r4, lsl #22
    47cc:			; <UNDEFINED> instruction: 0xf7fd9500
    47d0:	ands	lr, r5, r0, lsr #16
    47d4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    47d8:	svcge	0x0075f47f
    47dc:	movtcs	r9, #11784	; 0x2e08
    47e0:	andcs	pc, r1, lr, lsl #17
    47e4:	andcc	pc, r0, lr, lsl #17
    47e8:			; <UNDEFINED> instruction: 0xac0d4a24
    47ec:	stmib	sp, {r5, r8, r9, sp}^
    47f0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    47f4:	andls	r4, r0, #32, 12	; 0x2000000
    47f8:	andcs	r4, r1, #26214400	; 0x1900000
    47fc:	stmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4800:			; <UNDEFINED> instruction: 0xf7fc4620
    4804:	bmi	7c018c <tcgetattr@plt+0x7be958>
    4808:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    480c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4810:	subsmi	r9, sl, r5, lsl fp
    4814:	andslt	sp, r7, r6, lsr #2
    4818:	svchi	0x00f0e8bd
    481c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    4820:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4824:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    4828:			; <UNDEFINED> instruction: 0xf0012264
    482c:	stmdbcs	r0, {r0, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    4830:	svclt	0x00084682
    4834:	strmi	r2, [fp], sl, lsl #16
    4838:	strcc	fp, [r1], -r8, lsl #30
    483c:	ldrb	sp, [r3, sl, lsr #3]
    4840:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    4844:	ldrbmi	lr, [r0], -r0, lsl #15
    4848:	andcs	r4, sl, #93323264	; 0x5900000
    484c:			; <UNDEFINED> instruction: 0xf0012300
    4850:	strmi	pc, [r2], r7, lsr #19
    4854:	ldr	r4, [sp, fp, lsl #13]
    4858:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    485c:	bmi	2be708 <tcgetattr@plt+0x2bced4>
    4860:			; <UNDEFINED> instruction: 0xe7a6447a
    4864:	mrc	7, 1, APSR_nzcv, cr4, cr12, {7}
    4868:	andeq	r3, r1, r2, asr #15
    486c:	andeq	r0, r0, r0, lsr #3
    4870:	andeq	r2, r0, r4, lsr #1
    4874:	andeq	r1, r0, r4, asr ip
    4878:	andeq	r1, r0, r6, ror #31
    487c:			; <UNDEFINED> instruction: 0x00001fba
    4880:	andeq	r3, r1, sl, lsr #12
    4884:	andeq	r1, r0, sl, lsr #23
    4888:	andeq	r1, r0, r4, lsr #23
    488c:	suble	r2, r5, r0, lsl #16
    4890:	mvnsmi	lr, #737280	; 0xb4000
    4894:			; <UNDEFINED> instruction: 0xf9904698
    4898:	orrlt	r3, r3, #0
    489c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    48a0:	ldrmi	r4, [r7], -r9, lsl #13
    48a4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    48a8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    48ac:	svceq	0x0000f1b8
    48b0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    48b4:			; <UNDEFINED> instruction: 0x4605bb1c
    48b8:	strtmi	r2, [lr], -ip, lsr #22
    48bc:	svccs	0x0001f915
    48c0:	bllt	b8928 <tcgetattr@plt+0xb70f4>
    48c4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    48c8:	bne	c79134 <tcgetattr@plt+0xc77900>
    48cc:	mcrrne	7, 12, r4, r3, cr0
    48d0:			; <UNDEFINED> instruction: 0xf849d015
    48d4:	strcc	r0, [r1], #-36	; 0xffffffdc
    48d8:	mulcc	r0, r6, r9
    48dc:			; <UNDEFINED> instruction: 0xf995b1bb
    48e0:			; <UNDEFINED> instruction: 0xb1a33000
    48e4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    48e8:	strtmi	r2, [r8], -ip, lsr #22
    48ec:			; <UNDEFINED> instruction: 0xf915462e
    48f0:	mvnle	r2, r1, lsl #30
    48f4:	svclt	0x00082a00
    48f8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    48fc:			; <UNDEFINED> instruction: 0xf04fd3e5
    4900:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4904:	adcmi	r8, r7, #248, 6	; 0xe0000003
    4908:	ldrmi	sp, [r3], -r4, lsl #18
    490c:			; <UNDEFINED> instruction: 0x4620e7d4
    4910:	mvnshi	lr, #12386304	; 0xbd0000
    4914:	andeq	pc, r1, pc, rrx
    4918:	mvnshi	lr, #12386304	; 0xbd0000
    491c:	rscscc	pc, pc, pc, asr #32
    4920:	svclt	0x00004770
    4924:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    4928:			; <UNDEFINED> instruction: 0xf990461c
    492c:	blx	fed58934 <tcgetattr@plt+0xfed57100>
    4930:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    4934:	svclt	0x00082c00
    4938:	ldmiblt	r3, {r0, r8, r9, sp}
    493c:	addsmi	r6, r6, #2490368	; 0x260000
    4940:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    4944:	eorvs	fp, r3, r1, lsl pc
    4948:	bl	50954 <tcgetattr@plt+0x4f120>
    494c:	blne	fe484f6c <tcgetattr@plt+0xfe483738>
    4950:			; <UNDEFINED> instruction: 0xf7ff9b04
    4954:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4958:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    495c:	eorvs	r4, r3, r3, lsl #8
    4960:			; <UNDEFINED> instruction: 0xf04fbd70
    4964:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    4968:	rscscc	pc, pc, pc, asr #32
    496c:	svclt	0x00004770
    4970:	mvnsmi	lr, #737280	; 0xb4000
    4974:			; <UNDEFINED> instruction: 0xf381fab1
    4978:	bcs	6eec <tcgetattr@plt+0x56b8>
    497c:	movwcs	fp, #7944	; 0x1f08
    4980:	svclt	0x00082800
    4984:	blcs	d590 <tcgetattr@plt+0xbd5c>
    4988:			; <UNDEFINED> instruction: 0xf990d13d
    498c:	strmi	r3, [r0], r0
    4990:	pkhbtmi	r4, r9, r6, lsl #12
    4994:	strcs	r4, [r1, -r4, lsl #12]
    4998:			; <UNDEFINED> instruction: 0x4625b31b
    499c:			; <UNDEFINED> instruction: 0xf1042b2c
    49a0:	strbmi	r0, [r0], -r1, lsl #8
    49a4:	mulcs	r0, r4, r9
    49a8:	eorle	r4, r1, r0, lsr #13
    49ac:	strtmi	fp, [r5], -r2, ror #19
    49b0:	bl	fe955458 <tcgetattr@plt+0xfe953c24>
    49b4:	eorle	r0, r2, #0, 2
    49b8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    49bc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    49c0:	rsceq	lr, r0, #323584	; 0x4f000
    49c4:	vpmax.u8	d15, d3, d7
    49c8:			; <UNDEFINED> instruction: 0xf819db0c
    49cc:	movwmi	r1, #45058	; 0xb002
    49d0:	andcc	pc, r2, r9, lsl #16
    49d4:	mulcc	r0, r5, r9
    49d8:			; <UNDEFINED> instruction: 0xf994b11b
    49dc:	blcs	109e4 <tcgetattr@plt+0xf1b0>
    49e0:	ldrdcs	sp, [r0], -fp
    49e4:	mvnshi	lr, #12386304	; 0xbd0000
    49e8:	ldrmi	r1, [r3], -ip, ror #24
    49ec:	ldrb	r4, [r4, r0, lsl #13]
    49f0:	svclt	0x00082a00
    49f4:	adcmi	r4, r8, #38797312	; 0x2500000
    49f8:	smlatbeq	r0, r5, fp, lr
    49fc:			; <UNDEFINED> instruction: 0xf04fd3dc
    4a00:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4a04:			; <UNDEFINED> instruction: 0xf06f83f8
    4a08:			; <UNDEFINED> instruction: 0xe7eb0015
    4a0c:			; <UNDEFINED> instruction: 0xf381fab1
    4a10:	bcs	6f84 <tcgetattr@plt+0x5750>
    4a14:	movwcs	fp, #7944	; 0x1f08
    4a18:	svclt	0x00082800
    4a1c:	bllt	ff0cd628 <tcgetattr@plt+0xff0cbdf4>
    4a20:	mvnsmi	lr, sp, lsr #18
    4a24:			; <UNDEFINED> instruction: 0xf9904606
    4a28:	ldrmi	r3, [r7], -r0
    4a2c:	strmi	r4, [r4], -r8, lsl #13
    4a30:	strtmi	fp, [r5], -fp, ror #3
    4a34:			; <UNDEFINED> instruction: 0xf1042b2c
    4a38:	ldrtmi	r0, [r0], -r1, lsl #8
    4a3c:	mulcs	r0, r4, r9
    4a40:	andsle	r4, fp, r6, lsr #12
    4a44:			; <UNDEFINED> instruction: 0x4625b9b2
    4a48:	bl	fe9554f0 <tcgetattr@plt+0xfe953cbc>
    4a4c:	andsle	r0, ip, #0, 2
    4a50:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    4a54:			; <UNDEFINED> instruction: 0xf8d8db0c
    4a58:	tstmi	r8, #0
    4a5c:	andeq	pc, r0, r8, asr #17
    4a60:	mulcc	r0, r5, r9
    4a64:			; <UNDEFINED> instruction: 0xf994b11b
    4a68:	blcs	10a70 <tcgetattr@plt+0xf23c>
    4a6c:	andcs	sp, r0, r1, ror #3
    4a70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4a74:	ldrmi	r1, [r3], -ip, ror #24
    4a78:	ldrb	r4, [sl, r6, lsl #12]
    4a7c:	svclt	0x00082a00
    4a80:	adcmi	r4, r8, #38797312	; 0x2500000
    4a84:	smlatbeq	r0, r5, fp, lr
    4a88:			; <UNDEFINED> instruction: 0xf04fd3e2
    4a8c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    4a90:			; <UNDEFINED> instruction: 0xf06f81f0
    4a94:			; <UNDEFINED> instruction: 0x47700015
    4a98:	mvnsmi	lr, #737280	; 0xb4000
    4a9c:	bmi	f562f8 <tcgetattr@plt+0xf54ac4>
    4aa0:	blmi	f56320 <tcgetattr@plt+0xf54aec>
    4aa4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    4aa8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4aac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ab0:			; <UNDEFINED> instruction: 0xf04f9303
    4ab4:			; <UNDEFINED> instruction: 0xf8cd0300
    4ab8:	tstlt	r8, #8
    4abc:	strmi	r6, [r4], -lr
    4ac0:	strmi	r6, [r8], lr, lsr #32
    4ac4:	ldcl	7, cr15, [ip, #1008]	; 0x3f0
    4ac8:	andls	pc, r0, r0, asr #17
    4acc:			; <UNDEFINED> instruction: 0xf9944607
    4ad0:	blcs	e90ad8 <tcgetattr@plt+0xe8f2a4>
    4ad4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    4ad8:	strtmi	r2, [r0], -sl, lsl #4
    4adc:			; <UNDEFINED> instruction: 0xf7fc9101
    4ae0:			; <UNDEFINED> instruction: 0xf8c8ec7c
    4ae4:	eorvs	r0, r8, r0
    4ae8:	bllt	1a1ebd0 <tcgetattr@plt+0x1a1d39c>
    4aec:	blcs	2b6fc <tcgetattr@plt+0x29ec8>
    4af0:	adcmi	fp, r3, #24, 30	; 0x60
    4af4:			; <UNDEFINED> instruction: 0xf993d028
    4af8:	stmdbls	r1, {sp}
    4afc:	eorle	r2, r6, sl, lsr sl
    4b00:	eorle	r2, r9, sp, lsr #20
    4b04:	bmi	94cb0c <tcgetattr@plt+0x94b2d8>
    4b08:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    4b0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4b10:	subsmi	r9, sl, r3, lsl #22
    4b14:	andlt	sp, r5, fp, lsr r1
    4b18:	mvnshi	lr, #12386304	; 0xbd0000
    4b1c:	stmdbge	r2, {r0, sl, ip, sp}
    4b20:	strtmi	r2, [r0], -sl, lsl #4
    4b24:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    4b28:	ldmdavs	fp!, {r3, r5, sp, lr}
    4b2c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    4b30:			; <UNDEFINED> instruction: 0xf990b150
    4b34:	blne	10b3c <tcgetattr@plt+0xf308>
    4b38:			; <UNDEFINED> instruction: 0xf080fab0
    4b3c:	blcs	7044 <tcgetattr@plt+0x5810>
    4b40:	andcs	fp, r1, r8, lsl pc
    4b44:	sbcsle	r2, sp, r0, lsl #16
    4b48:	rscscc	pc, pc, pc, asr #32
    4b4c:			; <UNDEFINED> instruction: 0xf993e7db
    4b50:	stmdblt	sl, {r0, sp}
    4b54:	ldrb	r6, [r6, lr, lsr #32]
    4b58:	andcs	r1, sl, #92, 24	; 0x5c00
    4b5c:	eorsvs	r2, fp, r0, lsl #6
    4b60:	movwls	r4, #9760	; 0x2620
    4b64:	ldc	7, cr15, [r8], #-1008	; 0xfffffc10
    4b68:	ldmdavs	fp!, {r3, r5, sp, lr}
    4b6c:	mvnle	r2, r0, lsl #22
    4b70:	blcs	2b780 <tcgetattr@plt+0x29f4c>
    4b74:			; <UNDEFINED> instruction: 0xf993d0e8
    4b78:	blne	6ccb80 <tcgetattr@plt+0x6cb34c>
    4b7c:			; <UNDEFINED> instruction: 0xf383fab3
    4b80:	bcs	70f4 <tcgetattr@plt+0x58c0>
    4b84:	movwcs	fp, #7960	; 0x1f18
    4b88:	adcsle	r2, fp, r0, lsl #22
    4b8c:			; <UNDEFINED> instruction: 0xf7fce7dc
    4b90:	svclt	0x0000eca0
    4b94:	andeq	r3, r1, lr, lsl #7
    4b98:	andeq	r0, r0, r0, lsr #3
    4b9c:	andeq	r3, r1, sl, lsr #6
    4ba0:	mvnsmi	lr, #737280	; 0xb4000
    4ba4:	stcmi	14, cr1, [sl], #-12
    4ba8:	bmi	ab0dc4 <tcgetattr@plt+0xaaf590>
    4bac:	movwcs	fp, #7960	; 0x1f18
    4bb0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    4bb4:	movwcs	fp, #3848	; 0xf08
    4bb8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    4bbc:			; <UNDEFINED> instruction: 0xf04f9203
    4bc0:	blcs	53c8 <tcgetattr@plt+0x3b94>
    4bc4:	svcge	0x0001d03f
    4bc8:	strmi	sl, [sp], -r2, lsl #28
    4bcc:	blx	fed7cc20 <tcgetattr@plt+0xfed7b3ec>
    4bd0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    4bd4:	svclt	0x00082c00
    4bd8:	strbmi	r2, [r1, #769]	; 0x301
    4bdc:			; <UNDEFINED> instruction: 0xf043bf18
    4be0:	bllt	8c57ec <tcgetattr@plt+0x8c3fb8>
    4be4:	strtmi	r4, [r9], -sl, asr #12
    4be8:			; <UNDEFINED> instruction: 0xf7fc4620
    4bec:	ldmiblt	r0!, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    4bf0:	andeq	lr, r9, r4, lsl #22
    4bf4:	ldrtmi	r4, [r9], -r5, asr #8
    4bf8:	mrc2	7, 2, pc, cr14, cr14, {7}
    4bfc:			; <UNDEFINED> instruction: 0x46044631
    4c00:			; <UNDEFINED> instruction: 0xf7fe4628
    4c04:	ldmib	sp, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
    4c08:	bl	66ac14 <tcgetattr@plt+0x6693e0>
    4c0c:	strmi	r0, [r5], -r8, lsl #6
    4c10:	blcs	78c44 <tcgetattr@plt+0x77410>
    4c14:			; <UNDEFINED> instruction: 0xb11cd1db
    4c18:	mulcc	r0, r4, r9
    4c1c:	andle	r2, r4, pc, lsr #22
    4c20:			; <UNDEFINED> instruction: 0xf995b12d
    4c24:	blcs	bd0c2c <tcgetattr@plt+0xbcf3f8>
    4c28:	ldrdcs	sp, [r1], -r1
    4c2c:	andcs	lr, r0, r0
    4c30:	blmi	21745c <tcgetattr@plt+0x215c28>
    4c34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c38:	blls	deca8 <tcgetattr@plt+0xdd474>
    4c3c:	qaddle	r4, sl, r4
    4c40:	pop	{r0, r2, ip, sp, pc}
    4c44:			; <UNDEFINED> instruction: 0x461883f0
    4c48:			; <UNDEFINED> instruction: 0xf7fce7f2
    4c4c:	svclt	0x0000ec42
    4c50:	andeq	r3, r1, r4, lsl #5
    4c54:	andeq	r0, r0, r0, lsr #3
    4c58:	andeq	r3, r1, r0, lsl #4
    4c5c:	mvnsmi	lr, #737280	; 0xb4000
    4c60:	movweq	lr, #6736	; 0x1a50
    4c64:	strmi	sp, [ip], -r5, lsr #32
    4c68:			; <UNDEFINED> instruction: 0x46054616
    4c6c:	cmnlt	r1, #56, 6	; 0xe0000000
    4c70:	stcl	7, cr15, [lr], #1008	; 0x3f0
    4c74:	addsmi	r4, lr, #201326595	; 0xc000003
    4c78:	svclt	0x00884607
    4c7c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4c80:	bl	1bacd8 <tcgetattr@plt+0x1b94a4>
    4c84:			; <UNDEFINED> instruction: 0xf1090900
    4c88:			; <UNDEFINED> instruction: 0xf7fc0001
    4c8c:	strmi	lr, [r0], lr, lsl #25
    4c90:	strtmi	fp, [r9], -r0, ror #2
    4c94:			; <UNDEFINED> instruction: 0xf7fc463a
    4c98:	bl	23fc60 <tcgetattr@plt+0x23e42c>
    4c9c:	ldrtmi	r0, [r2], -r7
    4ca0:			; <UNDEFINED> instruction: 0xf7fc4621
    4ca4:	movwcs	lr, #3050	; 0xbea
    4ca8:	andcc	pc, r9, r8, lsl #16
    4cac:	pop	{r6, r9, sl, lr}
    4cb0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    4cb4:	mvnsmi	lr, #12386304	; 0xbd0000
    4cb8:			; <UNDEFINED> instruction: 0xf7fc4478
    4cbc:	strtmi	fp, [r0], -r1, lsl #24
    4cc0:	pop	{r0, r4, r9, sl, lr}
    4cc4:			; <UNDEFINED> instruction: 0xf7fc43f8
    4cc8:	pop	{r0, r1, r6, r7, r8, r9, fp, ip, sp, pc}
    4ccc:			; <UNDEFINED> instruction: 0xf7fc43f8
    4cd0:	svclt	0x0000bbf7
    4cd4:	andeq	r1, r0, r0, lsr #7
    4cd8:			; <UNDEFINED> instruction: 0x460ab538
    4cdc:	strmi	r4, [ip], -r5, lsl #12
    4ce0:			; <UNDEFINED> instruction: 0x4608b119
    4ce4:	ldc	7, cr15, [r4], #1008	; 0x3f0
    4ce8:	strtmi	r4, [r1], -r2, lsl #12
    4cec:	pop	{r3, r5, r9, sl, lr}
    4cf0:			; <UNDEFINED> instruction: 0xf7ff4038
    4cf4:	svclt	0x0000bfb3
    4cf8:	tstcs	r1, lr, lsl #8
    4cfc:	addlt	fp, r5, r0, lsl r5
    4d00:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    4d04:			; <UNDEFINED> instruction: 0xf8dfab07
    4d08:	strmi	ip, [r4], -r0, rrx
    4d0c:			; <UNDEFINED> instruction: 0xf85344fe
    4d10:	stmdage	r2, {r2, r8, r9, fp, sp}
    4d14:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    4d18:	ldrdgt	pc, [r0], -ip
    4d1c:	andgt	pc, ip, sp, asr #17
    4d20:	stceq	0, cr15, [r0], {79}	; 0x4f
    4d24:			; <UNDEFINED> instruction: 0xf7fc9301
    4d28:	cdpne	12, 0, cr14, cr2, cr0, {6}
    4d2c:	strcs	fp, [r0], #-4024	; 0xfffff048
    4d30:	strtmi	sp, [r0], -r7, lsl #22
    4d34:			; <UNDEFINED> instruction: 0xf7ff9902
    4d38:			; <UNDEFINED> instruction: 0x4604ff91
    4d3c:			; <UNDEFINED> instruction: 0xf7fc9802
    4d40:	bmi	2bfb20 <tcgetattr@plt+0x2be2ec>
    4d44:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    4d48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d4c:	subsmi	r9, sl, r3, lsl #22
    4d50:	strtmi	sp, [r0], -r5, lsl #2
    4d54:	pop	{r0, r2, ip, sp, pc}
    4d58:	andlt	r4, r3, r0, lsl r0
    4d5c:			; <UNDEFINED> instruction: 0xf7fc4770
    4d60:	svclt	0x0000ebb8
    4d64:	andeq	r3, r1, r8, lsr #2
    4d68:	andeq	r0, r0, r0, lsr #3
    4d6c:	andeq	r3, r1, lr, ror #1
    4d70:	mvnsmi	lr, #737280	; 0xb4000
    4d74:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    4d78:	bmi	d567e4 <tcgetattr@plt+0xd54fb0>
    4d7c:	blmi	d70f90 <tcgetattr@plt+0xd6f75c>
    4d80:			; <UNDEFINED> instruction: 0xf996447a
    4d84:	ldmpl	r3, {lr}^
    4d88:	movwls	r6, #6171	; 0x181b
    4d8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4d90:	eorsle	r2, r4, r0, lsl #24
    4d94:	strmi	r4, [r8], r5, lsl #12
    4d98:			; <UNDEFINED> instruction: 0x46394630
    4d9c:	ldc	7, cr15, [lr, #-1008]!	; 0xfffffc10
    4da0:			; <UNDEFINED> instruction: 0x56361834
    4da4:	suble	r2, ip, r0, lsl #28
    4da8:	svceq	0x0000f1b9
    4dac:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    4db0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    4db4:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    4db8:	eorsle	r2, r5, r0, lsl #16
    4dbc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    4dc0:	movwcs	r4, #1641	; 0x669
    4dc4:	andvs	pc, r0, sp, lsl #17
    4dc8:			; <UNDEFINED> instruction: 0xf88d4648
    4dcc:			; <UNDEFINED> instruction: 0xf7fe3001
    4dd0:	stmdane	r3!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    4dd4:	andeq	pc, r0, r8, asr #17
    4dd8:	mulcc	r1, r3, r9
    4ddc:	svclt	0x00181af6
    4de0:	blcs	e5ec <tcgetattr@plt+0xcdb8>
    4de4:	strcs	fp, [r1], -r8, lsl #30
    4de8:	andcc	fp, r2, lr, asr fp
    4dec:	strtpl	r1, [r1], -r6, lsr #16
    4df0:			; <UNDEFINED> instruction: 0x4638b119
    4df4:	ldc	7, cr15, [r8], #-1008	; 0xfffffc10
    4df8:			; <UNDEFINED> instruction: 0x464cb318
    4dfc:	bmi	5dcebc <tcgetattr@plt+0x5db688>
    4e00:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    4e04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e08:	subsmi	r9, sl, r1, lsl #22
    4e0c:			; <UNDEFINED> instruction: 0x4620d11e
    4e10:	pop	{r0, r1, ip, sp, pc}
    4e14:			; <UNDEFINED> instruction: 0x463983f0
    4e18:			; <UNDEFINED> instruction: 0xf7fc4620
    4e1c:			; <UNDEFINED> instruction: 0xf8c8eae4
    4e20:	strtmi	r0, [r0], #-0
    4e24:	strb	r6, [sl, r8, lsr #32]!
    4e28:			; <UNDEFINED> instruction: 0x46204639
    4e2c:	ldc2l	7, cr15, [r0, #-1016]!	; 0xfffffc08
    4e30:	andeq	pc, r0, r8, asr #17
    4e34:	strtpl	r1, [r1], -r6, lsr #16
    4e38:			; <UNDEFINED> instruction: 0x4638b131
    4e3c:	ldc	7, cr15, [r4], {252}	; 0xfc
    4e40:	eorvs	fp, ip, r0, lsl r9
    4e44:	ldrb	r2, [sl, r0, lsl #8]
    4e48:	ldrb	r6, [r8, lr, lsr #32]
    4e4c:	bl	1042e44 <tcgetattr@plt+0x1041610>
    4e50:	strheq	r3, [r1], -r4
    4e54:	andeq	r0, r0, r0, lsr #3
    4e58:	andeq	r1, r0, r2, lsl #20
    4e5c:	andeq	r3, r1, r2, lsr r0
    4e60:			; <UNDEFINED> instruction: 0x4604b510
    4e64:	stmdacs	sl, {r0, sp, lr, pc}
    4e68:	strtmi	sp, [r0], -r6
    4e6c:	ldc	7, cr15, [r4], #-1008	; 0xfffffc10
    4e70:	mvnsle	r1, r3, asr #24
    4e74:	ldclt	0, cr2, [r0, #-4]
    4e78:	ldclt	0, cr2, [r0, #-0]
    4e7c:	svcmi	0x00f0e92d
    4e80:	blhi	c033c <tcgetattr@plt+0xbeb08>
    4e84:	blmi	1c17848 <tcgetattr@plt+0x1c16014>
    4e88:	addlt	r4, r9, sl, ror r4
    4e8c:	ldmpl	r3, {r0, r2, r8, ip, pc}^
    4e90:	movwls	r6, #30747	; 0x781b
    4e94:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4e98:			; <UNDEFINED> instruction: 0xf0002800
    4e9c:	blmi	1ae51c4 <tcgetattr@plt+0x1ae3990>
    4ea0:	strcs	r4, [r0, -r6, lsl #12]
    4ea4:	strvc	lr, [r3, -sp, asr #19]
    4ea8:	mcr	4, 0, r4, cr8, cr11, {3}
    4eac:	blmi	1a136f4 <tcgetattr@plt+0x1a11ec0>
    4eb0:	mcr	4, 0, r4, cr8, cr11, {3}
    4eb4:	vmov	r3, s17
    4eb8:			; <UNDEFINED> instruction: 0x46301a10
    4ebc:	stc	7, cr15, [lr], #1008	; 0x3f0
    4ec0:			; <UNDEFINED> instruction: 0x56301835
    4ec4:			; <UNDEFINED> instruction: 0xf0002800
    4ec8:			; <UNDEFINED> instruction: 0xf7fc80aa
    4ecc:			; <UNDEFINED> instruction: 0xf10debda
    4ed0:	smladcs	r0, r8, r8, r0
    4ed4:	strbmi	r2, [r1], -sl, lsl #4
    4ed8:	andvs	r4, r7, r4, lsl #12
    4edc:			; <UNDEFINED> instruction: 0xf7fc4628
    4ee0:	stmdavs	r3!, {r6, r8, r9, fp, sp, lr, pc}
    4ee4:	stmib	sp, {r0, r1, r3, r4, r5, r7, r9, lr}^
    4ee8:	vrhadd.u8	d0, d0, d0
    4eec:	ldmib	sp, {r0, r1, r4, r7, pc}^
    4ef0:	bcs	daf8 <tcgetattr@plt+0xc2c4>
    4ef4:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    4ef8:	addhi	pc, lr, r0, asr #5
    4efc:			; <UNDEFINED> instruction: 0xf9969e06
    4f00:	blcs	b90f08 <tcgetattr@plt+0xb8f6d4>
    4f04:	adcsmi	sp, r5, #111	; 0x6f
    4f08:	strcs	sp, [r0], #-94	; 0xffffffa2
    4f0c:	cfmul32	mvfx2, mvfx8, mvfx0
    4f10:			; <UNDEFINED> instruction: 0x46301a90
    4f14:	stc	7, cr15, [r2], {252}	; 0xfc
    4f18:	teqlt	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4f1c:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    4f20:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4f24:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    4f28:			; <UNDEFINED> instruction: 0xf10a465b
    4f2c:	ssatmi	r0, #28, r0, lsl #20
    4f30:	bl	1967b4 <tcgetattr@plt+0x194f80>
    4f34:			; <UNDEFINED> instruction: 0xf8cd0900
    4f38:	svccs	0x00009018
    4f3c:			; <UNDEFINED> instruction: 0x4638d03a
    4f40:	bl	fe1c2f38 <tcgetattr@plt+0xfe1c1704>
    4f44:			; <UNDEFINED> instruction: 0xb3a84606
    4f48:	ldrtmi	r4, [r9], -r2, lsl #12
    4f4c:			; <UNDEFINED> instruction: 0xf7fc4648
    4f50:	bllt	1e40060 <tcgetattr@plt+0x1e3e82c>
    4f54:	ldrbmi	r4, [pc], -r1, asr #22
    4f58:	bl	d614c <tcgetattr@plt+0xd4918>
    4f5c:	ldmib	r8, {r3, fp, ip}^
    4f60:	blx	127772 <tcgetattr@plt+0x125f3e>
    4f64:	blx	241b96 <tcgetattr@plt+0x240362>
    4f68:	blx	fe911b86 <tcgetattr@plt+0xfe910352>
    4f6c:	ldrmi	r4, [sp], #-1288	; 0xfffffaf8
    4f70:	strtmi	fp, [r0], -pc, asr #2
    4f74:	andcs	r4, sl, #42991616	; 0x2900000
    4f78:			; <UNDEFINED> instruction: 0xf0002300
    4f7c:	svccc	0x0001fe11
    4f80:	strmi	r4, [sp], -r4, lsl #12
    4f84:	ldmib	sp, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    4f88:	strbmi	r1, [lr], #-512	; 0xfffffe00
    4f8c:	blx	4eb9a <tcgetattr@plt+0x4d366>
    4f90:	blx	2437c2 <tcgetattr@plt+0x241f8e>
    4f94:	blx	fe86f7a6 <tcgetattr@plt+0xfe86df72>
    4f98:	stmdbls	r3, {r3, r8, fp, pc}
    4f9c:	movweq	lr, #19224	; 0x4b18
    4fa0:	bl	12562ec <tcgetattr@plt+0x1254ab8>
    4fa4:	stmiane	fp, {r0, r2, r9}^
    4fa8:	blls	129bbc <tcgetattr@plt+0x128388>
    4fac:	movweq	lr, #15170	; 0x3b42
    4fb0:	str	r9, [r0, r4, lsl #6]
    4fb4:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    4fb8:	beq	4413e8 <tcgetattr@plt+0x43fbb4>
    4fbc:	svceq	0x001cf1b8
    4fc0:			; <UNDEFINED> instruction: 0xf85ad002
    4fc4:			; <UNDEFINED> instruction: 0xe7b87c10
    4fc8:	andseq	pc, r5, pc, rrx
    4fcc:	blmi	797864 <tcgetattr@plt+0x796030>
    4fd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4fd4:	blls	1df044 <tcgetattr@plt+0x1dd810>
    4fd8:	teqle	r1, sl, asr r0
    4fdc:	ldc	0, cr11, [sp], #36	; 0x24
    4fe0:	pop	{r1, r8, r9, fp, pc}
    4fe4:			; <UNDEFINED> instruction: 0xf1068ff0
    4fe8:	eorvs	r0, r7, r1, lsl #20
    4fec:	andcs	r4, sl, #68157440	; 0x4100000
    4ff0:			; <UNDEFINED> instruction: 0xf7fc4650
    4ff4:	stmdavs	r3!, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    4ff8:	strmi	r2, [r4], -r0, lsl #22
    4ffc:	stcle	6, cr4, [r9], {13}
    5000:			; <UNDEFINED> instruction: 0xf1712800
    5004:	blle	1c5c0c <tcgetattr@plt+0x1c43d8>
    5008:	ldrmi	r9, [r2, #3590]!	; 0xe06
    500c:	bl	fe9b9384 <tcgetattr@plt+0xfe9b7b50>
    5010:	ldrb	r0, [ip, -sl, lsl #14]!
    5014:			; <UNDEFINED> instruction: 0xe7d94258
    5018:	eoreq	pc, r1, pc, rrx
    501c:	svccs	0x0000e7d6
    5020:	blls	179370 <tcgetattr@plt+0x177b3c>
    5024:	bls	12b438 <tcgetattr@plt+0x129c04>
    5028:	subsvs	r6, sl, r9, lsl r0
    502c:	blmi	37ef6c <tcgetattr@plt+0x37d738>
    5030:	stmdbmi	sp, {r0, r2, r3, r6, r9, sp}
    5034:	ldrbtmi	r4, [fp], #-2061	; 0xfffff7f3
    5038:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    503c:	bl	ffd43034 <tcgetattr@plt+0xffd41800>
    5040:	b	11c3038 <tcgetattr@plt+0x11c1804>
    5044:	andeq	r2, r1, ip, lsr #31
    5048:	andeq	r0, r0, r0, lsr #3
    504c:	andeq	r1, r0, r8, lsr #18
    5050:	andeq	r1, r0, r0, lsr #18
    5054:	muleq	r0, r4, r8
    5058:	ldrdeq	r2, [r1], -r6
    505c:	andeq	r2, r1, r4, lsr #23
    5060:	andeq	r2, r1, r4, ror #28
    5064:	ldrdeq	r1, [r0], -lr
    5068:	andeq	r1, r0, r8, lsl #15
    506c:	andeq	r1, r0, r6, lsr #14
    5070:	ldrcs	pc, [r0], #-2271	; 0xfffff721
    5074:	ldrcc	pc, [r0], #-2271	; 0xfffff721
    5078:	push	{r1, r3, r4, r5, r6, sl, lr}
    507c:			; <UNDEFINED> instruction: 0xb09e47f0
    5080:	andcs	r5, r0, #13828096	; 0xd30000
    5084:	tstls	sp, #1769472	; 0x1b0000
    5088:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    508c:	stmib	sp, {r8, r9, sp}^
    5090:	stmib	sp, {r1, r8, r9, sp}^
    5094:	stmdacs	r0, {r2, r8, r9, sp}
    5098:	mvnhi	pc, r0
    509c:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    50a0:	bicshi	pc, r7, r0
    50a4:	andcs	r4, r0, r4, lsl #12
    50a8:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50ac:	ldrtmi	sl, [r1], -r7, lsl #28
    50b0:	stmdage	r1, {r0, r1, r9, sl, lr}
    50b4:			; <UNDEFINED> instruction: 0xf7fc9301
    50b8:	ldmibmi	r4!, {r1, r2, r3, r4, r9, fp, sp, lr, pc}^
    50bc:			; <UNDEFINED> instruction: 0xf04f4620
    50c0:	movwls	r3, #62463	; 0xf3ff
    50c4:			; <UNDEFINED> instruction: 0xf7fc4479
    50c8:	stmdacs	r0, {r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    50cc:	orrhi	pc, r5, r0
    50d0:	strtmi	r4, [r0], -pc, ror #19
    50d4:			; <UNDEFINED> instruction: 0xf7fc4479
    50d8:			; <UNDEFINED> instruction: 0x4603e974
    50dc:			; <UNDEFINED> instruction: 0xf0002800
    50e0:	stmibmi	ip!, {r0, r4, r5, r8, pc}^
    50e4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    50e8:	stmdb	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    50ec:	stmdacs	r0, {r0, r1, r9, sl, lr}
    50f0:	orrhi	pc, sp, r0
    50f4:	strtmi	r4, [r0], -r8, ror #19
    50f8:			; <UNDEFINED> instruction: 0xf7fc4479
    50fc:	strmi	lr, [r3], -r2, ror #18
    5100:			; <UNDEFINED> instruction: 0xf0002800
    5104:			; <UNDEFINED> instruction: 0xf9948170
    5108:	blcs	ad1110 <tcgetattr@plt+0xacf8dc>
    510c:	orrhi	pc, r5, r0
    5110:			; <UNDEFINED> instruction: 0xf0002b2d
    5114:	strtmi	r8, [r0], -r9, lsl #3
    5118:	b	fe6c3110 <tcgetattr@plt+0xfe6c18dc>
    511c:	vadd.i8	d18, d0, d3
    5120:	stmdacc	r4, {r1, r3, r7, r8, pc}
    5124:	stcpl	8, cr1, [r3], #-136	; 0xffffff78
    5128:			; <UNDEFINED> instruction: 0xf0002b20
    512c:			; <UNDEFINED> instruction: 0xf8df8138
    5130:			; <UNDEFINED> instruction: 0xf04f836c
    5134:	ldrbtmi	r0, [r8], #2304	; 0x900
    5138:	msrge	SPSR_s, #14614528	; 0xdf0000
    513c:			; <UNDEFINED> instruction: 0xf50a44fa
    5140:			; <UNDEFINED> instruction: 0xf1b87ae0
    5144:			; <UNDEFINED> instruction: 0xf0000f00
    5148:			; <UNDEFINED> instruction: 0x4640815a
    514c:	b	fe043144 <tcgetattr@plt+0xfe041910>
    5150:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5154:	cmphi	r3, r0	; <UNPREDICTABLE>
    5158:	strbmi	r4, [r1], -r2, lsl #12
    515c:			; <UNDEFINED> instruction: 0xf7fc4620
    5160:	stmdacs	r0, {r1, r2, r4, r7, r9, fp, sp, lr, pc}
    5164:	cmphi	fp, r0, asr #32	; <UNPREDICTABLE>
    5168:	blcs	81b0fc <tcgetattr@plt+0x8198c8>
    516c:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    5170:	strcc	r4, [r1, -ip, asr #23]
    5174:	ldrbtmi	r4, [fp], #-1084	; 0xfffffbc4
    5178:	stmibeq	r9, {r0, r1, r8, r9, fp, sp, lr, pc}^
    517c:	ldrdhi	pc, [r4, #137]	; 0x89
    5180:			; <UNDEFINED> instruction: 0xf10d46b4
    5184:	ldm	ip!, {r3, r6, r8, fp}
    5188:	strbmi	r0, [pc], -pc
    518c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    5190:	strgt	r0, [pc, -pc]
    5194:	muleq	r7, ip, r8
    5198:	andeq	lr, r7, r7, lsl #17
    519c:	stmibmi	r2, {r1, r4, r5, r9, sl, lr}^
    51a0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    51a4:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51a8:			; <UNDEFINED> instruction: 0xf990b120
    51ac:	blcs	111b4 <tcgetattr@plt+0xf980>
    51b0:	adcshi	pc, sl, r0
    51b4:	ldrtmi	r4, [r7], -ip, asr #13
    51b8:			; <UNDEFINED> instruction: 0x000fe8bc
    51bc:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    51c0:	strgt	r0, [pc, -pc]
    51c4:	muleq	r7, ip, r8
    51c8:	andeq	lr, r7, r7, lsl #17
    51cc:	ldmibmi	r7!, {r1, r4, r5, r9, sl, lr}
    51d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    51d4:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    51d8:			; <UNDEFINED> instruction: 0xf990b120
    51dc:	blcs	111e4 <tcgetattr@plt+0xf9b0>
    51e0:	adchi	pc, r2, r0
    51e4:	ldrtmi	r4, [r7], -ip, asr #13
    51e8:			; <UNDEFINED> instruction: 0x000fe8bc
    51ec:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    51f0:	strgt	r0, [pc, -pc]
    51f4:	muleq	r7, ip, r8
    51f8:	andeq	lr, r7, r7, lsl #17
    51fc:	stmibmi	ip!, {r1, r4, r5, r9, sl, lr}
    5200:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5204:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5208:			; <UNDEFINED> instruction: 0xf990b120
    520c:	blcs	11214 <tcgetattr@plt+0xf9e0>
    5210:	addhi	pc, r8, r0
    5214:	ldrtmi	r4, [r7], -ip, asr #13
    5218:			; <UNDEFINED> instruction: 0x000fe8bc
    521c:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    5220:	strgt	r0, [pc, -pc]
    5224:	muleq	r7, ip, r8
    5228:	andeq	lr, r7, r7, lsl #17
    522c:	stmibmi	r1!, {r1, r4, r5, r9, sl, lr}
    5230:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5234:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5238:			; <UNDEFINED> instruction: 0xf990b118
    523c:	blcs	11244 <tcgetattr@plt+0xfa10>
    5240:	uxtab16mi	sp, ip, r0
    5244:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    5248:	strgt	r0, [pc, -pc]
    524c:			; <UNDEFINED> instruction: 0x000fe8bc
    5250:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    5254:	stm	r7, {r0, r1, r2}
    5258:	ldrtmi	r0, [r2], -r7
    525c:			; <UNDEFINED> instruction: 0x46204996
    5260:			; <UNDEFINED> instruction: 0xf7fc4479
    5264:			; <UNDEFINED> instruction: 0xb120e942
    5268:	mulcc	r0, r0, r9
    526c:			; <UNDEFINED> instruction: 0xf0002b00
    5270:	strbmi	r8, [ip], fp, ror #1
    5274:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    5278:	strgt	r0, [pc, -pc]
    527c:			; <UNDEFINED> instruction: 0x000fe8bc
    5280:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    5284:	stm	r7, {r0, r1, r2}
    5288:	ldrtmi	r0, [r2], -r7
    528c:	strtmi	r4, [r0], -fp, lsl #19
    5290:			; <UNDEFINED> instruction: 0xf7fc4479
    5294:			; <UNDEFINED> instruction: 0xb120e92a
    5298:	mulcc	r0, r0, r9
    529c:			; <UNDEFINED> instruction: 0xf0002b00
    52a0:			; <UNDEFINED> instruction: 0x46cc80d3
    52a4:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    52a8:	strgt	r0, [pc, -pc]
    52ac:			; <UNDEFINED> instruction: 0x000fe8bc
    52b0:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    52b4:	stm	r7, {r0, r1, r2}
    52b8:	ldrtmi	r0, [r2], -r7
    52bc:	strtmi	r4, [r0], -r0, lsl #19
    52c0:			; <UNDEFINED> instruction: 0xf7fc4479
    52c4:	tstlt	r0, r2, lsl r9
    52c8:	mulcc	r0, r0, r9
    52cc:	strbmi	fp, [ip], r3, ror #6
    52d0:	ldm	ip!, {r0, r1, r2, r4, r5, r9, sl, lr}
    52d4:	strgt	r0, [pc, -pc]
    52d8:			; <UNDEFINED> instruction: 0x000fe8bc
    52dc:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    52e0:	stm	r7, {r0, r1, r2}
    52e4:	ldrtmi	r0, [r2], -r7
    52e8:			; <UNDEFINED> instruction: 0x46204976
    52ec:			; <UNDEFINED> instruction: 0xf7fc4479
    52f0:			; <UNDEFINED> instruction: 0xb110e8fc
    52f4:	mulcc	r0, r0, r9
    52f8:	ldm	r9!, {r0, r1, r5, r7, r8, ip, sp, pc}
    52fc:	ldrtmi	r0, [r7], -pc
    5300:	ldm	r9!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    5304:	strgt	r0, [pc, -pc]
    5308:	muleq	r7, r9, r8
    530c:	andeq	lr, r7, r7, lsl #17
    5310:	stmdbmi	sp!, {r5, r9, sl, lr}^
    5314:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    5318:	stmia	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    531c:			; <UNDEFINED> instruction: 0xf990b178
    5320:	stmdblt	r3!, {ip, sp}^
    5324:	movwls	r2, #29440	; 0x7300
    5328:			; <UNDEFINED> instruction: 0xf7fc4630
    532c:	mcrrne	8, 6, lr, r3, cr8
    5330:			; <UNDEFINED> instruction: 0xf1b8d005
    5334:	blle	348f3c <tcgetattr@plt+0x347708>
    5338:	strbmi	r9, [r3, #-2829]	; 0xfffff4f3
    533c:			; <UNDEFINED> instruction: 0xf06fd00a
    5340:	eor	r0, r0, r5, lsl r4
    5344:	stmib	sp, {r4, r5, r9, sl, lr}^
    5348:	movwls	r3, #29448	; 0x7308
    534c:	ldmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5350:	rscsle	r1, r4, r1, asr #24
    5354:	movwcs	lr, #10717	; 0x29dd
    5358:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    535c:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    5360:			; <UNDEFINED> instruction: 0x6704e9dd
    5364:			; <UNDEFINED> instruction: 0x4613461c
    5368:	strcc	pc, [r0], #-3009	; 0xfffff43f
    536c:	svclt	0x000842a7
    5370:	svclt	0x0024429e
    5374:	ldrmi	r2, [r3], -r0, lsl #4
    5378:	blne	fe6b9b88 <tcgetattr@plt+0xfe6b8354>
    537c:	movweq	lr, #31588	; 0x7b64
    5380:	eorvs	r2, sl, r0, lsl #8
    5384:	bmi	145d538 <tcgetattr@plt+0x145bd04>
    5388:	ldrbtmi	r4, [sl], #-2879	; 0xfffff4c1
    538c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5390:	subsmi	r9, sl, sp, lsl fp
    5394:			; <UNDEFINED> instruction: 0x4620d171
    5398:	pop	{r1, r2, r3, r4, ip, sp, pc}
    539c:			; <UNDEFINED> instruction: 0xf81287f0
    53a0:	blcs	1854fac <tcgetattr@plt+0x1853778>
    53a4:	mcrge	4, 6, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
    53a8:	svccc	0x0001f812
    53ac:			; <UNDEFINED> instruction: 0xf47f2b67
    53b0:	ldmdavc	r3, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
    53b4:			; <UNDEFINED> instruction: 0xf47f2b6f
    53b8:			; <UNDEFINED> instruction: 0x4601aeba
    53bc:			; <UNDEFINED> instruction: 0xf7fc4620
    53c0:	strmi	lr, [r7], -sl, asr #16
    53c4:	subsle	r2, sl, r0, lsl #16
    53c8:			; <UNDEFINED> instruction: 0xf7ffa904
    53cc:			; <UNDEFINED> instruction: 0x4604fd57
    53d0:			; <UNDEFINED> instruction: 0xf7fc4638
    53d4:	stccs	8, cr14, [r0], {44}	; 0x2c
    53d8:			; <UNDEFINED> instruction: 0x4630dbd5
    53dc:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53e0:			; <UNDEFINED> instruction: 0xd1b71c44
    53e4:	bls	2bf298 <tcgetattr@plt+0x2bda64>
    53e8:	stmib	sp, {r4, r5, r9, sl, lr}^
    53ec:	andcc	r3, r1, #8, 6	; 0x20000000
    53f0:	movwls	r9, #29194	; 0x720a
    53f4:	stmda	r2, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    53f8:			; <UNDEFINED> instruction: 0xd1ab1c42
    53fc:			; <UNDEFINED> instruction: 0xf109e79f
    5400:			; <UNDEFINED> instruction: 0xf1b90901
    5404:	andsle	r0, ip, lr, lsl #30
    5408:	eorshi	pc, r9, sl, asr r8	; <UNPREDICTABLE>
    540c:	bls	2bee78 <tcgetattr@plt+0x2bd644>
    5410:	stmib	sp, {r4, r5, r9, sl, lr}^
    5414:	bcc	5203c <tcgetattr@plt+0x50808>
    5418:	stclne	7, cr14, [r0], #-936	; 0xfffffc58
    541c:			; <UNDEFINED> instruction: 0xf7ffa902
    5420:	cdpne	13, 0, cr15, cr4, cr13, {1}
    5424:	sbfx	sp, r9, #21, #15
    5428:	stmdbge	r4, {r5, r6, sl, fp, ip}
    542c:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    5430:	ble	ff48cc48 <tcgetattr@plt+0xff48b414>
    5434:			; <UNDEFINED> instruction: 0xf8dfe7a7
    5438:			; <UNDEFINED> instruction: 0xf04f8098
    543c:	ldrbtmi	r0, [r8], #2304	; 0x900
    5440:			; <UNDEFINED> instruction: 0xf04fe67a
    5444:			; <UNDEFINED> instruction: 0xe69b38ff
    5448:	stmib	sp, {r8, r9, sp}^
    544c:	movwls	r3, #29448	; 0x7308
    5450:	blmi	83f200 <tcgetattr@plt+0x83d9cc>
    5454:	stmdbmi	r0!, {r2, r6, r7, r9, sp}
    5458:	ldrbtmi	r4, [fp], #-2080	; 0xfffff7e0
    545c:	movwcc	r4, #50297	; 0xc479
    5460:			; <UNDEFINED> instruction: 0xf7fc4478
    5464:	blmi	7bfbf4 <tcgetattr@plt+0x7be3c0>
    5468:	ldmdbmi	lr, {r0, r1, r6, r7, r9, sp}
    546c:	ldrbtmi	r4, [fp], #-2078	; 0xfffff7e2
    5470:	movwcc	r4, #50297	; 0xc479
    5474:			; <UNDEFINED> instruction: 0xf7fc4478
    5478:			; <UNDEFINED> instruction: 0xf7fce9d8
    547c:			; <UNDEFINED> instruction: 0xf06fe82a
    5480:	str	r0, [r0, fp, lsl #8]
    5484:			; <UNDEFINED> instruction: 0x00012dbc
    5488:	andeq	r0, r0, r0, lsr #3
    548c:	andeq	r1, r0, r4, lsr #14
    5490:	andeq	r1, r0, r8, lsl r7
    5494:	andeq	r1, r0, lr, lsl #14
    5498:	andeq	r1, r0, r8, lsl #14
    549c:	andeq	r1, r0, r2, lsr #13
    54a0:	andeq	r2, r1, r0, asr #19
    54a4:	andeq	r2, r1, r6, lsl #19
    54a8:	andeq	r1, r0, r2, ror r6
    54ac:	andeq	r1, r0, r6, asr r6
    54b0:	andeq	r1, r0, sl, lsr r6
    54b4:	andeq	r1, r0, sl, lsl r6
    54b8:	strdeq	r1, [r0], -ip
    54bc:	ldrdeq	r1, [r0], -r8
    54c0:			; <UNDEFINED> instruction: 0x000015b4
    54c4:	muleq	r0, r4, r5
    54c8:	andeq	r1, r0, r2, ror r5
    54cc:	andeq	r2, r1, sl, lsr #21
    54d0:	muleq	r0, sl, r3
    54d4:			; <UNDEFINED> instruction: 0x000015ba
    54d8:	andeq	r1, r0, r4, ror #6
    54dc:	andeq	r1, r0, r0, lsl #7
    54e0:	andeq	r1, r0, r6, lsr #11
    54e4:	andeq	r1, r0, r0, asr r3
    54e8:	andeq	r1, r0, ip, ror #5
    54ec:	blcs	1fd00 <tcgetattr@plt+0x1e4cc>
    54f0:	bvs	10353a8 <tcgetattr@plt+0x1033b74>
    54f4:	ldrbmi	r2, [r0, -r0]!
    54f8:	mvnsmi	lr, sp, lsr #18
    54fc:	addlt	r4, r4, sp, lsl r6
    5500:			; <UNDEFINED> instruction: 0x460707d3
    5504:	cfmadd32ls	mvax4, mvfx4, mvfx10, mvfx8
    5508:			; <UNDEFINED> instruction: 0xf1004614
    550c:			; <UNDEFINED> instruction: 0xf0048094
    5510:	blcs	c6124 <tcgetattr@plt+0xc48f0>
    5514:	sbfxeq	sp, lr, #0, #1
    5518:	streq	sp, [r1, -r9, ror #8]!
    551c:	addhi	pc, r7, r0, lsl #2
    5520:	strle	r0, [r5], #-1762	; 0xfffff91e
    5524:	ldrle	r0, [sp], #-1891	; 0xfffff89d
    5528:	andlt	r2, r4, r0
    552c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5530:	ldrdgt	pc, [r8, #-143]	; 0xffffff71
    5534:			; <UNDEFINED> instruction: 0xf04f44fc
    5538:	andcs	r3, r1, #-67108861	; 0xfc000003
    553c:			; <UNDEFINED> instruction: 0x46284631
    5540:	andhi	pc, r4, sp, asr #17
    5544:	andgt	pc, r0, sp, asr #17
    5548:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    554c:	svclt	0x009442b0
    5550:	movwcs	r2, #4864	; 0x1300
    5554:	bicsvc	lr, r0, #339968	; 0x53000
    5558:			; <UNDEFINED> instruction: 0x0763d131
    555c:	streq	lr, [r0], -r6, lsr #23
    5560:	strble	r4, [r1, #1029]!	; 0x405
    5564:			; <UNDEFINED> instruction: 0x273c4638
    5568:			; <UNDEFINED> instruction: 0xffc0f7ff
    556c:	orreq	pc, r9, #72, 12	; 0x4800000
    5570:	orreq	pc, r8, #200, 12	; 0xc800000
    5574:	strtmi	r4, [r8], -r4, lsl #12
    5578:	andne	pc, r4, #134144	; 0x20c00
    557c:	stclmi	7, cr1, [r0, #-900]	; 0xfffffc7c
    5580:	ldrbtmi	r4, [sp], #-1044	; 0xfffffbec
    5584:	bl	ff06a98c <tcgetattr@plt+0xff069158>
    5588:	blx	fe0ca722 <tcgetattr@plt+0xfe0c8eee>
    558c:	strbne	r3, [r1, r4, lsl #4]!
    5590:	mvnscc	pc, #79	; 0x4f
    5594:	bl	ff056624 <tcgetattr@plt+0xff054df0>
    5598:	ldrtmi	r1, [r1], -r2, ror #4
    559c:	blx	1e9daa <tcgetattr@plt+0x1e8576>
    55a0:	andcs	r4, r1, #301989888	; 0x12000000
    55a4:	svclt	0x00b82c00
    55a8:	strls	r4, [r2], #-612	; 0xfffffd9c
    55ac:	ldmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    55b0:	svclt	0x009442b0
    55b4:	strcs	r2, [r1], -r0, lsl #12
    55b8:	bicsvc	lr, r0, #352256	; 0x56000
    55bc:	ldmdbmi	r1!, {r2, r4, r5, r7, ip, lr, pc}
    55c0:	andcs	r2, r0, r5, lsl #4
    55c4:			; <UNDEFINED> instruction: 0xf7fb4479
    55c8:			; <UNDEFINED> instruction: 0xf7fcef76
    55cc:			; <UNDEFINED> instruction: 0xf04fe854
    55d0:			; <UNDEFINED> instruction: 0xe7aa30ff
    55d4:	rscsle	r2, r2, r0, lsl #28
    55d8:	svceq	0x0020f014
    55dc:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    55e0:	cmpcs	r4, #20, 30	; 0x50
    55e4:	streq	r2, [r0, r0, lsr #6]!
    55e8:	blcc	83604 <tcgetattr@plt+0x81dd0>
    55ec:	ldmvs	r8!, {r0, r2, r4, r7, r8, sl, ip, lr, pc}
    55f0:	mvnscc	pc, #79	; 0x4f
    55f4:	andcs	r6, r1, #3735552	; 0x390000
    55f8:	ldrd	pc, [r4], -r7
    55fc:	ldrdgt	pc, [r8], pc	; <UNPREDICTABLE>
    5600:	strtmi	r9, [r8], -r1
    5604:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    5608:			; <UNDEFINED> instruction: 0xf8cde102
    560c:	ldrtmi	ip, [r1], -r0
    5610:	ldm	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5614:	svclt	0x009442b0
    5618:	movwcs	r2, #4864	; 0x1300
    561c:	bicsvc	lr, r0, #339968	; 0x53000
    5620:	streq	sp, [r1, -sp, asr #3]!
    5624:	streq	lr, [r0], -r6, lsr #23
    5628:			; <UNDEFINED> instruction: 0xf57f4405
    562c:			; <UNDEFINED> instruction: 0xf8dfaf79
    5630:	ldrbtmi	ip, [ip], #92	; 0x5c
    5634:	stmiavs	r1, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    5638:	mvnscc	pc, #79	; 0x4f
    563c:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5640:	stmdbvs	r0, {r0, r9, sp}
    5644:	strdls	r4, [r3, -ip]
    5648:	andgt	pc, r0, sp, asr #17
    564c:			; <UNDEFINED> instruction: 0xf8d74410
    5650:			; <UNDEFINED> instruction: 0x4631c014
    5654:	strtmi	r9, [r8], -r2
    5658:	sfmvc	f7, 3, [ip], #-48	; 0xffffffd0
    565c:	andgt	pc, r4, sp, asr #17
    5660:	ldm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5664:	svclt	0x009442b0
    5668:	movwcs	r2, #4864	; 0x1300
    566c:	bicsvc	lr, r0, #339968	; 0x53000
    5670:	bne	db5288 <tcgetattr@plt+0xdb3a54>
    5674:			; <UNDEFINED> instruction: 0xf43f182d
    5678:	str	sl, [r0, sl, asr #30]!
    567c:			; <UNDEFINED> instruction: 0x000013b0
    5680:	andeq	r1, r0, sl, ror #6
    5684:	andeq	r1, r0, r4, ror #5
    5688:	andeq	r1, r0, r8, asr #5
    568c:	andeq	r1, r0, sl, lsr #5
    5690:	andeq	r1, r0, r4, asr r2
    5694:	mvnsmi	lr, sp, lsr #18
    5698:	bmi	6d6ef8 <tcgetattr@plt+0x6d56c4>
    569c:	blmi	6d6f20 <tcgetattr@plt+0x6d56ec>
    56a0:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    56a4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    56a8:	svceq	0x0040f011
    56ac:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    56b0:	strbmi	r4, [r1], -r5, lsl #12
    56b4:	movwls	r6, #55323	; 0xd81b
    56b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    56bc:			; <UNDEFINED> instruction: 0xf7fbd014
    56c0:	rorlt	lr, sl, lr
    56c4:	ldrtmi	r9, [r3], -r0, lsl #14
    56c8:	strtmi	r6, [r2], -r9, ror #16
    56cc:			; <UNDEFINED> instruction: 0xf7ff4640
    56d0:	bmi	405324 <tcgetattr@plt+0x403af0>
    56d4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    56d8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    56dc:	subsmi	r9, sl, sp, lsl #22
    56e0:	andlt	sp, lr, r0, lsl r1
    56e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    56e8:	svc	0x0004f7fb
    56ec:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    56f0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    56f4:	mrc	7, 6, APSR_nzcv, cr14, cr11, {7}
    56f8:			; <UNDEFINED> instruction: 0xf7fb6829
    56fc:			; <UNDEFINED> instruction: 0xf04fefbc
    5700:			; <UNDEFINED> instruction: 0xe7e630ff
    5704:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    5708:	muleq	r1, r2, r7
    570c:	andeq	r0, r0, r0, lsr #3
    5710:	andeq	r2, r1, lr, asr r7
    5714:	andeq	r1, r0, r6, lsl #4
    5718:	addlt	fp, r2, r0, lsl r5
    571c:			; <UNDEFINED> instruction: 0x460a4614
    5720:	mrscs	r9, LR_irq
    5724:			; <UNDEFINED> instruction: 0xf7ff4623
    5728:	andlt	pc, r2, r7, ror #29
    572c:	svclt	0x0000bd10
    5730:	mvnsmi	lr, sp, lsr #18
    5734:	bmi	6d6f90 <tcgetattr@plt+0x6d575c>
    5738:	blmi	6d6fb8 <tcgetattr@plt+0x6d5784>
    573c:	ldrbtmi	fp, [sl], #-142	; 0xffffff72
    5740:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    5744:	svceq	0x0040f011
    5748:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    574c:	strbmi	r4, [r1], -r7, lsl #12
    5750:	movwls	r6, #55323	; 0xd81b
    5754:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5758:			; <UNDEFINED> instruction: 0xf7fbd014
    575c:	lsrlt	lr, ip, #28
    5760:	strtmi	r4, [r2], -fp, lsr #12
    5764:	tstcs	r0, r0, asr #12
    5768:			; <UNDEFINED> instruction: 0xf7ff9600
    576c:	bmi	405288 <tcgetattr@plt+0x403a54>
    5770:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    5774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5778:	subsmi	r9, sl, sp, lsl #22
    577c:	andlt	sp, lr, r0, lsl r1
    5780:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5784:	mrc	7, 5, APSR_nzcv, cr6, cr11, {7}
    5788:	stmdbmi	r9, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    578c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    5790:	mrc	7, 4, APSR_nzcv, cr0, cr11, {7}
    5794:			; <UNDEFINED> instruction: 0xf7fb4639
    5798:			; <UNDEFINED> instruction: 0xf04fef6e
    579c:			; <UNDEFINED> instruction: 0xe7e630ff
    57a0:	mrc	7, 4, APSR_nzcv, cr6, cr11, {7}
    57a4:	strdeq	r2, [r1], -r6
    57a8:	andeq	r0, r0, r0, lsr #3
    57ac:	andeq	r2, r1, r2, asr #13
    57b0:	andeq	r1, r0, sl, ror #2
    57b4:			; <UNDEFINED> instruction: 0x4616b5f0
    57b8:			; <UNDEFINED> instruction: 0x461f4a32
    57bc:			; <UNDEFINED> instruction: 0x460c4b32
    57c0:	stmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}
    57c4:			; <UNDEFINED> instruction: 0x4605b09f
    57c8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    57cc:			; <UNDEFINED> instruction: 0xf04f931d
    57d0:	stmdbcs	r0, {r8, r9}
    57d4:	blge	1f98a4 <tcgetattr@plt+0x1f8070>
    57d8:	movwls	r4, #22056	; 0x5628
    57dc:			; <UNDEFINED> instruction: 0xf7fb4619
    57e0:	ldmdbge	r2, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
    57e4:			; <UNDEFINED> instruction: 0xf7fb4620
    57e8:	ldmdbls	r9, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    57ec:	blls	16b82c <tcgetattr@plt+0x169ff8>
    57f0:	bls	5d6218 <tcgetattr@plt+0x5d49e4>
    57f4:	andsle	r9, r8, ip, lsl #18
    57f8:			; <UNDEFINED> instruction: 0xd1184291
    57fc:			; <UNDEFINED> instruction: 0x463807b2
    5800:	bmi	8bac88 <tcgetattr@plt+0x8b9454>
    5804:	ldrbtmi	r9, [sl], #-2340	; 0xfffff6dc
    5808:	mcr	7, 7, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    580c:			; <UNDEFINED> instruction: 0xf04f2800
    5810:	svclt	0x00c830ff
    5814:	bmi	78d81c <tcgetattr@plt+0x78bfe8>
    5818:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    581c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5820:	subsmi	r9, sl, sp, lsl fp
    5824:	andslt	sp, pc, fp, lsr #2
    5828:	addsmi	fp, r1, #240, 26	; 0x3c00
    582c:	bmi	679874 <tcgetattr@plt+0x678040>
    5830:	stmdbls	r4!, {r3, r4, r5, r9, sl, lr}
    5834:			; <UNDEFINED> instruction: 0xf7fb447a
    5838:	strb	lr, [r7, sl, asr #29]!
    583c:			; <UNDEFINED> instruction: 0xf7fb4620
    5840:	bfi	lr, ip, (invalid: 29:8)
    5844:	stmdbls	r4!, {r2, r4, r9, fp, lr}
    5848:			; <UNDEFINED> instruction: 0xf7fb447a
    584c:	ldrb	lr, [sp, r0, asr #29]
    5850:			; <UNDEFINED> instruction: 0xf04f9908
    5854:	stcls	3, cr3, [r9, #-1020]	; 0xfffffc04
    5858:	ldcmi	6, cr4, [r0], {56}	; 0x38
    585c:	tstls	r2, r1, lsl #4
    5860:	stmdbls	r4!, {r2, r3, r4, r5, r6, sl, lr}
    5864:	strmi	lr, [r0, #-2509]	; 0xfffff633
    5868:	svc	0x00d2f7fb
    586c:	addsmi	r9, r8, #36, 22	; 0x9000
    5870:	movwcs	fp, #3988	; 0xf94
    5874:	b	10ce480 <tcgetattr@plt+0x10ccc4c>
    5878:	submi	r7, r0, #208	; 0xd0
    587c:			; <UNDEFINED> instruction: 0xf7fbe7cb
    5880:	svclt	0x0000ee28
    5884:	andeq	r2, r1, r4, ror r6
    5888:	andeq	r0, r0, r0, lsr #3
    588c:	andeq	r1, r0, sl, lsl r1
    5890:	andeq	r2, r1, sl, lsl r6
    5894:	andeq	r1, r0, r0, lsl #2
    5898:	andeq	r1, r0, r4, ror #1
    589c:	strheq	r1, [r0], -r4
    58a0:	blmi	79811c <tcgetattr@plt+0x7968e8>
    58a4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    58a8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    58ac:	movwls	r6, #6171	; 0x181b
    58b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    58b4:	mcr	7, 3, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    58b8:	strmi	fp, [r4], -r0, asr #6
    58bc:	strls	r2, [r0], -r0, lsl #12
    58c0:	mrc	7, 6, APSR_nzcv, cr14, cr11, {7}
    58c4:	strbtmi	r2, [r9], -sl, lsl #4
    58c8:	andvs	r4, r6, r5, lsl #12
    58cc:			; <UNDEFINED> instruction: 0xf7fb4620
    58d0:	stmdavs	fp!, {r2, r7, r8, sl, fp, sp, lr, pc}
    58d4:	blls	34028 <tcgetattr@plt+0x327f4>
    58d8:	adcmi	fp, r3, #-1073741776	; 0xc0000030
    58dc:	mulcs	r0, r3, r9
    58e0:	movwcs	fp, #3988	; 0xf94
    58e4:	adcsmi	r2, r2, #67108864	; 0x4000000
    58e8:	shadd16mi	fp, r3, r8
    58ec:	svclt	0x00d442b0
    58f0:			; <UNDEFINED> instruction: 0xf0032300
    58f4:	cmplt	fp, r1, lsl #6
    58f8:	blmi	218124 <tcgetattr@plt+0x2168f0>
    58fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5900:	blls	5f970 <tcgetattr@plt+0x5e13c>
    5904:	qaddle	r4, sl, r4
    5908:	ldcllt	0, cr11, [r0, #-8]!
    590c:	rscscc	pc, pc, pc, asr #32
    5910:			; <UNDEFINED> instruction: 0xf7fbe7f2
    5914:	svclt	0x0000edde
    5918:	muleq	r1, r0, r5
    591c:	andeq	r0, r0, r0, lsr #3
    5920:	andeq	r2, r1, r8, lsr r5
    5924:	mvnsmi	lr, sp, lsr #18
    5928:	stcmi	0, cr11, [r8, #-528]!	; 0xfffffdf0
    592c:	blmi	a1714c <tcgetattr@plt+0xa15918>
    5930:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
    5934:	vpmax.s8	d26, d5, d1
    5938:	andcs	r4, r1, r3, lsl r1
    593c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    5940:			; <UNDEFINED> instruction: 0xf04f9303
    5944:			; <UNDEFINED> instruction: 0xf7fb0300
    5948:	bllt	641168 <tcgetattr@plt+0x63f934>
    594c:			; <UNDEFINED> instruction: 0x8006f8bd
    5950:			; <UNDEFINED> instruction: 0x7004f8bd
    5954:			; <UNDEFINED> instruction: 0xf288fab8
    5958:			; <UNDEFINED> instruction: 0xf387fab7
    595c:	ldmdbeq	fp, {r1, r4, r6, r8, fp}^
    5960:	svclt	0x00082e00
    5964:	sfmcs	f2, 4, [r0], {-0}
    5968:	sadd16mi	fp, sp, r4
    596c:	ldmiblt	r2!, {r8, sl, sp}^
    5970:	smlatblt	lr, sp, r9, fp
    5974:	andhi	pc, r0, r6, asr #17
    5978:	eorvs	fp, r7, r4, lsl #2
    597c:	blmi	5181d8 <tcgetattr@plt+0x5169a4>
    5980:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5984:	blls	df9f4 <tcgetattr@plt+0xde1c0>
    5988:	tstle	sp, sl, asr r0
    598c:	andlt	r2, r4, r0
    5990:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5994:	strcs	r2, [r0, -r1, lsl #6]
    5998:	ssatmi	r4, #25, sl, lsl #12
    599c:	stmdami	lr, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    59a0:			; <UNDEFINED> instruction: 0xf7ff4478
    59a4:			; <UNDEFINED> instruction: 0x4607ff7d
    59a8:	mvnle	r2, r0, lsl #28
    59ac:	stmdami	fp, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    59b0:			; <UNDEFINED> instruction: 0xf7ff4478
    59b4:			; <UNDEFINED> instruction: 0x4680ff75
    59b8:	sbcsle	r2, fp, r0, lsl #26
    59bc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    59c0:			; <UNDEFINED> instruction: 0xff6ef7ff
    59c4:	ldrb	r4, [r5, r7, lsl #12]
    59c8:	stc	7, cr15, [r2, #1004]	; 0x3ec
    59cc:	andeq	r2, r1, r2, lsl #10
    59d0:	andeq	r0, r0, r0, lsr #3
    59d4:			; <UNDEFINED> instruction: 0x000124b4
    59d8:	muleq	r0, r8, r0
    59dc:	andeq	r1, r0, r0, lsl #1
    59e0:	andeq	r1, r0, sl, ror r0
    59e4:	tstcs	r0, pc, lsl #20
    59e8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    59ec:	addlt	fp, r2, r0, lsl r5
    59f0:			; <UNDEFINED> instruction: 0x460458d3
    59f4:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
    59f8:			; <UNDEFINED> instruction: 0xf04f9301
    59fc:	mrsls	r0, LR_irq
    5a00:			; <UNDEFINED> instruction: 0xff90f7ff
    5a04:	blmi	218230 <tcgetattr@plt+0x2169fc>
    5a08:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
    5a0c:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a10:			; <UNDEFINED> instruction: 0x4620bfd8
    5a14:	blls	5fa84 <tcgetattr@plt+0x5e250>
    5a18:	qaddle	r4, sl, r1
    5a1c:	ldclt	0, cr11, [r0, #-8]
    5a20:	ldcl	7, cr15, [r6, #-1004]	; 0xfffffc14
    5a24:	andeq	r2, r1, sl, asr #8
    5a28:	andeq	r0, r0, r0, lsr #3
    5a2c:	andeq	r2, r1, ip, lsr #8
    5a30:	andcs	fp, r0, r8, lsl #10
    5a34:	mcr	7, 6, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    5a38:	andcs	fp, r0, r8, lsl #2
    5a3c:	andcs	fp, r1, r8, lsl #26
    5a40:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    5a44:	andcs	fp, r2, r0, asr #18
    5a48:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    5a4c:	svclt	0x000c2800
    5a50:	andseq	pc, r5, pc, rrx
    5a54:	stclt	0, cr2, [r8, #-8]
    5a58:	stclt	0, cr2, [r8, #-4]
    5a5c:			; <UNDEFINED> instruction: 0x4607b5f8
    5a60:			; <UNDEFINED> instruction: 0x460c4616
    5a64:	movwcs	fp, #265	; 0x109
    5a68:	tstlt	pc, fp
    5a6c:	eorsvs	r2, fp, r0, lsl #6
    5a70:	movwcs	fp, #270	; 0x10e
    5a74:			; <UNDEFINED> instruction: 0xf7ff6033
    5a78:	mcrne	15, 0, pc, cr3, cr11, {6}	; <UNPREDICTABLE>
    5a7c:			; <UNDEFINED> instruction: 0xf7fbdb09
    5a80:	strmi	lr, [r5], -r2, ror #27
    5a84:	tstlt	r7, r0, lsr r3
    5a88:	b	151db70 <tcgetattr@plt+0x151c33c>
    5a8c:	tstle	r2, r6, lsl #6
    5a90:	ldrmi	r2, [r8], -r0, lsl #6
    5a94:	ldmdbmi	r1, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5a98:	strtmi	r2, [r8], -r5, lsl #4
    5a9c:			; <UNDEFINED> instruction: 0xf7fb4479
    5aa0:	stlexdlt	lr, sl, fp, [r8]
    5aa4:	eorvs	fp, r5, r4, lsl r1
    5aa8:	rscsle	r2, r1, r0, lsl #28
    5aac:	mulmi	r0, r5, r9
    5ab0:	rscle	r2, sp, r0, lsl #24
    5ab4:	stc	7, cr15, [lr, #1004]!	; 0x3ec
    5ab8:	and	r6, r3, r2, lsl #16
    5abc:	svcmi	0x0001f915
    5ac0:	rscle	r2, r5, r0, lsl #24
    5ac4:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    5ac8:	ldrble	r0, [r7, #1307]!	; 0x51b
    5acc:			; <UNDEFINED> instruction: 0xe7df6035
    5ad0:	strb	r3, [r7, r5, lsl #10]!
    5ad4:	mvnscc	pc, #79	; 0x4f
    5ad8:	svclt	0x0000e7db
    5adc:	andeq	r0, r0, r4, lsr #31
    5ae0:			; <UNDEFINED> instruction: 0x4604b510
    5ae4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    5ae8:	ldcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    5aec:	eorvs	r2, r0, r0, lsl #16
    5af0:			; <UNDEFINED> instruction: 0xf06fbf14
    5af4:	andcs	r0, r0, r5, lsl r0
    5af8:	svclt	0x0000bd10
    5afc:	andeq	r0, r0, r2, ror #30
    5b00:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    5b04:	svclt	0x00be2900
    5b08:			; <UNDEFINED> instruction: 0xf04f2000
    5b0c:	and	r4, r6, r0, lsl #2
    5b10:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    5b14:			; <UNDEFINED> instruction: 0xf06fbf1c
    5b18:			; <UNDEFINED> instruction: 0xf04f4100
    5b1c:			; <UNDEFINED> instruction: 0xf00030ff
    5b20:			; <UNDEFINED> instruction: 0xf1adb857
    5b24:	stmdb	sp!, {r3, sl, fp}^
    5b28:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    5b2c:	blcs	3c758 <tcgetattr@plt+0x3af24>
    5b30:			; <UNDEFINED> instruction: 0xf000db1a
    5b34:			; <UNDEFINED> instruction: 0xf8ddf853
    5b38:	ldmib	sp, {r2, sp, lr, pc}^
    5b3c:	andlt	r2, r4, r2, lsl #6
    5b40:	submi	r4, r0, #112, 14	; 0x1c00000
    5b44:	cmpeq	r1, r1, ror #22
    5b48:	blle	6d0750 <tcgetattr@plt+0x6cef1c>
    5b4c:			; <UNDEFINED> instruction: 0xf846f000
    5b50:	ldrd	pc, [r4], -sp
    5b54:	movwcs	lr, #10717	; 0x29dd
    5b58:	submi	fp, r0, #4
    5b5c:	cmpeq	r1, r1, ror #22
    5b60:	bl	18d64b0 <tcgetattr@plt+0x18d4c7c>
    5b64:	ldrbmi	r0, [r0, -r3, asr #6]!
    5b68:	bl	18d64b8 <tcgetattr@plt+0x18d4c84>
    5b6c:			; <UNDEFINED> instruction: 0xf0000343
    5b70:			; <UNDEFINED> instruction: 0xf8ddf835
    5b74:	ldmib	sp, {r2, sp, lr, pc}^
    5b78:	andlt	r2, r4, r2, lsl #6
    5b7c:	bl	1856484 <tcgetattr@plt+0x1854c50>
    5b80:	ldrbmi	r0, [r0, -r1, asr #2]!
    5b84:	bl	18d64d4 <tcgetattr@plt+0x18d4ca0>
    5b88:			; <UNDEFINED> instruction: 0xf0000343
    5b8c:			; <UNDEFINED> instruction: 0xf8ddf827
    5b90:	ldmib	sp, {r2, sp, lr, pc}^
    5b94:	andlt	r2, r4, r2, lsl #6
    5b98:	bl	18d64e8 <tcgetattr@plt+0x18d4cb4>
    5b9c:	ldrbmi	r0, [r0, -r3, asr #6]!
    5ba0:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    5ba4:	svclt	0x00082900
    5ba8:	svclt	0x001c2800
    5bac:	mvnscc	pc, pc, asr #32
    5bb0:	rscscc	pc, pc, pc, asr #32
    5bb4:	stmdalt	ip, {ip, sp, lr, pc}
    5bb8:	stfeqd	f7, [r8], {173}	; 0xad
    5bbc:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    5bc0:			; <UNDEFINED> instruction: 0xf80cf000
    5bc4:	ldrd	pc, [r4], -sp
    5bc8:	movwcs	lr, #10717	; 0x29dd
    5bcc:	ldrbmi	fp, [r0, -r4]!
    5bd0:			; <UNDEFINED> instruction: 0xf04fb502
    5bd4:			; <UNDEFINED> instruction: 0xf7fb0008
    5bd8:	vstrlt	d14, [r2, #-904]	; 0xfffffc78
    5bdc:	svclt	0x00084299
    5be0:	push	{r4, r7, r9, lr}
    5be4:			; <UNDEFINED> instruction: 0x46044ff0
    5be8:	andcs	fp, r0, r8, lsr pc
    5bec:			; <UNDEFINED> instruction: 0xf8dd460d
    5bf0:	svclt	0x0038c024
    5bf4:	cmnle	fp, #1048576	; 0x100000
    5bf8:			; <UNDEFINED> instruction: 0x46994690
    5bfc:			; <UNDEFINED> instruction: 0xf283fab3
    5c00:	rsbsle	r2, r0, r0, lsl #22
    5c04:			; <UNDEFINED> instruction: 0xf385fab5
    5c08:	rsble	r2, r8, r0, lsl #26
    5c0c:			; <UNDEFINED> instruction: 0xf1a21ad2
    5c10:	blx	249498 <tcgetattr@plt+0x247c64>
    5c14:	blx	244824 <tcgetattr@plt+0x242ff0>
    5c18:			; <UNDEFINED> instruction: 0xf1c2f30e
    5c1c:	b	12c78a4 <tcgetattr@plt+0x12c6070>
    5c20:	blx	a08834 <tcgetattr@plt+0xa07000>
    5c24:	b	1302848 <tcgetattr@plt+0x1301014>
    5c28:	blx	20883c <tcgetattr@plt+0x207008>
    5c2c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    5c30:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5c34:	andcs	fp, r0, ip, lsr pc
    5c38:	movwle	r4, #42497	; 0xa601
    5c3c:	bl	fed0dc48 <tcgetattr@plt+0xfed0c414>
    5c40:	blx	6c70 <tcgetattr@plt+0x543c>
    5c44:	blx	842084 <tcgetattr@plt+0x840850>
    5c48:	bl	198286c <tcgetattr@plt+0x1981038>
    5c4c:	tstmi	r9, #46137344	; 0x2c00000
    5c50:	bcs	15e98 <tcgetattr@plt+0x14664>
    5c54:	b	13f9d4c <tcgetattr@plt+0x13f8518>
    5c58:	b	13c7dc8 <tcgetattr@plt+0x13c6594>
    5c5c:	b	12081d0 <tcgetattr@plt+0x120699c>
    5c60:	ldrmi	r7, [r6], -fp, asr #17
    5c64:	bl	fed3dc98 <tcgetattr@plt+0xfed3c464>
    5c68:	bl	1946890 <tcgetattr@plt+0x194505c>
    5c6c:	ldmne	fp, {r0, r3, r9, fp}^
    5c70:	beq	2c09a0 <tcgetattr@plt+0x2bf16c>
    5c74:			; <UNDEFINED> instruction: 0xf14a1c5c
    5c78:	cfsh32cc	mvfx0, mvfx1, #0
    5c7c:	strbmi	sp, [sp, #-7]
    5c80:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    5c84:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    5c88:	adfccsz	f4, f1, #5.0
    5c8c:	blx	17a470 <tcgetattr@plt+0x178c3c>
    5c90:	blx	9438b4 <tcgetattr@plt+0x942080>
    5c94:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    5c98:	vseleq.f32	s30, s28, s11
    5c9c:	blx	94c0a4 <tcgetattr@plt+0x94a870>
    5ca0:	b	1103cb0 <tcgetattr@plt+0x110247c>
    5ca4:			; <UNDEFINED> instruction: 0xf1a2040e
    5ca8:			; <UNDEFINED> instruction: 0xf1c20720
    5cac:	blx	207534 <tcgetattr@plt+0x205d00>
    5cb0:	blx	1428c0 <tcgetattr@plt+0x14108c>
    5cb4:	blx	1438d8 <tcgetattr@plt+0x1420a4>
    5cb8:	b	11024c8 <tcgetattr@plt+0x1100c94>
    5cbc:	blx	9068e0 <tcgetattr@plt+0x9050ac>
    5cc0:	bl	11834e0 <tcgetattr@plt+0x1181cac>
    5cc4:	teqmi	r3, #1073741824	; 0x40000000
    5cc8:	strbmi	r1, [r5], -r0, lsl #21
    5ccc:	tsteq	r3, r1, ror #22
    5cd0:	svceq	0x0000f1bc
    5cd4:	stmib	ip, {r0, ip, lr, pc}^
    5cd8:	pop	{r8, sl, lr}
    5cdc:	blx	fed29ca4 <tcgetattr@plt+0xfed28470>
    5ce0:	msrcc	CPSR_, #132, 6	; 0x10000002
    5ce4:	blx	fee3fb34 <tcgetattr@plt+0xfee3e300>
    5ce8:	blx	fed82710 <tcgetattr@plt+0xfed80edc>
    5cec:	eorcc	pc, r0, #335544322	; 0x14000002
    5cf0:	orrle	r2, fp, r0, lsl #26
    5cf4:	svclt	0x0000e7f3
    5cf8:	mvnsmi	lr, #737280	; 0xb4000
    5cfc:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5d00:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5d04:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5d08:	bl	e43cfc <tcgetattr@plt+0xe424c8>
    5d0c:	blne	1d96f08 <tcgetattr@plt+0x1d956d4>
    5d10:	strhle	r1, [sl], -r6
    5d14:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5d18:	svccc	0x0004f855
    5d1c:	strbmi	r3, [sl], -r1, lsl #8
    5d20:	ldrtmi	r4, [r8], -r1, asr #12
    5d24:	adcmi	r4, r6, #152, 14	; 0x2600000
    5d28:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5d2c:	svclt	0x000083f8
    5d30:	andeq	r1, r1, r2, asr #26
    5d34:	andeq	r1, r1, r8, lsr sp
    5d38:	svclt	0x00004770
    5d3c:	tstcs	r0, r2, lsl #22
    5d40:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    5d44:	stclt	7, cr15, [r8], #1004	; 0x3ec
    5d48:	andeq	r2, r1, r0, asr #5

Disassembly of section .fini:

00005d4c <.fini>:
    5d4c:	push	{r3, lr}
    5d50:	pop	{r3, pc}
