# NTHU EE5251 SOC Design
* Lab 1:Vitis Vivado Tools installation & Test  
* Lab 2:HLS FIR  
* Lab 3:Verilog FIR design   
* Lab 4-0:Caravel SOC Simulation  
* Lab 4-1:Execute Code in User Memory  
* Lab 4-2:Caravel FIR (Integrate Lab 3 & 4-1)  
* Lab 5:Caravel FPGA  
* Lab 6:Workload Optimized SOC  
* Lab D:SDRAM controller & SDRAM device
* Final Project:UART Accelerator (UART+FIFO)
![image](https://github.com/user-attachments/assets/042004d7-f776-4f6f-be16-d3ada9ab6b4f)
