module top_module(
    input [31:0] a,
    input [31:0] b,
    output [31:0] sum
);
    reg [15:0] w1,w2;
    reg c;
    
    add16 dut1(.a(a[15:0]),.b(b[15:0]),.cin(1'b0),.sum(w1[15:0]),.cout(c));
    add16 dut2(.a(a[31:16]),.b(b[31:16]),.cin(c),.sum(w2[15:0]),.cout(1'b0));
    
    assign sum = {w2,w1};

endmodule
