# //  ModelSim SE-64 10.6 Dec 13 2016Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project sim_mesi_isc
pwd
# /home/vineesh/trunk/research/work/intel-tb/vineesh/help/cov_mesi/mesi_isc_ATS19_run_1
source simulate_mesi_isc.tcl
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:48 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_basic_fifo.v 
# -- Compiling module mesi_isc_basic_fifo
# 
# Top level modules:
# 	mesi_isc_basic_fifo
# End time: 16:10:48 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:48 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_basic_fifo_buggy.v 
# -- Compiling module mesi_isc_basic_fifo_buggy
# 
# Top level modules:
# 	mesi_isc_basic_fifo_buggy
# End time: 16:10:48 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:48 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_breq_fifos.v 
# -- Compiling module mesi_isc_breq_fifos
# 
# Top level modules:
# 	mesi_isc_breq_fifos
# End time: 16:10:48 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:48 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_broad.v 
# -- Compiling module mesi_isc_broad
# 
# Top level modules:
# 	mesi_isc_broad
# End time: 16:10:48 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:48 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_tb_cpu0.v 
# -- Compiling module mesi_isc_tb_cpu0
# 
# Top level modules:
# 	mesi_isc_tb_cpu0
# End time: 16:10:48 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:48 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_tb_cpu1.v 
# -- Compiling module mesi_isc_tb_cpu1
# 
# Top level modules:
# 	mesi_isc_tb_cpu1
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_tb_cpu2.v 
# -- Compiling module mesi_isc_tb_cpu2
# 
# Top level modules:
# 	mesi_isc_tb_cpu2
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_tb_cpu3.v 
# -- Compiling module mesi_isc_tb_cpu3
# 
# Top level modules:
# 	mesi_isc_tb_cpu3
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc.v 
# -- Compiling module mesi_isc
# 
# Top level modules:
# 	mesi_isc
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_breq_fifos_cntl.v 
# -- Compiling module mesi_isc_breq_fifos_cntl
# 
# Top level modules:
# 	mesi_isc_breq_fifos_cntl
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_broad_cntl.v 
# -- Compiling module mesi_isc_broad_cntl
# 
# Top level modules:
# 	mesi_isc_broad_cntl
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_define.v 
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_tb_define.v 
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vlog -reportprogress 300 -work work -vopt -nocovercells ./mesi_isc_tb.v 
# -- Compiling module mesi_isc_tb
# 
# Top level modules:
# 	mesi_isc_tb
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vopt 10.6 Compiler 2016.12 Dec 13 2016
# Start time: 16:10:49 on Mar 20,2020
# vopt -reportprogress 300 "+cover=bcesxf" work.mesi_isc_tb -o mesi_isc_tb_opt 
# 
# Top level modules:
# 	mesi_isc_tb
# 
# Analyzing design...
# -- Loading module mesi_isc_tb
# -- Loading module mesi_isc
# -- Loading module mesi_isc_broad
# -- Loading module mesi_isc_broad_cntl
# -- Loading module mesi_isc_basic_fifo
# -- Loading module mesi_isc_breq_fifos
# -- Loading module mesi_isc_breq_fifos_cntl
# -- Loading module mesi_isc_basic_fifo_buggy
# -- Loading module mesi_isc_tb_cpu3
# -- Loading module mesi_isc_tb_cpu2
# -- Loading module mesi_isc_tb_cpu1
# -- Loading module mesi_isc_tb_cpu0
# Incremental compilation check found no design-units have changed.
# Optimized design name is mesi_isc_tb_opt
# End time: 16:10:49 on Mar 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage mesi_isc_tb_opt 
# Start time: 16:10:49 on Mar 20,2020
# 
# ** License Issue: Connection to license server lost.
# ** License Issue: Lost connection to the license server...
# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout any of these license features: 'qhsimvl' or 'msimhdlsim'.
# Error loading design
# End time: 16:10:52 on Mar 20,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# No Design Loaded!
exit
