INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CalController
WARNING: [VRFC 10-3248] data object 'overflo' is already declared [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:75]
WARNING: [VRFC 10-3703] second declaration of 'overflo' ignored [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:75]
INFO: [VRFC 10-2458] undeclared symbol H1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:79]
INFO: [VRFC 10-2458] undeclared symbol G1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:79]
INFO: [VRFC 10-2458] undeclared symbol F1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:79]
INFO: [VRFC 10-2458] undeclared symbol E1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:79]
INFO: [VRFC 10-2458] undeclared symbol bout1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:79]
INFO: [VRFC 10-2458] undeclared symbol H2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:80]
INFO: [VRFC 10-2458] undeclared symbol G2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:80]
INFO: [VRFC 10-2458] undeclared symbol F2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:80]
INFO: [VRFC 10-2458] undeclared symbol E2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:80]
INFO: [VRFC 10-2458] undeclared symbol bout2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:80]
INFO: [VRFC 10-2458] undeclared symbol H3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:81]
INFO: [VRFC 10-2458] undeclared symbol G3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:81]
INFO: [VRFC 10-2458] undeclared symbol F3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:81]
INFO: [VRFC 10-2458] undeclared symbol E3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:81]
INFO: [VRFC 10-2458] undeclared symbol bout3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:81]
INFO: [VRFC 10-2458] undeclared symbol H4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:82]
INFO: [VRFC 10-2458] undeclared symbol G4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:82]
INFO: [VRFC 10-2458] undeclared symbol F4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:82]
INFO: [VRFC 10-2458] undeclared symbol E4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:82]
INFO: [VRFC 10-2458] undeclared symbol bout4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:82]
INFO: [VRFC 10-2458] undeclared symbol H5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:83]
INFO: [VRFC 10-2458] undeclared symbol G5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:83]
INFO: [VRFC 10-2458] undeclared symbol F5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:83]
INFO: [VRFC 10-2458] undeclared symbol E5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:83]
INFO: [VRFC 10-2458] undeclared symbol bout5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:83]
INFO: [VRFC 10-2458] undeclared symbol H6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:84]
INFO: [VRFC 10-2458] undeclared symbol G6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:84]
INFO: [VRFC 10-2458] undeclared symbol F6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:84]
INFO: [VRFC 10-2458] undeclared symbol E6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:84]
INFO: [VRFC 10-2458] undeclared symbol bout6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:84]
INFO: [VRFC 10-2458] undeclared symbol H7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:85]
INFO: [VRFC 10-2458] undeclared symbol G7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:85]
INFO: [VRFC 10-2458] undeclared symbol F7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:85]
INFO: [VRFC 10-2458] undeclared symbol E7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:85]
INFO: [VRFC 10-2458] undeclared symbol bout7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:85]
INFO: [VRFC 10-2458] undeclared symbol H8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:86]
INFO: [VRFC 10-2458] undeclared symbol G8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:86]
INFO: [VRFC 10-2458] undeclared symbol F8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:86]
INFO: [VRFC 10-2458] undeclared symbol E8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:86]
INFO: [VRFC 10-2458] undeclared symbol bout8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:86]
INFO: [VRFC 10-2458] undeclared symbol H9, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:87]
INFO: [VRFC 10-2458] undeclared symbol G9, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:87]
INFO: [VRFC 10-2458] undeclared symbol F9, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:87]
INFO: [VRFC 10-2458] undeclared symbol E9, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:87]
INFO: [VRFC 10-2458] undeclared symbol bout9, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:87]
INFO: [VRFC 10-2458] undeclared symbol H10, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:88]
INFO: [VRFC 10-2458] undeclared symbol G10, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:88]
INFO: [VRFC 10-2458] undeclared symbol F10, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:88]
INFO: [VRFC 10-2458] undeclared symbol E10, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:88]
INFO: [VRFC 10-2458] undeclared symbol bout10, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:88]
INFO: [VRFC 10-2458] undeclared symbol H11, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:89]
INFO: [VRFC 10-2458] undeclared symbol G11, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:89]
INFO: [VRFC 10-2458] undeclared symbol F11, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:89]
INFO: [VRFC 10-2458] undeclared symbol E11, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:89]
INFO: [VRFC 10-2458] undeclared symbol bout11, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:89]
INFO: [VRFC 10-2458] undeclared symbol H12, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:90]
INFO: [VRFC 10-2458] undeclared symbol G12, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:90]
INFO: [VRFC 10-2458] undeclared symbol F12, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:90]
INFO: [VRFC 10-2458] undeclared symbol E12, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:90]
INFO: [VRFC 10-2458] undeclared symbol bout12, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:90]
INFO: [VRFC 10-2458] undeclared symbol h1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:93]
INFO: [VRFC 10-2458] undeclared symbol g1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:93]
INFO: [VRFC 10-2458] undeclared symbol f1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:93]
INFO: [VRFC 10-2458] undeclared symbol e1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:93]
INFO: [VRFC 10-2458] undeclared symbol Bout1, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:93]
INFO: [VRFC 10-2458] undeclared symbol h2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:94]
INFO: [VRFC 10-2458] undeclared symbol g2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:94]
INFO: [VRFC 10-2458] undeclared symbol f2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:94]
INFO: [VRFC 10-2458] undeclared symbol e2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:94]
INFO: [VRFC 10-2458] undeclared symbol Bout2, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:94]
INFO: [VRFC 10-2458] undeclared symbol h3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:95]
INFO: [VRFC 10-2458] undeclared symbol g3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:95]
INFO: [VRFC 10-2458] undeclared symbol f3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:95]
INFO: [VRFC 10-2458] undeclared symbol e3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:95]
INFO: [VRFC 10-2458] undeclared symbol Bout3, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:95]
INFO: [VRFC 10-2458] undeclared symbol h4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:96]
INFO: [VRFC 10-2458] undeclared symbol g4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:96]
INFO: [VRFC 10-2458] undeclared symbol f4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:96]
INFO: [VRFC 10-2458] undeclared symbol e4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:96]
INFO: [VRFC 10-2458] undeclared symbol Bout4, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:96]
INFO: [VRFC 10-2458] undeclared symbol h5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:97]
INFO: [VRFC 10-2458] undeclared symbol g5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:97]
INFO: [VRFC 10-2458] undeclared symbol f5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:97]
INFO: [VRFC 10-2458] undeclared symbol e5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:97]
INFO: [VRFC 10-2458] undeclared symbol Bout5, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:97]
INFO: [VRFC 10-2458] undeclared symbol h6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:98]
INFO: [VRFC 10-2458] undeclared symbol g6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:98]
INFO: [VRFC 10-2458] undeclared symbol f6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:98]
INFO: [VRFC 10-2458] undeclared symbol e6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:98]
INFO: [VRFC 10-2458] undeclared symbol Bout6, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:98]
INFO: [VRFC 10-2458] undeclared symbol h7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:99]
INFO: [VRFC 10-2458] undeclared symbol g7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:99]
INFO: [VRFC 10-2458] undeclared symbol f7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:99]
INFO: [VRFC 10-2458] undeclared symbol e7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:99]
INFO: [VRFC 10-2458] undeclared symbol Bout7, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:99]
INFO: [VRFC 10-2458] undeclared symbol h8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:100]
INFO: [VRFC 10-2458] undeclared symbol g8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:100]
INFO: [VRFC 10-2458] undeclared symbol f8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:100]
INFO: [VRFC 10-2458] undeclared symbol e8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:100]
INFO: [VRFC 10-2458] undeclared symbol Bout8, assumed default net type wire [C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/CalController.v:100]
INFO: [Common 17-14] Message 'VRFC 10-2458' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/ToAscii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ToAscii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/byteAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/byteSubtract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byteSubtract
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/inputModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inputModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulAll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mulAll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/mulEach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mulEach
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/outputModule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputModule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sources_1/new/singlePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePulser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AquaTimeZ/Desktop/hw_syn_lab_finalProject/hw_syn_lab_finalProject/hw_syn_project.srcs/sim_1/new/testInput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testInput
