$date
   Thu Jun 27 17:40:18 2024
$end
$version
  2018.3
$end
$timescale
  1ps
$end
$scope module DPRAM_tb $end
$var reg 1 ! clka $end
$var reg 1 " ena $end
$var reg 1 # wea $end
$var reg 2 $ addra [1:0] $end
$var reg 8 % dina [7:0] $end
$var reg 1 & clkb $end
$var reg 1 ' enb $end
$var reg 1 ( web $end
$var reg 2 ) addrb [1:0] $end
$var reg 8 * dinb [7:0] $end
$var wire 8 + douta [7:0] $end
$var wire 8 , doutb [7:0] $end
$var wire 8 - doa [7:0] $end
$var wire 8 . dob [7:0] $end
$var parameter 32 / WIDTH [31:0] $end
$var parameter 32 0 DEPTH [31:0] $end
$scope module dut $end
$var wire 1 1 clka $end
$var wire 1 2 ena $end
$var wire 1 3 wea $end
$var wire 2 4 addra [1:0] $end
$var wire 8 5 dina [7:0] $end
$var reg 8 6 douta [7:0] $end
$var wire 1 7 clkb $end
$var wire 1 8 enb $end
$var wire 1 9 web $end
$var wire 2 : addrb [1:0] $end
$var wire 8 ; dinb [7:0] $end
$var reg 8 < doutb [7:0] $end
$var integer 32 = i $end
$var parameter 32 > WIDTH [31:0] $end
$var parameter 32 ? DEPTH [31:0] $end
$upscope $end
$scope module u_ram_2port $end
$var wire 1 @ clka $end
$var wire 1 A ena $end
$var wire 1 B wea $end
$var wire 2 C addra [1:0] $end
$var wire 8 D dia [7:0] $end
$var reg 8 E doa [7:0] $end
$var wire 1 F clkb $end
$var wire 1 G enb $end
$var wire 1 H web $end
$var wire 2 I addrb [1:0] $end
$var wire 8 J dib [7:0] $end
$var reg 8 K dob [7:0] $end
$var integer 32 L i $end
$var parameter 32 M DWIDTH [31:0] $end
$var parameter 32 N AWIDTH [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b0 $
b0 %
0&
0'
0(
b0 )
b0 *
b0 +
b0 ,
b0 -
b0 .
b1000 /
b100 0
01
02
03
b0 4
b0 5
b0 6
07
08
09
b0 :
b0 ;
b0 <
b100 =
b1000 >
b100 ?
0@
0A
0B
b0 C
b0 D
b0 E
0F
0G
0H
b0 I
b0 J
b0 K
b100 L
b1000 M
b10 N
$end
#5000
1!
1&
11
17
1@
1F
#10000
0!
0&
01
07
0@
0F
#15000
1!
1"
1#
b0 $
b10100000 %
1&
1'
1(
b0 )
b10110000 *
11
12
13
b10100000 5
17
18
19
b10110000 ;
1@
1A
1B
b10100000 D
1F
1G
1H
b10110000 J
#20000
0!
0&
01
07
0@
0F
#25000
1!
b0 $
b10100001 %
1&
b0 )
b10110001 *
b10110000 +
b10110000 ,
b10110000 -
b10110000 .
11
b10100001 5
b10110000 6
17
b10110001 ;
b10110000 <
1@
b10100001 D
b10110000 E
1F
b10110001 J
b10110000 K
#30000
0!
0&
01
07
0@
0F
#35000
1!
0#
b1 $
1&
0(
b1 )
b0 +
b0 ,
b0 -
b0 .
11
03
b1 4
b0 6
17
09
b1 :
b0 <
1@
0B
b1 C
b0 E
1F
0H
b1 I
b0 K
#40000
0!
0&
01
07
0@
0F
#45000
1!
b0 $
1&
b0 )
b10110001 +
b10110001 ,
b10110001 -
b10110001 .
11
b0 4
b10110001 6
17
b0 :
b10110001 <
1@
b0 C
b10110001 E
1F
b0 I
b10110001 K
#50000
0!
0&
01
07
0@
0F
#55000
1!
b1 $
1&
b1 )
b0 +
b0 ,
b0 -
b0 .
11
b1 4
b0 6
17
b1 :
b0 <
1@
b1 C
b0 E
1F
b1 I
b0 K
#60000
0!
0&
01
07
0@
0F
#65000
1!
0"
1&
1(
b10 )
b10010 *
11
02
17
19
b10 :
b10010 ;
1@
0A
1F
1H
b10 I
b10010 J
#70000
0!
0&
01
07
0@
0F
#75000
1!
1&
b11 )
b10000111 *
11
17
b11 :
b10000111 ;
1@
1F
b11 I
b10000111 J
#80000
0!
0&
01
07
0@
0F
#85000
1!
1&
0(
b10000111 ,
b10000111 .
11
17
09
b10000111 <
1@
1F
0H
b10000111 K
#90000
0!
0&
01
07
0@
0F
#95000
1!
1&
b10 )
b10010 ,
b10010 .
11
17
b10 :
b10010 <
1@
1F
b10 I
b10010 K
#100000
0!
0&
01
07
0@
0F
#105000
1!
1&
b11 )
b10000111 ,
b10000111 .
11
17
b11 :
b10000111 <
1@
1F
b11 I
b10000111 K
#110000
0!
0&
01
07
0@
0F
#115000
1!
1&
0'
11
17
08
1@
1F
0G
#120000
0!
0&
01
07
0@
0F
#125000
1!
1&
11
17
1@
1F
#130000
0!
0&
01
07
0@
0F
