

================================================================
== Vivado HLS Report for 'offload_Loop_distributor_p0_1_proc'
================================================================
* Date:           Thu Mar  2 19:23:22 2017

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        hls.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.71|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10401|  10401|  10401|  10401|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- _distributor_p0_1   |  10400|  10400|       104|          -|          -|   100|    no    |
        | + _distributor_p0_0  |    101|    101|         3|          1|          1|   100|    yes   |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond6_i_i)
3 --> 
	6  / (exitcond5_i_i)
	4  / (!exitcond5_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
newFuncRoot:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_p0_to_offload_s0_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 1.57ns
newFuncRoot:1  br label %0


 <State 2>: 3.34ns
ST_2: p_distributor_p0_1_0_i_i [1/1] 0.00ns
:0  %p_distributor_p0_1_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %p_distributor_p0_1, %1 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i14 [ 0, %newFuncRoot ], [ %next_mul, %1 ]

ST_2: next_mul [1/1] 1.96ns
:2  %next_mul = add i14 %phi_mul, 100

ST_2: exitcond6_i_i [1/1] 1.97ns
:3  %exitcond6_i_i = icmp eq i7 %p_distributor_p0_1_0_i_i, -28

ST_2: empty_9 [1/1] 0.00ns
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_2: p_distributor_p0_1 [1/1] 1.72ns
:5  %p_distributor_p0_1 = add i7 %p_distributor_p0_1_0_i_i, 1

ST_2: stg_15 [1/1] 0.00ns
:6  br i1 %exitcond6_i_i, label %.preheader.exitStub, label %3

ST_2: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1806) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1806) nounwind

ST_2: stg_18 [1/1] 1.57ns
:2  br label %2

ST_2: stg_19 [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 3.34ns
ST_3: p_distributor_p0_0_0_i_i [1/1] 0.00ns
:0  %p_distributor_p0_0_0_i_i = phi i7 [ 0, %3 ], [ %p_distributor_p0_0, %4 ]

ST_3: p_distributor_p0_0_0_i_i_cast [1/1] 0.00ns
:1  %p_distributor_p0_0_0_i_i_cast = zext i7 %p_distributor_p0_0_0_i_i to i14

ST_3: exitcond5_i_i [1/1] 1.97ns
:2  %exitcond5_i_i = icmp eq i7 %p_distributor_p0_0_0_i_i, -28

ST_3: empty_11 [1/1] 0.00ns
:3  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_3: p_distributor_p0_0 [1/1] 1.72ns
:4  %p_distributor_p0_0 = add i7 %p_distributor_p0_0_0_i_i, 1

ST_3: stg_25 [1/1] 0.00ns
:5  br i1 %exitcond5_i_i, label %1, label %4

ST_3: p_268 [1/1] 1.96ns
:3  %p_268 = add i14 %phi_mul, %p_distributor_p0_0_0_i_i_cast


 <State 4>: 2.71ns
ST_4: tmp_i [1/1] 0.00ns
:4  %tmp_i = zext i14 %p_268 to i64

ST_4: p_p0_addr [1/1] 0.00ns
:5  %p_p0_addr = getelementptr [10000 x i8]* %p_p0, i64 0, i64 %tmp_i

ST_4: p_269 [2/2] 2.71ns
:6  %p_269 = load i8* %p_p0_addr, align 1


 <State 5>: 3.71ns
ST_5: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1807) nounwind

ST_5: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1807) nounwind

ST_5: stg_32 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1805) nounwind

ST_5: p_269 [1/2] 2.71ns
:6  %p_269 = load i8* %p_p0_addr, align 1

ST_5: stg_34 [1/1] 1.00ns
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_p0_to_offload_s0_stream_V, i8 %p_269)

ST_5: empty_12 [1/1] 0.00ns
:8  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1807, i32 %tmp_4) nounwind

ST_5: stg_36 [1/1] 0.00ns
:9  br label %2


 <State 6>: 0.00ns
ST_6: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1806, i32 %tmp) nounwind

ST_6: stg_38 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
