
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `synth_fft.ys' --

1. Executing Liberty frontend.
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: ../butterfly/butterfly.v
Parsing Verilog input from `../butterfly/butterfly.v' to AST representation.
Generating RTLIL representation for module `\butterfly'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../butterfly/twiddle.v
Parsing Verilog input from `../butterfly/twiddle.v' to AST representation.
Generating RTLIL representation for module `\twiddle'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../butterfly/signed_multiplier.v
Parsing Verilog input from `../butterfly/signed_multiplier.v' to AST representation.
Generating RTLIL representation for module `\signed_multiplier'.
Note: Assuming pure combinatorial block at ../butterfly/signed_multiplier.v:17 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../butterfly/FFT.v
Parsing Verilog input from `../butterfly/FFT.v' to AST representation.
Generating RTLIL representation for module `\FFT'.
Successfully finished Verilog frontend.

6. Executing SYNTH pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \FFT
Used module:     \butterfly
Used module:     \twiddle
Used module:         \signed_multiplier

6.1.2. Analyzing design hierarchy..
Top module:  \FFT
Used module:     \butterfly
Used module:     \twiddle
Used module:         \signed_multiplier
Removed 0 unused modules.
Mapping positional arguments of cell FFT.butC3 (butterfly).
Mapping positional arguments of cell FFT.butC2 (butterfly).
Mapping positional arguments of cell FFT.butC1 (butterfly).
Mapping positional arguments of cell FFT.butC0 (butterfly).
Mapping positional arguments of cell FFT.twid (twiddle).
Mapping positional arguments of cell FFT.butA3 (butterfly).
Mapping positional arguments of cell FFT.butA2 (butterfly).
Mapping positional arguments of cell FFT.butA1 (butterfly).
Mapping positional arguments of cell FFT.butA0 (butterfly).

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$../butterfly/FFT.v:86$60 in module FFT.
Marked 1 switch rules as full_case in process $proc$../butterfly/FFT.v:70$59 in module FFT.
Marked 1 switch rules as full_case in process $proc$../butterfly/signed_multiplier.v:17$45 in module signed_multiplier.
Removed a total of 0 dead cases.

6.2.3. Executing PROC_INIT pass (extract init attributes).

6.2.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \puc_rst in `\FFT.$proc$../butterfly/FFT.v:70$59'.

6.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\FFT.$proc$../butterfly/FFT.v:86$60'.
     1/67: $2\dmux[15:0]
     2/67: $3\a15n[15:0]
     3/67: $3\a14n[15:0]
     4/67: $3\a13n[15:0]
     5/67: $3\a12n[15:0]
     6/67: $3\a11n[15:0]
     7/67: $3\a10n[15:0]
     8/67: $3\a9n[15:0]
     9/67: $3\a8n[15:0]
    10/67: $3\a7n[15:0]
    11/67: $3\a6n[15:0]
    12/67: $3\a5n[15:0]
    13/67: $3\a4n[15:0]
    14/67: $3\a3n[15:0]
    15/67: $3\a2n[15:0]
    16/67: $3\a1n[15:0]
    17/67: $3\a0n[15:0]
    18/67: $2\a15n[15:0]
    19/67: $2\a14n[15:0]
    20/67: $2\a13n[15:0]
    21/67: $2\a12n[15:0]
    22/67: $2\a11n[15:0]
    23/67: $2\a10n[15:0]
    24/67: $2\a9n[15:0]
    25/67: $2\a8n[15:0]
    26/67: $2\a7n[15:0]
    27/67: $2\a6n[15:0]
    28/67: $2\a5n[15:0]
    29/67: $2\a4n[15:0]
    30/67: $2\a3n[15:0]
    31/67: $2\a2n[15:0]
    32/67: $2\a1n[15:0]
    33/67: $2\a0n[15:0]
    34/67: $1\dmux[15:0]
    35/67: $1\a15n[15:0]
    36/67: $1\a14n[15:0]
    37/67: $1\a13n[15:0]
    38/67: $1\a12n[15:0]
    39/67: $1\a11n[15:0]
    40/67: $1\a10n[15:0]
    41/67: $1\a9n[15:0]
    42/67: $1\a8n[15:0]
    43/67: $1\a7n[15:0]
    44/67: $1\a6n[15:0]
    45/67: $1\a5n[15:0]
    46/67: $1\a4n[15:0]
    47/67: $1\a3n[15:0]
    48/67: $1\a2n[15:0]
    49/67: $1\a1n[15:0]
    50/67: $1\a0n[15:0]
    51/67: $0\dmux[15:0]
    52/67: $0\a15n[15:0]
    53/67: $0\a14n[15:0]
    54/67: $0\a13n[15:0]
    55/67: $0\a12n[15:0]
    56/67: $0\a11n[15:0]
    57/67: $0\a10n[15:0]
    58/67: $0\a9n[15:0]
    59/67: $0\a8n[15:0]
    60/67: $0\a7n[15:0]
    61/67: $0\a6n[15:0]
    62/67: $0\a5n[15:0]
    63/67: $0\a4n[15:0]
    64/67: $0\a3n[15:0]
    65/67: $0\a2n[15:0]
    66/67: $0\a1n[15:0]
    67/67: $0\a0n[15:0]
Creating decoders for process `\FFT.$proc$../butterfly/FFT.v:70$59'.
     1/16: $0\a15[15:0]
     2/16: $0\a14[15:0]
     3/16: $0\a13[15:0]
     4/16: $0\a12[15:0]
     5/16: $0\a11[15:0]
     6/16: $0\a10[15:0]
     7/16: $0\a9[15:0]
     8/16: $0\a8[15:0]
     9/16: $0\a7[15:0]
    10/16: $0\a6[15:0]
    11/16: $0\a5[15:0]
    12/16: $0\a4[15:0]
    13/16: $0\a3[15:0]
    14/16: $0\a2[15:0]
    15/16: $0\a0[15:0]
    16/16: $0\a1[15:0]
Creating decoders for process `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
     1/9: $1\dinW_o[15:0]
     2/9: $1\dinW_2[31:0]
     3/9: $1\dinW[31:0]
     4/9: $0\dinW_o[15:0]
     5/9: $0\dinW_2[31:0]
     6/9: $0\dinW[31:0]
     7/9: $0\flag[1:0]
     8/9: $0\W_stored[15:0]
     9/9: $0\din_stored[15:0]

6.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FFT.\a0n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a1n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a2n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a3n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a4n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a5n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a6n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a7n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a8n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a9n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a10n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a11n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a12n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a13n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a14n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\a15n' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\FFT.\dmux' from process `\FFT.$proc$../butterfly/FFT.v:86$60'.
No latch inferred for signal `\signed_multiplier.\W_stored' from process `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
No latch inferred for signal `\signed_multiplier.\dinW' from process `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
No latch inferred for signal `\signed_multiplier.\dinW_o' from process `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
No latch inferred for signal `\signed_multiplier.\flag' from process `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
No latch inferred for signal `\signed_multiplier.\din_stored' from process `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
Latch inferred for signal `\signed_multiplier.\dinW_2' from process `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45': $auto$proc_dlatch.cc:409:proc_dlatch$467

6.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\FFT.\a1' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$468' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a0' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$469' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a2' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$470' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a3' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$471' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a4' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$472' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a5' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$473' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a6' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$474' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a7' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$475' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a8' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$476' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a9' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$477' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a10' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$478' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a11' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$479' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a12' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$480' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a13' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$481' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a14' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$482' with positive edge clock and positive level reset.
Creating register for signal `\FFT.\a15' using process `\FFT.$proc$../butterfly/FFT.v:70$59'.
  created $adff cell `$procdff$483' with positive edge clock and positive level reset.

6.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\FFT.$proc$../butterfly/FFT.v:86$60'.
Removing empty process `FFT.$proc$../butterfly/FFT.v:86$60'.
Removing empty process `FFT.$proc$../butterfly/FFT.v:70$59'.
Found and cleaned up 1 empty switch in `\signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
Removing empty process `signed_multiplier.$proc$../butterfly/signed_multiplier.v:17$45'.
Cleaned up 5 empty switches.

6.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module signed_multiplier.
<suppressed ~6 debug messages>
Optimizing module twiddle.
Optimizing module butterfly.

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..
Finding unused cells or wires in module \butterfly..
Removed 4 unused cells and 211 unused wires.
<suppressed ~11 debug messages>

6.5. Executing CHECK pass (checking for obvious problems).
checking module FFT..
checking module butterfly..
checking module signed_multiplier..
checking module twiddle..
found and reported 0 problems.

6.6. Executing OPT pass (performing simple optimizations).

6.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
<suppressed ~246 debug messages>
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
<suppressed ~3 debug messages>
Finding identical cells in module `\twiddle'.
Removed a total of 83 cells.

6.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FFT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$155.
    dead port 2/2 on $mux $procmux$162.
    dead port 2/2 on $mux $procmux$164.
    dead port 2/2 on $mux $procmux$171.
    dead port 2/2 on $mux $procmux$173.
    dead port 2/2 on $mux $procmux$180.
    dead port 2/2 on $mux $procmux$182.
    dead port 2/2 on $mux $procmux$189.
    dead port 2/2 on $mux $procmux$191.
    dead port 2/2 on $mux $procmux$198.
    dead port 2/2 on $mux $procmux$200.
    dead port 2/2 on $mux $procmux$207.
    dead port 2/2 on $mux $procmux$209.
    dead port 2/2 on $mux $procmux$216.
    dead port 2/2 on $mux $procmux$218.
    dead port 2/2 on $mux $procmux$225.
    dead port 2/2 on $mux $procmux$227.
    dead port 2/2 on $mux $procmux$234.
    dead port 2/2 on $mux $procmux$236.
    dead port 2/2 on $mux $procmux$243.
    dead port 2/2 on $mux $procmux$245.
    dead port 2/2 on $mux $procmux$252.
    dead port 2/2 on $mux $procmux$254.
    dead port 2/2 on $mux $procmux$261.
    dead port 2/2 on $mux $procmux$263.
    dead port 2/2 on $mux $procmux$270.
    dead port 2/2 on $mux $procmux$272.
    dead port 2/2 on $mux $procmux$279.
    dead port 2/2 on $mux $procmux$281.
    dead port 2/2 on $mux $procmux$288.
    dead port 2/2 on $mux $procmux$290.
    dead port 2/2 on $mux $procmux$297.
    dead port 2/2 on $mux $procmux$299.
    dead port 2/2 on $mux $procmux$305.
    dead port 2/2 on $mux $procmux$311.
    dead port 2/2 on $mux $procmux$317.
    dead port 2/2 on $mux $procmux$323.
    dead port 2/2 on $mux $procmux$329.
    dead port 2/2 on $mux $procmux$335.
    dead port 2/2 on $mux $procmux$341.
    dead port 2/2 on $mux $procmux$347.
    dead port 2/2 on $mux $procmux$353.
    dead port 2/2 on $mux $procmux$359.
    dead port 2/2 on $mux $procmux$365.
    dead port 2/2 on $mux $procmux$371.
    dead port 2/2 on $mux $procmux$377.
    dead port 2/2 on $mux $procmux$383.
    dead port 2/2 on $mux $procmux$389.
    dead port 2/2 on $mux $procmux$395.
Running muxtree optimizer on module \butterfly..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \signed_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$../butterfly/signed_multiplier.v:18$48: \din -> { 1'0 \din [14:0] }
      Replacing known input bits on port A of cell $ternary$../butterfly/signed_multiplier.v:19$51: \W -> { 1'0 \W [14:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \twiddle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 49 multiplexer ports.
<suppressed ~20 debug messages>

6.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FFT.
  Optimizing cells in module \butterfly.
  Optimizing cells in module \signed_multiplier.
  Optimizing cells in module \twiddle.
Performed a total of 0 changes.

6.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..
Removed 0 unused cells and 132 unused wires.
<suppressed ~2 debug messages>

6.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.6.9. Rerunning OPT passes. (Maybe there is more to do..)

6.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FFT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \butterfly..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \signed_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \twiddle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

6.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FFT.
  Optimizing cells in module \butterfly.
  Optimizing cells in module \signed_multiplier.
  Optimizing cells in module \twiddle.
Performed a total of 0 changes.

6.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

6.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.6.16. Finished OPT passes. (There is nothing left to do.)

6.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$145_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$144_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$143_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$142_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$141_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$140_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$163_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$154_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$153_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$152_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$151_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$150_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$149_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$148_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$147_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$146_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$138_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$139_CMP0 ($eq).
Removed top 6 bits (of 14) from port B of cell FFT.$procmux$137_CMP0 ($eq).
Removed top 1 bits (of 32) from port Y of cell signed_multiplier.$add$../butterfly/signed_multiplier.v:24$57 ($add).
Removed top 1 bits (of 32) from port A of cell signed_multiplier.$add$../butterfly/signed_multiplier.v:24$57 ($add).
Removed top 1 bits (of 32) from port Y of cell signed_multiplier.$not$../butterfly/signed_multiplier.v:24$56 ($not).
Removed top 1 bits (of 32) from port A of cell signed_multiplier.$not$../butterfly/signed_multiplier.v:24$56 ($not).
Removed top 1 bits (of 32) from port Y of cell signed_multiplier.$mul$../butterfly/signed_multiplier.v:23$55 ($mul).
Removed top 1 bits (of 32) from wire signed_multiplier.$0\dinW_2[31:0].
Removed top 1 bits (of 32) from wire signed_multiplier.$mul$../butterfly/signed_multiplier.v:23$55_Y.

6.8. Executing PEEPOPT pass (run peephole optimizers).

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.10. Executing TECHMAP pass (map to technology primitives).

6.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~308 debug messages>

6.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module FFT:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module butterfly:
  creating $macc model for $add$../butterfly/butterfly.v:11$1 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:11$2 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:11$3 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:12$4 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:12$5 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:12$6 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:14$7 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:15$12 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:17$14 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:18$17 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:20$21 ($add).
  creating $macc model for $add$../butterfly/butterfly.v:21$22 ($add).
  creating $macc model for $sub$../butterfly/butterfly.v:14$8 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:14$9 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:15$10 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:15$11 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:17$13 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:17$15 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:18$16 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:18$18 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:20$19 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:20$20 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:21$23 ($sub).
  creating $macc model for $sub$../butterfly/butterfly.v:21$24 ($sub).
  merging $macc model for $sub$../butterfly/butterfly.v:21$23 into $sub$../butterfly/butterfly.v:21$24.
  merging $macc model for $add$../butterfly/butterfly.v:21$22 into $sub$../butterfly/butterfly.v:21$24.
  merging $macc model for $sub$../butterfly/butterfly.v:20$19 into $sub$../butterfly/butterfly.v:20$20.
  merging $macc model for $add$../butterfly/butterfly.v:18$17 into $sub$../butterfly/butterfly.v:18$18.
  merging $macc model for $sub$../butterfly/butterfly.v:18$16 into $sub$../butterfly/butterfly.v:18$18.
  merging $macc model for $add$../butterfly/butterfly.v:17$14 into $sub$../butterfly/butterfly.v:17$15.
  merging $macc model for $sub$../butterfly/butterfly.v:17$13 into $sub$../butterfly/butterfly.v:17$15.
  merging $macc model for $sub$../butterfly/butterfly.v:15$10 into $sub$../butterfly/butterfly.v:15$11.
  merging $macc model for $sub$../butterfly/butterfly.v:14$8 into $sub$../butterfly/butterfly.v:14$9.
  merging $macc model for $add$../butterfly/butterfly.v:14$7 into $sub$../butterfly/butterfly.v:14$9.
  merging $macc model for $sub$../butterfly/butterfly.v:20$20 into $add$../butterfly/butterfly.v:20$21.
  merging $macc model for $sub$../butterfly/butterfly.v:15$11 into $add$../butterfly/butterfly.v:15$12.
  merging $macc model for $add$../butterfly/butterfly.v:12$5 into $add$../butterfly/butterfly.v:12$6.
  merging $macc model for $add$../butterfly/butterfly.v:12$4 into $add$../butterfly/butterfly.v:12$6.
  merging $macc model for $add$../butterfly/butterfly.v:11$2 into $add$../butterfly/butterfly.v:11$3.
  merging $macc model for $add$../butterfly/butterfly.v:11$1 into $add$../butterfly/butterfly.v:11$3.
  creating $macc cell for $add$../butterfly/butterfly.v:15$12: $auto$alumacc.cc:354:replace_macc$486
  creating $macc cell for $sub$../butterfly/butterfly.v:17$15: $auto$alumacc.cc:354:replace_macc$487
  creating $macc cell for $add$../butterfly/butterfly.v:12$6: $auto$alumacc.cc:354:replace_macc$488
  creating $macc cell for $add$../butterfly/butterfly.v:20$21: $auto$alumacc.cc:354:replace_macc$489
  creating $macc cell for $sub$../butterfly/butterfly.v:18$18: $auto$alumacc.cc:354:replace_macc$490
  creating $macc cell for $add$../butterfly/butterfly.v:11$3: $auto$alumacc.cc:354:replace_macc$491
  creating $macc cell for $sub$../butterfly/butterfly.v:14$9: $auto$alumacc.cc:354:replace_macc$492
  creating $macc cell for $sub$../butterfly/butterfly.v:21$24: $auto$alumacc.cc:354:replace_macc$493
  created 0 $alu and 8 $macc cells.
Extracting $alu and $macc cells in module signed_multiplier:
  creating $macc model for $add$../butterfly/signed_multiplier.v:18$47 ($add).
  creating $macc model for $add$../butterfly/signed_multiplier.v:19$50 ($add).
  creating $macc model for $add$../butterfly/signed_multiplier.v:22$53 ($add).
  creating $macc model for $add$../butterfly/signed_multiplier.v:24$57 ($add).
  creating $macc model for $mul$../butterfly/signed_multiplier.v:23$55 ($mul).
  creating $alu model for $macc $add$../butterfly/signed_multiplier.v:24$57.
  creating $alu model for $macc $add$../butterfly/signed_multiplier.v:22$53.
  creating $alu model for $macc $add$../butterfly/signed_multiplier.v:19$50.
  creating $alu model for $macc $add$../butterfly/signed_multiplier.v:18$47.
  creating $macc cell for $mul$../butterfly/signed_multiplier.v:23$55: $auto$alumacc.cc:354:replace_macc$494
  creating $alu cell for $add$../butterfly/signed_multiplier.v:18$47: $auto$alumacc.cc:474:replace_alu$495
  creating $alu cell for $add$../butterfly/signed_multiplier.v:19$50: $auto$alumacc.cc:474:replace_alu$498
  creating $alu cell for $add$../butterfly/signed_multiplier.v:22$53: $auto$alumacc.cc:474:replace_alu$501
  creating $alu cell for $add$../butterfly/signed_multiplier.v:24$57: $auto$alumacc.cc:474:replace_alu$504
  created 4 $alu and 1 $macc cells.
Extracting $alu and $macc cells in module twiddle:
  creating $macc model for $add$../butterfly/twiddle.v:100$26 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:102$27 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:112$30 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:120$31 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:125$34 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:126$36 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:129$38 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:146$40 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:149$42 ($add).
  creating $macc model for $add$../butterfly/twiddle.v:158$44 ($add).
  creating $macc model for $sub$../butterfly/twiddle.v:103$28 ($sub).
  creating $macc model for $sub$../butterfly/twiddle.v:111$29 ($sub).
  creating $macc model for $sub$../butterfly/twiddle.v:121$32 ($sub).
  creating $macc model for $sub$../butterfly/twiddle.v:128$37 ($sub).
  creating $macc model for $sub$../butterfly/twiddle.v:145$39 ($sub).
  creating $macc model for $sub$../butterfly/twiddle.v:148$41 ($sub).
  creating $macc model for $sub$../butterfly/twiddle.v:157$43 ($sub).
  creating $macc model for $sub$../butterfly/twiddle.v:99$25 ($sub).
  creating $alu model for $macc $sub$../butterfly/twiddle.v:99$25.
  creating $alu model for $macc $sub$../butterfly/twiddle.v:157$43.
  creating $alu model for $macc $sub$../butterfly/twiddle.v:148$41.
  creating $alu model for $macc $sub$../butterfly/twiddle.v:145$39.
  creating $alu model for $macc $sub$../butterfly/twiddle.v:128$37.
  creating $alu model for $macc $sub$../butterfly/twiddle.v:121$32.
  creating $alu model for $macc $sub$../butterfly/twiddle.v:111$29.
  creating $alu model for $macc $sub$../butterfly/twiddle.v:103$28.
  creating $alu model for $macc $add$../butterfly/twiddle.v:158$44.
  creating $alu model for $macc $add$../butterfly/twiddle.v:149$42.
  creating $alu model for $macc $add$../butterfly/twiddle.v:146$40.
  creating $alu model for $macc $add$../butterfly/twiddle.v:129$38.
  creating $alu model for $macc $add$../butterfly/twiddle.v:126$36.
  creating $alu model for $macc $add$../butterfly/twiddle.v:125$34.
  creating $alu model for $macc $add$../butterfly/twiddle.v:120$31.
  creating $alu model for $macc $add$../butterfly/twiddle.v:112$30.
  creating $alu model for $macc $add$../butterfly/twiddle.v:102$27.
  creating $alu model for $macc $add$../butterfly/twiddle.v:100$26.
  creating $alu cell for $add$../butterfly/twiddle.v:100$26: $auto$alumacc.cc:474:replace_alu$507
  creating $alu cell for $add$../butterfly/twiddle.v:112$30: $auto$alumacc.cc:474:replace_alu$510
  creating $alu cell for $add$../butterfly/twiddle.v:125$34: $auto$alumacc.cc:474:replace_alu$513
  creating $alu cell for $add$../butterfly/twiddle.v:126$36: $auto$alumacc.cc:474:replace_alu$516
  creating $alu cell for $add$../butterfly/twiddle.v:129$38: $auto$alumacc.cc:474:replace_alu$519
  creating $alu cell for $add$../butterfly/twiddle.v:146$40: $auto$alumacc.cc:474:replace_alu$522
  creating $alu cell for $add$../butterfly/twiddle.v:158$44: $auto$alumacc.cc:474:replace_alu$525
  creating $alu cell for $add$../butterfly/twiddle.v:102$27: $auto$alumacc.cc:474:replace_alu$528
  creating $alu cell for $sub$../butterfly/twiddle.v:103$28: $auto$alumacc.cc:474:replace_alu$531
  creating $alu cell for $sub$../butterfly/twiddle.v:111$29: $auto$alumacc.cc:474:replace_alu$534
  creating $alu cell for $add$../butterfly/twiddle.v:120$31: $auto$alumacc.cc:474:replace_alu$537
  creating $alu cell for $sub$../butterfly/twiddle.v:121$32: $auto$alumacc.cc:474:replace_alu$540
  creating $alu cell for $sub$../butterfly/twiddle.v:128$37: $auto$alumacc.cc:474:replace_alu$543
  creating $alu cell for $sub$../butterfly/twiddle.v:145$39: $auto$alumacc.cc:474:replace_alu$546
  creating $alu cell for $add$../butterfly/twiddle.v:149$42: $auto$alumacc.cc:474:replace_alu$549
  creating $alu cell for $sub$../butterfly/twiddle.v:148$41: $auto$alumacc.cc:474:replace_alu$552
  creating $alu cell for $sub$../butterfly/twiddle.v:157$43: $auto$alumacc.cc:474:replace_alu$555
  creating $alu cell for $sub$../butterfly/twiddle.v:99$25: $auto$alumacc.cc:474:replace_alu$558
  created 18 $alu and 0 $macc cells.

6.12. Executing SHARE pass (SAT-based resource sharing).

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FFT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \butterfly..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \signed_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \twiddle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FFT.
  Optimizing cells in module \butterfly.
  Optimizing cells in module \signed_multiplier.
  Optimizing cells in module \twiddle.
Performed a total of 0 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..
Removed 16 unused cells and 16 unused wires.
<suppressed ~17 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FFT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \butterfly..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \signed_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \twiddle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FFT.
  Optimizing cells in module \butterfly.
  Optimizing cells in module \signed_multiplier.
  Optimizing cells in module \twiddle.
Performed a total of 0 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.13.13. Executing OPT_RMDFF pass (remove dff with constant values).

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.13.16. Finished OPT passes. (There is nothing left to do.)

6.14. Executing FSM pass (extract and optimize FSM).

6.14.1. Executing FSM_DETECT pass (finding FSMs in design).

6.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.15. Executing OPT pass (performing simple optimizations).

6.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

6.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.15.5. Finished fast OPT passes.

6.16. Executing MEMORY pass.

6.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

6.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.18. Executing OPT pass (performing simple optimizations).

6.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

6.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.18.5. Finished fast OPT passes.

6.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

6.20. Executing OPT pass (performing simple optimizations).

6.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \FFT..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \butterfly..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \signed_multiplier..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \twiddle..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

6.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \FFT.
  Optimizing cells in module \butterfly.
  Optimizing cells in module \signed_multiplier.
  Optimizing cells in module \twiddle.
Performed a total of 0 changes.

6.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
Removed a total of 0 cells.

6.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..

6.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
Optimizing module butterfly.
Optimizing module signed_multiplier.
Optimizing module twiddle.

6.20.9. Finished OPT passes. (There is nothing left to do.)

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.21.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \Ai (16 bits, signed)
  sub \Dr (16 bits, signed)
  sub \Ci (16 bits, signed)
  add \Br (16 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \Ar (16 bits, signed)
  add \Dr (16 bits, signed)
  add \Cr (16 bits, signed)
  add \Br (16 bits, signed)
  add \Ai (16 bits, signed)
  add \Dr (16 bits, signed)
  sub \Ci (16 bits, signed)
  sub \Br (16 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \Ar (16 bits, signed)
  sub \Dr (16 bits, signed)
  add \Cr (16 bits, signed)
  sub \Br (16 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \Ai (16 bits, signed)
  add \Di (16 bits, signed)
  add \Ci (16 bits, signed)
  add \Bi (16 bits, signed)
  add \Ar (16 bits, signed)
  add \Di (16 bits, signed)
  sub \Cr (16 bits, signed)
  sub \Bi (16 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \Ai (16 bits, signed)
  sub \Di (16 bits, signed)
  add \Ci (16 bits, signed)
  sub \Bi (16 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
  add \Ar (16 bits, signed)
  sub \Di (16 bits, signed)
  sub \Cr (16 bits, signed)
  add \Bi (16 bits, signed)
  packed 2 (1) bits / 1 words into adder tree
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_fa\WIDTH=16 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_90_lcu\WIDTH=16 for cells of type $lcu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
  add \din_stored * \W_stored (16x16 bits, unsigned)
Using template $paramod\_90_lcu\WIDTH=31 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=31 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=31\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=18 for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
No more expansions possible.
<suppressed ~3227 debug messages>

6.22. Executing OPT pass (performing simple optimizations).

6.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
<suppressed ~455 debug messages>
Optimizing module butterfly.
<suppressed ~190 debug messages>
Optimizing module signed_multiplier.
<suppressed ~1803 debug messages>
Optimizing module twiddle.
<suppressed ~512 debug messages>

6.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
<suppressed ~699 debug messages>
Finding identical cells in module `\butterfly'.
<suppressed ~288 debug messages>
Finding identical cells in module `\signed_multiplier'.
<suppressed ~3 debug messages>
Finding identical cells in module `\twiddle'.
<suppressed ~144 debug messages>
Removed a total of 378 cells.

6.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

6.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..
Removed 612 unused cells and 1698 unused wires.
<suppressed ~616 debug messages>

6.22.5. Finished fast OPT passes.

6.23. Executing ABC pass (technology mapping using ABC).

6.23.1. Extracting gate netlist of module `\FFT' to `<abc-temp-dir>/input.blif'..
Extracted 1768 gates and 2347 wires to a netlist network with 577 inputs and 272 outputs.

6.23.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:       16
ABC RESULTS:              AOI3 cells:        8
ABC RESULTS:               MUX cells:      768
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              OAI3 cells:       16
ABC RESULTS:              OAI4 cells:      144
ABC RESULTS:                OR cells:      186
ABC RESULTS:             ORNOT cells:      295
ABC RESULTS:        internal signals:     1498
ABC RESULTS:           input signals:      577
ABC RESULTS:          output signals:      272
Removing temp directory.

6.23.2. Extracting gate netlist of module `\butterfly' to `<abc-temp-dir>/input.blif'..
Extracted 2090 gates and 2219 wires to a netlist network with 128 inputs and 128 outputs.

6.23.2.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.2.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       60
ABC RESULTS:            ANDNOT cells:      301
ABC RESULTS:              AOI3 cells:      274
ABC RESULTS:              NAND cells:       16
ABC RESULTS:               NOR cells:       23
ABC RESULTS:               NOT cells:      121
ABC RESULTS:              OAI3 cells:       86
ABC RESULTS:                OR cells:       86
ABC RESULTS:             ORNOT cells:       44
ABC RESULTS:              XNOR cells:      271
ABC RESULTS:               XOR cells:      539
ABC RESULTS:        internal signals:     1963
ABC RESULTS:           input signals:      128
ABC RESULTS:          output signals:      128
Removing temp directory.

6.23.3. Extracting gate netlist of module `\signed_multiplier' to `<abc-temp-dir>/input.blif'..
Extracted 1774 gates and 1808 wires to a netlist network with 32 inputs and 16 outputs.

6.23.3.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.3.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       39
ABC RESULTS:            ANDNOT cells:      344
ABC RESULTS:              AOI3 cells:      119
ABC RESULTS:               MUX cells:       44
ABC RESULTS:              NAND cells:       11
ABC RESULTS:               NOR cells:      269
ABC RESULTS:               NOT cells:       82
ABC RESULTS:              OAI3 cells:       23
ABC RESULTS:                OR cells:      162
ABC RESULTS:             ORNOT cells:       21
ABC RESULTS:              XNOR cells:      182
ABC RESULTS:               XOR cells:      369
ABC RESULTS:        internal signals:     1760
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

6.23.4. Extracting gate netlist of module `\twiddle' to `<abc-temp-dir>/input.blif'..
Extracted 1820 gates and 2237 wires to a netlist network with 416 inputs and 288 outputs.

6.23.4.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

6.23.4.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       40
ABC RESULTS:            ANDNOT cells:       92
ABC RESULTS:              AOI3 cells:      164
ABC RESULTS:               BUF cells:        2
ABC RESULTS:              NAND cells:      106
ABC RESULTS:               NOR cells:       40
ABC RESULTS:               NOT cells:      116
ABC RESULTS:              OAI3 cells:      174
ABC RESULTS:                OR cells:       94
ABC RESULTS:             ORNOT cells:       98
ABC RESULTS:              XNOR cells:      152
ABC RESULTS:               XOR cells:      374
ABC RESULTS:        internal signals:     1533
ABC RESULTS:           input signals:      416
ABC RESULTS:          output signals:      288
Removing temp directory.

6.24. Executing OPT pass (performing simple optimizations).

6.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module FFT.
<suppressed ~256 debug messages>
Optimizing module butterfly.
Optimizing module signed_multiplier.
<suppressed ~28 debug messages>
Optimizing module twiddle.

6.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\FFT'.
Finding identical cells in module `\butterfly'.
Finding identical cells in module `\signed_multiplier'.
Finding identical cells in module `\twiddle'.
<suppressed ~36 debug messages>
Removed a total of 12 cells.

6.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

6.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Finding unused cells or wires in module \butterfly..
Finding unused cells or wires in module \signed_multiplier..
Finding unused cells or wires in module \twiddle..
Removed 1 unused cells and 3285 unused wires.
<suppressed ~7 debug messages>

6.24.5. Finished fast OPT passes.

6.25. Executing HIERARCHY pass (managing design hierarchy).

6.25.1. Analyzing design hierarchy..
Top module:  \FFT
Used module:     \butterfly
Used module:     \twiddle
Used module:         \signed_multiplier

6.25.2. Analyzing design hierarchy..
Top module:  \FFT
Used module:     \butterfly
Used module:     \twiddle
Used module:         \signed_multiplier
Removed 0 unused modules.

6.26. Printing statistics.

=== FFT ===

   Number of wires:               1301
   Number of wire bits:           3280
   Number of public wires:         136
   Number of public wire bits:    2115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1702
     $_ANDNOT_                      16
     $_AND_                          1
     $_AOI3_                         8
     $_DFF_PP0_                    256
     $_MUX_                        768
     $_NAND_                         3
     $_OAI3_                        16
     $_OAI4_                       144
     $_ORNOT_                      295
     $_OR_                         186
     butterfly                       8
     twiddle                         1

=== butterfly ===

   Number of wires:               1709
   Number of wire bits:           1949
   Number of public wires:          16
   Number of public wire bits:     256
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1821
     $_ANDNOT_                     301
     $_AND_                         60
     $_AOI3_                       274
     $_NAND_                        16
     $_NOR_                         23
     $_NOT_                        121
     $_OAI3_                        86
     $_ORNOT_                       44
     $_OR_                          86
     $_XNOR_                       271
     $_XOR_                        539

=== signed_multiplier ===

   Number of wires:               1653
   Number of wire bits:           1713
   Number of public wires:           4
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1665
     $_ANDNOT_                     344
     $_AND_                         39
     $_AOI3_                       119
     $_MUX_                         44
     $_NAND_                        11
     $_NOR_                        269
     $_NOT_                         82
     $_OAI3_                        23
     $_ORNOT_                       21
     $_OR_                         162
     $_XNOR_                       182
     $_XOR_                        369

=== twiddle ===

   Number of wires:               1368
   Number of wire bits:           2688
   Number of public wires:          88
   Number of public wire bits:    1408
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1462
     $_ANDNOT_                      92
     $_AND_                         40
     $_AOI3_                       164
     $_NAND_                       106
     $_NOR_                         40
     $_NOT_                        116
     $_OAI3_                       174
     $_ORNOT_                       98
     $_OR_                          94
     $_XNOR_                       148
     $_XOR_                        366
     signed_multiplier              24

=== design hierarchy ===

   FFT                               1
     butterfly                       8
     twiddle                         1
       signed_multiplier            24

   Number of wires:              56013
   Number of wire bits:          62672
   Number of public wires:         448
   Number of public wire bits:    7107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              57659
     $_ANDNOT_                   10772
     $_AND_                       1457
     $_AOI3_                      5220
     $_DFF_PP0_                    256
     $_MUX_                       1824
     $_NAND_                       501
     $_NOR_                       6680
     $_NOT_                       3052
     $_OAI3_                      1430
     $_OAI4_                       144
     $_ORNOT_                     1249
     $_OR_                        4856
     $_XNOR_                      6684
     $_XOR_                      13534

6.27. Executing CHECK pass (checking for obvious problems).
checking module FFT..
checking module butterfly..
checking module signed_multiplier..
checking module twiddle..
found and reported 0 problems.

7. Executing FLATTEN pass (flatten design).
Using template butterfly for cells of type butterfly.
Using template twiddle for cells of type twiddle.
Using template signed_multiplier for cells of type signed_multiplier.
<suppressed ~33 debug messages>
No more expansions possible.
Deleting now unused module butterfly.
Deleting now unused module signed_multiplier.
Deleting now unused module twiddle.

8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfxtp_1 (noninv, pins=3, area=20.02) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfrtn_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_NN0_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfrtp_1 (noninv, pins=4, area=25.02) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
  cell sky130_fd_sc_hd__dfbbn_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_NNN_.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  cell sky130_fd_sc_hd__dfbbp_1 (noninv, pins=6, area=32.53) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  final dff cell mappings:
    sky130_fd_sc_hd__dfxtp_1 _DFF_N_ (.CLK(~C), .D( D), .Q( Q));
    sky130_fd_sc_hd__dfxtp_1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NN0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B( R));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NN1_ (.CLK_N( C), .D(~D), .Q(~Q), .RESET_B( R));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NP0_ (.CLK_N( C), .D( D), .Q( Q), .RESET_B(~R));
    sky130_fd_sc_hd__dfrtn_1 _DFF_NP1_ (.CLK_N( C), .D(~D), .Q(~Q), .RESET_B(~R));
    sky130_fd_sc_hd__dfrtp_1 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    sky130_fd_sc_hd__dfrtp_1 _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .RESET_B(~R));
    sky130_fd_sc_hd__dfstp_2 _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .SET_B(~R));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NNP_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B( S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NPN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B(~S));
    sky130_fd_sc_hd__dfbbn_1 _DFFSR_NPP_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B(~S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B( S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B(~S));
    sky130_fd_sc_hd__dfbbp_1 _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B(~R), .SET_B(~S));
Mapping DFF cells in module `\FFT':
  mapped 256 $_DFF_PP0_ cells to \sky130_fd_sc_hd__dfrtp_1 cells.

9. Executing ABC pass (technology mapping using ABC).

9.1. Extracting gate netlist of module `\FFT' to `<abc-temp-dir>/input.blif'..
Extracted 57659 gates and 57951 wires to a netlist network with 290 inputs and 528 outputs.

9.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /mnt/volume_sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd__tt_025C_1v80.lib 
ABC: Parsing finished successfully.  Parsing time =     0.21 sec
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__decap_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__diode_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__dlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__edfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_0".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvn_8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__einvp_8".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_bleeder_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_12" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_3" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_6" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__lpflow_decapkapwr_8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__lpflow_inputisolatch_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfbbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sdfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "sky130_fd_sc_hd__sdlclkp_4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__sedfxtp_4".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/mnt/volume_sky130/skywater-pdk/libraries/sky130_fd_sc_hd/latest/timing/sky130_fd_sc_hd__tt_025C_1v80.lib" has 334 cells (94 skipped: 63 seq; 13 tri-state; 18 no func; 0 dont_use).  Time =     0.30 sec
ABC: Memory =   16.04 MB. Time =     0.30 sec
ABC: Warning: Detected 9 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_0 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a211o_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a211oi_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__a21bo_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_0 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__a21o_1 cells:      102
ABC RESULTS:   sky130_fd_sc_hd__a21oi_1 cells:      765
ABC RESULTS:   sky130_fd_sc_hd__a221o_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a221oi_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a222oi_1 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22o_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a22oi_1 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a311o_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a311oi_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a31o_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a31oi_1 cells:       77
ABC RESULTS:   sky130_fd_sc_hd__a32o_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__a32oi_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a41o_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41oi_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2_0 cells:      225
ABC RESULTS:   sky130_fd_sc_hd__and3_1 cells:       70
ABC RESULTS:   sky130_fd_sc_hd__and3b_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__and4b_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__clkinv_1 cells:      790
ABC RESULTS:   sky130_fd_sc_hd__lpflow_inputiso1p_1 cells:      228
ABC RESULTS:   sky130_fd_sc_hd__lpflow_isobufsrc_1 cells:      346
ABC RESULTS:   sky130_fd_sc_hd__maj3_1 cells:     1122
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      190
ABC RESULTS:   sky130_fd_sc_hd__mux2i_1 cells:      150
ABC RESULTS:   sky130_fd_sc_hd__nand2_1 cells:     1305
ABC RESULTS:   sky130_fd_sc_hd__nand2b_1 cells:      243
ABC RESULTS:   sky130_fd_sc_hd__nand3_1 cells:      154
ABC RESULTS:   sky130_fd_sc_hd__nand3b_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__nand4_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nand4b_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_1 cells:     1317
ABC RESULTS:   sky130_fd_sc_hd__nor2b_1 cells:       83
ABC RESULTS:   sky130_fd_sc_hd__nor3_1 cells:      223
ABC RESULTS:   sky130_fd_sc_hd__nor3b_1 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__nor4_1 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__nor4b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4bb_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o211a_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o211ai_1 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__o21a_1 cells:      112
ABC RESULTS:   sky130_fd_sc_hd__o21ai_0 cells:      844
ABC RESULTS:   sky130_fd_sc_hd__o21ba_1 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o21bai_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o221a_1 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221ai_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o22a_1 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o22ai_1 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o311a_1 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o311ai_0 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__o31a_1 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o31ai_1 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o32a_1 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__o32ai_1 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__o41ai_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or3_1 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__or3b_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4_1 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or4b_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_1 cells:     3044
ABC RESULTS:   sky130_fd_sc_hd__xnor3_1 cells:      291
ABC RESULTS:   sky130_fd_sc_hd__xor2_1 cells:     1536
ABC RESULTS:   sky130_fd_sc_hd__xor3_1 cells:       87
ABC RESULTS:        internal signals:    57133
ABC RESULTS:           input signals:      290
ABC RESULTS:          output signals:      528
Removing temp directory.

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \FFT..
Removed 0 unused cells and 56537 unused wires.
<suppressed ~155 debug messages>

11. Printing statistics.

=== FFT ===

   Number of wires:              13953
   Number of wire bits:          18302
   Number of public wires:         294
   Number of public wire bits:    4643
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              14187
     sky130_fd_sc_hd__a2111oi_0      9
     sky130_fd_sc_hd__a211o_1        9
     sky130_fd_sc_hd__a211oi_1      30
     sky130_fd_sc_hd__a21bo_1        2
     sky130_fd_sc_hd__a21boi_0      51
     sky130_fd_sc_hd__a21o_1       102
     sky130_fd_sc_hd__a21oi_1      765
     sky130_fd_sc_hd__a221o_1        3
     sky130_fd_sc_hd__a221oi_1      10
     sky130_fd_sc_hd__a222oi_1       2
     sky130_fd_sc_hd__a22o_1         6
     sky130_fd_sc_hd__a22oi_1       34
     sky130_fd_sc_hd__a2bb2oi_1      4
     sky130_fd_sc_hd__a311o_1        5
     sky130_fd_sc_hd__a311oi_1      17
     sky130_fd_sc_hd__a31o_1        12
     sky130_fd_sc_hd__a31oi_1       77
     sky130_fd_sc_hd__a32o_1        11
     sky130_fd_sc_hd__a32oi_1        7
     sky130_fd_sc_hd__a41o_1         1
     sky130_fd_sc_hd__a41oi_1        5
     sky130_fd_sc_hd__and2_0       225
     sky130_fd_sc_hd__and3_1        70
     sky130_fd_sc_hd__and3b_1        4
     sky130_fd_sc_hd__and4_1         6
     sky130_fd_sc_hd__and4b_1        1
     sky130_fd_sc_hd__clkinv_1     790
     sky130_fd_sc_hd__dfrtp_1      256
     sky130_fd_sc_hd__lpflow_inputiso1p_1    228
     sky130_fd_sc_hd__lpflow_isobufsrc_1    346
     sky130_fd_sc_hd__maj3_1      1122
     sky130_fd_sc_hd__mux2_1       190
     sky130_fd_sc_hd__mux2i_1      150
     sky130_fd_sc_hd__nand2_1     1305
     sky130_fd_sc_hd__nand2b_1     243
     sky130_fd_sc_hd__nand3_1      154
     sky130_fd_sc_hd__nand3b_1       7
     sky130_fd_sc_hd__nand4_1       14
     sky130_fd_sc_hd__nand4b_1       3
     sky130_fd_sc_hd__nor2_1      1317
     sky130_fd_sc_hd__nor2b_1       83
     sky130_fd_sc_hd__nor3_1       223
     sky130_fd_sc_hd__nor3b_1        9
     sky130_fd_sc_hd__nor4_1        24
     sky130_fd_sc_hd__nor4b_1        6
     sky130_fd_sc_hd__nor4bb_1       1
     sky130_fd_sc_hd__o2111a_1       3
     sky130_fd_sc_hd__o2111ai_1     16
     sky130_fd_sc_hd__o211a_1       12
     sky130_fd_sc_hd__o211ai_1      34
     sky130_fd_sc_hd__o21a_1       112
     sky130_fd_sc_hd__o21ai_0      844
     sky130_fd_sc_hd__o21ba_1       14
     sky130_fd_sc_hd__o21bai_1      30
     sky130_fd_sc_hd__o221a_1        1
     sky130_fd_sc_hd__o221ai_1      10
     sky130_fd_sc_hd__o22a_1        17
     sky130_fd_sc_hd__o22ai_1       42
     sky130_fd_sc_hd__o2bb2ai_1      4
     sky130_fd_sc_hd__o311a_1        3
     sky130_fd_sc_hd__o311ai_0      17
     sky130_fd_sc_hd__o31a_1        10
     sky130_fd_sc_hd__o31ai_1       30
     sky130_fd_sc_hd__o32a_1        12
     sky130_fd_sc_hd__o32ai_1       11
     sky130_fd_sc_hd__o41ai_1        5
     sky130_fd_sc_hd__or3_1         47
     sky130_fd_sc_hd__or3b_1         6
     sky130_fd_sc_hd__or4_1          6
     sky130_fd_sc_hd__or4b_1         4
     sky130_fd_sc_hd__xnor2_1     3044
     sky130_fd_sc_hd__xnor3_1      291
     sky130_fd_sc_hd__xor2_1      1536
     sky130_fd_sc_hd__xor3_1        87

   Chip area for module '\FFT': 107307.916800

12. Executing Verilog backend.
Dumping module `\FFT'.

Warnings: 26 unique messages, 234 total
End of script. Logfile hash: 44992c3ab9
CPU: user 9.32s system 6.97s, MEM: 120.45 MB total, 113.28 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 22% 2x write_verilog (3 sec), 16% 19x opt_clean (2 sec), ...
