Time resolution is 1 ps
$finish called at time : 130 ns : File "E:/Codes/verilog-vivado/siso_shift_register/siso_shift_register.srcs/sim_1/new/tb_siso_shift_register.v" Line 37
