<?xml version="1.0" encoding="UTF-8"?>
<project name="krnl_cornertracker">
  <platform vendor="xilinx" boardid="zcu104" name="zcu104_base" featureRomTime="0">
    <version major="1" minor="0"/>
    <description/>
    <board name="xilinx.com:zcu104:1.1" vendor="xilinx.com" fpga="xczu7ev-ffvc1156-2-e">
      <interfaces/>
      <images>
        <image name="zcu104_board.jpeg" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="unknown"/>
    <device name="fpga0" fpgaDevice="zynquplus:xczu7ev:ffvc1156:-2:e" addrWidth="0">
      <core name="OCL_REGION_0" target="csim" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernel name="cornerupdate_accel" language="c" vlnv="xilinx.com:hls:cornerupdate_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_GMEM7" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM8" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM9" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="list_fix" addressQualifier="1" id="0" port="M_AXI_GMEM7" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="list" addressQualifier="1" id="1" port="M_AXI_GMEM8" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="nCorners" addressQualifier="0" id="2" port="S_AXI_CONTROL" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="flow_vectors" addressQualifier="1" id="3" port="M_AXI_GMEM9" size="0x8" offset="0x30" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="harris_flag" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="flow_rows" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x44" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="flow_cols" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x4C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="cornerupdate_accel_1">
            <addrRemap base="0x00000000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="pyr_down_accel" language="c" vlnv="xilinx.com:hls:pyr_down_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM4" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="inImgPyr1" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="outImgPyr1" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="inImgPyr2" addressQualifier="1" id="2" port="M_AXI_GMEM3" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="outImgPyr2" addressQualifier="1" id="3" port="M_AXI_GMEM4" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="pyr_h" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="pyr_w" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="pyr_out_h" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="pyr_out_w" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="pyr_down_accel_1">
            <addrRemap base="0x00010000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="pyr_dense_optical_flow_accel" language="c" vlnv="xilinx.com:hls:pyr_dense_optical_flow_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM4" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="_current_img" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="_next_image" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="_streamFlowin" addressQualifier="1" id="2" port="M_AXI_GMEM3" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="_streamFlowout" addressQualifier="1" id="3" port="M_AXI_GMEM4" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="level" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="scale_up_flag" addressQualifier="0" id="5" port="S_AXI_CONTROL" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="scale_in" addressQualifier="0" id="6" port="S_AXI_CONTROL" size="0x4" offset="0x50" hostOffset="0x0" hostSize="0x4" type="float"/>
          <arg name="init_flag" addressQualifier="0" id="7" port="S_AXI_CONTROL" size="0x4" offset="0x58" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cur_img_rows" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x60" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cur_img_cols" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x68" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="next_img_rows" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="next_img_cols" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="flow_rows" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="flow_cols" addressQualifier="0" id="13" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="flow_iter_rows" addressQualifier="0" id="14" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="flow_iter_cols" addressQualifier="0" id="15" port="S_AXI_CONTROL" size="0x4" offset="0x98" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="pyr_dense_optical_flow_accel_1">
            <addrRemap base="0x00020000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
        <kernel name="cornerTracker" language="c" vlnv="xilinx.com:hls:cornerTracker:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="inHarris" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="list" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="params" addressQualifier="1" id="2" port="M_AXI_GMEM3" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="harris_rows" addressQualifier="0" id="3" port="S_AXI_CONTROL" size="0x4" offset="0x34" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="harris_cols" addressQualifier="0" id="4" port="S_AXI_CONTROL" size="0x4" offset="0x3C" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="cornerTracker_1">
            <addrRemap base="0x00030000" port="S_AXI_CONTROL"/>
          </instance>
        </kernel>
      </core>
    </device>
  </platform>
</project>
