
istflow -prj "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.rvl" -design "TEST_impl1.rvp" 
all messages logged in file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_error.log

Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd(28): " arg1="components" arg2="C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd" arg3="28"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(19): " arg1="top" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(83): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg3="83"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19): " arg1="ads8685if" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(43): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg3="43"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20): " arg1="dac7731if" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg3="20"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(40): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg3="40"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(14): " arg1="pll_module" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(23): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg3="23"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(19): " arg1="xpos_pid" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(40): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg3="40"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): " arg1="subtractor" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(21): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="21"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): " arg1="adders16" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(21): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="21"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): " arg1="multipliers16" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(21): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="21"  />
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v. VERI-1482
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v. VERI-1482
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v. VERI-1482
all messages logged in file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_error.log

Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd(28): " arg1="components" arg2="C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd" arg3="28"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(19): " arg1="top" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(83): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg3="83"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19): " arg1="ads8685if" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(43): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg3="43"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20): " arg1="dac7731if" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg3="20"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(40): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg3="40"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(14): " arg1="pll_module" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(23): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg3="23"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(19): " arg1="xpos_pid" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg3="19"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(40): " arg1="behavioral" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg3="40"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): " arg1="subtractor" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(21): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="21"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): " arg1="adders16" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(21): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="21"  />
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): " arg1="multipliers16" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(21): " arg1="structure" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="21"  />
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v. VERI-1482
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v. VERI-1482
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v. VERI-1482
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(19): " arg1="top" arg2="behavioral" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg4="19"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(14): " arg1="pll_module_uniq_0" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(86): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg3="86"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(100): " arg1="eplld1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg3="100"  />
    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(325): " arg1="dec256sinc24b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg3="325"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1): " arg1="dec256sinc24b_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg3="1"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): " arg1="dec256sinc24b_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg3="150"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(325): " arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="325"  />
    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(338): " arg1="dec256sinc24b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg3="338"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1): " arg1="dec256sinc24b_uniq_2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg3="1"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): " arg1="dec256sinc24b_uniq_2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg3="150"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(338): " arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="338"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19): " arg1="ADS8685IF_uniq_0" arg2="behavioral" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg4="19"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19): " arg1="ADS8685IF_uniq_1" arg2="behavioral" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg4="19"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20): " arg1="DAC7731IF_uniq_0" arg2="behavioral" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg4="20"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20): " arg1="DAC7731IF_uniq_1" arg2="behavioral" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg4="20"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(19): " arg1="XPOS_PID_uniq_0" arg2="behavioral" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg4="19"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): " arg1="Subtractor_uniq_0" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(61): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="61"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(64): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="64"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(68): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="68"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(72): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="72"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(76): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="76"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(80): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="80"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(84): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="84"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(89): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="89"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(94): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="94"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(99): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="99"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(102): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="102"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(106): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="106"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): " arg1="Subtractor_uniq_1" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(61): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="61"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(64): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="64"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(68): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="68"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(72): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="72"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(76): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="76"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(80): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="80"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(84): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="84"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(89): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="89"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(94): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="94"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(99): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="99"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(102): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="102"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(106): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="106"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): " arg1="Subtractor_uniq_2" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(61): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="61"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(64): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="64"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(68): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="68"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(72): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="72"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(76): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="76"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(80): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="80"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(84): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="84"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(89): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="89"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(94): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="94"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(99): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="99"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(102): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="102"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(106): " arg1="fsub2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg3="106"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): " arg1="AdderS16_uniq_0" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(53): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="53"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(58): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="58"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(62): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="62"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(66): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="66"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(70): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="70"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(74): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="74"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(79): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="79"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(84): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="84"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(89): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="89"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(92): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="92"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(96): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="96"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): " arg1="MultiplierS16_uniq_0" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(164): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="164"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(167): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="167"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(227): " arg1="mult18x18b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="227"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): " arg1="MultiplierS16_uniq_1" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(164): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="164"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(167): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="167"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(227): " arg1="mult18x18b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="227"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): " arg1="MultiplierS16_uniq_2" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(164): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="164"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(167): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="167"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(227): " arg1="mult18x18b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg3="227"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): " arg1="AdderS16_uniq_1" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(53): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="53"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(58): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="58"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(62): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="62"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(66): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="66"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(70): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="70"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(74): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="74"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(79): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="79"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(84): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="84"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(89): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="89"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(92): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="92"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(96): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="96"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): " arg1="AdderS16_uniq_2" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(53): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="53"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(58): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="58"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(62): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="62"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(66): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="66"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(70): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="70"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(74): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="74"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(79): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="79"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(84): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="84"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(89): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="89"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(92): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="92"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(96): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="96"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): " arg1="AdderS16_uniq_3" arg2="Structure" arg3="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg4="14"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(53): " arg1="vhi" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="53"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(58): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="58"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(62): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="62"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(66): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="66"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(70): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="70"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(74): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="74"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(79): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="79"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(84): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="84"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(89): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="89"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(92): " arg1="vlo" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="92"  />
    <postMsg mid="35921250" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(96): " arg1="fadd2b" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg3="96"  />
    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(455): " arg1="uart" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg3="455"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(5): " arg1="uart_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v" arg3="5"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(312): " arg1="uart_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v" arg3="312"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(605): " arg1="uart_fifo_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="605"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(455): " arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="455"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): " arg1="dec256sinc24b_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg3="150"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): " arg1="dec256sinc24b_uniq_2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg3="150"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(312): " arg1="uart_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v" arg3="312"  />
    <postMsg mid="35909000" type="Info"    dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(605): " arg1="uart_fifo_uniq_1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="605"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(125): " arg1="AND2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="125"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(127): " arg1="INV" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="127"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(135): " arg1="XOR2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="135"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(146): " arg1="ROM16X1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="146"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(198): " arg1="PDPW16KB" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="198"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(249): " arg1="FD1P3DX" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="249"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(318): " arg1="FD1S3BX" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="318"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(324): " arg1="FD1S3DX" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="324"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(447): " arg1="FADD2B" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="447"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(450): " arg1="CB2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="450"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(468): " arg1="ALEB2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="468"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(489): " arg1="AGEB2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="489"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(510): " arg1="CU2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="510"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(524): " arg1="VLO" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="524"  />
    <postMsg mid="35901063" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(526): " arg1="VHI" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg3="526"  />
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="7"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="6"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.7_x64/tcltk/bin/tclsh" "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/TEST_generate.tcl".
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(83,14-83,24) (VHDL-1201) re-analyze unit behavioral since unit uart_uniq_1 is overwritten or removed" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="83"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(40,14-40,24) (VHDL-1201) re-analyze unit behavioral since unit adders16_uniq_3 is overwritten or removed" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg2="40"  />
all messages logged in file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_error.log
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/TEST/top_la0_sim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/TEST/top_la0_sim.vhd(13,8-13,15) (VHDL-1012) analyzing entity top_la0" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/TEST/top_la0_sim.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/TEST/top_la0_sim.vhd(33,14-33,23) (VHDL-1010) analyzing architecture top_la0_u" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/TEST/top_la0_sim.vhd" arg2="33"  />
all messages logged in file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v
(VERI-1482) Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v
(VERI-1482) Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd" arg2="114"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="72"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="182"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real" arg1="./.__tmp_vxr_0_" arg2="56"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real" arg1="./.__tmp_vxr_0_" arg2="685"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="88"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="25"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="206"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg2="39"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="96"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="94"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd(28,9-28,19) (VHDL-1014) analyzing package components" arg1="C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd" arg2="28"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd(35,9-35,17) (VHDL-1014) analyzing package orcacomp" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd" arg2="35"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd" arg2="50"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(6,8-6,22) (VHDL-1012) analyzing entity reveal_coretop" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(22,14-22,17) (VHDL-1010) analyzing architecture one" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd" arg2="22"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(19,8-19,11) (VHDL-1012) analyzing entity top" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(83,14-83,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="83"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19,8-19,17) (VHDL-1012) analyzing entity ads8685if" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(43,14-43,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg2="43"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20,8-20,17) (VHDL-1012) analyzing entity dac7731if" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg2="20"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(40,14-40,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg2="40"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(14,8-14,18) (VHDL-1012) analyzing entity pll_module" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg2="23"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(19,8-19,16) (VHDL-1012) analyzing entity xpos_pid" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(40,14-40,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg2="40"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14,8-14,18) (VHDL-1012) analyzing entity subtractor" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="21"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14,8-14,16) (VHDL-1012) analyzing entity adders16" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="21"  />
(VHDL-1481) Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14,8-14,21) (VHDL-1012) analyzing entity multipliers16" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="21"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(19,8-19,11) (VHDL-1067) elaborating top(behavioral)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(14,8-14,18) (VHDL-1067) elaborating pll_module_uniq_0(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(85,5-86,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg2="85"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(88,5-100,69) (VHDL-1250) eplld1 remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd" arg2="88"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(317,2-325,4) (VHDL-1399) going to verilog side to elaborate module dec256sinc24b" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="317"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1,8-1,21) (VERI-1018) compiling module dec256sinc24b_uniq_1" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1,1-150,10) (VERI-9000) elaborating module &apos;dec256sinc24b_uniq_1&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(317,2-325,4) (VHDL-1400) back to vhdl to continue elaboration" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="317"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(330,2-338,4) (VHDL-1399) going to verilog side to elaborate module dec256sinc24b" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="330"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1,8-1,21) (VERI-1018) compiling module dec256sinc24b_uniq_2" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1,1-150,10) (VERI-9000) elaborating module &apos;dec256sinc24b_uniq_2&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(330,2-338,4) (VHDL-1400) back to vhdl to continue elaboration" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="330"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19,8-19,17) (VHDL-1067) elaborating ADS8685IF_uniq_0(behavioral)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19,8-19,17) (VHDL-1067) elaborating ADS8685IF_uniq_1(behavioral)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20,8-20,17) (VHDL-1067) elaborating DAC7731IF_uniq_0(behavioral)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg2="20"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20,8-20,17) (VHDL-1067) elaborating DAC7731IF_uniq_1(behavioral)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd" arg2="20"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(19,8-19,16) (VHDL-1067) elaborating XPOS_PID_uniq_0(behavioral)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14,8-14,18) (VHDL-1067) elaborating Subtractor_uniq_0(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(58,5-61,23) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="58"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(63,5-64,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="63"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(66,5-68,75) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="66"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(70,5-72,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="70"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(74,5-76,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="74"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(78,5-80,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="78"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(82,5-84,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="82"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(86,5-89,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="86"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(91,5-94,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="91"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(96,5-99,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="96"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(101,5-102,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="101"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(104,5-106,75) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="104"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14,8-14,18) (VHDL-1067) elaborating Subtractor_uniq_1(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(58,5-61,23) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="58"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(63,5-64,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="63"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(66,5-68,75) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="66"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(70,5-72,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="70"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(74,5-76,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="74"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(78,5-80,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="78"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(82,5-84,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="82"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(86,5-89,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="86"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(91,5-94,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="91"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(96,5-99,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="96"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(101,5-102,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="101"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(104,5-106,75) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="104"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14,8-14,18) (VHDL-1067) elaborating Subtractor_uniq_2(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(58,5-61,23) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="58"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(63,5-64,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="63"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(66,5-68,75) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="66"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(70,5-72,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="70"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(74,5-76,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="74"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(78,5-80,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="78"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(82,5-84,63) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="82"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(86,5-89,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="86"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(91,5-94,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="91"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(96,5-99,29) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="96"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(101,5-102,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="101"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(104,5-106,75) (VHDL-1250) fsub2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd" arg2="104"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14,8-14,16) (VHDL-1067) elaborating AdderS16_uniq_0(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(52,5-53,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="52"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(55,5-58,28) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="55"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(60,5-62,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="60"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(64,5-66,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="64"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(68,5-70,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="68"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(72,5-74,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="72"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(76,5-79,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="76"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(81,5-84,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="81"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(86,5-89,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="86"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(91,5-92,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="91"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(94,5-96,75) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="94"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14,8-14,21) (VHDL-1067) elaborating MultiplierS16_uniq_0(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(163,5-164,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="163"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(166,5-167,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="166"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(169,5-227,23) (VHDL-1250) mult18x18b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="169"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14,8-14,21) (VHDL-1067) elaborating MultiplierS16_uniq_1(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(163,5-164,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="163"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(166,5-167,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="166"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(169,5-227,23) (VHDL-1250) mult18x18b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="169"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14,8-14,21) (VHDL-1067) elaborating MultiplierS16_uniq_2(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(163,5-164,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="163"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(166,5-167,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="166"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(169,5-227,23) (VHDL-1250) mult18x18b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd" arg2="169"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14,8-14,16) (VHDL-1067) elaborating AdderS16_uniq_1(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(52,5-53,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="52"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(55,5-58,28) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="55"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(60,5-62,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="60"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(64,5-66,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="64"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(68,5-70,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="68"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(72,5-74,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="72"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(76,5-79,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="76"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(81,5-84,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="81"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(86,5-89,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="86"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(91,5-92,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="91"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(94,5-96,75) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="94"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14,8-14,16) (VHDL-1067) elaborating AdderS16_uniq_2(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(52,5-53,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="52"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(55,5-58,28) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="55"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(60,5-62,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="60"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(64,5-66,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="64"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(68,5-70,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="68"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(72,5-74,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="72"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(76,5-79,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="76"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(81,5-84,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="81"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(86,5-89,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="86"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(91,5-92,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="91"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(94,5-96,75) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="94"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14,8-14,16) (VHDL-1067) elaborating AdderS16_uniq_3(Structure)" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="14"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(52,5-53,33) (VHDL-1250) vhi remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="52"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(55,5-58,28) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="55"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(60,5-62,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="60"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(64,5-66,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="64"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(68,5-70,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="68"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(72,5-74,63) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="72"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(76,5-79,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="76"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(81,5-84,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="81"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(86,5-89,29) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="86"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(91,5-92,33) (VHDL-1250) vlo remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="91"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(94,5-96,75) (VHDL-1250) fadd2b remains a black-box since it has no binding entity" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd" arg2="94"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(436,2-455,4) (VHDL-1399) going to verilog side to elaborate module uart" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="436"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(5,8-5,12) (VERI-1018) compiling module uart_uniq_1" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(5,1-312,10) (VERI-9000) elaborating module &apos;uart_uniq_1&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(8,1-605,10) (VERI-9000) elaborating module &apos;uart_fifo_uniq_1&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(436,2-455,4) (VHDL-1400) back to vhdl to continue elaboration" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd" arg2="436"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1,1-150,10) (VERI-9000) elaborating module &apos;dec256sinc24b_uniq_1&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1,1-150,10) (VERI-9000) elaborating module &apos;dec256sinc24b_uniq_2&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(5,1-312,10) (VERI-9000) elaborating module &apos;uart_uniq_1&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v" arg2="5"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(8,1-605,10) (VERI-9000) elaborating module &apos;uart_fifo_uniq_1&apos;" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="8"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(125,5-125,55) (VERI-1063) instantiating unknown module AND2" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="125"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(127,5-127,42) (VERI-1063) instantiating unknown module INV" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="127"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(135,5-135,56) (VERI-1063) instantiating unknown module XOR2" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="135"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(144,5-146,47) (VERI-1063) instantiating unknown module ROM16X1" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="144"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(164,5-198,48) (VERI-1063) instantiating unknown module PDPW16KB" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="164"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(247,5-249,44) (VERI-1063) instantiating unknown module FD1P3DX" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="247"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(317,5-318,44) (VERI-1063) instantiating unknown module FD1S3BX" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="317"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(323,5-324,44) (VERI-1063) instantiating unknown module FD1S3DX" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="323"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(446,5-447,75) (VERI-1063) instantiating unknown module FADD2B" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="446"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(449,5-450,68) (VERI-1063) instantiating unknown module CB2" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="449"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(467,5-468,34) (VERI-1063) instantiating unknown module ALEB2" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="467"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(488,5-489,36) (VERI-1063) instantiating unknown module AGEB2" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="488"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(509,5-510,43) (VERI-1063) instantiating unknown module CU2" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="509"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(524,5-524,40) (VERI-1063) instantiating unknown module VLO" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="524"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(526,5-526,40) (VERI-1063) instantiating unknown module VHI" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v" arg2="526"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin clk has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(8,9-8,12) (VHDL-1259) clk is declared here" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin reset_n has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(9,9-9,16) (VHDL-1259) reset_n is declared here" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(10,9-10,20) (VHDL-1259) trigger_din is declared here" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd" arg2="10"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_en has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(11,9-11,19) (VHDL-1259) trigger_en is declared here" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trace_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(13,3-13,12) (VHDL-1259) trace_din is declared here" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd" arg2="13"  />
(VERI-1491) Pretty printing all modules in library work to file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.v
(VHDL-1490) Pretty printing all units in library work to file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd
Lpf file 'D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf' is updated.

synthesis -f "TEST_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jan 22 15:42:52 2018


Command Line:  synthesis -f TEST_impl1_lattice.synproj -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is LatticeXP2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LFXP2-8E.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : LatticeXP2

### Device  : LFXP2-8E

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data (searchpath added)
-p D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1 (searchpath added)
-p D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID (searchpath added)
-p D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/TEST (searchpath added)
Key file = C:/lscc/diamond/3.7_x64/module/reveal/document/reveal_test.dat
Mixed language design
File C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.7_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.7_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v
Verilog design file = D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_la0_gen.v
Verilog design file = D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.v
VHDL library = work
VHDL design file = D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd
NGD file = TEST_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.7_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.7_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_la0_gen.v. VERI-1482
Analyzing Verilog file d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing VHDL file d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(4): " arg1="reveal_coretop" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(18): " arg1="one" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="18"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(189): " arg1="top" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="189"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(243): " arg1="pll_module_uniq_0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="243"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(260): " arg1="ads8685if_uniq_0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="260"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(315): " arg1="ads8685if_uniq_1" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="315"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(336): " arg1="dac7731if_uniq_0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="336"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(356): " arg1="dac7731if_uniq_1" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="356"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(376): " arg1="xpos_pid_uniq_0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="376"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(388): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="388"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(831): " arg1="ads8685if" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="831"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(846): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="846"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(988): " arg1="dac7731if" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="988"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1002): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1002"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1080): " arg1="pll_module" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1080"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1089): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1089"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1164): " arg1="xpos_pid" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1164"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1176): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1176"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1257): " arg1="subtractor" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1257"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1264): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1264"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1325): " arg1="adders16" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1325"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1332): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1332"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1380): " arg1="multipliers16" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1380"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1387): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1387"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1622): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1622"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1691): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1691"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1827): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1827"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(1963): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="1963"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2039): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2039"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2117): " arg1="subtractor_uniq_0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2117"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2126): " arg1="subtractor_uniq_1" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2126"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2135): " arg1="subtractor_uniq_2" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2135"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2144): " arg1="adders16_uniq_0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2144"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2153): " arg1="multipliers16_uniq_0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2153"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2162): " arg1="multipliers16_uniq_1" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2162"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2171): " arg1="multipliers16_uniq_2" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2171"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2180): " arg1="adders16_uniq_1" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2180"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2189): " arg1="adders16_uniq_2" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2189"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2198): " arg1="adders16_uniq_3" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2198"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2205): " arg1="behavioral" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2205"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2284): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2284"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2343): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2343"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2402): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2402"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2461): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2461"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2507): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2507"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2742): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2742"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2977): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2977"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(3212): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="3212"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(3258): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="3258"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(3304): " arg1="structure" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="3304"  />
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1"  />
Top module language type = VHDL.
unit top is not yet analyzed. VHDL-1485
d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(189): executing top(behavioral)

    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(485): " arg1="&quot;UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU&quot;" arg2="u2_msg" arg3="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg4="485"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(486): " arg1="&quot;UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU&quot;" arg2="u3_msg" arg3="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg4="486"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(487): " arg1="&quot;UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU&quot;" arg2="u4_msg" arg3="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg4="487"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(488): " arg1="&quot;UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU&quot;" arg2="u5_msg" arg3="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg4="488"  />
    <postMsg mid="35921303" type="Warning" dynamic="3" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(489): " arg1="&quot;UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU&quot;" arg2="u6_msg" arg3="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg4="489"  />
    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(775): " arg1="dec256sinc24b_uniq_1" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="775"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(775): " arg1="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg2="775"  />
    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(777): " arg1="dec256sinc24b_uniq_2" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="777"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(777): " arg1="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg2="777"  />
    <postMsg mid="35921399" type="Info"    dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(786): " arg1="uart_uniq_1" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="786"  />
    <postMsg mid="35921400" type="Info"    dynamic="1" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(786): " arg1="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg2="786"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(481): " arg1="u_req[6]" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="481"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(239): " arg1="top" arg2="behavioral" arg3="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg4="239"  />
Top module name (VHDL, mixed language): top
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Top-level module name = top.
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.v(1228): " arg1="rx_msg[63]" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.v" arg3="1228"  />
    <postMsg mid="35001757" type="Warning" dynamic="1" navigation="0" arg0="uart_tx2"  />
######## Missing driver on net u_req[6]. Patching with GND.
######## Missing driver on net u_req[5]. Patching with GND.
######## Missing driver on net u_req[4]. Patching with GND.
######## Missing driver on net u_req[3]. Patching with GND.
######## Missing driver on net u_req[2]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[63]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[62]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[61]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[60]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[59]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[58]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[57]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[56]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[55]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[54]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[53]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[52]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[51]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[50]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[49]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[48]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[47]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[46]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[45]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[44]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[43]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[42]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[41]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[40]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[39]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[38]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[37]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[36]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[35]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[34]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[33]. Patching with GND.
######## Missing driver on net \uart_inst/rx_msg[32]. Patching with GND.
######## Missing driver on net n2381. Patching with GND.
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd(2254): " arg1="\xpos_pid_inst/pos_pre_reg_i0" arg2="d:/prog_develop/latticefpga/galvanodrv_padc_dac_pid/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd" arg3="2254"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_inst/u_state" arg1="one-hot"  />
State machine has 3 reachable states with original encodings of:

 0000 

 0001 

 0010 

original encoding -> new encoding (one-hot encoding)

 0000 -> 001

 0001 -> 010

 0010 -> 100

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_inst/tx_state" arg1="one-hot"  />
State machine has 3 reachable states with original encodings of:

 000 

 001 

 010 

original encoding -> new encoding (one-hot encoding)

 000 -> 001

 001 -> 010

 010 -> 100

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\uart_inst/rx_state" arg1="one-hot"  />
State machine has 4 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

original encoding -> new encoding (one-hot encoding)

 0000 -> 0001

 0001 -> 0010

 0010 -> 0100

 0011 -> 1000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="13" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="14" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="16" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="17" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="18" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="19" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="20" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="21" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="22" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="40" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="41" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="42" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="43" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="44" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="45" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="46" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="47" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="48" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="49" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="50" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="51" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="52" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="53" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="54" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="55" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="56" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="57" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="58" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="59" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="60" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="61" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="62" arg1="u1_msg"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="63" arg1="u1_msg"  />
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \top_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i14 is a one-to-one match with \top_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i13.
Duplicate register/latch removal. \top_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i12 is a one-to-one match with \top_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i14.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
top_prim.v file will not be written because encrypted design file is being used

    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\Prog_Develop\LatticeFPGA\GalvanoDrv_PADC_DAC_PID\impl1/pmi_distributed_dpramXbnoner2248b8aa2f.v" arg1="D:\Prog_Develop\LatticeFPGA\GalvanoDrv_PADC_DAC_PID\impl1/top_prim.v"  />
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data/mg5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_distributed_dpramxbnoner2248b8aa2f.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr11910102411910102412180f38.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.7_x64/ispfpga/mg5a00/data/mg5ahub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="YIADC_MDAT" arg2="YIADC_MDAT"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YIADC_MDAT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="XPADC_SDO1" arg2="XPADC_SDO1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="XPADC_SDO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="XPADC_RVS" arg2="XPADC_RVS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="XPADC_RVS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="YPADC_SDO0" arg2="YPADC_SDO0"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YPADC_SDO0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="YPADC_SDO1" arg2="YPADC_SDO1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YPADC_SDO1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="YPADC_RVS" arg2="YPADC_RVS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YPADC_RVS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="XDAC_SDO" arg2="XDAC_SDO"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="XDAC_SDO"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="YDAC_SDO" arg2="YDAC_SDO"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YDAC_SDO"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_rx2" arg2="uart_rx2"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="uart_rx2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/jupdate[0]" arg2="top_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/bdcnt_bctr_cia/S0" arg2="uart_inst/u1/bdcnt_bctr_cia/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/bdcnt_bctr_cia/S1" arg2="uart_inst/u1/bdcnt_bctr_cia/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/e_cmp_ci_a/S0" arg2="uart_inst/u1/e_cmp_ci_a/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/e_cmp_ci_a/S1" arg2="uart_inst/u1/e_cmp_ci_a/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/a0/C1" arg2="uart_inst/u1/a0/C1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/a0/S1" arg2="uart_inst/u1/a0/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/g_cmp_ci_a/S0" arg2="uart_inst/u1/g_cmp_ci_a/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/g_cmp_ci_a/S1" arg2="uart_inst/u1/g_cmp_ci_a/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/a1/C1" arg2="uart_inst/u1/a1/C1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/a1/S1" arg2="uart_inst/u1/a1/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/w_ctr_cia/S0" arg2="uart_inst/u1/w_ctr_cia/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/w_ctr_cia/S1" arg2="uart_inst/u1/w_ctr_cia/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/r_ctr_cia/S0" arg2="uart_inst/u1/r_ctr_cia/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="uart_inst/u1/r_ctr_cia/S1" arg2="uart_inst/u1/r_ctr_cia/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sumall_inst/addsub_8/C1" arg2="xpos_pid_inst/sumall_inst/addsub_8/C1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sumall_inst/addsub_8/S1" arg2="xpos_pid_inst/sumall_inst/addsub_8/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sumall_inst/addsub_0/S0" arg2="xpos_pid_inst/sumall_inst/addsub_0/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sum2_inst/addsub_8/C1" arg2="xpos_pid_inst/sum2_inst/addsub_8/C1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sum2_inst/addsub_8/S1" arg2="xpos_pid_inst/sum2_inst/addsub_8/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sum2_inst/addsub_0/S0" arg2="xpos_pid_inst/sum2_inst/addsub_0/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sum1_inst/addsub_8/C1" arg2="xpos_pid_inst/sum1_inst/addsub_8/C1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sum1_inst/addsub_8/S1" arg2="xpos_pid_inst/sum1_inst/addsub_8/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/sum1_inst/addsub_0/S0" arg2="xpos_pid_inst/sum1_inst/addsub_0/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/ek_inst/precin_inst51/S0" arg2="xpos_pid_inst/ek_inst/precin_inst51/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/ek_inst/precin_inst51/S1" arg2="xpos_pid_inst/ek_inst/precin_inst51/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/delta_e1_inst/precin_inst51/S0" arg2="xpos_pid_inst/delta_e1_inst/precin_inst51/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xpos_pid_inst/delta_e1_inst/precin_inst51/S1" arg2="xpos_pid_inst/delta_e1_inst/precin_inst51/S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/tdoa" arg2="mg5ahub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/cdn" arg2="mg5ahub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/ip_enable_15" arg2="mg5ahub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/genblk0_genblk5_un1_jtage_u_1" arg2="mg5ahub/genblk0_genblk5_un1_jtage_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/genblk0_genblk5_un1_jtage_u" arg2="mg5ahub/genblk0_genblk5_un1_jtage_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/rom_rd_addr_cry_0_S0_0" arg2="mg5ahub/rom_rd_addr_cry_0_S0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/rom_rd_addr_s_0_S1_7" arg2="mg5ahub/rom_rd_addr_s_0_S1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mg5ahub/rom_rd_addr_s_0_COUT_7" arg2="mg5ahub/rom_rd_addr_s_0_COUT_7"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="54"  />

Design Results:
   4023 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file TEST_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 1809 of 6564 (27 % )
AGEB2 => 5
ALEB2 => 5
AND2 => 3
CB2 => 5
CCU2B => 211
CU2 => 10
EPLLD1 => 1
FADD2B => 36
FD1P3AX => 466
FD1P3BX => 48
FD1P3DX => 729
FD1S3AX => 20
FD1S3BX => 33
FD1S3DX => 450
FD1S3IX => 48
FD1S3JX => 15
FSUB2B => 18
GSR => 1
IB => 9
INV => 6
L6MUX21 => 62
MULT18X18B => 3
OB => 27
OBZ => 1
ORCALUT4 => 1532
PDPW16KB => 2
PFUMX => 136
ROM16X1 => 2
XOR2 => 1
pmi_distributed_dpramXbnoner2248b8aa2f => 2
pmi_ram_dpXbnonesadr11910102411910102412180f38 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 7
  Net : pll_inst/clk2, loads : 590
  Net : pll_inst/TEMP_CLK_c, loads : 484
  Net : XIADC_Filter_Inst/word_clk_N_823, loads : 113
  Net : clk_pid, loads : 49
  Net : XY_CLK_c, loads : 32
  Net : pll_inst/clk3, loads : 5
  Net : top_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 123
Top 10 highest fanout Clock Enables:
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_69, loads : 139
  Net : uart_inst/clk2_enable_372, loads : 64
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_358, loads : 50
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_309, loads : 50
  Net : rst_dly_cnt_31__N_177, loads : 42
  Net : XDAC_INST/dac_lr_N_1433, loads : 36
  Net : YPADC_inst/clk_ref_N_880_enable_65, loads : 32
  Net : XPADC_inst/TEMP_CLK_c_enable_33, loads : 32
  Net : XPADC_inst/clk_ref_N_880_enable_68, loads : 32
  Net : uart_inst/u1/wren_i, loads : 25
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : top_reveal_coretop_instance/jtck_N_2822, loads : 408
  Net : top_reveal_coretop_instance/core0/trig_u/te_1/jrstn_N_2820, loads : 403
  Net : top_reveal_coretop_instance/core0/trig_u/tcnt_0/reset_rvl_n, loads : 281
  Net : top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_69, loads : 150
  Net : pll_inst/clk_ref_N_880, loads : 139
  Net : top_reveal_coretop_instance/core0/jtag_int_u/n24732, loads : 138
  Net : uart_inst/rx_msg_31__N_1851[3], loads : 133
  Net : top_reveal_coretop_instance/core0/jtag_int_u/n15, loads : 127
  Net : YPADC_inst/sys_rstn_d2_N_868, loads : 91
  Net : clk2_enable_429, loads : 81
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk6 [get_nets clk_pid]                 |  200.000 MHz|   28.924 MHz|    22 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets                          |             |             |
\XIADC_Filter_Inst/word_clk_N_823]      |  200.000 MHz|  157.704 MHz|     4 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets clk3]                    |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets XY_CLK_c]                |  200.000 MHz|  238.095 MHz|    10  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets XIADC_CLKIN_N]           |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\top_reveal_coretop_instance/jtck[0]]   |  200.000 MHz|   83.119 MHz|    12 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk2]                    |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 156.371  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.596  secs
--------------------------------------------------------------

map -a "LatticeXP2" -p LFXP2-8E -t TQFP144 -s 5 -oc Commercial   "TEST_impl1.ngd" -o "TEST_impl1_map.ncd" -pr "TEST_impl1.prf" -mp "TEST_impl1.mrp" -lpf "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/TEST_impl1.lpf" -lpf "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf"             
map:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: TEST_impl1.ngd
   Picdevice="LFXP2-8E"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFXP2-8ETQFP144, Performance used: 5.

    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(32): Semantic error in &quot;IOBUF PORT &quot;YPADC_RVS&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="YPADC_RVS" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="32"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(46): Semantic error in &quot;IOBUF PORT &quot;XPADC_RVS&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="XPADC_RVS" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="46"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(57): Semantic error in &quot;IOBUF PORT &quot;YPADC_SDO0&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="YPADC_SDO0" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="57"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(58): Semantic error in &quot;IOBUF PORT &quot;YPADC_SDO1&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="YPADC_SDO1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="58"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(60): Semantic error in &quot;IOBUF PORT &quot;uart_rx2&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="uart_rx2" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="60"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(61): Semantic error in &quot;IOBUF PORT &quot;YDAC_SDO&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="YDAC_SDO" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="61"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(63): Semantic error in &quot;IOBUF PORT &quot;XPADC_SDO1&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="XPADC_SDO1" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="63"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(65): Semantic error in &quot;IOBUF PORT &quot;XDAC_SDO&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="XDAC_SDO" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="65"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf(87): Semantic error in &quot;IOBUF PORT &quot;YIADC_MDAT&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="YIADC_MDAT" arg2="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf" arg3="87"  />
    <postMsg mid="1104062" type="Warning" dynamic="2" navigation="0" arg0="" arg1="9 semantic errors"  />
Loading device for application map from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YIADC_MDAT"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="XPADC_SDO1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="XPADC_RVS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YPADC_SDO0"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YPADC_SDO1"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YPADC_RVS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="XDAC_SDO"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="YDAC_SDO"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="uart_rx2"  />
Removing unused logic...

Optimizing...

858 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="sys_rstn_d2"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="YIADC_MDAT"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="XPADC_SDO1"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="XPADC_RVS"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="YPADC_SDO0"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="YPADC_SDO1"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="YPADC_RVS"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="XDAC_SDO"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="YDAC_SDO"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="uart_rx2"  />



Design Summary:
   Number of registers:   1854 out of  6564 (28%)
      PFU registers:         1854 out of  6264 (30%)
      PIO registers:            0 out of   300 (0%)
   Number of SLICEs:      1714 out of  4176 (41%)
      SLICEs as Logic/ROM:   1708 out of  4176 (41%)
      SLICEs as RAM:            6 out of   756 (1%)
      SLICEs as Carry:        295 out of  4176 (7%)
   Number of LUT4s:        2160 out of  8352 (26%)
      Number used as logic LUTs:        1558
      Number used as distributed RAM:    12
      Number used as ripple logic:      590
      Number used as shift registers:     0
   Number of PIO sites used: 37 out of 100 (37%)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of block RAMs:  9 out of 12 (75%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          3
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  6 out of 32 (18 %)
   Number of clocks:  8
     Net clk2: 318 loads, 318 rising, 0 falling (Driver: pll_inst/PLLInst_0 )
     Net TEMP_CLK_c: 383 loads, 306 rising, 77 falling (Driver: pll_inst/PLLInst_0 )
     Net XY_CLK_c: 18 loads, 18 rising, 0 falling (Driver: PIO XY_CLK )
     Net clk3: 4 loads, 4 rising, 0 falling (Driver: pll_inst/PLLInst_0 )
     Net clk_in_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_in )
     Net clk_pid: 28 loads, 28 rising, 0 falling (Driver: clk_pid_68 )
     Net jtaghub16_jtck: 262 loads, 0 rising, 262 falling (Driver: mg5ahub/genblk0_genblk5_jtage_u )
     Net reveal_ist_33_N: 76 loads, 76 rising, 0 falling (Driver: XIADC_Filter_Inst/word_clk_78 )
   Number of Clock Enables:  126
     Net YPADC_inst/clk_ref_N_880_enable_45: 1 loads, 1 LSLICEs
     Net YPADC_inst/clk_ref_N_880_enable_65: 16 loads, 16 LSLICEs
     Net YPADC_inst/clk_ref_N_880_enable_74: 2 loads, 2 LSLICEs
     Net XY_Y_c: 9 loads, 9 LSLICEs
     Net XY_X_c: 9 loads, 9 LSLICEs
     Net sys_rst_N: 39 loads, 39 LSLICEs
     Net uart_inst/clk2_enable_439: 7 loads, 7 LSLICEs
     Net uart_inst/clk2_enable_2: 1 loads, 1 LSLICEs
     Net uart_inst/clk2_enable_372: 32 loads, 32 LSLICEs
     Net uart_inst/clk2_enable_283: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_295: 3 loads, 3 LSLICEs
     Net uart_inst/clk2_enable_294: 2 loads, 2 LSLICEs
     Net uart_inst/clk2_enable_293: 5 loads, 5 LSLICEs
     Net uart_inst/clk2_enable_292: 6 loads, 6 LSLICEs
     Net uart_inst/clk2_enable_36: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_44: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_52: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_60: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_68: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_76: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_84: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_92: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_100: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_108: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_116: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_124: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_132: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_140: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_156: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_148: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_164: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_172: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_180: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_188: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_196: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_204: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_212: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_220: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_228: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_236: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_244: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_252: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_260: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_268: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_276: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_455: 5 loads, 5 LSLICEs
     Net uart_inst/clk2_enable_441: 4 loads, 4 LSLICEs
     Net uart_inst/clk2_enable_340: 1 loads, 1 LSLICEs
     Net uart_inst/clk2_enable_448: 5 loads, 5 LSLICEs
     Net uart_inst/clk2_enable_430: 1 loads, 1 LSLICEs
     Net uart_inst/u1/fcnt_en: 5 loads, 5 LSLICEs
     Net uart_inst/u1/wren_i: 7 loads, 5 LSLICEs
     Net uart_inst/u1/rden_i: 7 loads, 5 LSLICEs
     Net jtaghub16_jupdate: 3 loads, 3 LSLICEs
     Net jtaghub16_ip_enable0: 14 loads, 14 LSLICEs
     Net top_reveal_coretop_instance/jtck_N_2822_enable_346: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/op_code_2__N_3432: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_91: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/op_code_2__N_3432_adj_4453: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_90: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_88: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_30: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/jtck_N_2822_enable_95: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/core0/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_42: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_86: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_54: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_349: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/cnt_contig_reg_wen_adj_4455: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_2822_enable_357: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_49: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_31: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/next_then_reg_wen_adj_4456: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_67: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_69: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_116: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_50: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/reg0_read_N_3742: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_118: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_119: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_120: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_36: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_92: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_35: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_28: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_101: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_34: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_85: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_51: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_52: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/trace_dout_int_118__N_3974: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_80: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_144: 26 loads, 26 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_76: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_65: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_47: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/clk_N_keep_enable_53: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_194: 25 loads, 25 LSLICEs
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_213: 10 loads, 10 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_87: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_89: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jupdate_d1: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_21: 12 loads, 12 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_60: 15 loads, 15 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_59: 4 loads, 4 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_58: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_76: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_62: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_358: 26 loads, 26 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_309: 25 loads, 25 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_331: 11 loads, 11 LSLICEs
     Net top_reveal_coretop_instance/core0/jtag_int_u/jtck_N_2822_enable_75: 1 loads, 1 LSLICEs
     Net cout: 17 loads, 17 LSLICEs
     Net clk2_enable_470: 8 loads, 8 LSLICEs
     Net XPADC_inst/clk_ref_N_880_enable_68: 16 loads, 16 LSLICEs
     Net XPADC_inst/TEMP_CLK_c_enable_33: 16 loads, 16 LSLICEs
     Net XPADC_inst/clk_ref_N_880_enable_46: 1 loads, 1 LSLICEs
     Net XPADC_inst/clk_ref_N_880_enable_71: 2 loads, 2 LSLICEs
     Net YDAC_INST/TEMP_CLK_c_enable_53: 11 loads, 11 LSLICEs
     Net YDAC_INST/TEMP_CLK_c_enable_54: 1 loads, 1 LSLICEs
     Net XDAC_INST/dac_lr_N_1433: 11 loads, 11 LSLICEs
     Net XDAC_INST/TEMP_CLK_c_enable_50: 1 loads, 1 LSLICEs
     Net mg5ahub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net mg5ahub/N_45_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net sys_rstn_d2 merged into GSR:  92
   Number of LSRs:  21
     Net n7209: 24 loads, 24 LSLICEs
     Net n25232: 36 loads, 36 LSLICEs
     Net sys_rst: 18 loads, 18 LSLICEs
     Net YPADC_inst/sck_cnt_7__N_1153: 4 loads, 4 LSLICEs
     Net XY_SYNC_c: 18 loads, 18 LSLICEs
     Net n25235: 32 loads, 32 LSLICEs
     Net n25234: 31 loads, 31 LSLICEs
     Net n25233: 30 loads, 30 LSLICEs
     Net n25237: 43 loads, 43 LSLICEs
     Net n25236: 31 loads, 31 LSLICEs
     Net n25223: 1 loads, 0 LSLICEs
     Net n25224: 1 loads, 0 LSLICEs
     Net jtaghub16_jrstn: 253 loads, 253 LSLICEs
     Net top_reveal_coretop_instance/core0/reset_rvl_n: 181 loads, 167 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_1/tt_wr_en: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/core0/trig_u/te_0/tt_wr_en: 1 loads, 1 LSLICEs
     Net pll_locked: 23 loads, 23 LSLICEs
     Net XPADC_inst/n24805: 21 loads, 21 LSLICEs
     Net XIADC_Filter_Inst/DATA_15__N_661[0]: 15 loads, 15 LSLICEs
     Net YDAC_INST/bit_cnt_3__N_1438: 12 loads, 12 LSLICEs
     Net XDAC_INST/bit_cnt_3__N_1364: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC_net: 307 loads
     Net jtaghub16_jrstn: 256 loads
     Net top_reveal_coretop_instance/core0/reset_rvl_n: 182 loads
     Net top_reveal_coretop_instance/core0/jtck_N_2822_enable_69: 151 loads
     Net top_reveal_coretop_instance/core0/jtag_int_u/n24732: 138 loads
     Net uart_inst/rx_msg_31__N_1851[3]: 133 loads
     Net top_reveal_coretop_instance/core0/n15: 128 loads
     Net uart_inst/rx_msg_31__N_1851[4]: 69 loads
     Net n24789: 55 loads
     Net sys_rst_N: 53 loads
    <postMsg mid="51001230" type="Warning" dynamic="1" navigation="0" arg0="D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.lpf"  />
 

   Number of warnings:  30
   Number of errors:    0



INFO: Design contains EBR with ASYNC Reset Mode that has a limitation:
The use of the EBR block asynchronous reset requires that certain timing
be met between the clock and the reset within the memory block. 
See the device specific data sheet for additional details.


INFO: Design contains pre-loadable EBR during configuration that has a requirement:
Since the GSR is disabled for the EBR, make sure write enable and chip
enable are inactive during wake-up, so that the pre-loaded initialization
values will not be corrupted during wake-up state.

. MULT18X18B  xpos_pid_inst/Mp_delta_e1_inst/dsp_0:

Multiplier
        Operation               Signed
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

. MULT18X18B  xpos_pid_inst/Mi_e_inst/dsp_0:

Multiplier
        Operation               Signed
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED

. MULT18X18B  xpos_pid_inst/Md_delta_e12_inst/dsp_0:

Multiplier
        Operation               Signed
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
        Operation Registers     CLK     CE      RST
        --------------------------------------------
                Input                               
Data
        Input Registers         CLK     CE      RST  
        ---------------------------------------------
                A                                       
                B                                       

        Pipeline Registers      CLK     CE      RST
        --------------------------------------------
                Pipe                                

        Output Register         CLK     CE      RST
        --------------------------------------------
                Output                              
Other
        GSR     DISABLED


Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 95 MB

Dumping design to file TEST_impl1_map.ncd.

ncd2vdb "TEST_impl1_map.ncd" ".vdbs/TEST_impl1_map.vdb"

Loading device for application ncd2vdb from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

trce -f "TEST_impl1.mt" -o "TEST_impl1.tw1" "TEST_impl1_map.ncd" "TEST_impl1.prf"
trce:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file test_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.0.96.1
Mon Jan 22 15:43:04 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TEST_impl1.tw1 -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml TEST_impl1_map.ncd TEST_impl1.prf 
Design file:     test_impl1_map.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1091847 paths, 9 nets, and 10570 connections (89.02% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.0.96.1
Mon Jan 22 15:43:05 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o TEST_impl1.tw1 -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml TEST_impl1_map.ncd TEST_impl1.prf 
Design file:     test_impl1_map.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1091847 paths, 9 nets, and 10991 connections (92.56% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

ldbanno "TEST_impl1_map.ncd" -n Verilog -o "TEST_impl1_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the TEST_impl1_map design file.


Loading design for application ldbanno from file TEST_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Converting design TEST_impl1_map.ncd into .ldb format.
Writing Verilog netlist to file TEST_impl1_mapvo.vo
Writing SDF timing to file TEST_impl1_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

ldbanno "TEST_impl1_map.ncd" -n VHDL -o "TEST_impl1_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the TEST_impl1_map design file.


Loading design for application ldbanno from file TEST_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application ldbanno from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Converting design TEST_impl1_map.ncd into .ldb format.
Writing VHDL netlist to file TEST_impl1_mapvho.vho
Writing SDF timing to file TEST_impl1_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />

mpartrce -p "TEST_impl1.p2t" -f "TEST_impl1.p3t" -tf "TEST_impl1.pt" "TEST_impl1_map.ncd" "TEST_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "TEST_impl1_map.ncd"
Mon Jan 22 15:43:11 2018

PAR: Place And Route Diamond (64-bit) 3.7.0.96.1.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF TEST_impl1_map.ncd TEST_impl1.dir/5_1.ncd TEST_impl1.prf
Preference file: TEST_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file TEST_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application par from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   GSR                1/1           100% used
   PIO (prelim)      37/238          15% used
                     37/100          37% bonded
   JTAG               1/1           100% used
   EBR                9/12           75% used
   MULT18             3/16           18% used
   SLICE           1714/4176         41% used



chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
Number of Signals: 4330
Number of Connections: 11874

Pin Constraint Summary:
   37 out of 37 pins locked (100% locked).


    <postMsg mid="61031122" type="Warning" dynamic="3" navigation="0" arg0="clk_in_c" arg1="pll_inst/PLLInst_0" arg2="CLKI"  />
The following 7 signals are selected to use the primary clock routing resources:
    clk2 (driver: pll_inst/PLLInst_0, clk load #: 322)
    TEMP_CLK_c (driver: pll_inst/PLLInst_0, clk load #: 390)
    clk3 (driver: pll_inst/PLLInst_0, clk load #: 4)
    jtaghub16_jtck (driver: mg5ahub/genblk0_genblk5_jtage_u, clk load #: 269)
    reveal_ist_33_N (driver: XIADC_Filter_Inst/SLICE_513, clk load #: 76)
    clk_pid (driver: SLICE_465, clk load #: 28)
    XY_CLK_c (driver: XY_CLK, clk load #: 18)

The following 1 signal is selected to use the DCS clock routing resources:
    clk3 (driver: pll_inst/PLLInst_0, clk load #: 4)

The following 4 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: mg5ahub/genblk0_genblk5_jtage_u, clk load #: 0, sr load #: 253, ce load #: 0)
    top_reveal_coretop_instance/core0/reset_rvl_n (driver: top_reveal_coretop_instance/core0/trig_u/SLICE_1415, clk load #: 0, sr load #: 181, ce load #: 0)
    n25237 (driver: SLICE_493, clk load #: 0, sr load #: 43, ce load #: 0)
    sys_rst_N (driver: SLICE_1730, clk load #: 0, sr load #: 0, ce load #: 39)

Signal sys_rstn_d2 is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 14 secs 


Starting Placer Phase 1.
.........................
Placer score = 666956.
Finished Placer Phase 1.  REAL time: 23 secs 

Starting Placer Phase 2.
.
Placer score =  654004
Finished Placer Phase 2.  REAL time: 24 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 260 (0%)
  PLL        : 1 out of 2 (50%)
  CLKDIV     : 0 out of 2 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk2" from CLKOP on comp "pll_inst/PLLInst_0" on PLL site "LRPLL", clk load = 322
  PRIMARY "TEMP_CLK_c" from CLKOS on comp "pll_inst/PLLInst_0" on PLL site "LRPLL", clk load = 390
  PRIMARY "jtaghub16_jtck" from JTCK on comp "mg5ahub/genblk0_genblk5_jtage_u" on site "JTAG", clk load = 269
  PRIMARY "reveal_ist_33_N" from Q0 on comp "XIADC_Filter_Inst/SLICE_513" on site "R14C2C", clk load = 76
  PRIMARY "clk_pid" from Q0 on comp "SLICE_465" on site "R14C37A", clk load = 28
  PRIMARY "XY_CLK_c" from comp "XY_CLK" on PIO site "32 (PL20A)", clk load = 18
  PRIMARY DCS "clk3", total # of clk loads = 4
    Quadrant TR: "E5ADCS10_clk3" from comp "E5ADCS10" on DCS site "URDCS0", clk load = 4
     - DCS input "clk3" from CLKOK on comp "pll_inst/PLLInst_0" on PLL site "LRPLL"
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "mg5ahub/genblk0_genblk5_jtage_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 253
  SECONDARY "top_reveal_coretop_instance/core0/reset_rvl_n" from F0 on comp "top_reveal_coretop_instance/core0/trig_u/SLICE_1415" on site "R2C20A", clk load = 0, ce load = 0, sr load = 181
  SECONDARY "n25237" from Q1 on comp "SLICE_493" on site "R32C21A", clk load = 0, ce load = 0, sr load = 43
  SECONDARY "sys_rst_N" from Q0 on comp "SLICE_1730" on site "R15C37C", clk load = 0, ce load = 39, sr load = 0

  PRIMARY  : 7 out of 8 (87%)
     DCS   : 1 out of 2 (50%)
  SECONDARY: 4 out of 4 (100%)

Edge Clocks:
  No edge clock selected

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   37 out of 238 (15.5%) PIO sites used.
   37 out of 100 (37.0%) bonded PIO sites used.
   Number of PIO comps: 37; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 12 / 20 ( 60%) | 3.3V       | -          | -          |
| 1        | 3 / 6 ( 50%)   | 3.3V       | -          | -          |
| 2        | 6 / 18 ( 33%)  | 3.3V       | -          | -          |
| 3        | 4 / 4 (100%)   | 3.3V       | -          | -          |
| 4        | 1 / 8 ( 12%)   | 3.3V       | -          | -          |
| 5        | 3 / 18 ( 16%)  | 3.3V       | -          | -          |
| 6        | 5 / 8 ( 62%)   | 3.3V       | -          | -          |
| 7        | 3 / 18 ( 16%)  | 3.3V       | -          | -          |
+----------+----------------+------------+------------+------------+


DSP Utilization Summary:
-------------------------------------
DSP Block #:              1 2 3 4
# of MULT36X36B                  
# of MULT18X18B               3  
# of MULT18X18MACB               
# of MULT18X18ADDSUBB            
# of MULT18X18ADDSUBSUMB         
# of MULT9X9B                    
# of MULT9X9ADDSUBB              
# of MULT9X9ADDSUBSUMB           

DSP Block  3    Component_Type       Physical_Type                   Instance_Name                
  R26C21          MULT18X18B             MULT18          xpos_pid_inst/Mp_delta_e1_inst/dsp_0     
  R26C23          MULT18X18B             MULT18              xpos_pid_inst/Mi_e_inst/dsp_0        
  R26C25          MULT18X18B             MULT18          xpos_pid_inst/Md_delta_e12_inst/dsp_0    

Total placer CPU time: 21 secs 

Dumping design to file TEST_impl1.dir/5_1.ncd.

0 connections routed; 11875 unrouted.
Starting router resource preassignment
    <postMsg mid="62071013" type="Warning" dynamic="1" navigation="0" arg0="XY_CLK_c"  />

Completed router resource preassignment. Real time: 26 secs 

Start NBR router at 15:43:37 01/22/18

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 15:43:37 01/22/18

Start NBR section for initial routing at 15:43:38 01/22/18
Level 1, iteration 1
0(0.00%) conflict; 8912(75.05%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.398ns/0.000ns; real time: 27 secs 
Level 2, iteration 1
0(0.00%) conflict; 8909(75.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.030ns/0.000ns; real time: 28 secs 
Level 3, iteration 1
0(0.00%) conflict; 8901(74.96%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.294ns/0.000ns; real time: 28 secs 
Level 4, iteration 1
213(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.018ns/0.000ns; real time: 30 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:43:41 01/22/18
Level 4, iteration 1
100(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.016ns/0.000ns; real time: 31 secs 
Level 4, iteration 2
52(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.016ns/0.000ns; real time: 32 secs 
Level 4, iteration 3
16(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.034ns/0.000ns; real time: 32 secs 
Level 4, iteration 4
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.034ns/0.000ns; real time: 32 secs 
Level 4, iteration 5
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.016ns/0.000ns; real time: 32 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.016ns/0.000ns; real time: 32 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.016ns/0.000ns; real time: 33 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 15:43:44 01/22/18

Start NBR section for re-routing at 15:43:45 01/22/18
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.016ns/0.000ns; real time: 34 secs 

Start NBR section for post-routing at 15:43:45 01/22/18

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 4.016ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 33 secs 
Total REAL time: 38 secs 
Completely routed.
End of route.  11875 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file TEST_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 4.016
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.019
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 33 secs 
Total REAL time to completion: 39 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "TEST_impl1.pt" -o "TEST_impl1.twr" "TEST_impl1.ncd" "TEST_impl1.prf"
trce:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.7.0.96.1
Mon Jan 22 15:43:51 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TEST_impl1.twr -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml TEST_impl1.ncd TEST_impl1.prf 
Design file:     test_impl1.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1091847 paths, 10 nets, and 11093 connections (93.41% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.7.0.96.1
Mon Jan 22 15:43:51 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o TEST_impl1.twr -gui -msgset D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/promote.xml TEST_impl1.ncd TEST_impl1.prf 
Design file:     test_impl1.ncd
Preference file: test_impl1.prf
Device,speed:    LFXP2-8E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1091847 paths, 10 nets, and 11093 connections (93.41% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total time: 2 secs 

iotiming  "TEST_impl1.ncd" "TEST_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application iotiming from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 6
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 7
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: 7
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file test_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: M
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

bitgen -f "TEST_impl1.t2b" -w "TEST_impl1.ncd" -jedec -e -s "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.sec" -k "D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/TEST.bek" "TEST_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file TEST_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-8E
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'mg5a33x38.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.47.
Performance Hardware Data Status:   Final          Version 11.5.

Running DRC.
    <postMsg mid="71101115" type="Warning" dynamic="1" navigation="0" arg0="pll_inst/PLLInst_0"  />
chipcheck: INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific datasheet for additional details.
DRC detected 0 errors and 1 warnings.
Reading Preference File from TEST_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                     TAG_MEMORY  |                       NORMAL**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "TEST_impl1.jed".
