$date
	Sat Nov 21 14:34:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! Y [11:0] $end
$var reg 12 " Ld [11:0] $end
$var reg 1 # Load $end
$var reg 1 $ clock $end
$var reg 1 % enable $end
$var reg 1 & rst $end
$scope module G1 $end
$var wire 12 ' Ld [11:0] $end
$var wire 1 # Load $end
$var wire 1 $ clk $end
$var wire 1 % enable $end
$var wire 1 & rst $end
$var reg 12 ( Y [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
x&
x%
1$
x#
bx "
bx !
$end
#1
b0 !
b0 (
0$
1&
#2
1$
0&
#3
0$
#4
b1 !
b1 (
1$
1%
#5
0$
#6
b10 !
b10 (
1$
#7
0$
#8
b11 !
b11 (
1$
#9
0$
#10
b100 !
b100 (
1$
#11
0$
#12
b101 !
b101 (
1$
#13
0$
#14
b110 !
b110 (
1$
#15
0$
#16
b1000 !
b1000 (
1$
b101010 "
b101010 '
1#
#17
0$
#18
b1001 !
b1001 (
1$
#19
0$
#20
b1010 !
b1010 (
1$
#21
0$
#22
b101010 !
b101010 (
1$
0%
#23
0$
#24
1$
#25
0$
#26
1$
#27
0$
#28
1$
#29
0$
#30
b101011 !
b101011 (
1$
1%
#31
0$
#32
b101100 !
b101100 (
1$
#33
0$
#34
b101101 !
b101101 (
1$
#35
0$
