
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//nsenter_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401558 <.init>:
  401558:	stp	x29, x30, [sp, #-16]!
  40155c:	mov	x29, sp
  401560:	bl	4019f0 <ferror@plt+0x60>
  401564:	ldp	x29, x30, [sp], #16
  401568:	ret

Disassembly of section .plt:

0000000000401570 <memcpy@plt-0x20>:
  401570:	stp	x16, x30, [sp, #-16]!
  401574:	adrp	x16, 415000 <ferror@plt+0x13670>
  401578:	ldr	x17, [x16, #4088]
  40157c:	add	x16, x16, #0xff8
  401580:	br	x17
  401584:	nop
  401588:	nop
  40158c:	nop

0000000000401590 <memcpy@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14670>
  401594:	ldr	x17, [x16]
  401598:	add	x16, x16, #0x0
  40159c:	br	x17

00000000004015a0 <_exit@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4015a4:	ldr	x17, [x16, #8]
  4015a8:	add	x16, x16, #0x8
  4015ac:	br	x17

00000000004015b0 <setuid@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4015b4:	ldr	x17, [x16, #16]
  4015b8:	add	x16, x16, #0x10
  4015bc:	br	x17

00000000004015c0 <strtoul@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4015c4:	ldr	x17, [x16, #24]
  4015c8:	add	x16, x16, #0x18
  4015cc:	br	x17

00000000004015d0 <strlen@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4015d4:	ldr	x17, [x16, #32]
  4015d8:	add	x16, x16, #0x20
  4015dc:	br	x17

00000000004015e0 <fputs@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4015e4:	ldr	x17, [x16, #40]
  4015e8:	add	x16, x16, #0x28
  4015ec:	br	x17

00000000004015f0 <exit@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4015f4:	ldr	x17, [x16, #48]
  4015f8:	add	x16, x16, #0x30
  4015fc:	br	x17

0000000000401600 <dup@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14670>
  401604:	ldr	x17, [x16, #56]
  401608:	add	x16, x16, #0x38
  40160c:	br	x17

0000000000401610 <fchdir@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14670>
  401614:	ldr	x17, [x16, #64]
  401618:	add	x16, x16, #0x40
  40161c:	br	x17

0000000000401620 <execl@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14670>
  401624:	ldr	x17, [x16, #72]
  401628:	add	x16, x16, #0x48
  40162c:	br	x17

0000000000401630 <strtoimax@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14670>
  401634:	ldr	x17, [x16, #80]
  401638:	add	x16, x16, #0x50
  40163c:	br	x17

0000000000401640 <strtod@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14670>
  401644:	ldr	x17, [x16, #88]
  401648:	add	x16, x16, #0x58
  40164c:	br	x17

0000000000401650 <__cxa_atexit@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14670>
  401654:	ldr	x17, [x16, #96]
  401658:	add	x16, x16, #0x60
  40165c:	br	x17

0000000000401660 <fputc@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14670>
  401664:	ldr	x17, [x16, #104]
  401668:	add	x16, x16, #0x68
  40166c:	br	x17

0000000000401670 <kill@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14670>
  401674:	ldr	x17, [x16, #112]
  401678:	add	x16, x16, #0x70
  40167c:	br	x17

0000000000401680 <fork@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14670>
  401684:	ldr	x17, [x16, #120]
  401688:	add	x16, x16, #0x78
  40168c:	br	x17

0000000000401690 <snprintf@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14670>
  401694:	ldr	x17, [x16, #128]
  401698:	add	x16, x16, #0x80
  40169c:	br	x17

00000000004016a0 <localeconv@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4016a4:	ldr	x17, [x16, #136]
  4016a8:	add	x16, x16, #0x88
  4016ac:	br	x17

00000000004016b0 <fileno@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4016b4:	ldr	x17, [x16, #144]
  4016b8:	add	x16, x16, #0x90
  4016bc:	br	x17

00000000004016c0 <getpid@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4016c4:	ldr	x17, [x16, #152]
  4016c8:	add	x16, x16, #0x98
  4016cc:	br	x17

00000000004016d0 <malloc@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4016d4:	ldr	x17, [x16, #160]
  4016d8:	add	x16, x16, #0xa0
  4016dc:	br	x17

00000000004016e0 <open@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4016e4:	ldr	x17, [x16, #168]
  4016e8:	add	x16, x16, #0xa8
  4016ec:	br	x17

00000000004016f0 <strncmp@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4016f4:	ldr	x17, [x16, #176]
  4016f8:	add	x16, x16, #0xb0
  4016fc:	br	x17

0000000000401700 <bindtextdomain@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14670>
  401704:	ldr	x17, [x16, #184]
  401708:	add	x16, x16, #0xb8
  40170c:	br	x17

0000000000401710 <__libc_start_main@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14670>
  401714:	ldr	x17, [x16, #192]
  401718:	add	x16, x16, #0xc0
  40171c:	br	x17

0000000000401720 <fgetc@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14670>
  401724:	ldr	x17, [x16, #200]
  401728:	add	x16, x16, #0xc8
  40172c:	br	x17

0000000000401730 <__xpg_basename@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14670>
  401734:	ldr	x17, [x16, #208]
  401738:	add	x16, x16, #0xd0
  40173c:	br	x17

0000000000401740 <strdup@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14670>
  401744:	ldr	x17, [x16, #216]
  401748:	add	x16, x16, #0xd8
  40174c:	br	x17

0000000000401750 <close@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14670>
  401754:	ldr	x17, [x16, #224]
  401758:	add	x16, x16, #0xe0
  40175c:	br	x17

0000000000401760 <__gmon_start__@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14670>
  401764:	ldr	x17, [x16, #232]
  401768:	add	x16, x16, #0xe8
  40176c:	br	x17

0000000000401770 <strtoumax@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14670>
  401774:	ldr	x17, [x16, #240]
  401778:	add	x16, x16, #0xf0
  40177c:	br	x17

0000000000401780 <abort@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14670>
  401784:	ldr	x17, [x16, #248]
  401788:	add	x16, x16, #0xf8
  40178c:	br	x17

0000000000401790 <setgid@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14670>
  401794:	ldr	x17, [x16, #256]
  401798:	add	x16, x16, #0x100
  40179c:	br	x17

00000000004017a0 <textdomain@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4017a4:	ldr	x17, [x16, #264]
  4017a8:	add	x16, x16, #0x108
  4017ac:	br	x17

00000000004017b0 <getopt_long@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4017b4:	ldr	x17, [x16, #272]
  4017b8:	add	x16, x16, #0x110
  4017bc:	br	x17

00000000004017c0 <execvp@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4017c4:	ldr	x17, [x16, #280]
  4017c8:	add	x16, x16, #0x118
  4017cc:	br	x17

00000000004017d0 <strcmp@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4017d4:	ldr	x17, [x16, #288]
  4017d8:	add	x16, x16, #0x120
  4017dc:	br	x17

00000000004017e0 <warn@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4017e4:	ldr	x17, [x16, #296]
  4017e8:	add	x16, x16, #0x128
  4017ec:	br	x17

00000000004017f0 <__ctype_b_loc@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4017f4:	ldr	x17, [x16, #304]
  4017f8:	add	x16, x16, #0x130
  4017fc:	br	x17

0000000000401800 <strtol@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14670>
  401804:	ldr	x17, [x16, #312]
  401808:	add	x16, x16, #0x138
  40180c:	br	x17

0000000000401810 <free@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14670>
  401814:	ldr	x17, [x16, #320]
  401818:	add	x16, x16, #0x140
  40181c:	br	x17

0000000000401820 <vasprintf@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14670>
  401824:	ldr	x17, [x16, #328]
  401828:	add	x16, x16, #0x148
  40182c:	br	x17

0000000000401830 <strndup@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14670>
  401834:	ldr	x17, [x16, #336]
  401838:	add	x16, x16, #0x150
  40183c:	br	x17

0000000000401840 <strspn@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14670>
  401844:	ldr	x17, [x16, #344]
  401848:	add	x16, x16, #0x158
  40184c:	br	x17

0000000000401850 <strchr@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14670>
  401854:	ldr	x17, [x16, #352]
  401858:	add	x16, x16, #0x160
  40185c:	br	x17

0000000000401860 <setgroups@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14670>
  401864:	ldr	x17, [x16, #360]
  401868:	add	x16, x16, #0x168
  40186c:	br	x17

0000000000401870 <fflush@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14670>
  401874:	ldr	x17, [x16, #368]
  401878:	add	x16, x16, #0x170
  40187c:	br	x17

0000000000401880 <strcpy@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14670>
  401884:	ldr	x17, [x16, #376]
  401888:	add	x16, x16, #0x178
  40188c:	br	x17

0000000000401890 <chroot@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14670>
  401894:	ldr	x17, [x16, #384]
  401898:	add	x16, x16, #0x180
  40189c:	br	x17

00000000004018a0 <setns@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4018a4:	ldr	x17, [x16, #392]
  4018a8:	add	x16, x16, #0x188
  4018ac:	br	x17

00000000004018b0 <warnx@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4018b4:	ldr	x17, [x16, #400]
  4018b8:	add	x16, x16, #0x190
  4018bc:	br	x17

00000000004018c0 <memchr@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4018c4:	ldr	x17, [x16, #408]
  4018c8:	add	x16, x16, #0x198
  4018cc:	br	x17

00000000004018d0 <dcgettext@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4018d4:	ldr	x17, [x16, #416]
  4018d8:	add	x16, x16, #0x1a0
  4018dc:	br	x17

00000000004018e0 <errx@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4018e4:	ldr	x17, [x16, #424]
  4018e8:	add	x16, x16, #0x1a8
  4018ec:	br	x17

00000000004018f0 <strcspn@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14670>
  4018f4:	ldr	x17, [x16, #432]
  4018f8:	add	x16, x16, #0x1b0
  4018fc:	br	x17

0000000000401900 <printf@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14670>
  401904:	ldr	x17, [x16, #440]
  401908:	add	x16, x16, #0x1b8
  40190c:	br	x17

0000000000401910 <__assert_fail@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14670>
  401914:	ldr	x17, [x16, #448]
  401918:	add	x16, x16, #0x1c0
  40191c:	br	x17

0000000000401920 <__errno_location@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14670>
  401924:	ldr	x17, [x16, #456]
  401928:	add	x16, x16, #0x1c8
  40192c:	br	x17

0000000000401930 <getenv@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14670>
  401934:	ldr	x17, [x16, #464]
  401938:	add	x16, x16, #0x1d0
  40193c:	br	x17

0000000000401940 <__xstat@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14670>
  401944:	ldr	x17, [x16, #472]
  401948:	add	x16, x16, #0x1d8
  40194c:	br	x17

0000000000401950 <waitpid@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14670>
  401954:	ldr	x17, [x16, #480]
  401958:	add	x16, x16, #0x1e0
  40195c:	br	x17

0000000000401960 <fprintf@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14670>
  401964:	ldr	x17, [x16, #488]
  401968:	add	x16, x16, #0x1e8
  40196c:	br	x17

0000000000401970 <err@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14670>
  401974:	ldr	x17, [x16, #496]
  401978:	add	x16, x16, #0x1f0
  40197c:	br	x17

0000000000401980 <setlocale@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14670>
  401984:	ldr	x17, [x16, #504]
  401988:	add	x16, x16, #0x1f8
  40198c:	br	x17

0000000000401990 <ferror@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14670>
  401994:	ldr	x17, [x16, #512]
  401998:	add	x16, x16, #0x200
  40199c:	br	x17

Disassembly of section .text:

00000000004019a0 <.text>:
  4019a0:	mov	x29, #0x0                   	// #0
  4019a4:	mov	x30, #0x0                   	// #0
  4019a8:	mov	x5, x0
  4019ac:	ldr	x1, [sp]
  4019b0:	add	x2, sp, #0x8
  4019b4:	mov	x6, sp
  4019b8:	movz	x0, #0x0, lsl #48
  4019bc:	movk	x0, #0x0, lsl #32
  4019c0:	movk	x0, #0x40, lsl #16
  4019c4:	movk	x0, #0x1af0
  4019c8:	movz	x3, #0x0, lsl #48
  4019cc:	movk	x3, #0x0, lsl #32
  4019d0:	movk	x3, #0x40, lsl #16
  4019d4:	movk	x3, #0x43f0
  4019d8:	movz	x4, #0x0, lsl #48
  4019dc:	movk	x4, #0x0, lsl #32
  4019e0:	movk	x4, #0x40, lsl #16
  4019e4:	movk	x4, #0x4470
  4019e8:	bl	401710 <__libc_start_main@plt>
  4019ec:	bl	401780 <abort@plt>
  4019f0:	adrp	x0, 415000 <ferror@plt+0x13670>
  4019f4:	ldr	x0, [x0, #4064]
  4019f8:	cbz	x0, 401a00 <ferror@plt+0x70>
  4019fc:	b	401760 <__gmon_start__@plt>
  401a00:	ret
  401a04:	adrp	x0, 416000 <ferror@plt+0x14670>
  401a08:	add	x0, x0, #0x2e8
  401a0c:	adrp	x1, 416000 <ferror@plt+0x14670>
  401a10:	add	x1, x1, #0x2e8
  401a14:	cmp	x0, x1
  401a18:	b.eq	401a4c <ferror@plt+0xbc>  // b.none
  401a1c:	stp	x29, x30, [sp, #-32]!
  401a20:	mov	x29, sp
  401a24:	adrp	x0, 404000 <ferror@plt+0x2670>
  401a28:	ldr	x0, [x0, #1200]
  401a2c:	str	x0, [sp, #24]
  401a30:	mov	x1, x0
  401a34:	cbz	x1, 401a44 <ferror@plt+0xb4>
  401a38:	adrp	x0, 416000 <ferror@plt+0x14670>
  401a3c:	add	x0, x0, #0x2e8
  401a40:	blr	x1
  401a44:	ldp	x29, x30, [sp], #32
  401a48:	ret
  401a4c:	ret
  401a50:	adrp	x0, 416000 <ferror@plt+0x14670>
  401a54:	add	x0, x0, #0x2e8
  401a58:	adrp	x1, 416000 <ferror@plt+0x14670>
  401a5c:	add	x1, x1, #0x2e8
  401a60:	sub	x0, x0, x1
  401a64:	lsr	x1, x0, #63
  401a68:	add	x0, x1, x0, asr #3
  401a6c:	cmp	xzr, x0, asr #1
  401a70:	b.eq	401aa8 <ferror@plt+0x118>  // b.none
  401a74:	stp	x29, x30, [sp, #-32]!
  401a78:	mov	x29, sp
  401a7c:	asr	x1, x0, #1
  401a80:	adrp	x0, 404000 <ferror@plt+0x2670>
  401a84:	ldr	x0, [x0, #1208]
  401a88:	str	x0, [sp, #24]
  401a8c:	mov	x2, x0
  401a90:	cbz	x2, 401aa0 <ferror@plt+0x110>
  401a94:	adrp	x0, 416000 <ferror@plt+0x14670>
  401a98:	add	x0, x0, #0x2e8
  401a9c:	blr	x2
  401aa0:	ldp	x29, x30, [sp], #32
  401aa4:	ret
  401aa8:	ret
  401aac:	adrp	x0, 416000 <ferror@plt+0x14670>
  401ab0:	ldrb	w0, [x0, #784]
  401ab4:	cbnz	w0, 401ad8 <ferror@plt+0x148>
  401ab8:	stp	x29, x30, [sp, #-16]!
  401abc:	mov	x29, sp
  401ac0:	bl	401a04 <ferror@plt+0x74>
  401ac4:	adrp	x0, 416000 <ferror@plt+0x14670>
  401ac8:	mov	w1, #0x1                   	// #1
  401acc:	strb	w1, [x0, #784]
  401ad0:	ldp	x29, x30, [sp], #16
  401ad4:	ret
  401ad8:	ret
  401adc:	stp	x29, x30, [sp, #-16]!
  401ae0:	mov	x29, sp
  401ae4:	bl	401a50 <ferror@plt+0xc0>
  401ae8:	ldp	x29, x30, [sp], #16
  401aec:	ret
  401af0:	sub	sp, sp, #0x80
  401af4:	stp	x20, x19, [sp, #112]
  401af8:	mov	x19, x1
  401afc:	adrp	x1, 404000 <ferror@plt+0x2670>
  401b00:	mov	w20, w0
  401b04:	add	x1, x1, #0xc28
  401b08:	mov	w0, #0x6                   	// #6
  401b0c:	stp	x29, x30, [sp, #32]
  401b10:	stp	x28, x27, [sp, #48]
  401b14:	stp	x26, x25, [sp, #64]
  401b18:	stp	x24, x23, [sp, #80]
  401b1c:	stp	x22, x21, [sp, #96]
  401b20:	add	x29, sp, #0x20
  401b24:	bl	401980 <setlocale@plt>
  401b28:	adrp	x21, 404000 <ferror@plt+0x2670>
  401b2c:	add	x21, x21, #0x845
  401b30:	adrp	x1, 404000 <ferror@plt+0x2670>
  401b34:	add	x1, x1, #0x850
  401b38:	mov	x0, x21
  401b3c:	bl	401700 <bindtextdomain@plt>
  401b40:	mov	x0, x21
  401b44:	bl	4017a0 <textdomain@plt>
  401b48:	bl	402220 <ferror@plt+0x890>
  401b4c:	adrp	x28, 404000 <ferror@plt+0x2670>
  401b50:	adrp	x22, 404000 <ferror@plt+0x2670>
  401b54:	adrp	x21, 404000 <ferror@plt+0x2670>
  401b58:	mov	w25, wzr
  401b5c:	mov	w8, wzr
  401b60:	mov	w9, wzr
  401b64:	mov	w10, wzr
  401b68:	mov	w26, #0xffffffff            	// #-1
  401b6c:	add	x28, x28, #0x862
  401b70:	add	x22, x22, #0x5c8
  401b74:	add	x21, x21, #0x4c0
  401b78:	stur	wzr, [x29, #-12]
  401b7c:	stp	wzr, wzr, [sp, #12]
  401b80:	str	xzr, [sp]
  401b84:	stur	xzr, [x29, #-8]
  401b88:	b	401b9c <ferror@plt+0x20c>
  401b8c:	mov	w26, wzr
  401b90:	mov	w8, w23
  401b94:	mov	w9, w27
  401b98:	mov	w10, w24
  401b9c:	mov	w0, w20
  401ba0:	mov	x1, x19
  401ba4:	mov	x2, x28
  401ba8:	mov	x3, x22
  401bac:	mov	x4, xzr
  401bb0:	mov	w24, w10
  401bb4:	mov	w27, w9
  401bb8:	mov	w23, w8
  401bbc:	bl	4017b0 <getopt_long@plt>
  401bc0:	add	w8, w0, #0x1
  401bc4:	cmp	w8, #0x81
  401bc8:	b.hi	402194 <ferror@plt+0x804>  // b.pmore
  401bcc:	adr	x11, 401b8c <ferror@plt+0x1fc>
  401bd0:	ldrh	w9, [x21, x8, lsl #1]
  401bd4:	add	x11, x11, x9, lsl #2
  401bd8:	mov	w10, #0x1                   	// #1
  401bdc:	mov	w8, w23
  401be0:	mov	w9, w27
  401be4:	br	x11
  401be8:	adrp	x8, 416000 <ferror@plt+0x14670>
  401bec:	ldr	x1, [x8, #752]
  401bf0:	cbz	x1, 401de0 <ferror@plt+0x450>
  401bf4:	mov	w0, #0x2000000             	// #33554432
  401bf8:	bl	40223c <ferror@plt+0x8ac>
  401bfc:	b	401b90 <ferror@plt+0x200>
  401c00:	adrp	x8, 416000 <ferror@plt+0x14670>
  401c04:	ldr	x1, [x8, #752]
  401c08:	cbz	x1, 401dd0 <ferror@plt+0x440>
  401c0c:	mov	w0, #0x4000000             	// #67108864
  401c10:	bl	40223c <ferror@plt+0x8ac>
  401c14:	b	401b90 <ferror@plt+0x200>
  401c18:	adrp	x8, 416000 <ferror@plt+0x14670>
  401c1c:	ldr	x1, [x8, #752]
  401c20:	cbz	x1, 401dd8 <ferror@plt+0x448>
  401c24:	mov	w0, #0x40000000            	// #1073741824
  401c28:	bl	40223c <ferror@plt+0x8ac>
  401c2c:	b	401b90 <ferror@plt+0x200>
  401c30:	adrp	x8, 416000 <ferror@plt+0x14670>
  401c34:	ldr	x2, [x8, #752]
  401c38:	mov	w8, #0x1                   	// #1
  401c3c:	mov	w9, w27
  401c40:	mov	w10, w24
  401c44:	cbz	x2, 401b9c <ferror@plt+0x20c>
  401c48:	adrp	x0, 416000 <ferror@plt+0x14670>
  401c4c:	adrp	x1, 404000 <ferror@plt+0x2670>
  401c50:	add	x0, x0, #0x218
  401c54:	add	x1, x1, #0x823
  401c58:	bl	4022a4 <ferror@plt+0x914>
  401c5c:	b	401b90 <ferror@plt+0x200>
  401c60:	adrp	x8, 416000 <ferror@plt+0x14670>
  401c64:	ldr	x2, [x8, #752]
  401c68:	mov	w9, #0x1                   	// #1
  401c6c:	mov	w8, w23
  401c70:	mov	w10, w24
  401c74:	cbz	x2, 401b9c <ferror@plt+0x20c>
  401c78:	adrp	x0, 416000 <ferror@plt+0x14670>
  401c7c:	adrp	x1, 404000 <ferror@plt+0x2670>
  401c80:	add	x0, x0, #0x21c
  401c84:	add	x1, x1, #0x8c6
  401c88:	bl	4022a4 <ferror@plt+0x914>
  401c8c:	b	401b90 <ferror@plt+0x200>
  401c90:	adrp	x8, 416000 <ferror@plt+0x14670>
  401c94:	ldr	x1, [x8, #752]
  401c98:	cbz	x1, 401de8 <ferror@plt+0x458>
  401c9c:	mov	w0, #0x10000000            	// #268435456
  401ca0:	bl	40223c <ferror@plt+0x8ac>
  401ca4:	b	401b90 <ferror@plt+0x200>
  401ca8:	adrp	x8, 416000 <ferror@plt+0x14670>
  401cac:	ldr	x21, [x8, #752]
  401cb0:	adrp	x1, 404000 <ferror@plt+0x2670>
  401cb4:	mov	w2, #0x5                   	// #5
  401cb8:	mov	x0, xzr
  401cbc:	add	x1, x1, #0x89e
  401cc0:	bl	4018d0 <dcgettext@plt>
  401cc4:	mov	x1, x0
  401cc8:	mov	x0, x21
  401ccc:	adrp	x21, 404000 <ferror@plt+0x2670>
  401cd0:	add	x21, x21, #0x4c0
  401cd4:	bl	40340c <ferror@plt+0x1a7c>
  401cd8:	mov	w8, #0x1                   	// #1
  401cdc:	str	x0, [sp]
  401ce0:	str	w8, [sp, #16]
  401ce4:	b	401b90 <ferror@plt+0x200>
  401ce8:	adrp	x8, 416000 <ferror@plt+0x14670>
  401cec:	mov	x21, x22
  401cf0:	ldr	x22, [x8, #752]
  401cf4:	adrp	x1, 404000 <ferror@plt+0x2670>
  401cf8:	mov	w2, #0x5                   	// #5
  401cfc:	mov	x0, xzr
  401d00:	add	x1, x1, #0x8b2
  401d04:	bl	4018d0 <dcgettext@plt>
  401d08:	mov	x1, x0
  401d0c:	mov	x0, x22
  401d10:	mov	x22, x21
  401d14:	adrp	x21, 404000 <ferror@plt+0x2670>
  401d18:	add	x21, x21, #0x4c0
  401d1c:	bl	40340c <ferror@plt+0x1a7c>
  401d20:	mov	w8, #0x1                   	// #1
  401d24:	stur	x0, [x29, #-8]
  401d28:	str	w8, [sp, #12]
  401d2c:	b	401b90 <ferror@plt+0x200>
  401d30:	adrp	x8, 416000 <ferror@plt+0x14670>
  401d34:	ldr	x1, [x8, #752]
  401d38:	cbz	x1, 401df0 <ferror@plt+0x460>
  401d3c:	mov	w0, #0x8000000             	// #134217728
  401d40:	bl	40223c <ferror@plt+0x8ac>
  401d44:	b	401b90 <ferror@plt+0x200>
  401d48:	adrp	x8, 416000 <ferror@plt+0x14670>
  401d4c:	ldr	x1, [x8, #752]
  401d50:	cbz	x1, 401df8 <ferror@plt+0x468>
  401d54:	mov	w0, #0x20000               	// #131072
  401d58:	bl	40223c <ferror@plt+0x8ac>
  401d5c:	b	401b90 <ferror@plt+0x200>
  401d60:	adrp	x8, 416000 <ferror@plt+0x14670>
  401d64:	ldr	x1, [x8, #752]
  401d68:	cbz	x1, 401e00 <ferror@plt+0x470>
  401d6c:	mov	w0, #0x20000000            	// #536870912
  401d70:	bl	40223c <ferror@plt+0x8ac>
  401d74:	b	401b90 <ferror@plt+0x200>
  401d78:	adrp	x8, 416000 <ferror@plt+0x14670>
  401d7c:	mov	x21, x22
  401d80:	mov	x22, x28
  401d84:	ldr	x28, [x8, #752]
  401d88:	adrp	x1, 404000 <ferror@plt+0x2670>
  401d8c:	mov	w2, #0x5                   	// #5
  401d90:	mov	x0, xzr
  401d94:	add	x1, x1, #0x88a
  401d98:	bl	4018d0 <dcgettext@plt>
  401d9c:	mov	x1, x0
  401da0:	mov	x0, x28
  401da4:	mov	x28, x22
  401da8:	mov	x22, x21
  401dac:	adrp	x21, 404000 <ferror@plt+0x2670>
  401db0:	add	x21, x21, #0x4c0
  401db4:	bl	40340c <ferror@plt+0x1a7c>
  401db8:	adrp	x8, 416000 <ferror@plt+0x14670>
  401dbc:	str	w0, [x8, #788]
  401dc0:	b	401b90 <ferror@plt+0x200>
  401dc4:	mov	w8, #0x1                   	// #1
  401dc8:	stur	w8, [x29, #-12]
  401dcc:	b	401b90 <ferror@plt+0x200>
  401dd0:	orr	w25, w25, #0x4000000
  401dd4:	b	401b90 <ferror@plt+0x200>
  401dd8:	orr	w25, w25, #0x40000000
  401ddc:	b	401b90 <ferror@plt+0x200>
  401de0:	orr	w25, w25, #0x2000000
  401de4:	b	401b90 <ferror@plt+0x200>
  401de8:	orr	w25, w25, #0x10000000
  401dec:	b	401b90 <ferror@plt+0x200>
  401df0:	orr	w25, w25, #0x8000000
  401df4:	b	401b90 <ferror@plt+0x200>
  401df8:	orr	w25, w25, #0x20000
  401dfc:	b	401b90 <ferror@plt+0x200>
  401e00:	orr	w25, w25, #0x20000000
  401e04:	b	401b90 <ferror@plt+0x200>
  401e08:	adrp	x28, 416000 <ferror@plt+0x14670>
  401e0c:	tbz	w24, #0, 401e68 <ferror@plt+0x4d8>
  401e10:	adrp	x24, 416000 <ferror@plt+0x14670>
  401e14:	ldr	w8, [x24, #788]
  401e18:	cbz	w8, 402200 <ferror@plt+0x870>
  401e1c:	ldr	w8, [x28, #544]
  401e20:	cbz	w8, 401e68 <ferror@plt+0x4d8>
  401e24:	adrp	x21, 416000 <ferror@plt+0x14670>
  401e28:	add	x21, x21, #0x230
  401e2c:	b	401e44 <ferror@plt+0x4b4>
  401e30:	ldur	w8, [x21, #-16]
  401e34:	orr	w25, w8, w25
  401e38:	ldr	w8, [x21, #8]
  401e3c:	add	x21, x21, #0x18
  401e40:	cbz	w8, 401e68 <ferror@plt+0x4d8>
  401e44:	ldr	w9, [x21]
  401e48:	tbz	w9, #31, 401e38 <ferror@plt+0x4a8>
  401e4c:	tbz	w8, #28, 401e30 <ferror@plt+0x4a0>
  401e50:	bl	4016c0 <getpid@plt>
  401e54:	ldr	w1, [x24, #788]
  401e58:	ldur	x2, [x21, #-8]
  401e5c:	bl	402634 <ferror@plt+0xca4>
  401e60:	cbnz	w0, 401e38 <ferror@plt+0x4a8>
  401e64:	b	401e30 <ferror@plt+0x4a0>
  401e68:	ldr	w0, [x28, #544]
  401e6c:	cbz	w0, 401e98 <ferror@plt+0x508>
  401e70:	adrp	x21, 416000 <ferror@plt+0x14670>
  401e74:	add	x21, x21, #0x238
  401e78:	b	401e84 <ferror@plt+0x4f4>
  401e7c:	ldr	w0, [x21], #24
  401e80:	cbz	w0, 401e98 <ferror@plt+0x508>
  401e84:	tst	w0, w25
  401e88:	b.eq	401e7c <ferror@plt+0x4ec>  // b.none
  401e8c:	mov	x1, xzr
  401e90:	bl	40223c <ferror@plt+0x8ac>
  401e94:	b	401e7c <ferror@plt+0x4ec>
  401e98:	tbnz	w23, #0, 401ed4 <ferror@plt+0x544>
  401e9c:	tbnz	w27, #0, 401ef0 <ferror@plt+0x560>
  401ea0:	ldr	w8, [x28, #544]
  401ea4:	cbz	w8, 401f10 <ferror@plt+0x580>
  401ea8:	ldur	w11, [x29, #-12]
  401eac:	ldur	x12, [x29, #-8]
  401eb0:	adrp	x9, 416000 <ferror@plt+0x14670>
  401eb4:	add	x9, x9, #0x238
  401eb8:	ldur	w10, [x9, #-8]
  401ebc:	cmp	w10, #0x0
  401ec0:	csel	w10, wzr, w8, lt  // lt = tstop
  401ec4:	ldr	w8, [x9], #24
  401ec8:	orr	w25, w10, w25
  401ecc:	cbnz	w8, 401eb8 <ferror@plt+0x528>
  401ed0:	b	401f18 <ferror@plt+0x588>
  401ed4:	adrp	x0, 416000 <ferror@plt+0x14670>
  401ed8:	adrp	x1, 404000 <ferror@plt+0x2670>
  401edc:	add	x0, x0, #0x218
  401ee0:	add	x1, x1, #0x823
  401ee4:	mov	x2, xzr
  401ee8:	bl	4022a4 <ferror@plt+0x914>
  401eec:	tbz	w27, #0, 401ea0 <ferror@plt+0x510>
  401ef0:	adrp	x0, 416000 <ferror@plt+0x14670>
  401ef4:	adrp	x1, 404000 <ferror@plt+0x2670>
  401ef8:	add	x0, x0, #0x21c
  401efc:	add	x1, x1, #0x8c6
  401f00:	mov	x2, xzr
  401f04:	bl	4022a4 <ferror@plt+0x914>
  401f08:	ldr	w8, [x28, #544]
  401f0c:	cbnz	w8, 401ea8 <ferror@plt+0x518>
  401f10:	ldur	w11, [x29, #-12]
  401f14:	ldur	x12, [x29, #-8]
  401f18:	mov	w9, wzr
  401f1c:	stur	x12, [x29, #-8]
  401f20:	cbnz	w11, 401f4c <ferror@plt+0x5bc>
  401f24:	tbz	w25, #28, 401f4c <ferror@plt+0x5bc>
  401f28:	mov	x0, xzr
  401f2c:	mov	x1, xzr
  401f30:	bl	401860 <setgroups@plt>
  401f34:	cmp	w0, #0x0
  401f38:	mov	w8, #0x1                   	// #1
  401f3c:	str	w8, [sp, #16]
  401f40:	cset	w9, ne  // ne = any
  401f44:	mov	w8, #0x1                   	// #1
  401f48:	str	w8, [sp, #12]
  401f4c:	adrp	x23, 416000 <ferror@plt+0x14670>
  401f50:	adrp	x27, 416000 <ferror@plt+0x14670>
  401f54:	mov	x8, xzr
  401f58:	add	x23, x23, #0x250
  401f5c:	mov	w25, #0x18                  	// #24
  401f60:	add	x27, x27, #0x220
  401f64:	mov	w28, #0x20000000            	// #536870912
  401f68:	mov	w21, #0xffffffff            	// #-1
  401f6c:	stur	w9, [x29, #-12]
  401f70:	b	401f80 <ferror@plt+0x5f0>
  401f74:	add	x8, x22, #0x1
  401f78:	sub	x23, x23, #0x18
  401f7c:	cbnz	x22, 401ff4 <ferror@plt+0x664>
  401f80:	mov	x22, x8
  401f84:	mneg	x8, x8, x25
  401f88:	add	x8, x27, x8
  401f8c:	ldr	w1, [x8, #24]
  401f90:	cbz	w1, 401f74 <ferror@plt+0x5e4>
  401f94:	mov	x24, x23
  401f98:	b	401fb0 <ferror@plt+0x620>
  401f9c:	ldur	w0, [x24, #-8]
  401fa0:	bl	401750 <close@plt>
  401fa4:	stur	w21, [x24, #-8]
  401fa8:	ldr	w1, [x24], #24
  401fac:	cbz	w1, 401f74 <ferror@plt+0x5e4>
  401fb0:	ldur	w0, [x24, #-8]
  401fb4:	tbnz	w0, #31, 401fa8 <ferror@plt+0x618>
  401fb8:	cmp	w1, w28
  401fbc:	ccmp	w26, w21, #0x0, eq  // eq = none
  401fc0:	csinc	w26, w26, wzr, ne  // ne = any
  401fc4:	bl	4018a0 <setns@plt>
  401fc8:	cbz	w0, 401f9c <ferror@plt+0x60c>
  401fcc:	cbz	x22, 401fa8 <ferror@plt+0x618>
  401fd0:	adrp	x1, 404000 <ferror@plt+0x2670>
  401fd4:	add	x1, x1, #0x931
  401fd8:	mov	w2, #0x5                   	// #5
  401fdc:	mov	x0, xzr
  401fe0:	bl	4018d0 <dcgettext@plt>
  401fe4:	ldur	x2, [x24, #-16]
  401fe8:	mov	x1, x0
  401fec:	mov	w0, #0x1                   	// #1
  401ff0:	bl	401970 <err@plt>
  401ff4:	adrp	x22, 416000 <ferror@plt+0x14670>
  401ff8:	ldr	w8, [x22, #536]
  401ffc:	adrp	x21, 416000 <ferror@plt+0x14670>
  402000:	tbnz	w8, #31, 402030 <ferror@plt+0x6a0>
  402004:	ldr	w8, [x21, #540]
  402008:	tbz	w8, #31, 402030 <ferror@plt+0x6a0>
  40200c:	adrp	x0, 404000 <ferror@plt+0x2670>
  402010:	add	x0, x0, #0x956
  402014:	mov	w1, wzr
  402018:	bl	4016e0 <open@plt>
  40201c:	str	w0, [x21, #540]
  402020:	tbz	w0, #31, 402030 <ferror@plt+0x6a0>
  402024:	adrp	x1, 404000 <ferror@plt+0x2670>
  402028:	add	x1, x1, #0x958
  40202c:	b	402120 <ferror@plt+0x790>
  402030:	ldr	w0, [x22, #536]
  402034:	tbnz	w0, #31, 402078 <ferror@plt+0x6e8>
  402038:	bl	401610 <fchdir@plt>
  40203c:	tbz	w0, #31, 40204c <ferror@plt+0x6bc>
  402040:	adrp	x1, 404000 <ferror@plt+0x2670>
  402044:	add	x1, x1, #0x97e
  402048:	b	402120 <ferror@plt+0x790>
  40204c:	adrp	x0, 404000 <ferror@plt+0x2670>
  402050:	add	x0, x0, #0x956
  402054:	bl	401890 <chroot@plt>
  402058:	tbz	w0, #31, 402068 <ferror@plt+0x6d8>
  40205c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402060:	add	x1, x1, #0x9ae
  402064:	b	402120 <ferror@plt+0x790>
  402068:	ldr	w0, [x22, #536]
  40206c:	bl	401750 <close@plt>
  402070:	mov	w8, #0xffffffff            	// #-1
  402074:	str	w8, [x22, #536]
  402078:	ldr	w0, [x21, #540]
  40207c:	ldur	x22, [x29, #-8]
  402080:	tbnz	w0, #31, 4020a8 <ferror@plt+0x718>
  402084:	bl	401610 <fchdir@plt>
  402088:	tbz	w0, #31, 402098 <ferror@plt+0x708>
  40208c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402090:	add	x1, x1, #0x9bc
  402094:	b	402120 <ferror@plt+0x790>
  402098:	ldr	w0, [x21, #540]
  40209c:	bl	401750 <close@plt>
  4020a0:	mov	w8, #0xffffffff            	// #-1
  4020a4:	str	w8, [x21, #540]
  4020a8:	cmp	w26, #0x1
  4020ac:	b.ne	4020b4 <ferror@plt+0x724>  // b.any
  4020b0:	bl	402700 <ferror@plt+0xd70>
  4020b4:	ldp	w24, w23, [sp, #12]
  4020b8:	ldr	x21, [sp]
  4020bc:	orr	w8, w23, w24
  4020c0:	tbz	w8, #0, 402138 <ferror@plt+0x7a8>
  4020c4:	tbz	w24, #0, 402108 <ferror@plt+0x778>
  4020c8:	mov	x0, xzr
  4020cc:	mov	x1, xzr
  4020d0:	bl	401860 <setgroups@plt>
  4020d4:	ldur	w8, [x29, #-12]
  4020d8:	cbz	w8, 4020ec <ferror@plt+0x75c>
  4020dc:	cbz	w0, 4020ec <ferror@plt+0x75c>
  4020e0:	adrp	x1, 404000 <ferror@plt+0x2670>
  4020e4:	add	x1, x1, #0x9f9
  4020e8:	b	402120 <ferror@plt+0x790>
  4020ec:	tbz	w24, #0, 402108 <ferror@plt+0x778>
  4020f0:	mov	w0, w22
  4020f4:	bl	401790 <setgid@plt>
  4020f8:	tbz	w0, #31, 402108 <ferror@plt+0x778>
  4020fc:	adrp	x1, 404000 <ferror@plt+0x2670>
  402100:	add	x1, x1, #0xa0a
  402104:	b	402120 <ferror@plt+0x790>
  402108:	tbz	w23, #0, 402138 <ferror@plt+0x7a8>
  40210c:	mov	w0, w21
  402110:	bl	4015b0 <setuid@plt>
  402114:	tbz	w0, #31, 402138 <ferror@plt+0x7a8>
  402118:	adrp	x1, 404000 <ferror@plt+0x2670>
  40211c:	add	x1, x1, #0xa18
  402120:	mov	w2, #0x5                   	// #5
  402124:	mov	x0, xzr
  402128:	bl	4018d0 <dcgettext@plt>
  40212c:	mov	x1, x0
  402130:	mov	w0, #0x1                   	// #1
  402134:	bl	401970 <err@plt>
  402138:	adrp	x21, 416000 <ferror@plt+0x14670>
  40213c:	ldrsw	x8, [x21, #760]
  402140:	cmp	w8, w20
  402144:	b.ge	402190 <ferror@plt+0x800>  // b.tcont
  402148:	add	x1, x19, x8, lsl #3
  40214c:	ldr	x0, [x1]
  402150:	bl	4017c0 <execvp@plt>
  402154:	bl	401920 <__errno_location@plt>
  402158:	ldr	w8, [x0]
  40215c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402160:	add	x1, x1, #0xa26
  402164:	mov	w2, #0x5                   	// #5
  402168:	cmp	w8, #0x2
  40216c:	mov	w8, #0x7e                  	// #126
  402170:	mov	x0, xzr
  402174:	cinc	w20, w8, eq  // eq = none
  402178:	bl	4018d0 <dcgettext@plt>
  40217c:	ldrsw	x8, [x21, #760]
  402180:	mov	x1, x0
  402184:	mov	w0, w20
  402188:	ldr	x2, [x19, x8, lsl #3]
  40218c:	bl	401970 <err@plt>
  402190:	bl	4042c0 <ferror@plt+0x2930>
  402194:	adrp	x8, 416000 <ferror@plt+0x14670>
  402198:	ldr	x19, [x8, #744]
  40219c:	adrp	x1, 404000 <ferror@plt+0x2670>
  4021a0:	add	x1, x1, #0x8e8
  4021a4:	mov	w2, #0x5                   	// #5
  4021a8:	mov	x0, xzr
  4021ac:	bl	4018d0 <dcgettext@plt>
  4021b0:	adrp	x8, 416000 <ferror@plt+0x14670>
  4021b4:	ldr	x2, [x8, #776]
  4021b8:	mov	x1, x0
  4021bc:	mov	x0, x19
  4021c0:	bl	401960 <fprintf@plt>
  4021c4:	mov	w0, #0x1                   	// #1
  4021c8:	bl	4015f0 <exit@plt>
  4021cc:	adrp	x1, 404000 <ferror@plt+0x2670>
  4021d0:	add	x1, x1, #0x8ca
  4021d4:	mov	w2, #0x5                   	// #5
  4021d8:	mov	x0, xzr
  4021dc:	bl	4018d0 <dcgettext@plt>
  4021e0:	adrp	x8, 416000 <ferror@plt+0x14670>
  4021e4:	ldr	x1, [x8, #776]
  4021e8:	adrp	x2, 404000 <ferror@plt+0x2670>
  4021ec:	add	x2, x2, #0x8d6
  4021f0:	bl	401900 <printf@plt>
  4021f4:	mov	w0, wzr
  4021f8:	bl	4015f0 <exit@plt>
  4021fc:	bl	402370 <ferror@plt+0x9e0>
  402200:	adrp	x1, 404000 <ferror@plt+0x2670>
  402204:	add	x1, x1, #0x90f
  402208:	mov	w2, #0x5                   	// #5
  40220c:	mov	x0, xzr
  402210:	bl	4018d0 <dcgettext@plt>
  402214:	mov	x1, x0
  402218:	mov	w0, #0x1                   	// #1
  40221c:	bl	4018e0 <errx@plt>
  402220:	stp	x29, x30, [sp, #-16]!
  402224:	adrp	x0, 402000 <ferror@plt+0x670>
  402228:	add	x0, x0, #0x7e0
  40222c:	mov	x29, sp
  402230:	bl	404478 <ferror@plt+0x2ae8>
  402234:	ldp	x29, x30, [sp], #16
  402238:	ret
  40223c:	stp	x29, x30, [sp, #-16]!
  402240:	adrp	x8, 416000 <ferror@plt+0x14670>
  402244:	ldr	w9, [x8, #544]
  402248:	mov	x29, sp
  40224c:	cbz	w9, 402270 <ferror@plt+0x8e0>
  402250:	adrp	x8, 416000 <ferror@plt+0x14670>
  402254:	mov	x2, x1
  402258:	add	x8, x8, #0x230
  40225c:	cmp	w9, w0
  402260:	b.eq	402290 <ferror@plt+0x900>  // b.none
  402264:	ldr	w9, [x8, #8]
  402268:	add	x8, x8, #0x18
  40226c:	cbnz	w9, 40225c <ferror@plt+0x8cc>
  402270:	adrp	x0, 404000 <ferror@plt+0x2670>
  402274:	adrp	x1, 404000 <ferror@plt+0x2670>
  402278:	adrp	x3, 404000 <ferror@plt+0x2670>
  40227c:	add	x0, x0, #0xa47
  402280:	add	x1, x1, #0xa56
  402284:	add	x3, x3, #0xa6a
  402288:	mov	w2, #0x90                  	// #144
  40228c:	bl	401910 <__assert_fail@plt>
  402290:	ldur	x1, [x8, #-8]
  402294:	mov	x0, x8
  402298:	bl	4022a4 <ferror@plt+0x914>
  40229c:	ldp	x29, x30, [sp], #16
  4022a0:	ret
  4022a4:	stp	x29, x30, [sp, #-48]!
  4022a8:	stp	x28, x21, [sp, #16]
  4022ac:	stp	x20, x19, [sp, #32]
  4022b0:	mov	x29, sp
  4022b4:	sub	sp, sp, #0x1, lsl #12
  4022b8:	mov	x19, x2
  4022bc:	mov	x21, x1
  4022c0:	mov	x20, x0
  4022c4:	cbnz	x2, 4022f0 <ferror@plt+0x960>
  4022c8:	adrp	x8, 416000 <ferror@plt+0x14670>
  4022cc:	ldr	w3, [x8, #788]
  4022d0:	cbz	w3, 4022f0 <ferror@plt+0x960>
  4022d4:	adrp	x2, 404000 <ferror@plt+0x2670>
  4022d8:	add	x2, x2, #0xa94
  4022dc:	mov	x0, sp
  4022e0:	mov	w1, #0x1000                	// #4096
  4022e4:	mov	x4, x21
  4022e8:	mov	x19, sp
  4022ec:	bl	401690 <snprintf@plt>
  4022f0:	cbz	x19, 402328 <ferror@plt+0x998>
  4022f4:	ldr	w0, [x20]
  4022f8:	tbnz	w0, #31, 402300 <ferror@plt+0x970>
  4022fc:	bl	401750 <close@plt>
  402300:	mov	x0, x19
  402304:	mov	w1, wzr
  402308:	bl	4016e0 <open@plt>
  40230c:	str	w0, [x20]
  402310:	tbnz	w0, #31, 40234c <ferror@plt+0x9bc>
  402314:	add	sp, sp, #0x1, lsl #12
  402318:	ldp	x20, x19, [sp, #32]
  40231c:	ldp	x28, x21, [sp, #16]
  402320:	ldp	x29, x30, [sp], #48
  402324:	ret
  402328:	adrp	x1, 404000 <ferror@plt+0x2670>
  40232c:	add	x1, x1, #0xaa0
  402330:	mov	w2, #0x5                   	// #5
  402334:	mov	x0, xzr
  402338:	bl	4018d0 <dcgettext@plt>
  40233c:	mov	x1, x0
  402340:	mov	w0, #0x1                   	// #1
  402344:	mov	x2, x21
  402348:	bl	4018e0 <errx@plt>
  40234c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402350:	add	x1, x1, #0xad0
  402354:	mov	w2, #0x5                   	// #5
  402358:	mov	x0, xzr
  40235c:	bl	4018d0 <dcgettext@plt>
  402360:	mov	x1, x0
  402364:	mov	w0, #0x1                   	// #1
  402368:	mov	x2, x19
  40236c:	bl	401970 <err@plt>
  402370:	stp	x29, x30, [sp, #-32]!
  402374:	adrp	x8, 416000 <ferror@plt+0x14670>
  402378:	str	x19, [sp, #16]
  40237c:	ldr	x19, [x8, #768]
  402380:	adrp	x1, 404000 <ferror@plt+0x2670>
  402384:	add	x1, x1, #0xadf
  402388:	mov	w2, #0x5                   	// #5
  40238c:	mov	x0, xzr
  402390:	mov	x29, sp
  402394:	bl	4018d0 <dcgettext@plt>
  402398:	mov	x1, x19
  40239c:	bl	4015e0 <fputs@plt>
  4023a0:	adrp	x1, 404000 <ferror@plt+0x2670>
  4023a4:	add	x1, x1, #0xae8
  4023a8:	mov	w2, #0x5                   	// #5
  4023ac:	mov	x0, xzr
  4023b0:	bl	4018d0 <dcgettext@plt>
  4023b4:	adrp	x8, 416000 <ferror@plt+0x14670>
  4023b8:	ldr	x2, [x8, #776]
  4023bc:	mov	x1, x0
  4023c0:	mov	x0, x19
  4023c4:	bl	401960 <fprintf@plt>
  4023c8:	mov	w0, #0xa                   	// #10
  4023cc:	mov	x1, x19
  4023d0:	bl	401660 <fputc@plt>
  4023d4:	adrp	x1, 404000 <ferror@plt+0x2670>
  4023d8:	add	x1, x1, #0xb13
  4023dc:	mov	w2, #0x5                   	// #5
  4023e0:	mov	x0, xzr
  4023e4:	bl	4018d0 <dcgettext@plt>
  4023e8:	mov	x1, x19
  4023ec:	bl	4015e0 <fputs@plt>
  4023f0:	adrp	x1, 404000 <ferror@plt+0x2670>
  4023f4:	add	x1, x1, #0xb46
  4023f8:	mov	w2, #0x5                   	// #5
  4023fc:	mov	x0, xzr
  402400:	bl	4018d0 <dcgettext@plt>
  402404:	mov	x1, x19
  402408:	bl	4015e0 <fputs@plt>
  40240c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402410:	add	x1, x1, #0xb51
  402414:	mov	w2, #0x5                   	// #5
  402418:	mov	x0, xzr
  40241c:	bl	4018d0 <dcgettext@plt>
  402420:	mov	x1, x19
  402424:	bl	4015e0 <fputs@plt>
  402428:	adrp	x1, 404000 <ferror@plt+0x2670>
  40242c:	add	x1, x1, #0xb7f
  402430:	mov	w2, #0x5                   	// #5
  402434:	mov	x0, xzr
  402438:	bl	4018d0 <dcgettext@plt>
  40243c:	mov	x1, x19
  402440:	bl	4015e0 <fputs@plt>
  402444:	adrp	x1, 404000 <ferror@plt+0x2670>
  402448:	add	x1, x1, #0xbbe
  40244c:	mov	w2, #0x5                   	// #5
  402450:	mov	x0, xzr
  402454:	bl	4018d0 <dcgettext@plt>
  402458:	mov	x1, x19
  40245c:	bl	4015e0 <fputs@plt>
  402460:	adrp	x1, 404000 <ferror@plt+0x2670>
  402464:	add	x1, x1, #0xbed
  402468:	mov	w2, #0x5                   	// #5
  40246c:	mov	x0, xzr
  402470:	bl	4018d0 <dcgettext@plt>
  402474:	mov	x1, x19
  402478:	bl	4015e0 <fputs@plt>
  40247c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402480:	add	x1, x1, #0xc29
  402484:	mov	w2, #0x5                   	// #5
  402488:	mov	x0, xzr
  40248c:	bl	4018d0 <dcgettext@plt>
  402490:	mov	x1, x19
  402494:	bl	4015e0 <fputs@plt>
  402498:	adrp	x1, 404000 <ferror@plt+0x2670>
  40249c:	add	x1, x1, #0xc5f
  4024a0:	mov	w2, #0x5                   	// #5
  4024a4:	mov	x0, xzr
  4024a8:	bl	4018d0 <dcgettext@plt>
  4024ac:	mov	x1, x19
  4024b0:	bl	4015e0 <fputs@plt>
  4024b4:	adrp	x1, 404000 <ferror@plt+0x2670>
  4024b8:	add	x1, x1, #0xc90
  4024bc:	mov	w2, #0x5                   	// #5
  4024c0:	mov	x0, xzr
  4024c4:	bl	4018d0 <dcgettext@plt>
  4024c8:	mov	x1, x19
  4024cc:	bl	4015e0 <fputs@plt>
  4024d0:	adrp	x1, 404000 <ferror@plt+0x2670>
  4024d4:	add	x1, x1, #0xcbd
  4024d8:	mov	w2, #0x5                   	// #5
  4024dc:	mov	x0, xzr
  4024e0:	bl	4018d0 <dcgettext@plt>
  4024e4:	mov	x1, x19
  4024e8:	bl	4015e0 <fputs@plt>
  4024ec:	adrp	x1, 404000 <ferror@plt+0x2670>
  4024f0:	add	x1, x1, #0xced
  4024f4:	mov	w2, #0x5                   	// #5
  4024f8:	mov	x0, xzr
  4024fc:	bl	4018d0 <dcgettext@plt>
  402500:	mov	x1, x19
  402504:	bl	4015e0 <fputs@plt>
  402508:	adrp	x1, 404000 <ferror@plt+0x2670>
  40250c:	add	x1, x1, #0xd1b
  402510:	mov	w2, #0x5                   	// #5
  402514:	mov	x0, xzr
  402518:	bl	4018d0 <dcgettext@plt>
  40251c:	mov	x1, x19
  402520:	bl	4015e0 <fputs@plt>
  402524:	adrp	x1, 404000 <ferror@plt+0x2670>
  402528:	add	x1, x1, #0xd51
  40252c:	mov	w2, #0x5                   	// #5
  402530:	mov	x0, xzr
  402534:	bl	4018d0 <dcgettext@plt>
  402538:	mov	x1, x19
  40253c:	bl	4015e0 <fputs@plt>
  402540:	adrp	x1, 404000 <ferror@plt+0x2670>
  402544:	add	x1, x1, #0xd87
  402548:	mov	w2, #0x5                   	// #5
  40254c:	mov	x0, xzr
  402550:	bl	4018d0 <dcgettext@plt>
  402554:	mov	x1, x19
  402558:	bl	4015e0 <fputs@plt>
  40255c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402560:	add	x1, x1, #0xdbe
  402564:	mov	w2, #0x5                   	// #5
  402568:	mov	x0, xzr
  40256c:	bl	4018d0 <dcgettext@plt>
  402570:	mov	x1, x19
  402574:	bl	4015e0 <fputs@plt>
  402578:	adrp	x1, 404000 <ferror@plt+0x2670>
  40257c:	add	x1, x1, #0xdee
  402580:	mov	w2, #0x5                   	// #5
  402584:	mov	x0, xzr
  402588:	bl	4018d0 <dcgettext@plt>
  40258c:	mov	x1, x19
  402590:	bl	4015e0 <fputs@plt>
  402594:	adrp	x1, 404000 <ferror@plt+0x2670>
  402598:	add	x1, x1, #0xe21
  40259c:	mov	w2, #0x5                   	// #5
  4025a0:	mov	x0, xzr
  4025a4:	bl	4018d0 <dcgettext@plt>
  4025a8:	mov	x1, x19
  4025ac:	bl	4015e0 <fputs@plt>
  4025b0:	mov	w0, #0xa                   	// #10
  4025b4:	mov	x1, x19
  4025b8:	bl	401660 <fputc@plt>
  4025bc:	adrp	x1, 404000 <ferror@plt+0x2670>
  4025c0:	add	x1, x1, #0xe7d
  4025c4:	mov	w2, #0x5                   	// #5
  4025c8:	mov	x0, xzr
  4025cc:	bl	4018d0 <dcgettext@plt>
  4025d0:	adrp	x1, 404000 <ferror@plt+0x2670>
  4025d4:	mov	x19, x0
  4025d8:	add	x1, x1, #0xe9e
  4025dc:	mov	w2, #0x5                   	// #5
  4025e0:	mov	x0, xzr
  4025e4:	bl	4018d0 <dcgettext@plt>
  4025e8:	mov	x4, x0
  4025ec:	adrp	x0, 404000 <ferror@plt+0x2670>
  4025f0:	adrp	x1, 404000 <ferror@plt+0x2670>
  4025f4:	adrp	x3, 404000 <ferror@plt+0x2670>
  4025f8:	add	x0, x0, #0xe60
  4025fc:	add	x1, x1, #0xe71
  402600:	add	x3, x3, #0xe8f
  402604:	mov	x2, x19
  402608:	bl	401900 <printf@plt>
  40260c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402610:	add	x1, x1, #0xeae
  402614:	mov	w2, #0x5                   	// #5
  402618:	mov	x0, xzr
  40261c:	bl	4018d0 <dcgettext@plt>
  402620:	adrp	x1, 404000 <ferror@plt+0x2670>
  402624:	add	x1, x1, #0xec9
  402628:	bl	401900 <printf@plt>
  40262c:	mov	w0, wzr
  402630:	bl	4015f0 <exit@plt>
  402634:	stp	x29, x30, [sp, #-48]!
  402638:	str	x28, [sp, #16]
  40263c:	stp	x20, x19, [sp, #32]
  402640:	mov	x29, sp
  402644:	sub	sp, sp, #0x1, lsl #12
  402648:	sub	sp, sp, #0x10
  40264c:	mov	x19, x2
  402650:	adrp	x2, 404000 <ferror@plt+0x2670>
  402654:	mov	w20, w1
  402658:	mov	w3, w0
  40265c:	add	x2, x2, #0xa94
  402660:	add	x0, sp, #0x10
  402664:	mov	w1, #0x1000                	// #4096
  402668:	mov	x4, x19
  40266c:	str	xzr, [x29, #24]
  402670:	str	xzr, [sp, #8]
  402674:	bl	401690 <snprintf@plt>
  402678:	add	x0, sp, #0x10
  40267c:	add	x1, x29, #0x18
  402680:	bl	4028c8 <ferror@plt+0xf38>
  402684:	cbnz	w0, 4026dc <ferror@plt+0xd4c>
  402688:	adrp	x2, 404000 <ferror@plt+0x2670>
  40268c:	add	x2, x2, #0xa94
  402690:	add	x0, sp, #0x10
  402694:	mov	w1, #0x1000                	// #4096
  402698:	mov	w3, w20
  40269c:	mov	x4, x19
  4026a0:	bl	401690 <snprintf@plt>
  4026a4:	add	x0, sp, #0x10
  4026a8:	add	x1, sp, #0x8
  4026ac:	bl	4028c8 <ferror@plt+0xf38>
  4026b0:	cbnz	w0, 4026dc <ferror@plt+0xd4c>
  4026b4:	ldr	x8, [x29, #24]
  4026b8:	ldr	x9, [sp, #8]
  4026bc:	cmp	x8, x9
  4026c0:	cset	w0, eq  // eq = none
  4026c4:	add	sp, sp, #0x1, lsl #12
  4026c8:	add	sp, sp, #0x10
  4026cc:	ldp	x20, x19, [sp, #32]
  4026d0:	ldr	x28, [sp, #16]
  4026d4:	ldp	x29, x30, [sp], #48
  4026d8:	ret
  4026dc:	adrp	x1, 404000 <ferror@plt+0x2670>
  4026e0:	add	x1, x1, #0xf09
  4026e4:	mov	w2, #0x5                   	// #5
  4026e8:	mov	x0, xzr
  4026ec:	bl	4018d0 <dcgettext@plt>
  4026f0:	mov	x1, x0
  4026f4:	add	x2, sp, #0x10
  4026f8:	mov	w0, #0x1                   	// #1
  4026fc:	bl	401970 <err@plt>
  402700:	stp	x29, x30, [sp, #-32]!
  402704:	str	x19, [sp, #16]
  402708:	mov	x29, sp
  40270c:	bl	401680 <fork@plt>
  402710:	tbnz	w0, #31, 402724 <ferror@plt+0xd94>
  402714:	cbnz	w0, 402744 <ferror@plt+0xdb4>
  402718:	ldr	x19, [sp, #16]
  40271c:	ldp	x29, x30, [sp], #32
  402720:	ret
  402724:	adrp	x1, 404000 <ferror@plt+0x2670>
  402728:	add	x1, x1, #0xf1b
  40272c:	mov	w2, #0x5                   	// #5
  402730:	mov	x0, xzr
  402734:	bl	4018d0 <dcgettext@plt>
  402738:	mov	x1, x0
  40273c:	mov	w0, #0x1                   	// #1
  402740:	bl	401970 <err@plt>
  402744:	add	x1, x29, #0x1c
  402748:	mov	w2, #0x2                   	// #2
  40274c:	mov	w19, w0
  402750:	bl	401950 <waitpid@plt>
  402754:	cmp	w0, w19
  402758:	str	w19, [x29, #24]
  40275c:	b.ne	4027a0 <ferror@plt+0xe10>  // b.any
  402760:	ldr	w19, [x29, #24]
  402764:	ldrb	w8, [x29, #28]
  402768:	cmp	w8, #0x7f
  40276c:	b.ne	4027a0 <ferror@plt+0xe10>  // b.any
  402770:	bl	4016c0 <getpid@plt>
  402774:	mov	w1, #0x13                  	// #19
  402778:	bl	401670 <kill@plt>
  40277c:	mov	w1, #0x12                  	// #18
  402780:	mov	w0, w19
  402784:	bl	401670 <kill@plt>
  402788:	add	x1, x29, #0x1c
  40278c:	mov	w2, #0x2                   	// #2
  402790:	mov	w0, w19
  402794:	bl	401950 <waitpid@plt>
  402798:	cmp	w0, w19
  40279c:	b.eq	402764 <ferror@plt+0xdd4>  // b.none
  4027a0:	ldr	w8, [x29, #28]
  4027a4:	ands	w9, w8, #0x7f
  4027a8:	b.ne	4027b4 <ferror@plt+0xe24>  // b.any
  4027ac:	ubfx	w0, w8, #8, #8
  4027b0:	bl	4015f0 <exit@plt>
  4027b4:	mov	w8, #0x1000000             	// #16777216
  4027b8:	add	w8, w8, w9, lsl #24
  4027bc:	mov	w9, #0x2000000             	// #33554432
  4027c0:	cmp	w8, w9
  4027c4:	b.lt	4027d8 <ferror@plt+0xe48>  // b.tstop
  4027c8:	bl	4016c0 <getpid@plt>
  4027cc:	ldr	w8, [x29, #28]
  4027d0:	and	w1, w8, #0x7f
  4027d4:	bl	401670 <kill@plt>
  4027d8:	mov	w0, #0x1                   	// #1
  4027dc:	bl	4015f0 <exit@plt>
  4027e0:	stp	x29, x30, [sp, #-32]!
  4027e4:	adrp	x8, 416000 <ferror@plt+0x14670>
  4027e8:	ldr	x0, [x8, #768]
  4027ec:	str	x19, [sp, #16]
  4027f0:	mov	x29, sp
  4027f4:	bl	40285c <ferror@plt+0xecc>
  4027f8:	cbz	w0, 40280c <ferror@plt+0xe7c>
  4027fc:	bl	401920 <__errno_location@plt>
  402800:	ldr	w8, [x0]
  402804:	cmp	w8, #0x20
  402808:	b.ne	402828 <ferror@plt+0xe98>  // b.any
  40280c:	adrp	x8, 416000 <ferror@plt+0x14670>
  402810:	ldr	x0, [x8, #744]
  402814:	bl	40285c <ferror@plt+0xecc>
  402818:	cbnz	w0, 402848 <ferror@plt+0xeb8>
  40281c:	ldr	x19, [sp, #16]
  402820:	ldp	x29, x30, [sp], #32
  402824:	ret
  402828:	adrp	x1, 404000 <ferror@plt+0x2670>
  40282c:	add	x1, x1, #0xa3b
  402830:	mov	w2, #0x5                   	// #5
  402834:	mov	x0, xzr
  402838:	mov	w19, w8
  40283c:	bl	4018d0 <dcgettext@plt>
  402840:	cbnz	w19, 402850 <ferror@plt+0xec0>
  402844:	bl	4018b0 <warnx@plt>
  402848:	mov	w0, #0x1                   	// #1
  40284c:	bl	4015a0 <_exit@plt>
  402850:	bl	4017e0 <warn@plt>
  402854:	mov	w0, #0x1                   	// #1
  402858:	bl	4015a0 <_exit@plt>
  40285c:	stp	x29, x30, [sp, #-32]!
  402860:	stp	x20, x19, [sp, #16]
  402864:	mov	x29, sp
  402868:	mov	x20, x0
  40286c:	bl	401920 <__errno_location@plt>
  402870:	mov	x19, x0
  402874:	str	wzr, [x0]
  402878:	mov	x0, x20
  40287c:	bl	401990 <ferror@plt>
  402880:	cbnz	w0, 402890 <ferror@plt+0xf00>
  402884:	mov	x0, x20
  402888:	bl	401870 <fflush@plt>
  40288c:	cbz	w0, 4028a8 <ferror@plt+0xf18>
  402890:	ldr	w8, [x19]
  402894:	cmp	w8, #0x9
  402898:	csetm	w0, ne  // ne = any
  40289c:	ldp	x20, x19, [sp, #16]
  4028a0:	ldp	x29, x30, [sp], #32
  4028a4:	ret
  4028a8:	mov	x0, x20
  4028ac:	bl	4016b0 <fileno@plt>
  4028b0:	tbnz	w0, #31, 402890 <ferror@plt+0xf00>
  4028b4:	bl	401600 <dup@plt>
  4028b8:	tbnz	w0, #31, 402890 <ferror@plt+0xf00>
  4028bc:	bl	401750 <close@plt>
  4028c0:	cbnz	w0, 402890 <ferror@plt+0xf00>
  4028c4:	b	40289c <ferror@plt+0xf0c>
  4028c8:	sub	sp, sp, #0xa0
  4028cc:	str	x19, [sp, #144]
  4028d0:	mov	x19, x1
  4028d4:	mov	x1, sp
  4028d8:	stp	x29, x30, [sp, #128]
  4028dc:	add	x29, sp, #0x80
  4028e0:	bl	404488 <ferror@plt+0x2af8>
  4028e4:	cbz	w0, 4028f8 <ferror@plt+0xf68>
  4028e8:	bl	401920 <__errno_location@plt>
  4028ec:	ldr	w8, [x0]
  4028f0:	neg	w0, w8
  4028f4:	b	402900 <ferror@plt+0xf70>
  4028f8:	ldr	x8, [sp, #8]
  4028fc:	str	x8, [x19]
  402900:	ldr	x19, [sp, #144]
  402904:	ldp	x29, x30, [sp, #128]
  402908:	add	sp, sp, #0xa0
  40290c:	ret
  402910:	adrp	x8, 416000 <ferror@plt+0x14670>
  402914:	str	w0, [x8, #736]
  402918:	ret
  40291c:	sub	sp, sp, #0x80
  402920:	stp	x29, x30, [sp, #32]
  402924:	stp	x28, x27, [sp, #48]
  402928:	stp	x26, x25, [sp, #64]
  40292c:	stp	x24, x23, [sp, #80]
  402930:	stp	x22, x21, [sp, #96]
  402934:	stp	x20, x19, [sp, #112]
  402938:	add	x29, sp, #0x20
  40293c:	str	xzr, [x1]
  402940:	cbz	x0, 40297c <ferror@plt+0xfec>
  402944:	ldrb	w8, [x0]
  402948:	mov	x21, x0
  40294c:	cbz	w8, 40297c <ferror@plt+0xfec>
  402950:	mov	x20, x2
  402954:	mov	x19, x1
  402958:	bl	4017f0 <__ctype_b_loc@plt>
  40295c:	ldr	x8, [x0]
  402960:	mov	x23, x0
  402964:	mov	x9, x21
  402968:	ldrb	w10, [x9], #1
  40296c:	ldrh	w11, [x8, x10, lsl #1]
  402970:	tbnz	w11, #13, 402968 <ferror@plt+0xfd8>
  402974:	cmp	w10, #0x2d
  402978:	b.ne	402994 <ferror@plt+0x1004>  // b.any
  40297c:	mov	w21, #0xffffffea            	// #-22
  402980:	tbz	w21, #31, 402bc0 <ferror@plt+0x1230>
  402984:	neg	w19, w21
  402988:	bl	401920 <__errno_location@plt>
  40298c:	str	w19, [x0]
  402990:	b	402bc0 <ferror@plt+0x1230>
  402994:	bl	401920 <__errno_location@plt>
  402998:	mov	x25, x0
  40299c:	str	wzr, [x0]
  4029a0:	sub	x1, x29, #0x8
  4029a4:	mov	x0, x21
  4029a8:	mov	w2, wzr
  4029ac:	stur	xzr, [x29, #-8]
  4029b0:	bl	401770 <strtoumax@plt>
  4029b4:	ldur	x24, [x29, #-8]
  4029b8:	str	x0, [sp, #16]
  4029bc:	cmp	x24, x21
  4029c0:	b.eq	4029d8 <ferror@plt+0x1048>  // b.none
  4029c4:	add	x8, x0, #0x1
  4029c8:	cmp	x8, #0x1
  4029cc:	b.hi	4029f0 <ferror@plt+0x1060>  // b.pmore
  4029d0:	ldr	w8, [x25]
  4029d4:	cbz	w8, 4029f0 <ferror@plt+0x1060>
  4029d8:	ldr	w8, [x25]
  4029dc:	mov	w9, #0xffffffea            	// #-22
  4029e0:	cmp	w8, #0x0
  4029e4:	csneg	w21, w9, w8, eq  // eq = none
  4029e8:	tbz	w21, #31, 402bc0 <ferror@plt+0x1230>
  4029ec:	b	402984 <ferror@plt+0xff4>
  4029f0:	cbz	x24, 402bb0 <ferror@plt+0x1220>
  4029f4:	ldrb	w8, [x24]
  4029f8:	cbz	w8, 402bb0 <ferror@plt+0x1220>
  4029fc:	mov	w28, wzr
  402a00:	mov	w21, wzr
  402a04:	mov	x22, xzr
  402a08:	b	402a20 <ferror@plt+0x1090>
  402a0c:	mov	x27, xzr
  402a10:	cbz	x22, 402aa8 <ferror@plt+0x1118>
  402a14:	mov	w21, #0xffffffea            	// #-22
  402a18:	mov	w8, wzr
  402a1c:	tbz	wzr, #0, 402bbc <ferror@plt+0x122c>
  402a20:	ldrb	w8, [x24, #1]
  402a24:	cmp	w8, #0x61
  402a28:	b.le	402a68 <ferror@plt+0x10d8>
  402a2c:	cmp	w8, #0x62
  402a30:	b.eq	402a70 <ferror@plt+0x10e0>  // b.none
  402a34:	cmp	w8, #0x69
  402a38:	b.ne	402a7c <ferror@plt+0x10ec>  // b.any
  402a3c:	ldrb	w9, [x24, #2]
  402a40:	orr	w9, w9, #0x20
  402a44:	cmp	w9, #0x62
  402a48:	b.ne	402a54 <ferror@plt+0x10c4>  // b.any
  402a4c:	ldrb	w9, [x24, #3]
  402a50:	cbz	w9, 402be4 <ferror@plt+0x1254>
  402a54:	cmp	w8, #0x42
  402a58:	b.eq	402a70 <ferror@plt+0x10e0>  // b.none
  402a5c:	cmp	w8, #0x62
  402a60:	b.ne	402a78 <ferror@plt+0x10e8>  // b.any
  402a64:	b	402a70 <ferror@plt+0x10e0>
  402a68:	cmp	w8, #0x42
  402a6c:	b.ne	402a78 <ferror@plt+0x10e8>  // b.any
  402a70:	ldrb	w9, [x24, #2]
  402a74:	cbz	w9, 402bec <ferror@plt+0x125c>
  402a78:	cbz	w8, 402be4 <ferror@plt+0x1254>
  402a7c:	bl	4016a0 <localeconv@plt>
  402a80:	cbz	x0, 402a90 <ferror@plt+0x1100>
  402a84:	ldr	x26, [x0]
  402a88:	cbnz	x26, 402a98 <ferror@plt+0x1108>
  402a8c:	b	402a0c <ferror@plt+0x107c>
  402a90:	mov	x26, xzr
  402a94:	cbz	x26, 402a0c <ferror@plt+0x107c>
  402a98:	mov	x0, x26
  402a9c:	bl	4015d0 <strlen@plt>
  402aa0:	mov	x27, x0
  402aa4:	cbnz	x22, 402a14 <ferror@plt+0x1084>
  402aa8:	mov	w8, wzr
  402aac:	cbz	x26, 402b28 <ferror@plt+0x1198>
  402ab0:	ldrb	w9, [x24]
  402ab4:	cbz	w9, 402b34 <ferror@plt+0x11a4>
  402ab8:	mov	x0, x26
  402abc:	mov	x1, x24
  402ac0:	mov	x2, x27
  402ac4:	bl	4016f0 <strncmp@plt>
  402ac8:	cbnz	w0, 402a14 <ferror@plt+0x1084>
  402acc:	add	x24, x24, x27
  402ad0:	ldrb	w8, [x24]
  402ad4:	cmp	w8, #0x30
  402ad8:	b.ne	402aec <ferror@plt+0x115c>  // b.any
  402adc:	ldrb	w8, [x24, #1]!
  402ae0:	add	w28, w28, #0x1
  402ae4:	cmp	w8, #0x30
  402ae8:	b.eq	402adc <ferror@plt+0x114c>  // b.none
  402aec:	ldr	x9, [x23]
  402af0:	sxtb	x8, w8
  402af4:	ldrh	w8, [x9, x8, lsl #1]
  402af8:	tbnz	w8, #11, 402b40 <ferror@plt+0x11b0>
  402afc:	mov	x22, xzr
  402b00:	stur	x24, [x29, #-8]
  402b04:	cbz	x22, 402b18 <ferror@plt+0x1188>
  402b08:	ldur	x8, [x29, #-8]
  402b0c:	cbz	x8, 402b98 <ferror@plt+0x1208>
  402b10:	ldrb	w8, [x8]
  402b14:	cbz	w8, 402ba4 <ferror@plt+0x1214>
  402b18:	ldur	x24, [x29, #-8]
  402b1c:	mov	w8, #0x1                   	// #1
  402b20:	tbnz	w8, #0, 402a20 <ferror@plt+0x1090>
  402b24:	b	402bbc <ferror@plt+0x122c>
  402b28:	mov	w21, #0xffffffea            	// #-22
  402b2c:	tbnz	w8, #0, 402a20 <ferror@plt+0x1090>
  402b30:	b	402bbc <ferror@plt+0x122c>
  402b34:	mov	w21, #0xffffffea            	// #-22
  402b38:	tbnz	w8, #0, 402a20 <ferror@plt+0x1090>
  402b3c:	b	402bbc <ferror@plt+0x122c>
  402b40:	sub	x1, x29, #0x8
  402b44:	mov	x0, x24
  402b48:	mov	w2, wzr
  402b4c:	str	wzr, [x25]
  402b50:	stur	xzr, [x29, #-8]
  402b54:	bl	401770 <strtoumax@plt>
  402b58:	ldur	x8, [x29, #-8]
  402b5c:	mov	x22, x0
  402b60:	cmp	x8, x24
  402b64:	b.eq	402b7c <ferror@plt+0x11ec>  // b.none
  402b68:	add	x8, x22, #0x1
  402b6c:	cmp	x8, #0x1
  402b70:	b.hi	402b04 <ferror@plt+0x1174>  // b.pmore
  402b74:	ldr	w8, [x25]
  402b78:	cbz	w8, 402b04 <ferror@plt+0x1174>
  402b7c:	ldr	w9, [x25]
  402b80:	mov	w10, #0xffffffea            	// #-22
  402b84:	mov	w8, wzr
  402b88:	cmp	w9, #0x0
  402b8c:	csneg	w21, w10, w9, eq  // eq = none
  402b90:	tbnz	w8, #0, 402a20 <ferror@plt+0x1090>
  402b94:	b	402bbc <ferror@plt+0x122c>
  402b98:	mov	w21, #0xffffffea            	// #-22
  402b9c:	tbnz	w8, #0, 402a20 <ferror@plt+0x1090>
  402ba0:	b	402bbc <ferror@plt+0x122c>
  402ba4:	mov	w21, #0xffffffea            	// #-22
  402ba8:	tbnz	w8, #0, 402a20 <ferror@plt+0x1090>
  402bac:	b	402bbc <ferror@plt+0x122c>
  402bb0:	mov	w21, wzr
  402bb4:	ldr	x8, [sp, #16]
  402bb8:	str	x8, [x19]
  402bbc:	tbnz	w21, #31, 402984 <ferror@plt+0xff4>
  402bc0:	mov	w0, w21
  402bc4:	ldp	x20, x19, [sp, #112]
  402bc8:	ldp	x22, x21, [sp, #96]
  402bcc:	ldp	x24, x23, [sp, #80]
  402bd0:	ldp	x26, x25, [sp, #64]
  402bd4:	ldp	x28, x27, [sp, #48]
  402bd8:	ldp	x29, x30, [sp, #32]
  402bdc:	add	sp, sp, #0x80
  402be0:	ret
  402be4:	mov	w23, #0x400                 	// #1024
  402be8:	b	402bf0 <ferror@plt+0x1260>
  402bec:	mov	w23, #0x3e8                 	// #1000
  402bf0:	ldrsb	w24, [x24]
  402bf4:	adrp	x21, 404000 <ferror@plt+0x2670>
  402bf8:	add	x21, x21, #0xf33
  402bfc:	mov	w2, #0x9                   	// #9
  402c00:	mov	x0, x21
  402c04:	mov	w1, w24
  402c08:	bl	4018c0 <memchr@plt>
  402c0c:	cbnz	x0, 402c2c <ferror@plt+0x129c>
  402c10:	adrp	x21, 404000 <ferror@plt+0x2670>
  402c14:	add	x21, x21, #0xf3c
  402c18:	mov	w2, #0x9                   	// #9
  402c1c:	mov	x0, x21
  402c20:	mov	w1, w24
  402c24:	bl	4018c0 <memchr@plt>
  402c28:	cbz	x0, 40297c <ferror@plt+0xfec>
  402c2c:	sub	w8, w0, w21
  402c30:	add	w24, w8, #0x1
  402c34:	add	x0, sp, #0x10
  402c38:	mov	w1, w23
  402c3c:	mov	w2, w24
  402c40:	bl	402d00 <ferror@plt+0x1370>
  402c44:	mov	w21, w0
  402c48:	cbz	x20, 402c50 <ferror@plt+0x12c0>
  402c4c:	str	w24, [x20]
  402c50:	cbz	x22, 402bb4 <ferror@plt+0x1224>
  402c54:	cbz	w24, 402bb4 <ferror@plt+0x1224>
  402c58:	mov	w8, #0x1                   	// #1
  402c5c:	add	x0, sp, #0x8
  402c60:	mov	w1, w23
  402c64:	mov	w2, w24
  402c68:	str	x8, [sp, #8]
  402c6c:	bl	402d00 <ferror@plt+0x1370>
  402c70:	mov	w8, #0xa                   	// #10
  402c74:	cmp	x22, #0xb
  402c78:	b.cc	402c8c <ferror@plt+0x12fc>  // b.lo, b.ul, b.last
  402c7c:	add	x8, x8, x8, lsl #2
  402c80:	lsl	x8, x8, #1
  402c84:	cmp	x8, x22
  402c88:	b.cc	402c7c <ferror@plt+0x12ec>  // b.lo, b.ul, b.last
  402c8c:	cmp	w28, #0x1
  402c90:	b.lt	402ca4 <ferror@plt+0x1314>  // b.tstop
  402c94:	add	x8, x8, x8, lsl #2
  402c98:	subs	w28, w28, #0x1
  402c9c:	lsl	x8, x8, #1
  402ca0:	b.ne	402c94 <ferror@plt+0x1304>  // b.any
  402ca4:	ldp	x10, x9, [sp, #8]
  402ca8:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  402cac:	mov	w13, #0x1                   	// #1
  402cb0:	movk	x11, #0xcccd
  402cb4:	mov	w12, #0xa                   	// #10
  402cb8:	b	402ccc <ferror@plt+0x133c>
  402cbc:	cmp	x22, #0x9
  402cc0:	mov	x22, x14
  402cc4:	mov	x13, x15
  402cc8:	b.ls	402cf8 <ferror@plt+0x1368>  // b.plast
  402ccc:	umulh	x14, x22, x11
  402cd0:	lsr	x14, x14, #3
  402cd4:	add	x15, x13, x13, lsl #2
  402cd8:	msub	x16, x14, x12, x22
  402cdc:	lsl	x15, x15, #1
  402ce0:	cbz	x16, 402cbc <ferror@plt+0x132c>
  402ce4:	udiv	x13, x8, x13
  402ce8:	udiv	x13, x13, x16
  402cec:	udiv	x13, x10, x13
  402cf0:	add	x9, x9, x13
  402cf4:	b	402cbc <ferror@plt+0x132c>
  402cf8:	str	x9, [sp, #16]
  402cfc:	b	402bb4 <ferror@plt+0x1224>
  402d00:	cbz	w2, 402d28 <ferror@plt+0x1398>
  402d04:	sxtw	x8, w1
  402d08:	ldr	x9, [x0]
  402d0c:	umulh	x10, x8, x9
  402d10:	cmp	xzr, x10
  402d14:	b.ne	402d30 <ferror@plt+0x13a0>  // b.any
  402d18:	sub	w2, w2, #0x1
  402d1c:	mul	x9, x9, x8
  402d20:	str	x9, [x0]
  402d24:	cbnz	w2, 402d08 <ferror@plt+0x1378>
  402d28:	mov	w0, wzr
  402d2c:	ret
  402d30:	mov	w0, #0xffffffde            	// #-34
  402d34:	ret
  402d38:	stp	x29, x30, [sp, #-16]!
  402d3c:	mov	x2, xzr
  402d40:	mov	x29, sp
  402d44:	bl	40291c <ferror@plt+0xf8c>
  402d48:	ldp	x29, x30, [sp], #16
  402d4c:	ret
  402d50:	stp	x29, x30, [sp, #-48]!
  402d54:	stp	x22, x21, [sp, #16]
  402d58:	stp	x20, x19, [sp, #32]
  402d5c:	mov	x20, x1
  402d60:	mov	x19, x0
  402d64:	mov	x21, x0
  402d68:	mov	x29, sp
  402d6c:	cbz	x0, 402d9c <ferror@plt+0x140c>
  402d70:	ldrb	w22, [x19]
  402d74:	mov	x21, x19
  402d78:	cbz	w22, 402d9c <ferror@plt+0x140c>
  402d7c:	mov	x21, x19
  402d80:	bl	4017f0 <__ctype_b_loc@plt>
  402d84:	ldr	x8, [x0]
  402d88:	and	x9, x22, #0xff
  402d8c:	ldrh	w8, [x8, x9, lsl #1]
  402d90:	tbz	w8, #11, 402d9c <ferror@plt+0x140c>
  402d94:	ldrb	w22, [x21, #1]!
  402d98:	cbnz	w22, 402d80 <ferror@plt+0x13f0>
  402d9c:	cbz	x20, 402da4 <ferror@plt+0x1414>
  402da0:	str	x21, [x20]
  402da4:	cmp	x21, x19
  402da8:	b.ls	402dbc <ferror@plt+0x142c>  // b.plast
  402dac:	ldrb	w8, [x21]
  402db0:	cmp	w8, #0x0
  402db4:	cset	w0, eq  // eq = none
  402db8:	b	402dc0 <ferror@plt+0x1430>
  402dbc:	mov	w0, wzr
  402dc0:	ldp	x20, x19, [sp, #32]
  402dc4:	ldp	x22, x21, [sp, #16]
  402dc8:	ldp	x29, x30, [sp], #48
  402dcc:	ret
  402dd0:	stp	x29, x30, [sp, #-48]!
  402dd4:	stp	x22, x21, [sp, #16]
  402dd8:	stp	x20, x19, [sp, #32]
  402ddc:	mov	x20, x1
  402de0:	mov	x19, x0
  402de4:	mov	x21, x0
  402de8:	mov	x29, sp
  402dec:	cbz	x0, 402e1c <ferror@plt+0x148c>
  402df0:	ldrb	w22, [x19]
  402df4:	mov	x21, x19
  402df8:	cbz	w22, 402e1c <ferror@plt+0x148c>
  402dfc:	mov	x21, x19
  402e00:	bl	4017f0 <__ctype_b_loc@plt>
  402e04:	ldr	x8, [x0]
  402e08:	and	x9, x22, #0xff
  402e0c:	ldrh	w8, [x8, x9, lsl #1]
  402e10:	tbz	w8, #12, 402e1c <ferror@plt+0x148c>
  402e14:	ldrb	w22, [x21, #1]!
  402e18:	cbnz	w22, 402e00 <ferror@plt+0x1470>
  402e1c:	cbz	x20, 402e24 <ferror@plt+0x1494>
  402e20:	str	x21, [x20]
  402e24:	cmp	x21, x19
  402e28:	b.ls	402e3c <ferror@plt+0x14ac>  // b.plast
  402e2c:	ldrb	w8, [x21]
  402e30:	cmp	w8, #0x0
  402e34:	cset	w0, eq  // eq = none
  402e38:	b	402e40 <ferror@plt+0x14b0>
  402e3c:	mov	w0, wzr
  402e40:	ldp	x20, x19, [sp, #32]
  402e44:	ldp	x22, x21, [sp, #16]
  402e48:	ldp	x29, x30, [sp], #48
  402e4c:	ret
  402e50:	sub	sp, sp, #0x100
  402e54:	stp	x29, x30, [sp, #208]
  402e58:	add	x29, sp, #0xd0
  402e5c:	mov	x8, #0xffffffffffffffd0    	// #-48
  402e60:	mov	x9, sp
  402e64:	sub	x10, x29, #0x50
  402e68:	stp	x22, x21, [sp, #224]
  402e6c:	stp	x20, x19, [sp, #240]
  402e70:	mov	x20, x1
  402e74:	mov	x19, x0
  402e78:	movk	x8, #0xff80, lsl #32
  402e7c:	add	x11, x29, #0x30
  402e80:	add	x9, x9, #0x80
  402e84:	add	x22, x10, #0x30
  402e88:	stp	x2, x3, [x29, #-80]
  402e8c:	stp	x4, x5, [x29, #-64]
  402e90:	stp	x6, x7, [x29, #-48]
  402e94:	stp	q1, q2, [sp, #16]
  402e98:	stp	q3, q4, [sp, #48]
  402e9c:	str	q0, [sp]
  402ea0:	stp	q5, q6, [sp, #80]
  402ea4:	str	q7, [sp, #112]
  402ea8:	stp	x9, x8, [x29, #-16]
  402eac:	stp	x11, x22, [x29, #-32]
  402eb0:	ldursw	x8, [x29, #-8]
  402eb4:	tbz	w8, #31, 402ec8 <ferror@plt+0x1538>
  402eb8:	add	w9, w8, #0x8
  402ebc:	cmp	w9, #0x0
  402ec0:	stur	w9, [x29, #-8]
  402ec4:	b.le	402f28 <ferror@plt+0x1598>
  402ec8:	ldur	x8, [x29, #-32]
  402ecc:	add	x9, x8, #0x8
  402ed0:	stur	x9, [x29, #-32]
  402ed4:	ldr	x1, [x8]
  402ed8:	cbz	x1, 402f44 <ferror@plt+0x15b4>
  402edc:	ldursw	x8, [x29, #-8]
  402ee0:	tbz	w8, #31, 402ef4 <ferror@plt+0x1564>
  402ee4:	add	w9, w8, #0x8
  402ee8:	cmp	w9, #0x0
  402eec:	stur	w9, [x29, #-8]
  402ef0:	b.le	402f38 <ferror@plt+0x15a8>
  402ef4:	ldur	x8, [x29, #-32]
  402ef8:	add	x9, x8, #0x8
  402efc:	stur	x9, [x29, #-32]
  402f00:	ldr	x21, [x8]
  402f04:	cbz	x21, 402f44 <ferror@plt+0x15b4>
  402f08:	mov	x0, x19
  402f0c:	bl	4017d0 <strcmp@plt>
  402f10:	cbz	w0, 402f60 <ferror@plt+0x15d0>
  402f14:	mov	x0, x19
  402f18:	mov	x1, x21
  402f1c:	bl	4017d0 <strcmp@plt>
  402f20:	cbnz	w0, 402eb0 <ferror@plt+0x1520>
  402f24:	b	402f64 <ferror@plt+0x15d4>
  402f28:	add	x8, x22, x8
  402f2c:	ldr	x1, [x8]
  402f30:	cbnz	x1, 402edc <ferror@plt+0x154c>
  402f34:	b	402f44 <ferror@plt+0x15b4>
  402f38:	add	x8, x22, x8
  402f3c:	ldr	x21, [x8]
  402f40:	cbnz	x21, 402f08 <ferror@plt+0x1578>
  402f44:	adrp	x8, 416000 <ferror@plt+0x14670>
  402f48:	ldr	w0, [x8, #736]
  402f4c:	adrp	x1, 404000 <ferror@plt+0x2670>
  402f50:	add	x1, x1, #0xf45
  402f54:	mov	x2, x20
  402f58:	mov	x3, x19
  402f5c:	bl	4018e0 <errx@plt>
  402f60:	mov	w0, #0x1                   	// #1
  402f64:	ldp	x20, x19, [sp, #240]
  402f68:	ldp	x22, x21, [sp, #224]
  402f6c:	ldp	x29, x30, [sp, #208]
  402f70:	add	sp, sp, #0x100
  402f74:	ret
  402f78:	cbz	x1, 402f9c <ferror@plt+0x160c>
  402f7c:	sxtb	w8, w2
  402f80:	ldrsb	w9, [x0]
  402f84:	cbz	w9, 402f9c <ferror@plt+0x160c>
  402f88:	cmp	w8, w9
  402f8c:	b.eq	402fa0 <ferror@plt+0x1610>  // b.none
  402f90:	sub	x1, x1, #0x1
  402f94:	add	x0, x0, #0x1
  402f98:	cbnz	x1, 402f80 <ferror@plt+0x15f0>
  402f9c:	mov	x0, xzr
  402fa0:	ret
  402fa4:	stp	x29, x30, [sp, #-32]!
  402fa8:	stp	x20, x19, [sp, #16]
  402fac:	mov	x29, sp
  402fb0:	mov	x20, x1
  402fb4:	mov	x19, x0
  402fb8:	bl	402ff8 <ferror@plt+0x1668>
  402fbc:	cmp	w0, w0, sxth
  402fc0:	b.ne	402fd0 <ferror@plt+0x1640>  // b.any
  402fc4:	ldp	x20, x19, [sp, #16]
  402fc8:	ldp	x29, x30, [sp], #32
  402fcc:	ret
  402fd0:	bl	401920 <__errno_location@plt>
  402fd4:	mov	w8, #0x22                  	// #34
  402fd8:	str	w8, [x0]
  402fdc:	adrp	x8, 416000 <ferror@plt+0x14670>
  402fe0:	ldr	w0, [x8, #736]
  402fe4:	adrp	x1, 404000 <ferror@plt+0x2670>
  402fe8:	add	x1, x1, #0xf45
  402fec:	mov	x2, x20
  402ff0:	mov	x3, x19
  402ff4:	bl	401970 <err@plt>
  402ff8:	stp	x29, x30, [sp, #-32]!
  402ffc:	stp	x20, x19, [sp, #16]
  403000:	mov	x29, sp
  403004:	mov	x20, x1
  403008:	mov	x19, x0
  40300c:	bl	4030d0 <ferror@plt+0x1740>
  403010:	cmp	x0, w0, sxtw
  403014:	b.ne	403024 <ferror@plt+0x1694>  // b.any
  403018:	ldp	x20, x19, [sp, #16]
  40301c:	ldp	x29, x30, [sp], #32
  403020:	ret
  403024:	bl	401920 <__errno_location@plt>
  403028:	mov	w8, #0x22                  	// #34
  40302c:	str	w8, [x0]
  403030:	adrp	x8, 416000 <ferror@plt+0x14670>
  403034:	ldr	w0, [x8, #736]
  403038:	adrp	x1, 404000 <ferror@plt+0x2670>
  40303c:	add	x1, x1, #0xf45
  403040:	mov	x2, x20
  403044:	mov	x3, x19
  403048:	bl	401970 <err@plt>
  40304c:	stp	x29, x30, [sp, #-16]!
  403050:	mov	w2, #0xa                   	// #10
  403054:	mov	x29, sp
  403058:	bl	403064 <ferror@plt+0x16d4>
  40305c:	ldp	x29, x30, [sp], #16
  403060:	ret
  403064:	stp	x29, x30, [sp, #-32]!
  403068:	stp	x20, x19, [sp, #16]
  40306c:	mov	x29, sp
  403070:	mov	x20, x1
  403074:	mov	x19, x0
  403078:	bl	403188 <ferror@plt+0x17f8>
  40307c:	cmp	w0, #0x10, lsl #12
  403080:	b.cs	403090 <ferror@plt+0x1700>  // b.hs, b.nlast
  403084:	ldp	x20, x19, [sp, #16]
  403088:	ldp	x29, x30, [sp], #32
  40308c:	ret
  403090:	bl	401920 <__errno_location@plt>
  403094:	mov	w8, #0x22                  	// #34
  403098:	str	w8, [x0]
  40309c:	adrp	x8, 416000 <ferror@plt+0x14670>
  4030a0:	ldr	w0, [x8, #736]
  4030a4:	adrp	x1, 404000 <ferror@plt+0x2670>
  4030a8:	add	x1, x1, #0xf45
  4030ac:	mov	x2, x20
  4030b0:	mov	x3, x19
  4030b4:	bl	401970 <err@plt>
  4030b8:	stp	x29, x30, [sp, #-16]!
  4030bc:	mov	w2, #0x10                  	// #16
  4030c0:	mov	x29, sp
  4030c4:	bl	403064 <ferror@plt+0x16d4>
  4030c8:	ldp	x29, x30, [sp], #16
  4030cc:	ret
  4030d0:	stp	x29, x30, [sp, #-48]!
  4030d4:	mov	x29, sp
  4030d8:	str	x21, [sp, #16]
  4030dc:	stp	x20, x19, [sp, #32]
  4030e0:	mov	x20, x1
  4030e4:	mov	x19, x0
  4030e8:	str	xzr, [x29, #24]
  4030ec:	bl	401920 <__errno_location@plt>
  4030f0:	mov	x21, x0
  4030f4:	str	wzr, [x0]
  4030f8:	cbz	x19, 403144 <ferror@plt+0x17b4>
  4030fc:	ldrb	w8, [x19]
  403100:	cbz	w8, 403144 <ferror@plt+0x17b4>
  403104:	add	x1, x29, #0x18
  403108:	mov	w2, #0xa                   	// #10
  40310c:	mov	x0, x19
  403110:	bl	401630 <strtoimax@plt>
  403114:	ldr	w8, [x21]
  403118:	cbnz	w8, 403144 <ferror@plt+0x17b4>
  40311c:	ldr	x8, [x29, #24]
  403120:	cmp	x8, x19
  403124:	b.eq	403144 <ferror@plt+0x17b4>  // b.none
  403128:	cbz	x8, 403134 <ferror@plt+0x17a4>
  40312c:	ldrb	w8, [x8]
  403130:	cbnz	w8, 403144 <ferror@plt+0x17b4>
  403134:	ldp	x20, x19, [sp, #32]
  403138:	ldr	x21, [sp, #16]
  40313c:	ldp	x29, x30, [sp], #48
  403140:	ret
  403144:	ldr	w8, [x21]
  403148:	adrp	x9, 416000 <ferror@plt+0x14670>
  40314c:	ldr	w0, [x9, #736]
  403150:	adrp	x1, 404000 <ferror@plt+0x2670>
  403154:	add	x1, x1, #0xf45
  403158:	mov	x2, x20
  40315c:	mov	x3, x19
  403160:	cmp	w8, #0x22
  403164:	b.ne	40316c <ferror@plt+0x17dc>  // b.any
  403168:	bl	401970 <err@plt>
  40316c:	bl	4018e0 <errx@plt>
  403170:	stp	x29, x30, [sp, #-16]!
  403174:	mov	w2, #0xa                   	// #10
  403178:	mov	x29, sp
  40317c:	bl	403188 <ferror@plt+0x17f8>
  403180:	ldp	x29, x30, [sp], #16
  403184:	ret
  403188:	stp	x29, x30, [sp, #-32]!
  40318c:	stp	x20, x19, [sp, #16]
  403190:	mov	x29, sp
  403194:	mov	x20, x1
  403198:	mov	x19, x0
  40319c:	bl	40320c <ferror@plt+0x187c>
  4031a0:	lsr	x8, x0, #32
  4031a4:	cbnz	x8, 4031b4 <ferror@plt+0x1824>
  4031a8:	ldp	x20, x19, [sp, #16]
  4031ac:	ldp	x29, x30, [sp], #32
  4031b0:	ret
  4031b4:	bl	401920 <__errno_location@plt>
  4031b8:	mov	w8, #0x22                  	// #34
  4031bc:	str	w8, [x0]
  4031c0:	adrp	x8, 416000 <ferror@plt+0x14670>
  4031c4:	ldr	w0, [x8, #736]
  4031c8:	adrp	x1, 404000 <ferror@plt+0x2670>
  4031cc:	add	x1, x1, #0xf45
  4031d0:	mov	x2, x20
  4031d4:	mov	x3, x19
  4031d8:	bl	401970 <err@plt>
  4031dc:	stp	x29, x30, [sp, #-16]!
  4031e0:	mov	w2, #0x10                  	// #16
  4031e4:	mov	x29, sp
  4031e8:	bl	403188 <ferror@plt+0x17f8>
  4031ec:	ldp	x29, x30, [sp], #16
  4031f0:	ret
  4031f4:	stp	x29, x30, [sp, #-16]!
  4031f8:	mov	w2, #0xa                   	// #10
  4031fc:	mov	x29, sp
  403200:	bl	40320c <ferror@plt+0x187c>
  403204:	ldp	x29, x30, [sp], #16
  403208:	ret
  40320c:	sub	sp, sp, #0x40
  403210:	stp	x29, x30, [sp, #16]
  403214:	stp	x22, x21, [sp, #32]
  403218:	stp	x20, x19, [sp, #48]
  40321c:	add	x29, sp, #0x10
  403220:	mov	w22, w2
  403224:	mov	x20, x1
  403228:	mov	x19, x0
  40322c:	str	xzr, [sp, #8]
  403230:	bl	401920 <__errno_location@plt>
  403234:	mov	x21, x0
  403238:	str	wzr, [x0]
  40323c:	cbz	x19, 40328c <ferror@plt+0x18fc>
  403240:	ldrb	w8, [x19]
  403244:	cbz	w8, 40328c <ferror@plt+0x18fc>
  403248:	add	x1, sp, #0x8
  40324c:	mov	x0, x19
  403250:	mov	w2, w22
  403254:	bl	401770 <strtoumax@plt>
  403258:	ldr	w8, [x21]
  40325c:	cbnz	w8, 40328c <ferror@plt+0x18fc>
  403260:	ldr	x8, [sp, #8]
  403264:	cmp	x8, x19
  403268:	b.eq	40328c <ferror@plt+0x18fc>  // b.none
  40326c:	cbz	x8, 403278 <ferror@plt+0x18e8>
  403270:	ldrb	w8, [x8]
  403274:	cbnz	w8, 40328c <ferror@plt+0x18fc>
  403278:	ldp	x20, x19, [sp, #48]
  40327c:	ldp	x22, x21, [sp, #32]
  403280:	ldp	x29, x30, [sp, #16]
  403284:	add	sp, sp, #0x40
  403288:	ret
  40328c:	ldr	w8, [x21]
  403290:	adrp	x9, 416000 <ferror@plt+0x14670>
  403294:	ldr	w0, [x9, #736]
  403298:	adrp	x1, 404000 <ferror@plt+0x2670>
  40329c:	add	x1, x1, #0xf45
  4032a0:	mov	x2, x20
  4032a4:	mov	x3, x19
  4032a8:	cmp	w8, #0x22
  4032ac:	b.ne	4032b4 <ferror@plt+0x1924>  // b.any
  4032b0:	bl	401970 <err@plt>
  4032b4:	bl	4018e0 <errx@plt>
  4032b8:	stp	x29, x30, [sp, #-16]!
  4032bc:	mov	w2, #0x10                  	// #16
  4032c0:	mov	x29, sp
  4032c4:	bl	40320c <ferror@plt+0x187c>
  4032c8:	ldp	x29, x30, [sp], #16
  4032cc:	ret
  4032d0:	stp	x29, x30, [sp, #-48]!
  4032d4:	mov	x29, sp
  4032d8:	str	x21, [sp, #16]
  4032dc:	stp	x20, x19, [sp, #32]
  4032e0:	mov	x20, x1
  4032e4:	mov	x19, x0
  4032e8:	str	xzr, [x29, #24]
  4032ec:	bl	401920 <__errno_location@plt>
  4032f0:	mov	x21, x0
  4032f4:	str	wzr, [x0]
  4032f8:	cbz	x19, 403340 <ferror@plt+0x19b0>
  4032fc:	ldrb	w8, [x19]
  403300:	cbz	w8, 403340 <ferror@plt+0x19b0>
  403304:	add	x1, x29, #0x18
  403308:	mov	x0, x19
  40330c:	bl	401640 <strtod@plt>
  403310:	ldr	w8, [x21]
  403314:	cbnz	w8, 403340 <ferror@plt+0x19b0>
  403318:	ldr	x8, [x29, #24]
  40331c:	cmp	x8, x19
  403320:	b.eq	403340 <ferror@plt+0x19b0>  // b.none
  403324:	cbz	x8, 403330 <ferror@plt+0x19a0>
  403328:	ldrb	w8, [x8]
  40332c:	cbnz	w8, 403340 <ferror@plt+0x19b0>
  403330:	ldp	x20, x19, [sp, #32]
  403334:	ldr	x21, [sp, #16]
  403338:	ldp	x29, x30, [sp], #48
  40333c:	ret
  403340:	ldr	w8, [x21]
  403344:	adrp	x9, 416000 <ferror@plt+0x14670>
  403348:	ldr	w0, [x9, #736]
  40334c:	adrp	x1, 404000 <ferror@plt+0x2670>
  403350:	add	x1, x1, #0xf45
  403354:	mov	x2, x20
  403358:	mov	x3, x19
  40335c:	cmp	w8, #0x22
  403360:	b.ne	403368 <ferror@plt+0x19d8>  // b.any
  403364:	bl	401970 <err@plt>
  403368:	bl	4018e0 <errx@plt>
  40336c:	stp	x29, x30, [sp, #-48]!
  403370:	mov	x29, sp
  403374:	str	x21, [sp, #16]
  403378:	stp	x20, x19, [sp, #32]
  40337c:	mov	x20, x1
  403380:	mov	x19, x0
  403384:	str	xzr, [x29, #24]
  403388:	bl	401920 <__errno_location@plt>
  40338c:	mov	x21, x0
  403390:	str	wzr, [x0]
  403394:	cbz	x19, 4033e0 <ferror@plt+0x1a50>
  403398:	ldrb	w8, [x19]
  40339c:	cbz	w8, 4033e0 <ferror@plt+0x1a50>
  4033a0:	add	x1, x29, #0x18
  4033a4:	mov	w2, #0xa                   	// #10
  4033a8:	mov	x0, x19
  4033ac:	bl	401800 <strtol@plt>
  4033b0:	ldr	w8, [x21]
  4033b4:	cbnz	w8, 4033e0 <ferror@plt+0x1a50>
  4033b8:	ldr	x8, [x29, #24]
  4033bc:	cmp	x8, x19
  4033c0:	b.eq	4033e0 <ferror@plt+0x1a50>  // b.none
  4033c4:	cbz	x8, 4033d0 <ferror@plt+0x1a40>
  4033c8:	ldrb	w8, [x8]
  4033cc:	cbnz	w8, 4033e0 <ferror@plt+0x1a50>
  4033d0:	ldp	x20, x19, [sp, #32]
  4033d4:	ldr	x21, [sp, #16]
  4033d8:	ldp	x29, x30, [sp], #48
  4033dc:	ret
  4033e0:	ldr	w8, [x21]
  4033e4:	adrp	x9, 416000 <ferror@plt+0x14670>
  4033e8:	ldr	w0, [x9, #736]
  4033ec:	adrp	x1, 404000 <ferror@plt+0x2670>
  4033f0:	add	x1, x1, #0xf45
  4033f4:	mov	x2, x20
  4033f8:	mov	x3, x19
  4033fc:	cmp	w8, #0x22
  403400:	b.ne	403408 <ferror@plt+0x1a78>  // b.any
  403404:	bl	401970 <err@plt>
  403408:	bl	4018e0 <errx@plt>
  40340c:	stp	x29, x30, [sp, #-48]!
  403410:	mov	x29, sp
  403414:	str	x21, [sp, #16]
  403418:	stp	x20, x19, [sp, #32]
  40341c:	mov	x20, x1
  403420:	mov	x19, x0
  403424:	str	xzr, [x29, #24]
  403428:	bl	401920 <__errno_location@plt>
  40342c:	mov	x21, x0
  403430:	str	wzr, [x0]
  403434:	cbz	x19, 403480 <ferror@plt+0x1af0>
  403438:	ldrb	w8, [x19]
  40343c:	cbz	w8, 403480 <ferror@plt+0x1af0>
  403440:	add	x1, x29, #0x18
  403444:	mov	w2, #0xa                   	// #10
  403448:	mov	x0, x19
  40344c:	bl	4015c0 <strtoul@plt>
  403450:	ldr	w8, [x21]
  403454:	cbnz	w8, 403480 <ferror@plt+0x1af0>
  403458:	ldr	x8, [x29, #24]
  40345c:	cmp	x8, x19
  403460:	b.eq	403480 <ferror@plt+0x1af0>  // b.none
  403464:	cbz	x8, 403470 <ferror@plt+0x1ae0>
  403468:	ldrb	w8, [x8]
  40346c:	cbnz	w8, 403480 <ferror@plt+0x1af0>
  403470:	ldp	x20, x19, [sp, #32]
  403474:	ldr	x21, [sp, #16]
  403478:	ldp	x29, x30, [sp], #48
  40347c:	ret
  403480:	ldr	w8, [x21]
  403484:	adrp	x9, 416000 <ferror@plt+0x14670>
  403488:	ldr	w0, [x9, #736]
  40348c:	adrp	x1, 404000 <ferror@plt+0x2670>
  403490:	add	x1, x1, #0xf45
  403494:	mov	x2, x20
  403498:	mov	x3, x19
  40349c:	cmp	w8, #0x22
  4034a0:	b.ne	4034a8 <ferror@plt+0x1b18>  // b.any
  4034a4:	bl	401970 <err@plt>
  4034a8:	bl	4018e0 <errx@plt>
  4034ac:	sub	sp, sp, #0x30
  4034b0:	stp	x20, x19, [sp, #32]
  4034b4:	mov	x20, x1
  4034b8:	add	x1, sp, #0x8
  4034bc:	stp	x29, x30, [sp, #16]
  4034c0:	add	x29, sp, #0x10
  4034c4:	mov	x19, x0
  4034c8:	bl	402d38 <ferror@plt+0x13a8>
  4034cc:	cbnz	w0, 4034e4 <ferror@plt+0x1b54>
  4034d0:	ldr	x0, [sp, #8]
  4034d4:	ldp	x20, x19, [sp, #32]
  4034d8:	ldp	x29, x30, [sp, #16]
  4034dc:	add	sp, sp, #0x30
  4034e0:	ret
  4034e4:	bl	401920 <__errno_location@plt>
  4034e8:	adrp	x9, 416000 <ferror@plt+0x14670>
  4034ec:	ldr	w8, [x0]
  4034f0:	ldr	w0, [x9, #736]
  4034f4:	adrp	x1, 404000 <ferror@plt+0x2670>
  4034f8:	add	x1, x1, #0xf45
  4034fc:	mov	x2, x20
  403500:	mov	x3, x19
  403504:	cbnz	w8, 40350c <ferror@plt+0x1b7c>
  403508:	bl	4018e0 <errx@plt>
  40350c:	bl	401970 <err@plt>
  403510:	stp	x29, x30, [sp, #-32]!
  403514:	str	x19, [sp, #16]
  403518:	mov	x19, x1
  40351c:	mov	x1, x2
  403520:	mov	x29, sp
  403524:	bl	4032d0 <ferror@plt+0x1940>
  403528:	fcvtzs	x8, d0
  40352c:	mov	x9, #0x848000000000        	// #145685290680320
  403530:	movk	x9, #0x412e, lsl #48
  403534:	scvtf	d1, x8
  403538:	fmov	d2, x9
  40353c:	fsub	d0, d0, d1
  403540:	fmul	d0, d0, d2
  403544:	fcvtzs	x9, d0
  403548:	stp	x8, x9, [x19]
  40354c:	ldr	x19, [sp, #16]
  403550:	ldp	x29, x30, [sp], #32
  403554:	ret
  403558:	and	w8, w0, #0xf000
  40355c:	sub	w8, w8, #0x1, lsl #12
  403560:	lsr	w9, w8, #12
  403564:	cmp	w9, #0xb
  403568:	mov	w8, wzr
  40356c:	b.hi	4035c0 <ferror@plt+0x1c30>  // b.pmore
  403570:	adrp	x10, 404000 <ferror@plt+0x2670>
  403574:	add	x10, x10, #0xf27
  403578:	adr	x11, 40358c <ferror@plt+0x1bfc>
  40357c:	ldrb	w12, [x10, x9]
  403580:	add	x11, x11, x12, lsl #2
  403584:	mov	w9, #0x64                  	// #100
  403588:	br	x11
  40358c:	mov	w9, #0x70                  	// #112
  403590:	b	4035b8 <ferror@plt+0x1c28>
  403594:	mov	w9, #0x63                  	// #99
  403598:	b	4035b8 <ferror@plt+0x1c28>
  40359c:	mov	w9, #0x62                  	// #98
  4035a0:	b	4035b8 <ferror@plt+0x1c28>
  4035a4:	mov	w9, #0x6c                  	// #108
  4035a8:	b	4035b8 <ferror@plt+0x1c28>
  4035ac:	mov	w9, #0x73                  	// #115
  4035b0:	b	4035b8 <ferror@plt+0x1c28>
  4035b4:	mov	w9, #0x2d                  	// #45
  4035b8:	mov	w8, #0x1                   	// #1
  4035bc:	strb	w9, [x1]
  4035c0:	tst	w0, #0x100
  4035c4:	mov	w9, #0x72                  	// #114
  4035c8:	mov	w10, #0x2d                  	// #45
  4035cc:	add	x11, x1, x8
  4035d0:	mov	w12, #0x77                  	// #119
  4035d4:	csel	w17, w10, w9, eq  // eq = none
  4035d8:	tst	w0, #0x80
  4035dc:	mov	w14, #0x53                  	// #83
  4035e0:	mov	w15, #0x73                  	// #115
  4035e4:	mov	w16, #0x78                  	// #120
  4035e8:	strb	w17, [x11]
  4035ec:	csel	w17, w10, w12, eq  // eq = none
  4035f0:	tst	w0, #0x40
  4035f4:	orr	x13, x8, #0x2
  4035f8:	strb	w17, [x11, #1]
  4035fc:	csel	w11, w15, w14, ne  // ne = any
  403600:	csel	w17, w16, w10, ne  // ne = any
  403604:	tst	w0, #0x800
  403608:	csel	w11, w17, w11, eq  // eq = none
  40360c:	add	x13, x13, x1
  403610:	tst	w0, #0x20
  403614:	strb	w11, [x13]
  403618:	csel	w11, w10, w9, eq  // eq = none
  40361c:	tst	w0, #0x10
  403620:	strb	w11, [x13, #1]
  403624:	csel	w11, w10, w12, eq  // eq = none
  403628:	tst	w0, #0x8
  40362c:	csel	w14, w15, w14, ne  // ne = any
  403630:	csel	w15, w16, w10, ne  // ne = any
  403634:	tst	w0, #0x400
  403638:	orr	x8, x8, #0x6
  40363c:	csel	w14, w15, w14, eq  // eq = none
  403640:	tst	w0, #0x4
  403644:	add	x8, x8, x1
  403648:	csel	w9, w10, w9, eq  // eq = none
  40364c:	tst	w0, #0x2
  403650:	mov	w17, #0x54                  	// #84
  403654:	strb	w11, [x13, #2]
  403658:	mov	w11, #0x74                  	// #116
  40365c:	strb	w14, [x13, #3]
  403660:	strb	w9, [x8]
  403664:	csel	w9, w10, w12, eq  // eq = none
  403668:	tst	w0, #0x1
  40366c:	strb	w9, [x8, #1]
  403670:	csel	w9, w11, w17, ne  // ne = any
  403674:	csel	w10, w16, w10, ne  // ne = any
  403678:	tst	w0, #0x200
  40367c:	csel	w9, w10, w9, eq  // eq = none
  403680:	mov	x0, x1
  403684:	strb	w9, [x8, #2]
  403688:	strb	wzr, [x8, #3]
  40368c:	ret
  403690:	sub	sp, sp, #0x60
  403694:	stp	x22, x21, [sp, #64]
  403698:	stp	x20, x19, [sp, #80]
  40369c:	mov	x21, x1
  4036a0:	mov	w20, w0
  4036a4:	add	x22, sp, #0x8
  4036a8:	stp	x29, x30, [sp, #48]
  4036ac:	add	x29, sp, #0x30
  4036b0:	tbz	w0, #1, 4036c0 <ferror@plt+0x1d30>
  4036b4:	orr	x22, x22, #0x1
  4036b8:	mov	w8, #0x20                  	// #32
  4036bc:	strb	w8, [sp, #8]
  4036c0:	mov	x0, x21
  4036c4:	bl	403860 <ferror@plt+0x1ed0>
  4036c8:	cbz	w0, 4036ec <ferror@plt+0x1d5c>
  4036cc:	mov	w8, #0x6667                	// #26215
  4036d0:	movk	w8, #0x6666, lsl #16
  4036d4:	smull	x8, w0, w8
  4036d8:	lsr	x9, x8, #63
  4036dc:	asr	x8, x8, #34
  4036e0:	add	w8, w8, w9
  4036e4:	sxtw	x9, w8
  4036e8:	b	4036f0 <ferror@plt+0x1d60>
  4036ec:	mov	x9, xzr
  4036f0:	adrp	x8, 404000 <ferror@plt+0x2670>
  4036f4:	add	x8, x8, #0xf4e
  4036f8:	ldrb	w11, [x8, x9]
  4036fc:	mov	x10, #0xffffffffffffffff    	// #-1
  403700:	lsl	x8, x10, x0
  403704:	bic	x8, x21, x8
  403708:	cmp	w0, #0x0
  40370c:	mov	x10, x22
  403710:	lsr	x19, x21, x0
  403714:	csel	x8, x8, xzr, ne  // ne = any
  403718:	strb	w11, [x10], #1
  40371c:	tbz	w20, #0, 403730 <ferror@plt+0x1da0>
  403720:	cbz	x9, 403730 <ferror@plt+0x1da0>
  403724:	mov	w9, #0x4269                	// #17001
  403728:	add	x10, x22, #0x3
  40372c:	sturh	w9, [x22, #1]
  403730:	strb	wzr, [x10]
  403734:	cbz	x8, 40377c <ferror@plt+0x1dec>
  403738:	sub	w9, w0, #0xa
  40373c:	lsr	x8, x8, x9
  403740:	tbnz	w20, #2, 403788 <ferror@plt+0x1df8>
  403744:	mov	x10, #0xf5c3                	// #62915
  403748:	movk	x10, #0x5c28, lsl #16
  40374c:	add	x9, x8, #0x32
  403750:	movk	x10, #0xc28f, lsl #32
  403754:	movk	x10, #0x28f5, lsl #48
  403758:	sub	x8, x8, #0x3b6
  40375c:	lsr	x9, x9, #2
  403760:	cmp	x8, #0x64
  403764:	umulh	x8, x9, x10
  403768:	lsr	x8, x8, #2
  40376c:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  403770:	cinc	w19, w19, cc  // cc = lo, ul, last
  403774:	cbnz	x20, 4037b8 <ferror@plt+0x1e28>
  403778:	b	403828 <ferror@plt+0x1e98>
  40377c:	mov	x20, xzr
  403780:	cbnz	x20, 4037b8 <ferror@plt+0x1e28>
  403784:	b	403828 <ferror@plt+0x1e98>
  403788:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  40378c:	add	x8, x8, #0x5
  403790:	movk	x9, #0xcccd
  403794:	umulh	x10, x8, x9
  403798:	lsr	x20, x10, #3
  40379c:	mul	x9, x20, x9
  4037a0:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4037a4:	ror	x9, x9, #1
  4037a8:	movk	x10, #0x1999, lsl #48
  4037ac:	cmp	x9, x10
  4037b0:	b.ls	403808 <ferror@plt+0x1e78>  // b.plast
  4037b4:	cbz	x20, 403828 <ferror@plt+0x1e98>
  4037b8:	bl	4016a0 <localeconv@plt>
  4037bc:	cbz	x0, 4037cc <ferror@plt+0x1e3c>
  4037c0:	ldr	x4, [x0]
  4037c4:	cbnz	x4, 4037d4 <ferror@plt+0x1e44>
  4037c8:	b	4037dc <ferror@plt+0x1e4c>
  4037cc:	mov	x4, xzr
  4037d0:	cbz	x4, 4037dc <ferror@plt+0x1e4c>
  4037d4:	ldrb	w8, [x4]
  4037d8:	cbnz	w8, 4037e4 <ferror@plt+0x1e54>
  4037dc:	adrp	x4, 404000 <ferror@plt+0x2670>
  4037e0:	add	x4, x4, #0x956
  4037e4:	adrp	x2, 404000 <ferror@plt+0x2670>
  4037e8:	add	x2, x2, #0xf56
  4037ec:	add	x0, sp, #0x10
  4037f0:	add	x6, sp, #0x8
  4037f4:	mov	w1, #0x20                  	// #32
  4037f8:	mov	w3, w19
  4037fc:	mov	x5, x20
  403800:	bl	401690 <snprintf@plt>
  403804:	b	403844 <ferror@plt+0x1eb4>
  403808:	mov	x9, #0xf5c3                	// #62915
  40380c:	movk	x9, #0x5c28, lsl #16
  403810:	movk	x9, #0xc28f, lsl #32
  403814:	lsr	x8, x8, #2
  403818:	movk	x9, #0x28f5, lsl #48
  40381c:	umulh	x8, x8, x9
  403820:	lsr	x20, x8, #2
  403824:	cbnz	x20, 4037b8 <ferror@plt+0x1e28>
  403828:	adrp	x2, 404000 <ferror@plt+0x2670>
  40382c:	add	x2, x2, #0xf60
  403830:	add	x0, sp, #0x10
  403834:	add	x4, sp, #0x8
  403838:	mov	w1, #0x20                  	// #32
  40383c:	mov	w3, w19
  403840:	bl	401690 <snprintf@plt>
  403844:	add	x0, sp, #0x10
  403848:	bl	401740 <strdup@plt>
  40384c:	ldp	x20, x19, [sp, #80]
  403850:	ldp	x22, x21, [sp, #64]
  403854:	ldp	x29, x30, [sp, #48]
  403858:	add	sp, sp, #0x60
  40385c:	ret
  403860:	mov	w8, #0xa                   	// #10
  403864:	lsr	x9, x0, x8
  403868:	cbz	x9, 40387c <ferror@plt+0x1eec>
  40386c:	cmp	x8, #0x33
  403870:	add	x8, x8, #0xa
  403874:	b.cc	403864 <ferror@plt+0x1ed4>  // b.lo, b.ul, b.last
  403878:	mov	w8, #0x46                  	// #70
  40387c:	sub	w0, w8, #0xa
  403880:	ret
  403884:	stp	x29, x30, [sp, #-80]!
  403888:	stp	x26, x25, [sp, #16]
  40388c:	stp	x24, x23, [sp, #32]
  403890:	stp	x22, x21, [sp, #48]
  403894:	stp	x20, x19, [sp, #64]
  403898:	mov	x29, sp
  40389c:	cbz	x0, 403980 <ferror@plt+0x1ff0>
  4038a0:	mov	x20, x3
  4038a4:	mov	w19, #0xffffffff            	// #-1
  4038a8:	cbz	x3, 40399c <ferror@plt+0x200c>
  4038ac:	mov	x21, x2
  4038b0:	cbz	x2, 40399c <ferror@plt+0x200c>
  4038b4:	mov	x22, x1
  4038b8:	cbz	x1, 40399c <ferror@plt+0x200c>
  4038bc:	ldrb	w8, [x0]
  4038c0:	cbz	w8, 40399c <ferror@plt+0x200c>
  4038c4:	ldrb	w8, [x0]
  4038c8:	cbz	w8, 403988 <ferror@plt+0x1ff8>
  4038cc:	mov	x24, xzr
  4038d0:	mov	x23, xzr
  4038d4:	add	x25, x0, #0x1
  4038d8:	b	4038e4 <ferror@plt+0x1f54>
  4038dc:	ldrb	w8, [x25], #1
  4038e0:	cbz	w8, 403998 <ferror@plt+0x2008>
  4038e4:	cmp	x24, x21
  4038e8:	b.cs	403958 <ferror@plt+0x1fc8>  // b.hs, b.nlast
  4038ec:	ldrb	w10, [x25]
  4038f0:	sub	x9, x25, #0x1
  4038f4:	cmp	x23, #0x0
  4038f8:	and	w8, w8, #0xff
  4038fc:	csel	x23, x9, x23, eq  // eq = none
  403900:	cmp	w8, #0x2c
  403904:	csel	x8, x9, xzr, eq  // eq = none
  403908:	cmp	w10, #0x0
  40390c:	csel	x26, x25, x8, eq  // eq = none
  403910:	mov	w8, #0x4                   	// #4
  403914:	cbz	x23, 403960 <ferror@plt+0x1fd0>
  403918:	cbz	x26, 403960 <ferror@plt+0x1fd0>
  40391c:	subs	x1, x26, x23
  403920:	b.ls	403970 <ferror@plt+0x1fe0>  // b.plast
  403924:	mov	x0, x23
  403928:	blr	x20
  40392c:	cmn	w0, #0x1
  403930:	b.eq	403970 <ferror@plt+0x1fe0>  // b.none
  403934:	str	w0, [x22, x24, lsl #2]
  403938:	ldrb	w8, [x26]
  40393c:	mov	x23, xzr
  403940:	add	x24, x24, #0x1
  403944:	cmp	w8, #0x0
  403948:	cset	w8, eq  // eq = none
  40394c:	lsl	w8, w8, #1
  403950:	cbnz	w8, 403964 <ferror@plt+0x1fd4>
  403954:	b	4038dc <ferror@plt+0x1f4c>
  403958:	mov	w19, #0xfffffffe            	// #-2
  40395c:	mov	w8, #0x1                   	// #1
  403960:	cbz	w8, 4038dc <ferror@plt+0x1f4c>
  403964:	cmp	w8, #0x4
  403968:	b.eq	4038dc <ferror@plt+0x1f4c>  // b.none
  40396c:	b	403990 <ferror@plt+0x2000>
  403970:	mov	w19, #0xffffffff            	// #-1
  403974:	mov	w8, #0x1                   	// #1
  403978:	cbnz	w8, 403964 <ferror@plt+0x1fd4>
  40397c:	b	4038dc <ferror@plt+0x1f4c>
  403980:	mov	w19, #0xffffffff            	// #-1
  403984:	b	40399c <ferror@plt+0x200c>
  403988:	mov	x24, xzr
  40398c:	b	403998 <ferror@plt+0x2008>
  403990:	cmp	w8, #0x2
  403994:	b.ne	40399c <ferror@plt+0x200c>  // b.any
  403998:	mov	w19, w24
  40399c:	mov	w0, w19
  4039a0:	ldp	x20, x19, [sp, #64]
  4039a4:	ldp	x22, x21, [sp, #48]
  4039a8:	ldp	x24, x23, [sp, #32]
  4039ac:	ldp	x26, x25, [sp, #16]
  4039b0:	ldp	x29, x30, [sp], #80
  4039b4:	ret
  4039b8:	stp	x29, x30, [sp, #-32]!
  4039bc:	str	x19, [sp, #16]
  4039c0:	mov	x29, sp
  4039c4:	cbz	x0, 4039e8 <ferror@plt+0x2058>
  4039c8:	mov	x19, x3
  4039cc:	mov	w8, #0xffffffff            	// #-1
  4039d0:	cbz	x3, 4039ec <ferror@plt+0x205c>
  4039d4:	ldrb	w9, [x0]
  4039d8:	cbz	w9, 4039ec <ferror@plt+0x205c>
  4039dc:	ldr	x8, [x19]
  4039e0:	cmp	x8, x2
  4039e4:	b.ls	4039fc <ferror@plt+0x206c>  // b.plast
  4039e8:	mov	w8, #0xffffffff            	// #-1
  4039ec:	ldr	x19, [sp, #16]
  4039f0:	mov	w0, w8
  4039f4:	ldp	x29, x30, [sp], #32
  4039f8:	ret
  4039fc:	cmp	w9, #0x2b
  403a00:	b.ne	403a0c <ferror@plt+0x207c>  // b.any
  403a04:	add	x0, x0, #0x1
  403a08:	b	403a10 <ferror@plt+0x2080>
  403a0c:	str	xzr, [x19]
  403a10:	ldr	x8, [x19]
  403a14:	mov	x3, x4
  403a18:	add	x1, x1, x8, lsl #2
  403a1c:	sub	x2, x2, x8
  403a20:	bl	403884 <ferror@plt+0x1ef4>
  403a24:	mov	w8, w0
  403a28:	cmp	w0, #0x1
  403a2c:	b.lt	4039ec <ferror@plt+0x205c>  // b.tstop
  403a30:	ldr	x9, [x19]
  403a34:	add	x9, x9, w8, sxtw
  403a38:	str	x9, [x19]
  403a3c:	b	4039ec <ferror@plt+0x205c>
  403a40:	stp	x29, x30, [sp, #-80]!
  403a44:	stp	x22, x21, [sp, #48]
  403a48:	mov	w21, #0xffffffea            	// #-22
  403a4c:	str	x25, [sp, #16]
  403a50:	stp	x24, x23, [sp, #32]
  403a54:	stp	x20, x19, [sp, #64]
  403a58:	mov	x29, sp
  403a5c:	cbz	x1, 403b48 <ferror@plt+0x21b8>
  403a60:	cbz	x0, 403b48 <ferror@plt+0x21b8>
  403a64:	mov	x19, x2
  403a68:	cbz	x2, 403b48 <ferror@plt+0x21b8>
  403a6c:	ldrb	w8, [x0]
  403a70:	cbz	w8, 403b44 <ferror@plt+0x21b4>
  403a74:	mov	x20, x1
  403a78:	mov	x22, xzr
  403a7c:	add	x23, x0, #0x1
  403a80:	mov	w24, #0x1                   	// #1
  403a84:	b	403a90 <ferror@plt+0x2100>
  403a88:	ldrb	w8, [x23], #1
  403a8c:	cbz	w8, 403b44 <ferror@plt+0x21b4>
  403a90:	mov	x9, x23
  403a94:	ldrb	w10, [x9], #-1
  403a98:	cmp	x22, #0x0
  403a9c:	and	w8, w8, #0xff
  403aa0:	csel	x22, x9, x22, eq  // eq = none
  403aa4:	cmp	w8, #0x2c
  403aa8:	csel	x8, x9, xzr, eq  // eq = none
  403aac:	cmp	w10, #0x0
  403ab0:	csel	x25, x23, x8, eq  // eq = none
  403ab4:	mov	w8, #0x4                   	// #4
  403ab8:	cbz	x22, 403b1c <ferror@plt+0x218c>
  403abc:	cbz	x25, 403b1c <ferror@plt+0x218c>
  403ac0:	subs	x1, x25, x22
  403ac4:	b.ls	403b14 <ferror@plt+0x2184>  // b.plast
  403ac8:	mov	x0, x22
  403acc:	blr	x19
  403ad0:	tbnz	w0, #31, 403b2c <ferror@plt+0x219c>
  403ad4:	add	w8, w0, #0x7
  403ad8:	cmp	w0, #0x0
  403adc:	csel	w8, w8, w0, lt  // lt = tstop
  403ae0:	sbfx	x8, x8, #3, #29
  403ae4:	ldrb	w9, [x20, x8]
  403ae8:	and	w10, w0, #0x7
  403aec:	lsl	w10, w24, w10
  403af0:	mov	x22, xzr
  403af4:	orr	w9, w9, w10
  403af8:	strb	w9, [x20, x8]
  403afc:	ldrb	w8, [x25]
  403b00:	cmp	w8, #0x0
  403b04:	cset	w8, eq  // eq = none
  403b08:	lsl	w8, w8, #1
  403b0c:	cbnz	w8, 403b20 <ferror@plt+0x2190>
  403b10:	b	403a88 <ferror@plt+0x20f8>
  403b14:	mov	w21, #0xffffffff            	// #-1
  403b18:	mov	w8, #0x1                   	// #1
  403b1c:	cbz	w8, 403a88 <ferror@plt+0x20f8>
  403b20:	cmp	w8, #0x4
  403b24:	b.eq	403a88 <ferror@plt+0x20f8>  // b.none
  403b28:	b	403b3c <ferror@plt+0x21ac>
  403b2c:	mov	w8, #0x1                   	// #1
  403b30:	mov	w21, w0
  403b34:	cbnz	w8, 403b20 <ferror@plt+0x2190>
  403b38:	b	403a88 <ferror@plt+0x20f8>
  403b3c:	cmp	w8, #0x2
  403b40:	b.ne	403b48 <ferror@plt+0x21b8>  // b.any
  403b44:	mov	w21, wzr
  403b48:	mov	w0, w21
  403b4c:	ldp	x20, x19, [sp, #64]
  403b50:	ldp	x22, x21, [sp, #48]
  403b54:	ldp	x24, x23, [sp, #32]
  403b58:	ldr	x25, [sp, #16]
  403b5c:	ldp	x29, x30, [sp], #80
  403b60:	ret
  403b64:	stp	x29, x30, [sp, #-64]!
  403b68:	stp	x22, x21, [sp, #32]
  403b6c:	mov	w21, #0xffffffea            	// #-22
  403b70:	stp	x24, x23, [sp, #16]
  403b74:	stp	x20, x19, [sp, #48]
  403b78:	mov	x29, sp
  403b7c:	cbz	x1, 403c4c <ferror@plt+0x22bc>
  403b80:	cbz	x0, 403c4c <ferror@plt+0x22bc>
  403b84:	mov	x19, x2
  403b88:	cbz	x2, 403c4c <ferror@plt+0x22bc>
  403b8c:	ldrb	w8, [x0]
  403b90:	cbz	w8, 403c48 <ferror@plt+0x22b8>
  403b94:	mov	x20, x1
  403b98:	mov	x22, xzr
  403b9c:	add	x23, x0, #0x1
  403ba0:	b	403bac <ferror@plt+0x221c>
  403ba4:	ldrb	w8, [x23], #1
  403ba8:	cbz	w8, 403c48 <ferror@plt+0x22b8>
  403bac:	mov	x9, x23
  403bb0:	ldrb	w10, [x9], #-1
  403bb4:	cmp	x22, #0x0
  403bb8:	and	w8, w8, #0xff
  403bbc:	csel	x22, x9, x22, eq  // eq = none
  403bc0:	cmp	w8, #0x2c
  403bc4:	csel	x8, x9, xzr, eq  // eq = none
  403bc8:	cmp	w10, #0x0
  403bcc:	csel	x24, x23, x8, eq  // eq = none
  403bd0:	mov	w8, #0x4                   	// #4
  403bd4:	cbz	x22, 403c20 <ferror@plt+0x2290>
  403bd8:	cbz	x24, 403c20 <ferror@plt+0x2290>
  403bdc:	subs	x1, x24, x22
  403be0:	b.ls	403c18 <ferror@plt+0x2288>  // b.plast
  403be4:	mov	x0, x22
  403be8:	blr	x19
  403bec:	tbnz	x0, #63, 403c30 <ferror@plt+0x22a0>
  403bf0:	ldr	x8, [x20]
  403bf4:	mov	x22, xzr
  403bf8:	orr	x8, x8, x0
  403bfc:	str	x8, [x20]
  403c00:	ldrb	w8, [x24]
  403c04:	cmp	w8, #0x0
  403c08:	cset	w8, eq  // eq = none
  403c0c:	lsl	w8, w8, #1
  403c10:	cbnz	w8, 403c24 <ferror@plt+0x2294>
  403c14:	b	403ba4 <ferror@plt+0x2214>
  403c18:	mov	w21, #0xffffffff            	// #-1
  403c1c:	mov	w8, #0x1                   	// #1
  403c20:	cbz	w8, 403ba4 <ferror@plt+0x2214>
  403c24:	cmp	w8, #0x4
  403c28:	b.eq	403ba4 <ferror@plt+0x2214>  // b.none
  403c2c:	b	403c40 <ferror@plt+0x22b0>
  403c30:	mov	w8, #0x1                   	// #1
  403c34:	mov	w21, w0
  403c38:	cbnz	w8, 403c24 <ferror@plt+0x2294>
  403c3c:	b	403ba4 <ferror@plt+0x2214>
  403c40:	cmp	w8, #0x2
  403c44:	b.ne	403c4c <ferror@plt+0x22bc>  // b.any
  403c48:	mov	w21, wzr
  403c4c:	mov	w0, w21
  403c50:	ldp	x20, x19, [sp, #48]
  403c54:	ldp	x22, x21, [sp, #32]
  403c58:	ldp	x24, x23, [sp, #16]
  403c5c:	ldp	x29, x30, [sp], #64
  403c60:	ret
  403c64:	stp	x29, x30, [sp, #-64]!
  403c68:	mov	x29, sp
  403c6c:	str	x23, [sp, #16]
  403c70:	stp	x22, x21, [sp, #32]
  403c74:	stp	x20, x19, [sp, #48]
  403c78:	str	xzr, [x29, #24]
  403c7c:	cbz	x0, 403d6c <ferror@plt+0x23dc>
  403c80:	mov	w21, w3
  403c84:	mov	x19, x2
  403c88:	mov	x23, x1
  403c8c:	mov	x22, x0
  403c90:	str	w3, [x1]
  403c94:	str	w3, [x2]
  403c98:	bl	401920 <__errno_location@plt>
  403c9c:	str	wzr, [x0]
  403ca0:	ldrb	w8, [x22]
  403ca4:	mov	x20, x0
  403ca8:	cmp	w8, #0x3a
  403cac:	b.ne	403cf4 <ferror@plt+0x2364>  // b.any
  403cb0:	add	x21, x22, #0x1
  403cb4:	add	x1, x29, #0x18
  403cb8:	mov	w2, #0xa                   	// #10
  403cbc:	mov	x0, x21
  403cc0:	bl	401800 <strtol@plt>
  403cc4:	str	w0, [x19]
  403cc8:	ldr	w8, [x20]
  403ccc:	mov	w0, #0xffffffff            	// #-1
  403cd0:	cbnz	w8, 403d6c <ferror@plt+0x23dc>
  403cd4:	ldr	x8, [x29, #24]
  403cd8:	cbz	x8, 403d6c <ferror@plt+0x23dc>
  403cdc:	cmp	x8, x21
  403ce0:	mov	w0, #0xffffffff            	// #-1
  403ce4:	b.eq	403d6c <ferror@plt+0x23dc>  // b.none
  403ce8:	ldrb	w8, [x8]
  403cec:	cbz	w8, 403d68 <ferror@plt+0x23d8>
  403cf0:	b	403d6c <ferror@plt+0x23dc>
  403cf4:	add	x1, x29, #0x18
  403cf8:	mov	w2, #0xa                   	// #10
  403cfc:	mov	x0, x22
  403d00:	bl	401800 <strtol@plt>
  403d04:	str	w0, [x23]
  403d08:	str	w0, [x19]
  403d0c:	ldr	x8, [x29, #24]
  403d10:	mov	w0, #0xffffffff            	// #-1
  403d14:	cmp	x8, x22
  403d18:	b.eq	403d6c <ferror@plt+0x23dc>  // b.none
  403d1c:	ldr	w9, [x20]
  403d20:	cbnz	w9, 403d6c <ferror@plt+0x23dc>
  403d24:	cbz	x8, 403d6c <ferror@plt+0x23dc>
  403d28:	ldrb	w9, [x8]
  403d2c:	cmp	w9, #0x2d
  403d30:	b.eq	403d54 <ferror@plt+0x23c4>  // b.none
  403d34:	cmp	w9, #0x3a
  403d38:	b.ne	403d68 <ferror@plt+0x23d8>  // b.any
  403d3c:	ldrb	w10, [x8, #1]
  403d40:	cbz	w10, 403d64 <ferror@plt+0x23d4>
  403d44:	cmp	w9, #0x3a
  403d48:	b.eq	403d54 <ferror@plt+0x23c4>  // b.none
  403d4c:	cmp	w9, #0x2d
  403d50:	b.ne	403d68 <ferror@plt+0x23d8>  // b.any
  403d54:	add	x21, x8, #0x1
  403d58:	str	xzr, [x29, #24]
  403d5c:	str	wzr, [x20]
  403d60:	b	403cb4 <ferror@plt+0x2324>
  403d64:	str	w21, [x19]
  403d68:	mov	w0, wzr
  403d6c:	ldp	x20, x19, [sp, #48]
  403d70:	ldp	x22, x21, [sp, #32]
  403d74:	ldr	x23, [sp, #16]
  403d78:	ldp	x29, x30, [sp], #64
  403d7c:	ret
  403d80:	sub	sp, sp, #0x50
  403d84:	stp	x20, x19, [sp, #64]
  403d88:	mov	x20, x1
  403d8c:	mov	x19, x0
  403d90:	stp	x29, x30, [sp, #16]
  403d94:	stp	x24, x23, [sp, #32]
  403d98:	stp	x22, x21, [sp, #48]
  403d9c:	add	x29, sp, #0x10
  403da0:	mov	w0, wzr
  403da4:	cbz	x20, 403e70 <ferror@plt+0x24e0>
  403da8:	cbz	x19, 403e70 <ferror@plt+0x24e0>
  403dac:	add	x1, sp, #0x8
  403db0:	mov	x0, x19
  403db4:	bl	403e88 <ferror@plt+0x24f8>
  403db8:	mov	x21, x0
  403dbc:	mov	x1, sp
  403dc0:	mov	x0, x20
  403dc4:	bl	403e88 <ferror@plt+0x24f8>
  403dc8:	ldp	x24, x22, [sp]
  403dcc:	adds	x8, x24, x22
  403dd0:	b.eq	403dfc <ferror@plt+0x246c>  // b.none
  403dd4:	mov	x23, x0
  403dd8:	cmp	x8, #0x1
  403ddc:	b.ne	403e24 <ferror@plt+0x2494>  // b.any
  403de0:	cbz	x21, 403e08 <ferror@plt+0x2478>
  403de4:	ldrb	w8, [x21]
  403de8:	cmp	w8, #0x2f
  403dec:	b.ne	403e08 <ferror@plt+0x2478>  // b.any
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	cbnz	w0, 403e64 <ferror@plt+0x24d4>
  403df8:	b	403da0 <ferror@plt+0x2410>
  403dfc:	mov	w0, #0x1                   	// #1
  403e00:	cbnz	w0, 403e64 <ferror@plt+0x24d4>
  403e04:	b	403da0 <ferror@plt+0x2410>
  403e08:	cbz	x23, 403e24 <ferror@plt+0x2494>
  403e0c:	ldrb	w8, [x23]
  403e10:	cmp	w8, #0x2f
  403e14:	b.ne	403e24 <ferror@plt+0x2494>  // b.any
  403e18:	mov	w0, #0x1                   	// #1
  403e1c:	cbnz	w0, 403e64 <ferror@plt+0x24d4>
  403e20:	b	403da0 <ferror@plt+0x2410>
  403e24:	mov	w0, #0x3                   	// #3
  403e28:	cbz	x21, 403e50 <ferror@plt+0x24c0>
  403e2c:	cbz	x23, 403e50 <ferror@plt+0x24c0>
  403e30:	cmp	x22, x24
  403e34:	b.ne	403e50 <ferror@plt+0x24c0>  // b.any
  403e38:	mov	x0, x21
  403e3c:	mov	x1, x23
  403e40:	mov	x2, x22
  403e44:	bl	4016f0 <strncmp@plt>
  403e48:	cbz	w0, 403e58 <ferror@plt+0x24c8>
  403e4c:	mov	w0, #0x3                   	// #3
  403e50:	cbnz	w0, 403e64 <ferror@plt+0x24d4>
  403e54:	b	403da0 <ferror@plt+0x2410>
  403e58:	add	x19, x21, x22
  403e5c:	add	x20, x23, x24
  403e60:	cbz	w0, 403da0 <ferror@plt+0x2410>
  403e64:	cmp	w0, #0x3
  403e68:	b.ne	403e70 <ferror@plt+0x24e0>  // b.any
  403e6c:	mov	w0, wzr
  403e70:	ldp	x20, x19, [sp, #64]
  403e74:	ldp	x22, x21, [sp, #48]
  403e78:	ldp	x24, x23, [sp, #32]
  403e7c:	ldp	x29, x30, [sp, #16]
  403e80:	add	sp, sp, #0x50
  403e84:	ret
  403e88:	mov	x8, x0
  403e8c:	str	xzr, [x1]
  403e90:	mov	x0, x8
  403e94:	cbz	x8, 403edc <ferror@plt+0x254c>
  403e98:	ldrb	w9, [x0]
  403e9c:	cmp	w9, #0x2f
  403ea0:	b.ne	403eb4 <ferror@plt+0x2524>  // b.any
  403ea4:	mov	x8, x0
  403ea8:	ldrb	w10, [x8, #1]!
  403eac:	cmp	w10, #0x2f
  403eb0:	b.eq	403e90 <ferror@plt+0x2500>  // b.none
  403eb4:	cbz	w9, 403ed8 <ferror@plt+0x2548>
  403eb8:	mov	w8, #0x1                   	// #1
  403ebc:	str	x8, [x1]
  403ec0:	ldrb	w9, [x0, x8]
  403ec4:	cbz	w9, 403edc <ferror@plt+0x254c>
  403ec8:	cmp	w9, #0x2f
  403ecc:	b.eq	403edc <ferror@plt+0x254c>  // b.none
  403ed0:	add	x8, x8, #0x1
  403ed4:	b	403ebc <ferror@plt+0x252c>
  403ed8:	mov	x0, xzr
  403edc:	ret
  403ee0:	stp	x29, x30, [sp, #-64]!
  403ee4:	orr	x8, x0, x1
  403ee8:	stp	x24, x23, [sp, #16]
  403eec:	stp	x22, x21, [sp, #32]
  403ef0:	stp	x20, x19, [sp, #48]
  403ef4:	mov	x29, sp
  403ef8:	cbz	x8, 403f2c <ferror@plt+0x259c>
  403efc:	mov	x19, x1
  403f00:	mov	x22, x0
  403f04:	mov	x20, x2
  403f08:	cbz	x0, 403f40 <ferror@plt+0x25b0>
  403f0c:	cbz	x19, 403f54 <ferror@plt+0x25c4>
  403f10:	mov	x0, x22
  403f14:	bl	4015d0 <strlen@plt>
  403f18:	mvn	x8, x0
  403f1c:	cmp	x8, x20
  403f20:	b.cs	403f5c <ferror@plt+0x25cc>  // b.hs, b.nlast
  403f24:	mov	x21, xzr
  403f28:	b	403f98 <ferror@plt+0x2608>
  403f2c:	adrp	x0, 404000 <ferror@plt+0x2670>
  403f30:	add	x0, x0, #0xc28
  403f34:	bl	401740 <strdup@plt>
  403f38:	mov	x21, x0
  403f3c:	b	403f98 <ferror@plt+0x2608>
  403f40:	mov	x0, x19
  403f44:	mov	x1, x20
  403f48:	bl	401830 <strndup@plt>
  403f4c:	mov	x21, x0
  403f50:	b	403f98 <ferror@plt+0x2608>
  403f54:	mov	x0, x22
  403f58:	b	403f34 <ferror@plt+0x25a4>
  403f5c:	add	x24, x0, x20
  403f60:	mov	x23, x0
  403f64:	add	x0, x24, #0x1
  403f68:	bl	4016d0 <malloc@plt>
  403f6c:	mov	x21, x0
  403f70:	cbz	x0, 403f98 <ferror@plt+0x2608>
  403f74:	mov	x0, x21
  403f78:	mov	x1, x22
  403f7c:	mov	x2, x23
  403f80:	bl	401590 <memcpy@plt>
  403f84:	add	x0, x21, x23
  403f88:	mov	x1, x19
  403f8c:	mov	x2, x20
  403f90:	bl	401590 <memcpy@plt>
  403f94:	strb	wzr, [x21, x24]
  403f98:	mov	x0, x21
  403f9c:	ldp	x20, x19, [sp, #48]
  403fa0:	ldp	x22, x21, [sp, #32]
  403fa4:	ldp	x24, x23, [sp, #16]
  403fa8:	ldp	x29, x30, [sp], #64
  403fac:	ret
  403fb0:	stp	x29, x30, [sp, #-32]!
  403fb4:	stp	x20, x19, [sp, #16]
  403fb8:	mov	x19, x1
  403fbc:	mov	x20, x0
  403fc0:	mov	x29, sp
  403fc4:	cbz	x1, 403fd8 <ferror@plt+0x2648>
  403fc8:	mov	x0, x19
  403fcc:	bl	4015d0 <strlen@plt>
  403fd0:	mov	x2, x0
  403fd4:	b	403fdc <ferror@plt+0x264c>
  403fd8:	mov	x2, xzr
  403fdc:	mov	x0, x20
  403fe0:	mov	x1, x19
  403fe4:	bl	403ee0 <ferror@plt+0x2550>
  403fe8:	ldp	x20, x19, [sp, #16]
  403fec:	ldp	x29, x30, [sp], #32
  403ff0:	ret
  403ff4:	sub	sp, sp, #0x120
  403ff8:	stp	x29, x30, [sp, #256]
  403ffc:	add	x29, sp, #0x100
  404000:	add	x9, sp, #0x80
  404004:	mov	x10, sp
  404008:	mov	x11, #0xffffffffffffffd0    	// #-48
  40400c:	add	x8, x29, #0x20
  404010:	movk	x11, #0xff80, lsl #32
  404014:	add	x9, x9, #0x30
  404018:	add	x10, x10, #0x80
  40401c:	stp	x8, x9, [x29, #-32]
  404020:	stp	x10, x11, [x29, #-16]
  404024:	stp	q1, q2, [sp, #16]
  404028:	str	q0, [sp]
  40402c:	ldp	q0, q1, [x29, #-32]
  404030:	stp	x28, x19, [sp, #272]
  404034:	mov	x19, x0
  404038:	stp	x2, x3, [sp, #128]
  40403c:	sub	x0, x29, #0x28
  404040:	sub	x2, x29, #0x50
  404044:	stp	x4, x5, [sp, #144]
  404048:	stp	x6, x7, [sp, #160]
  40404c:	stp	q3, q4, [sp, #48]
  404050:	stp	q5, q6, [sp, #80]
  404054:	str	q7, [sp, #112]
  404058:	stp	q0, q1, [x29, #-80]
  40405c:	bl	401820 <vasprintf@plt>
  404060:	tbnz	w0, #31, 404088 <ferror@plt+0x26f8>
  404064:	ldur	x1, [x29, #-40]
  404068:	sxtw	x2, w0
  40406c:	mov	x0, x19
  404070:	bl	403ee0 <ferror@plt+0x2550>
  404074:	ldur	x8, [x29, #-40]
  404078:	mov	x19, x0
  40407c:	mov	x0, x8
  404080:	bl	401810 <free@plt>
  404084:	b	40408c <ferror@plt+0x26fc>
  404088:	mov	x19, xzr
  40408c:	mov	x0, x19
  404090:	ldp	x28, x19, [sp, #272]
  404094:	ldp	x29, x30, [sp, #256]
  404098:	add	sp, sp, #0x120
  40409c:	ret
  4040a0:	stp	x29, x30, [sp, #-80]!
  4040a4:	stp	x24, x23, [sp, #32]
  4040a8:	stp	x22, x21, [sp, #48]
  4040ac:	stp	x20, x19, [sp, #64]
  4040b0:	ldr	x19, [x0]
  4040b4:	str	x25, [sp, #16]
  4040b8:	mov	x29, sp
  4040bc:	ldrb	w8, [x19]
  4040c0:	cbz	w8, 4041c0 <ferror@plt+0x2830>
  4040c4:	mov	x20, x0
  4040c8:	mov	x22, x1
  4040cc:	mov	x0, x19
  4040d0:	mov	x1, x2
  4040d4:	mov	w23, w3
  4040d8:	mov	x21, x2
  4040dc:	bl	401840 <strspn@plt>
  4040e0:	add	x19, x19, x0
  4040e4:	ldrb	w8, [x19]
  4040e8:	cbz	x8, 4041bc <ferror@plt+0x282c>
  4040ec:	cbz	w23, 404174 <ferror@plt+0x27e4>
  4040f0:	cmp	w8, #0x3f
  4040f4:	b.hi	40418c <ferror@plt+0x27fc>  // b.pmore
  4040f8:	mov	w9, #0x1                   	// #1
  4040fc:	lsl	x8, x9, x8
  404100:	mov	x9, #0x1                   	// #1
  404104:	movk	x9, #0x84, lsl #32
  404108:	and	x8, x8, x9
  40410c:	cbz	x8, 40418c <ferror@plt+0x27fc>
  404110:	mov	x23, x19
  404114:	ldrb	w25, [x23], #1
  404118:	add	x1, x29, #0x1c
  40411c:	strb	wzr, [x29, #29]
  404120:	mov	x0, x23
  404124:	strb	w25, [x29, #28]
  404128:	bl	4041f8 <ferror@plt+0x2868>
  40412c:	str	x0, [x22]
  404130:	add	x8, x0, x19
  404134:	ldrb	w9, [x8, #1]
  404138:	mov	w8, wzr
  40413c:	cbz	w9, 4041e4 <ferror@plt+0x2854>
  404140:	cmp	w9, w25
  404144:	b.ne	4041e4 <ferror@plt+0x2854>  // b.any
  404148:	add	x8, x0, x19
  40414c:	ldrsb	w1, [x8, #2]
  404150:	mov	x24, x0
  404154:	cbz	w1, 404164 <ferror@plt+0x27d4>
  404158:	mov	x0, x21
  40415c:	bl	401850 <strchr@plt>
  404160:	cbz	x0, 4041e0 <ferror@plt+0x2850>
  404164:	add	x8, x19, x24
  404168:	add	x19, x8, #0x2
  40416c:	mov	w8, #0x1                   	// #1
  404170:	b	4041e8 <ferror@plt+0x2858>
  404174:	mov	x0, x19
  404178:	mov	x1, x21
  40417c:	bl	4018f0 <strcspn@plt>
  404180:	str	x0, [x22]
  404184:	add	x22, x19, x0
  404188:	b	4041b4 <ferror@plt+0x2824>
  40418c:	mov	x0, x19
  404190:	mov	x1, x21
  404194:	bl	4041f8 <ferror@plt+0x2868>
  404198:	str	x0, [x22]
  40419c:	add	x22, x19, x0
  4041a0:	ldrsb	w1, [x22]
  4041a4:	cbz	w1, 4041b4 <ferror@plt+0x2824>
  4041a8:	mov	x0, x21
  4041ac:	bl	401850 <strchr@plt>
  4041b0:	cbz	x0, 4041bc <ferror@plt+0x282c>
  4041b4:	str	x22, [x20]
  4041b8:	b	4041c4 <ferror@plt+0x2834>
  4041bc:	str	x19, [x20]
  4041c0:	mov	x19, xzr
  4041c4:	mov	x0, x19
  4041c8:	ldp	x20, x19, [sp, #64]
  4041cc:	ldp	x22, x21, [sp, #48]
  4041d0:	ldp	x24, x23, [sp, #32]
  4041d4:	ldr	x25, [sp, #16]
  4041d8:	ldp	x29, x30, [sp], #80
  4041dc:	ret
  4041e0:	mov	w8, wzr
  4041e4:	mov	x23, x19
  4041e8:	str	x19, [x20]
  4041ec:	mov	x19, x23
  4041f0:	tbz	w8, #0, 4041c0 <ferror@plt+0x2830>
  4041f4:	b	4041c4 <ferror@plt+0x2834>
  4041f8:	stp	x29, x30, [sp, #-48]!
  4041fc:	stp	x22, x21, [sp, #16]
  404200:	stp	x20, x19, [sp, #32]
  404204:	ldrb	w8, [x0]
  404208:	mov	x29, sp
  40420c:	cbz	w8, 40425c <ferror@plt+0x28cc>
  404210:	mov	x19, x1
  404214:	mov	x22, xzr
  404218:	mov	w20, wzr
  40421c:	add	x21, x0, #0x1
  404220:	b	404244 <ferror@plt+0x28b4>
  404224:	sxtb	w1, w8
  404228:	mov	x0, x19
  40422c:	bl	401850 <strchr@plt>
  404230:	cbnz	x0, 404268 <ferror@plt+0x28d8>
  404234:	mov	w20, wzr
  404238:	ldrb	w8, [x21, x22]
  40423c:	add	x22, x22, #0x1
  404240:	cbz	w8, 404268 <ferror@plt+0x28d8>
  404244:	cbnz	w20, 404234 <ferror@plt+0x28a4>
  404248:	and	w9, w8, #0xff
  40424c:	cmp	w9, #0x5c
  404250:	b.ne	404224 <ferror@plt+0x2894>  // b.any
  404254:	mov	w20, #0x1                   	// #1
  404258:	b	404238 <ferror@plt+0x28a8>
  40425c:	mov	w20, wzr
  404260:	mov	w22, wzr
  404264:	b	404268 <ferror@plt+0x28d8>
  404268:	sub	w8, w22, w20
  40426c:	ldp	x20, x19, [sp, #32]
  404270:	ldp	x22, x21, [sp, #16]
  404274:	sxtw	x0, w8
  404278:	ldp	x29, x30, [sp], #48
  40427c:	ret
  404280:	stp	x29, x30, [sp, #-32]!
  404284:	str	x19, [sp, #16]
  404288:	mov	x19, x0
  40428c:	mov	x29, sp
  404290:	mov	x0, x19
  404294:	bl	401720 <fgetc@plt>
  404298:	cmn	w0, #0x1
  40429c:	b.eq	4042b0 <ferror@plt+0x2920>  // b.none
  4042a0:	cmp	w0, #0xa
  4042a4:	b.ne	404290 <ferror@plt+0x2900>  // b.any
  4042a8:	mov	w0, wzr
  4042ac:	b	4042b4 <ferror@plt+0x2924>
  4042b0:	mov	w0, #0x1                   	// #1
  4042b4:	ldr	x19, [sp, #16]
  4042b8:	ldp	x29, x30, [sp], #32
  4042bc:	ret
  4042c0:	stp	x29, x30, [sp, #-48]!
  4042c4:	adrp	x0, 404000 <ferror@plt+0x2670>
  4042c8:	add	x0, x0, #0xf65
  4042cc:	str	x21, [sp, #16]
  4042d0:	stp	x20, x19, [sp, #32]
  4042d4:	mov	x29, sp
  4042d8:	bl	401930 <getenv@plt>
  4042dc:	adrp	x8, 404000 <ferror@plt+0x2670>
  4042e0:	add	x8, x8, #0xf6b
  4042e4:	cmp	x0, #0x0
  4042e8:	csel	x19, x8, x0, eq  // eq = none
  4042ec:	mov	x0, x19
  4042f0:	bl	404364 <ferror@plt+0x29d4>
  4042f4:	bl	401730 <__xpg_basename@plt>
  4042f8:	mov	x20, x0
  4042fc:	bl	4015d0 <strlen@plt>
  404300:	add	x0, x0, #0x2
  404304:	bl	4043b0 <ferror@plt+0x2a20>
  404308:	mov	w8, #0x2d                  	// #45
  40430c:	mov	x21, x0
  404310:	strb	w8, [x0], #1
  404314:	mov	x1, x20
  404318:	bl	401880 <strcpy@plt>
  40431c:	mov	x0, x19
  404320:	mov	x1, x21
  404324:	mov	x2, xzr
  404328:	bl	401620 <execl@plt>
  40432c:	bl	401920 <__errno_location@plt>
  404330:	ldr	w8, [x0]
  404334:	adrp	x1, 404000 <ferror@plt+0x2670>
  404338:	add	x1, x1, #0xa26
  40433c:	mov	w2, #0x5                   	// #5
  404340:	cmp	w8, #0x2
  404344:	mov	w8, #0x7e                  	// #126
  404348:	mov	x0, xzr
  40434c:	cinc	w20, w8, eq  // eq = none
  404350:	bl	4018d0 <dcgettext@plt>
  404354:	mov	x1, x0
  404358:	mov	w0, w20
  40435c:	mov	x2, x19
  404360:	bl	401970 <err@plt>
  404364:	stp	x29, x30, [sp, #-16]!
  404368:	mov	x29, sp
  40436c:	cbz	x0, 404380 <ferror@plt+0x29f0>
  404370:	bl	401740 <strdup@plt>
  404374:	cbz	x0, 4043a0 <ferror@plt+0x2a10>
  404378:	ldp	x29, x30, [sp], #16
  40437c:	ret
  404380:	adrp	x0, 404000 <ferror@plt+0x2670>
  404384:	adrp	x1, 404000 <ferror@plt+0x2670>
  404388:	adrp	x3, 404000 <ferror@plt+0x2670>
  40438c:	add	x0, x0, #0xf73
  404390:	add	x1, x1, #0xf77
  404394:	add	x3, x3, #0xf8a
  404398:	mov	w2, #0x4a                  	// #74
  40439c:	bl	401910 <__assert_fail@plt>
  4043a0:	adrp	x1, 404000 <ferror@plt+0x2670>
  4043a4:	add	x1, x1, #0xfa6
  4043a8:	mov	w0, #0x1                   	// #1
  4043ac:	bl	401970 <err@plt>
  4043b0:	stp	x29, x30, [sp, #-32]!
  4043b4:	str	x19, [sp, #16]
  4043b8:	mov	x29, sp
  4043bc:	mov	x19, x0
  4043c0:	bl	4016d0 <malloc@plt>
  4043c4:	cbz	x19, 4043cc <ferror@plt+0x2a3c>
  4043c8:	cbz	x0, 4043d8 <ferror@plt+0x2a48>
  4043cc:	ldr	x19, [sp, #16]
  4043d0:	ldp	x29, x30, [sp], #32
  4043d4:	ret
  4043d8:	adrp	x1, 404000 <ferror@plt+0x2670>
  4043dc:	add	x1, x1, #0xfbe
  4043e0:	mov	w0, #0x1                   	// #1
  4043e4:	mov	x2, x19
  4043e8:	bl	401970 <err@plt>
  4043ec:	nop
  4043f0:	stp	x29, x30, [sp, #-64]!
  4043f4:	mov	x29, sp
  4043f8:	stp	x19, x20, [sp, #16]
  4043fc:	adrp	x20, 415000 <ferror@plt+0x13670>
  404400:	add	x20, x20, #0xdf0
  404404:	stp	x21, x22, [sp, #32]
  404408:	adrp	x21, 415000 <ferror@plt+0x13670>
  40440c:	add	x21, x21, #0xde8
  404410:	sub	x20, x20, x21
  404414:	mov	w22, w0
  404418:	stp	x23, x24, [sp, #48]
  40441c:	mov	x23, x1
  404420:	mov	x24, x2
  404424:	bl	401558 <memcpy@plt-0x38>
  404428:	cmp	xzr, x20, asr #3
  40442c:	b.eq	404458 <ferror@plt+0x2ac8>  // b.none
  404430:	asr	x20, x20, #3
  404434:	mov	x19, #0x0                   	// #0
  404438:	ldr	x3, [x21, x19, lsl #3]
  40443c:	mov	x2, x24
  404440:	add	x19, x19, #0x1
  404444:	mov	x1, x23
  404448:	mov	w0, w22
  40444c:	blr	x3
  404450:	cmp	x20, x19
  404454:	b.ne	404438 <ferror@plt+0x2aa8>  // b.any
  404458:	ldp	x19, x20, [sp, #16]
  40445c:	ldp	x21, x22, [sp, #32]
  404460:	ldp	x23, x24, [sp, #48]
  404464:	ldp	x29, x30, [sp], #64
  404468:	ret
  40446c:	nop
  404470:	ret
  404474:	nop
  404478:	adrp	x2, 416000 <ferror@plt+0x14670>
  40447c:	mov	x1, #0x0                   	// #0
  404480:	ldr	x2, [x2, #528]
  404484:	b	401650 <__cxa_atexit@plt>
  404488:	mov	x2, x1
  40448c:	mov	x1, x0
  404490:	mov	w0, #0x0                   	// #0
  404494:	b	401940 <__xstat@plt>

Disassembly of section .fini:

0000000000404498 <.fini>:
  404498:	stp	x29, x30, [sp, #-16]!
  40449c:	mov	x29, sp
  4044a0:	ldp	x29, x30, [sp], #16
  4044a4:	ret
