$comment
	File created using the following command:
		vcd file projeto.msim.vcd -direction
$end
$date
	Tue Apr 16 09:12:21 2024
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module decoder_vhd_vec_tst $end
$var wire 1 ! input [1] $end
$var wire 1 " input [0] $end
$var wire 1 # output [3] $end
$var wire 1 $ output [2] $end
$var wire 1 % output [1] $end
$var wire 1 & output [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_input [1] $end
$var wire 1 1 ww_input [0] $end
$var wire 1 2 ww_output [3] $end
$var wire 1 3 ww_output [2] $end
$var wire 1 4 ww_output [1] $end
$var wire 1 5 ww_output [0] $end
$var wire 1 6 \output[0]~output_o\ $end
$var wire 1 7 \output[1]~output_o\ $end
$var wire 1 8 \output[2]~output_o\ $end
$var wire 1 9 \output[3]~output_o\ $end
$var wire 1 : \input[0]~input_o\ $end
$var wire 1 ; \input[1]~input_o\ $end
$var wire 1 < \Equal2~0_combout\ $end
$var wire 1 = \Equal2~1_combout\ $end
$var wire 1 > \Equal2~2_combout\ $end
$var wire 1 ? \Equal2~3_combout\ $end
$var wire 1 @ \ALT_INV_Equal2~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1(
x)
1*
1+
1,
1-
1.
1/
16
07
08
09
0:
0;
0<
0=
0>
0?
1@
0!
0"
00
01
0#
0$
0%
1&
02
03
04
15
$end
#60000
1!
10
1;
1<
1>
0@
18
06
13
05
1$
0&
#80000
0!
00
0;
0<
0>
1@
08
16
03
15
0$
1&
#90000
1"
11
1:
1<
1=
0@
17
06
14
05
1%
0&
#130000
0"
01
0:
0<
0=
1@
07
16
04
15
0%
1&
#190000
1"
1!
11
10
1;
1:
1<
1?
0@
19
06
12
05
1#
0&
#250000
0"
0!
01
00
0;
0:
0<
0?
1@
09
16
02
15
0#
1&
#1000000
