// Seed: 552522926
module module_0 (
    output uwire id_0
);
  wire id_2;
  assign module_1.id_28 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd3
) (
    input wire id_0,
    output wand id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9
    , id_33,
    input tri0 id_10,
    input uwire id_11,
    input tri id_12,
    input wor id_13,
    output wor id_14,
    input supply1 _id_15,
    input tri id_16,
    input tri id_17,
    input wire id_18,
    output tri0 id_19,
    output tri1 id_20,
    input wire id_21,
    input wand id_22,
    output tri id_23,
    input tri id_24,
    output wire id_25,
    output uwire id_26,
    input wor id_27,
    output wor id_28,
    input tri id_29,
    input uwire id_30,
    input tri0 id_31
);
  logic [id_15 : -1 'd0] id_34;
  ;
  or primCall (
      id_2,
      id_18,
      id_17,
      id_29,
      id_22,
      id_3,
      id_31,
      id_30,
      id_11,
      id_16,
      id_8,
      id_10,
      id_7,
      id_13,
      id_24,
      id_33,
      id_12,
      id_21,
      id_0,
      id_27,
      id_9,
      id_34
  );
  module_0 modCall_1 (id_2);
endmodule
