Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Aug 13 01:12:55 2024
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MI_alchitryTop_timing_summary_routed.rpt -pb MI_alchitryTop_timing_summary_routed.pb -rpx MI_alchitryTop_timing_summary_routed.rpx -warn_on_violation
| Design       : MI_alchitryTop
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          4           
TIMING-18  Warning   Missing input or output delay  62          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (24)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (24)
-------------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.810       -8.001                      5                  222        0.097        0.000                      0                  222        4.500        0.000                       0                    97  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
P_clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
P_clk_0            -2.810       -8.001                      5                  222        0.097        0.000                      0                  222        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        P_clk_0                     
(none)                      P_clk_0       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  P_clk_0
  To Clock:  P_clk_0

Setup :            5  Failing Endpoints,  Worst Slack       -2.810ns,  Total Violation       -8.001ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.810ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        12.835ns  (logic 2.502ns (19.493%)  route 10.333ns (80.507%))
  Logic Levels:           16  (LUT4=1 LUT6=15)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.634     9.437    aluManual/alu/multiplier/p_1967_in
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  aluManual/D_outputAlu_q[7]_i_10/O
                         net (fo=6, routed)           0.613    10.174    aluManual/alu/multiplier/p_1829_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  aluManual/D_outputAlu_q[8]_i_9/O
                         net (fo=4, routed)           0.782    11.080    aluManual/alu/multiplier/p_1696_in
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.204 r  aluManual/D_outputAlu_q[10]_i_21/O
                         net (fo=5, routed)           0.849    12.054    aluManual/alu/multiplier/p_1694_in
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.124    12.178 r  aluManual/D_outputAlu_q[10]_i_11/O
                         net (fo=6, routed)           0.647    12.825    aluManual/alu/multiplier/p_1516_in
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.949 r  aluManual/D_outputAlu_q[11]_i_18/O
                         net (fo=2, routed)           0.647    13.596    aluManual/alu/multiplier/p_1327_in
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.720 r  aluManual/D_outputAlu_q[12]_i_13/O
                         net (fo=3, routed)           0.603    14.323    aluManual/alu/multiplier/p_1325_in
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.447 r  aluManual/D_outputAlu_q[13]_i_15/O
                         net (fo=4, routed)           0.618    15.065    aluManual/alu/multiplier/p_1323_in
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124    15.189 r  aluManual/D_outputAlu_q[13]_i_10/O
                         net (fo=7, routed)           0.492    15.682    aluManual/alu/multiplier/p_1064_in
    SLICE_X59Y24         LUT4 (Prop_lut4_I3_O)        0.124    15.806 r  aluManual/D_outputAlu_q[15]_i_28/O
                         net (fo=3, routed)           0.587    16.393    aluManual/alu/multiplier/p_1104_in
    SLICE_X63Y24         LUT6 (Prop_lut6_I3_O)        0.124    16.517 r  aluManual/D_outputAlu_q[15]_i_8_comp/O
                         net (fo=1, routed)           0.805    17.321    aluManual/alu/multiplier/p_961_in_repN
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.124    17.445 f  aluManual/D_outputAlu_q[15]_i_4_comp/O
                         net (fo=1, routed)           0.401    17.847    aluManual/alu/multiplier/p_694_in
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124    17.971 r  aluManual/D_outputAlu_q[15]_i_1/O
                         net (fo=1, routed)           0.000    17.971    aluManual/D_outputAlu_q[15]_i_1_n_0
    SLICE_X61Y23         FDRE                                         r  aluManual/D_outputAlu_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503    14.908    aluManual/CLK
    SLICE_X61Y23         FDRE                                         r  aluManual/D_outputAlu_q_reg[15]/C
                         clock pessimism              0.259    15.167    
                         clock uncertainty           -0.035    15.132    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.029    15.161    aluManual/D_outputAlu_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                         -17.971    
  -------------------------------------------------------------------
                         slack                                 -2.810    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        12.424ns  (logic 2.502ns (20.138%)  route 9.922ns (79.862%))
  Logic Levels:           16  (LUT5=1 LUT6=15)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.634     9.437    aluManual/alu/multiplier/p_1967_in
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  aluManual/D_outputAlu_q[7]_i_10/O
                         net (fo=6, routed)           0.613    10.174    aluManual/alu/multiplier/p_1829_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  aluManual/D_outputAlu_q[8]_i_9/O
                         net (fo=4, routed)           0.782    11.080    aluManual/alu/multiplier/p_1696_in
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.204 r  aluManual/D_outputAlu_q[10]_i_21/O
                         net (fo=5, routed)           0.883    12.087    aluManual/alu/multiplier/p_1694_in
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.211 r  aluManual/D_outputAlu_q[11]_i_20/O
                         net (fo=4, routed)           0.477    12.688    aluManual/alu/multiplier/p_1566_in
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.812 r  aluManual/D_outputAlu_q[11]_i_16/O
                         net (fo=3, routed)           0.860    13.672    aluManual/D_outputAlu_q[11]_i_16_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.796 r  aluManual/D_outputAlu_q[12]_i_18/O
                         net (fo=2, routed)           0.529    14.325    aluManual/alu/multiplier/p_1214_in
    SLICE_X60Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.449 r  aluManual/D_outputAlu_q[13]_i_18/O
                         net (fo=2, routed)           0.583    15.032    aluManual/alu/multiplier/p_1212_in
    SLICE_X61Y22         LUT6 (Prop_lut6_I1_O)        0.124    15.156 r  aluManual/D_outputAlu_q[15]_i_38/O
                         net (fo=2, routed)           0.561    15.718    aluManual/alu/multiplier/p_1210_in
    SLICE_X63Y23         LUT6 (Prop_lut6_I1_O)        0.124    15.842 r  aluManual/D_outputAlu_q[15]_i_19_comp/O
                         net (fo=7, routed)           0.703    16.545    aluManual/alu/multiplier/p_1062_in
    SLICE_X61Y23         LUT6 (Prop_lut6_I2_O)        0.124    16.669 r  aluManual/D_outputAlu_q[15]_i_12/O
                         net (fo=2, routed)           0.481    17.150    aluManual/alu/multiplier/p_780_in
    SLICE_X60Y25         LUT5 (Prop_lut5_I1_O)        0.124    17.274 r  aluManual/D_outputAlu_q[14]_i_2/O
                         net (fo=1, routed)           0.162    17.436    aluManual/arith[14]
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.124    17.560 r  aluManual/D_outputAlu_q[14]_i_1/O
                         net (fo=1, routed)           0.000    17.560    aluManual/D_outputAlu_q[14]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  aluManual/D_outputAlu_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.501    14.906    aluManual/CLK
    SLICE_X60Y25         FDRE                                         r  aluManual/D_outputAlu_q_reg[14]/C
                         clock pessimism              0.259    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.081    15.211    aluManual/D_outputAlu_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -17.560    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        11.665ns  (logic 2.378ns (20.385%)  route 9.287ns (79.614%))
  Logic Levels:           15  (LUT5=1 LUT6=14)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.634     9.437    aluManual/alu/multiplier/p_1967_in
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  aluManual/D_outputAlu_q[7]_i_10/O
                         net (fo=6, routed)           0.613    10.174    aluManual/alu/multiplier/p_1829_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  aluManual/D_outputAlu_q[8]_i_9/O
                         net (fo=4, routed)           0.782    11.080    aluManual/alu/multiplier/p_1696_in
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.204 r  aluManual/D_outputAlu_q[10]_i_21/O
                         net (fo=5, routed)           0.883    12.087    aluManual/alu/multiplier/p_1694_in
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.211 r  aluManual/D_outputAlu_q[11]_i_20/O
                         net (fo=4, routed)           0.477    12.688    aluManual/alu/multiplier/p_1566_in
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.812 r  aluManual/D_outputAlu_q[11]_i_16/O
                         net (fo=3, routed)           0.860    13.672    aluManual/D_outputAlu_q[11]_i_16_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.796 r  aluManual/D_outputAlu_q[12]_i_18/O
                         net (fo=2, routed)           0.601    14.397    aluManual/alu/multiplier/p_1214_in
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  aluManual/D_outputAlu_q[12]_i_9/O
                         net (fo=4, routed)           0.469    14.990    aluManual/alu/multiplier/p_1066_in
    SLICE_X58Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.114 r  aluManual/D_outputAlu_q[13]_i_12/O
                         net (fo=4, routed)           0.618    15.732    aluManual/alu/multiplier/fa_286/P_cout20_out
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124    15.856 r  aluManual/D_outputAlu_q[13]_i_6/O
                         net (fo=1, routed)           0.432    16.288    aluManual/alu/multiplier/p_871_in
    SLICE_X63Y26         LUT5 (Prop_lut5_I1_O)        0.124    16.412 r  aluManual/D_outputAlu_q[13]_i_2/O
                         net (fo=1, routed)           0.264    16.677    aluManual/arith[13]
    SLICE_X63Y26         LUT6 (Prop_lut6_I3_O)        0.124    16.801 r  aluManual/D_outputAlu_q[13]_i_1/O
                         net (fo=1, routed)           0.000    16.801    aluManual/D_outputAlu_q[13]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  aluManual/D_outputAlu_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.909    aluManual/CLK
    SLICE_X63Y26         FDRE                                         r  aluManual/D_outputAlu_q_reg[13]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X63Y26         FDRE (Setup_fdre_C_D)        0.031    15.164    aluManual/D_outputAlu_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (VIOLATED) :        -1.191ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        11.270ns  (logic 2.254ns (20.000%)  route 9.016ns (80.000%))
  Logic Levels:           14  (LUT4=1 LUT5=1 LUT6=12)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.634     9.437    aluManual/alu/multiplier/p_1967_in
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  aluManual/D_outputAlu_q[7]_i_10/O
                         net (fo=6, routed)           0.613    10.174    aluManual/alu/multiplier/p_1829_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  aluManual/D_outputAlu_q[8]_i_9/O
                         net (fo=4, routed)           0.782    11.080    aluManual/alu/multiplier/p_1696_in
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.204 r  aluManual/D_outputAlu_q[10]_i_21/O
                         net (fo=5, routed)           0.883    12.087    aluManual/alu/multiplier/p_1694_in
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.211 r  aluManual/D_outputAlu_q[11]_i_20/O
                         net (fo=4, routed)           0.477    12.688    aluManual/alu/multiplier/p_1566_in
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.812 r  aluManual/D_outputAlu_q[11]_i_16/O
                         net (fo=3, routed)           0.860    13.672    aluManual/D_outputAlu_q[11]_i_16_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.796 r  aluManual/D_outputAlu_q[12]_i_18/O
                         net (fo=2, routed)           0.601    14.397    aluManual/alu/multiplier/p_1214_in
    SLICE_X60Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  aluManual/D_outputAlu_q[12]_i_9/O
                         net (fo=4, routed)           1.056    15.577    aluManual/alu/multiplier/p_1066_in
    SLICE_X58Y27         LUT4 (Prop_lut4_I0_O)        0.124    15.701 r  aluManual/D_outputAlu_q[12]_i_6/O
                         net (fo=1, routed)           0.294    15.995    aluManual/alu/multiplier/p_967_in
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.124    16.119 r  aluManual/D_outputAlu_q[12]_i_2/O
                         net (fo=1, routed)           0.162    16.281    aluManual/arith[12]
    SLICE_X60Y27         LUT6 (Prop_lut6_I3_O)        0.124    16.405 r  aluManual/D_outputAlu_q[12]_i_1/O
                         net (fo=1, routed)           0.000    16.405    aluManual/D_outputAlu_q[12]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  aluManual/D_outputAlu_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.909    aluManual/CLK
    SLICE_X60Y27         FDRE                                         r  aluManual/D_outputAlu_q_reg[12]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.081    15.214    aluManual/D_outputAlu_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -16.405    
  -------------------------------------------------------------------
                         slack                                 -1.191    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        10.045ns  (logic 2.130ns (21.205%)  route 7.915ns (78.795%))
  Logic Levels:           13  (LUT5=2 LUT6=11)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.634     9.437    aluManual/alu/multiplier/p_1967_in
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  aluManual/D_outputAlu_q[7]_i_10/O
                         net (fo=6, routed)           0.613    10.174    aluManual/alu/multiplier/p_1829_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  aluManual/D_outputAlu_q[8]_i_9/O
                         net (fo=4, routed)           0.782    11.080    aluManual/alu/multiplier/p_1696_in
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.204 r  aluManual/D_outputAlu_q[10]_i_21/O
                         net (fo=5, routed)           0.883    12.087    aluManual/alu/multiplier/p_1694_in
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.211 r  aluManual/D_outputAlu_q[11]_i_20/O
                         net (fo=4, routed)           0.477    12.688    aluManual/alu/multiplier/p_1566_in
    SLICE_X62Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.812 r  aluManual/D_outputAlu_q[11]_i_16/O
                         net (fo=3, routed)           0.809    13.621    aluManual/D_outputAlu_q[11]_i_16_n_0
    SLICE_X59Y23         LUT6 (Prop_lut6_I3_O)        0.124    13.745 r  aluManual/D_outputAlu_q[11]_i_10/O
                         net (fo=2, routed)           0.758    14.503    aluManual/alu/multiplier/p_1172_in
    SLICE_X59Y27         LUT5 (Prop_lut5_I0_O)        0.124    14.627 r  aluManual/D_outputAlu_q[11]_i_6/O
                         net (fo=1, routed)           0.151    14.778    aluManual/alu/multiplier/p_1068_in
    SLICE_X59Y27         LUT5 (Prop_lut5_I1_O)        0.124    14.902 r  aluManual/D_outputAlu_q[11]_i_2/O
                         net (fo=1, routed)           0.154    15.056    aluManual/arith[11]
    SLICE_X59Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.180 r  aluManual/D_outputAlu_q[11]_i_1/O
                         net (fo=1, routed)           0.000    15.180    aluManual/D_outputAlu_q[11]_i_1_n_0
    SLICE_X59Y27         FDRE                                         r  aluManual/D_outputAlu_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.504    14.909    aluManual/CLK
    SLICE_X59Y27         FDRE                                         r  aluManual/D_outputAlu_q_reg[11]/C
                         clock pessimism              0.259    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X59Y27         FDRE (Setup_fdre_C_D)        0.032    15.165    aluManual/D_outputAlu_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -15.180    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 1.882ns (20.400%)  route 7.344ns (79.600%))
  Logic Levels:           11  (LUT5=1 LUT6=10)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.634     9.437    aluManual/alu/multiplier/p_1967_in
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  aluManual/D_outputAlu_q[7]_i_10/O
                         net (fo=6, routed)           0.613    10.174    aluManual/alu/multiplier/p_1829_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  aluManual/D_outputAlu_q[8]_i_9/O
                         net (fo=4, routed)           0.782    11.080    aluManual/alu/multiplier/p_1696_in
    SLICE_X56Y20         LUT6 (Prop_lut6_I1_O)        0.124    11.204 r  aluManual/D_outputAlu_q[10]_i_21/O
                         net (fo=5, routed)           0.849    12.054    aluManual/alu/multiplier/p_1694_in
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.124    12.178 r  aluManual/D_outputAlu_q[10]_i_11/O
                         net (fo=6, routed)           0.601    12.778    aluManual/alu/multiplier/p_1516_in
    SLICE_X59Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.902 r  aluManual/D_outputAlu_q[10]_i_6/O
                         net (fo=3, routed)           1.056    13.959    aluManual/alu/multiplier/p_1174_in
    SLICE_X59Y30         LUT5 (Prop_lut5_I1_O)        0.124    14.083 r  aluManual/D_outputAlu_q[10]_i_2/O
                         net (fo=1, routed)           0.154    14.237    aluManual/arith[10]
    SLICE_X59Y30         LUT6 (Prop_lut6_I3_O)        0.124    14.361 r  aluManual/D_outputAlu_q[10]_i_1/O
                         net (fo=1, routed)           0.000    14.361    aluManual/D_outputAlu_q[10]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  aluManual/D_outputAlu_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.912    aluManual/CLK
    SLICE_X59Y30         FDRE                                         r  aluManual/D_outputAlu_q_reg[10]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X59Y30         FDRE (Setup_fdre_C_D)        0.029    15.165    aluManual/D_outputAlu_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                         -14.361    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 1.988ns (21.640%)  route 7.199ns (78.360%))
  Logic Levels:           10  (LUT5=1 LUT6=9)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.634     9.437    aluManual/alu/multiplier/p_1967_in
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.124     9.561 r  aluManual/D_outputAlu_q[7]_i_10/O
                         net (fo=6, routed)           0.613    10.174    aluManual/alu/multiplier/p_1829_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.298 r  aluManual/D_outputAlu_q[8]_i_9/O
                         net (fo=4, routed)           0.673    10.971    aluManual/alu/multiplier/p_1696_in
    SLICE_X59Y20         LUT6 (Prop_lut6_I2_O)        0.124    11.095 r  aluManual/D_outputAlu_q[9]_i_10/O
                         net (fo=4, routed)           1.122    12.217    aluManual/alu/multiplier/p_1568_in
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.341 r  aluManual/D_outputAlu_q[9]_i_6/O
                         net (fo=1, routed)           1.050    13.391    aluManual/alu/multiplier/p_1285_in
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.150    13.541 r  aluManual/D_outputAlu_q[9]_i_2/O
                         net (fo=1, routed)           0.453    13.994    aluManual/arith[9]
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.328    14.322 r  aluManual/D_outputAlu_q[9]_i_1/O
                         net (fo=1, routed)           0.000    14.322    aluManual/D_outputAlu_q[9]_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  aluManual/D_outputAlu_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507    14.912    aluManual/CLK
    SLICE_X60Y30         FDRE                                         r  aluManual/D_outputAlu_q_reg[9]/C
                         clock pessimism              0.259    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)        0.077    15.213    aluManual/D_outputAlu_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -14.322    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        8.589ns  (logic 1.882ns (21.911%)  route 6.707ns (78.089%))
  Logic Levels:           11  (LUT5=2 LUT6=9)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.777     7.430    aluManual/D_dffA_q[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.124     7.554 r  aluManual/D_outputAlu_q[3]_i_9/O
                         net (fo=4, routed)           0.458     8.012    aluManual/alu/adder/rca/p_1_in
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.136 r  aluManual/D_outputAlu_q[5]_i_9/O
                         net (fo=4, routed)           0.321     8.457    aluManual/alu/adder/rca/p_3_in
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.581 r  aluManual/D_outputAlu_q[7]_i_9/O
                         net (fo=4, routed)           0.305     8.886    aluManual/alu/adder/rca/p_5_in
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  aluManual/D_outputAlu_q[9]_i_9/O
                         net (fo=4, routed)           0.455     9.465    aluManual/alu/adder/rca/p_7_in
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.589 r  aluManual/D_outputAlu_q[11]_i_9/O
                         net (fo=4, routed)           0.333     9.921    aluManual/alu/adder/rca/p_9_in
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.045 r  aluManual/D_outputAlu_q[17]_i_4/O
                         net (fo=4, routed)           0.479    10.524    aluManual/alu/adder/rca/p_11_in
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  aluManual/D_outputAlu_q[17]_i_3/O
                         net (fo=6, routed)           0.439    11.087    aluManual/alu/adder/rca/p_13_in
    SLICE_X62Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.211 f  aluManual/D_outputAlu_q[18]_i_12/O
                         net (fo=1, routed)           0.669    11.880    aluManual/D_outputAlu_q[18]_i_12_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.004 f  aluManual/D_outputAlu_q[18]_i_4/O
                         net (fo=1, routed)           0.606    12.609    aluManual/D_outputAlu_q[18]_i_4_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.124    12.733 r  aluManual/D_outputAlu_q[18]_i_3/O
                         net (fo=2, routed)           0.867    13.601    aluManual/M_alu_z
    SLICE_X62Y33         LUT6 (Prop_lut6_I1_O)        0.124    13.725 r  aluManual/D_outputAlu_q[0]_i_1/O
                         net (fo=1, routed)           0.000    13.725    aluManual/D_outputAlu_q[0]_i_1_n_0
    SLICE_X62Y33         FDRE                                         r  aluManual/D_outputAlu_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.512    14.917    aluManual/CLK
    SLICE_X62Y33         FDRE                                         r  aluManual/D_outputAlu_q_reg[0]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X62Y33         FDRE (Setup_fdre_C_D)        0.031    15.172    aluManual/D_outputAlu_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        8.310ns  (logic 1.882ns (22.647%)  route 6.428ns (77.353%))
  Logic Levels:           11  (LUT2=1 LUT5=2 LUT6=8)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.777     7.430    aluManual/D_dffA_q[1]
    SLICE_X61Y28         LUT5 (Prop_lut5_I0_O)        0.124     7.554 r  aluManual/D_outputAlu_q[3]_i_9/O
                         net (fo=4, routed)           0.458     8.012    aluManual/alu/adder/rca/p_1_in
    SLICE_X58Y28         LUT6 (Prop_lut6_I3_O)        0.124     8.136 r  aluManual/D_outputAlu_q[5]_i_9/O
                         net (fo=4, routed)           0.321     8.457    aluManual/alu/adder/rca/p_3_in
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.124     8.581 r  aluManual/D_outputAlu_q[7]_i_9/O
                         net (fo=4, routed)           0.305     8.886    aluManual/alu/adder/rca/p_5_in
    SLICE_X61Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.010 r  aluManual/D_outputAlu_q[9]_i_9/O
                         net (fo=4, routed)           0.455     9.465    aluManual/alu/adder/rca/p_7_in
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.589 r  aluManual/D_outputAlu_q[11]_i_9/O
                         net (fo=4, routed)           0.333     9.921    aluManual/alu/adder/rca/p_9_in
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.045 r  aluManual/D_outputAlu_q[17]_i_4/O
                         net (fo=4, routed)           0.479    10.524    aluManual/alu/adder/rca/p_11_in
    SLICE_X62Y26         LUT6 (Prop_lut6_I3_O)        0.124    10.648 r  aluManual/D_outputAlu_q[17]_i_3/O
                         net (fo=6, routed)           0.439    11.087    aluManual/alu/adder/rca/p_13_in
    SLICE_X62Y28         LUT6 (Prop_lut6_I2_O)        0.124    11.211 f  aluManual/D_outputAlu_q[18]_i_12/O
                         net (fo=1, routed)           0.669    11.880    aluManual/D_outputAlu_q[18]_i_12_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.004 f  aluManual/D_outputAlu_q[18]_i_4/O
                         net (fo=1, routed)           0.606    12.609    aluManual/D_outputAlu_q[18]_i_4_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I0_O)        0.124    12.733 r  aluManual/D_outputAlu_q[18]_i_3/O
                         net (fo=2, routed)           0.588    13.322    aluManual/M_alu_z
    SLICE_X63Y33         LUT2 (Prop_lut2_I1_O)        0.124    13.446 r  aluManual/D_outputAlu_q[18]_i_2/O
                         net (fo=1, routed)           0.000    13.446    aluManual/D_outputAlu_q[18]_i_2_n_0
    SLICE_X63Y33         FDRE                                         r  aluManual/D_outputAlu_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.512    14.917    aluManual/CLK
    SLICE_X63Y33         FDRE                                         r  aluManual/D_outputAlu_q_reg[18]/C
                         clock pessimism              0.259    15.176    
                         clock uncertainty           -0.035    15.141    
    SLICE_X63Y33         FDRE (Setup_fdre_C_D)        0.029    15.170    aluManual/D_outputAlu_q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -13.446    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 aluManual/D_dffA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (P_clk_0 rise@10.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 1.510ns (18.227%)  route 6.774ns (81.773%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X54Y24         FDRE                                         r  aluManual/D_dffA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y24         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  aluManual/D_dffA_q_reg[1]/Q
                         net (fo=38, routed)          1.085     6.738    aluManual/D_dffA_q[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I4_O)        0.124     6.862 r  aluManual/D_outputAlu_q[5]_i_19/O
                         net (fo=4, routed)           0.328     7.190    aluManual/alu/multiplier/p_4_in
    SLICE_X57Y21         LUT6 (Prop_lut6_I4_O)        0.124     7.314 r  aluManual/D_outputAlu_q[5]_i_16/O
                         net (fo=4, routed)           0.626     7.941    aluManual/alu/multiplier/p_2196_in
    SLICE_X56Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.065 r  aluManual/D_outputAlu_q[5]_i_11/O
                         net (fo=6, routed)           0.615     8.679    aluManual/alu/multiplier/p_2052_in
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.803 r  aluManual/D_outputAlu_q[6]_i_9/O
                         net (fo=6, routed)           0.618     9.421    aluManual/alu/multiplier/p_1967_in
    SLICE_X55Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.545 r  aluManual/D_outputAlu_q[7]_i_11/O
                         net (fo=4, routed)           1.290    10.835    aluManual/alu/multiplier/p_1775_in
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124    10.959 r  aluManual/D_outputAlu_q[7]_i_6/O
                         net (fo=1, routed)           1.216    12.175    aluManual/alu/multiplier/p_1522_in
    SLICE_X61Y25         LUT5 (Prop_lut5_I1_O)        0.124    12.299 r  aluManual/D_outputAlu_q[7]_i_2/O
                         net (fo=1, routed)           0.997    13.296    aluManual/arith[7]
    SLICE_X61Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.420 r  aluManual/D_outputAlu_q[7]_i_1/O
                         net (fo=1, routed)           0.000    13.420    aluManual/D_outputAlu_q[7]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  aluManual/D_outputAlu_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)   10.000    10.000 r  
    N14                                               0.000    10.000 r  P_clk (IN)
                         net (fo=0)                   0.000    10.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.510    14.915    aluManual/CLK
    SLICE_X61Y32         FDRE                                         r  aluManual/D_outputAlu_q_reg[7]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)        0.031    15.170    aluManual/D_outputAlu_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -13.420    
  -------------------------------------------------------------------
                         slack                                  1.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 aluManual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/next/D_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.539    aluManual/next/CLK
    SLICE_X60Y49         FDRE                                         r  aluManual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aluManual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    aluManual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  aluManual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    aluManual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.038 r  aluManual/next/D_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    aluManual/next/D_ctr_q_reg[12]_i_1_n_7
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.052    aluManual/next/CLK
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    aluManual/next/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 aluManual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/next/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.539    aluManual/next/CLK
    SLICE_X60Y49         FDRE                                         r  aluManual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aluManual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    aluManual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  aluManual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    aluManual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.051 r  aluManual/next/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.051    aluManual/next/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.052    aluManual/next/CLK
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    aluManual/next/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 aluManual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/next/D_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.409ns (76.423%)  route 0.126ns (23.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.539    aluManual/next/CLK
    SLICE_X60Y49         FDRE                                         r  aluManual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aluManual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    aluManual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  aluManual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    aluManual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.074 r  aluManual/next/D_ctr_q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.074    aluManual/next/D_ctr_q_reg[12]_i_1_n_6
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.052    aluManual/next/CLK
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    aluManual/next/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 aluManual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/next/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.411ns (76.511%)  route 0.126ns (23.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.539    aluManual/next/CLK
    SLICE_X60Y49         FDRE                                         r  aluManual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aluManual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    aluManual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  aluManual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    aluManual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.076 r  aluManual/next/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.076    aluManual/next/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.052    aluManual/next/CLK
    SLICE_X60Y50         FDRE                                         r  aluManual/next/D_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.134     1.941    aluManual/next/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 aluManual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/next/D_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.539    aluManual/next/CLK
    SLICE_X60Y49         FDRE                                         r  aluManual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aluManual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    aluManual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  aluManual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    aluManual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.025 r  aluManual/next/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    aluManual/next/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.078 r  aluManual/next/D_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.078    aluManual/next/D_ctr_q_reg[16]_i_1_n_7
    SLICE_X60Y51         FDRE                                         r  aluManual/next/D_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.052    aluManual/next/CLK
    SLICE_X60Y51         FDRE                                         r  aluManual/next/D_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.941    aluManual/next/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 aluManual/next/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/next/D_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.539    aluManual/next/CLK
    SLICE_X60Y49         FDRE                                         r  aluManual/next/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  aluManual/next/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.828    aluManual/next/D_ctr_q_reg[10]
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.984 r  aluManual/next/D_ctr_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.985    aluManual/next/D_ctr_q_reg[8]_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.025 r  aluManual/next/D_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.025    aluManual/next/D_ctr_q_reg[12]_i_1_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.114 r  aluManual/next/D_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.114    aluManual/next/D_ctr_q_reg[16]_i_1_n_6
    SLICE_X60Y51         FDRE                                         r  aluManual/next/D_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.052    aluManual/next/CLK
    SLICE_X60Y51         FDRE                                         r  aluManual/next/D_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y51         FDRE (Hold_fdre_C_D)         0.134     1.941    aluManual/next/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 resetCond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetCond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.560     1.504    resetCond/CLK
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  resetCond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.110     1.755    resetCond/D_stage_d[3]
    SLICE_X56Y20         FDSE                                         r  resetCond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.826     2.016    resetCond/CLK
    SLICE_X56Y20         FDSE                                         r  resetCond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X56Y20         FDSE (Hold_fdse_C_D)         0.059     1.576    resetCond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 aluManual/FSM_onehot_D_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/FSM_onehot_D_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.971%)  route 0.153ns (52.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.528    aluManual/CLK
    SLICE_X61Y28         FDRE                                         r  aluManual/FSM_onehot_D_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  aluManual/FSM_onehot_D_state_q_reg[4]/Q
                         net (fo=28, routed)          0.153     1.822    aluManual/FSM_onehot_D_state_q_reg_n_0_[4]
    SLICE_X60Y28         FDRE                                         r  aluManual/FSM_onehot_D_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     2.042    aluManual/CLK
    SLICE_X60Y28         FDRE                                         r  aluManual/FSM_onehot_D_state_q_reg[0]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.059     1.600    aluManual/FSM_onehot_D_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 aluManual/D_dffALUFN_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aluManual/D_outputAlu_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.191%)  route 0.157ns (45.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.533    aluManual/CLK
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  aluManual/D_dffALUFN_q_reg[4]/Q
                         net (fo=18, routed)          0.157     1.831    aluManual/D_dffALUFN_q_reg_n_0_[4]
    SLICE_X61Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  aluManual/D_outputAlu_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.876    aluManual/D_outputAlu_q[7]_i_1_n_0
    SLICE_X61Y32         FDRE                                         r  aluManual/D_outputAlu_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.856     2.046    aluManual/CLK
    SLICE_X61Y32         FDRE                                         r  aluManual/D_outputAlu_q_reg[7]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.092     1.638    aluManual/D_outputAlu_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 resetCond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetCond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             P_clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (P_clk_0 rise@0.000ns - P_clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.560     1.504    resetCond/CLK
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y19         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  resetCond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.815    resetCond/D_stage_d[1]
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.827     2.017    resetCond/CLK
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[1]/C
                         clock pessimism             -0.513     1.504    
    SLICE_X57Y19         FDSE (Hold_fdse_C_D)         0.066     1.570    resetCond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         P_clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { P_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  P_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y24   aluManual/D_dffA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   aluManual/D_dffA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   aluManual/D_dffA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   aluManual/D_dffALUFN_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   aluManual/D_dffALUFN_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.949ns  (logic 5.299ns (37.988%)  route 8.650ns (62.012%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          4.486     5.987    aluManual/P_ioButton_IBUF[2]
    SLICE_X58Y31         LUT5 (Prop_lut5_I4_O)        0.124     6.111 r  aluManual/P_ioLed_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.795     6.906    aluManual/P_ioLed_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y31         LUT3 (Prop_lut3_I2_O)        0.124     7.030 r  aluManual/P_ioLed_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.369    10.399    P_ioLed_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    13.949 r  P_ioLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.949    P_ioLed[4]
    B4                                                                r  P_ioLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[3]
                            (input port)
  Destination:            P_ioLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.874ns  (logic 5.299ns (38.197%)  route 8.574ns (61.803%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  P_ioButton[3] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  P_ioButton_IBUF[3]_inst/O
                         net (fo=8, routed)           4.335     5.837    aluManual/P_ioButton_IBUF[3]
    SLICE_X58Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.961 r  aluManual/P_ioLed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.444     6.404    aluManual/P_ioLed_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.528 r  aluManual/P_ioLed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.796    10.324    P_ioLed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    13.874 r  P_ioLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.874    P_ioLed[3]
    A4                                                                r  P_ioLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[3]
                            (input port)
  Destination:            P_ioLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.743ns  (logic 5.301ns (38.571%)  route 8.442ns (61.429%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  P_ioButton[3] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  P_ioButton_IBUF[3]_inst/O
                         net (fo=8, routed)           3.851     5.353    aluManual/P_ioButton_IBUF[3]
    SLICE_X59Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.477 r  aluManual/P_ioLed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.802     6.279    aluManual/P_ioLed_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.403 r  aluManual/P_ioLed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.788    10.192    P_ioLed_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    13.743 r  P_ioLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.743    P_ioLed[2]
    A5                                                                r  P_ioLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.594ns  (logic 5.297ns (38.966%)  route 8.297ns (61.034%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          3.998     5.498    aluManual/P_ioButton_IBUF[2]
    SLICE_X61Y30         LUT5 (Prop_lut5_I4_O)        0.124     5.622 r  aluManual/P_ioLed_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.433     6.056    aluManual/P_ioLed_OBUF[5]_inst_i_2_n_0
    SLICE_X61Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.180 r  aluManual/P_ioLed_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.866    10.046    P_ioLed_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    13.594 r  P_ioLed_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.594    P_ioLed[5]
    A3                                                                r  P_ioLed[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.411ns  (logic 5.294ns (39.477%)  route 8.117ns (60.523%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          3.512     5.012    aluManual/P_ioButton_IBUF[2]
    SLICE_X62Y33         LUT5 (Prop_lut5_I4_O)        0.124     5.136 r  aluManual/P_ioLed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.853     5.989    aluManual/P_ioLed_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I2_O)        0.124     6.113 r  aluManual/P_ioLed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.753     9.866    P_ioLed_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    13.411 r  P_ioLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.411    P_ioLed[0]
    B6                                                                r  P_ioLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.407ns  (logic 5.128ns (38.245%)  route 8.280ns (61.755%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          4.191     5.692    aluManual/P_ioButton_IBUF[2]
    SLICE_X60Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.816 r  aluManual/P_ioLed_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.088     9.904    P_ioLed_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    13.407 r  P_ioLed_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.407    P_ioLed[14]
    E6                                                                r  P_ioLed[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[3]
                            (input port)
  Destination:            P_ioLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.976ns  (logic 5.528ns (42.600%)  route 7.448ns (57.400%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  P_ioButton[3] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  P_ioButton_IBUF[3]_inst/O
                         net (fo=8, routed)           3.684     5.185    aluManual/P_ioButton_IBUF[3]
    SLICE_X62Y32         LUT5 (Prop_lut5_I0_O)        0.124     5.309 r  aluManual/P_ioLed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.643     5.952    aluManual/P_ioLed_OBUF[1]_inst_i_2_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I2_O)        0.153     6.105 r  aluManual/P_ioLed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.122     9.227    P_ioLed_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.749    12.976 r  P_ioLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.976    P_ioLed[1]
    B5                                                                r  P_ioLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.790ns  (logic 5.157ns (40.321%)  route 7.633ns (59.679%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          4.144     5.632    aluManual/P_ioButton_IBUF[1]
    SLICE_X60Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.756 r  aluManual/P_ioLed_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.489     9.246    P_ioLed_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    12.790 r  P_ioLed_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.790    P_ioLed[12]
    E2                                                                r  P_ioLed[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.480ns  (logic 5.166ns (41.396%)  route 7.314ns (58.604%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          3.963     5.452    aluManual/P_ioButton_IBUF[1]
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.124     5.576 r  aluManual/P_ioLed_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.351     8.927    P_ioLed_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    12.480 r  P_ioLed_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.480    P_ioLed[13]
    D1                                                                r  P_ioLed[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.426ns  (logic 5.174ns (41.636%)  route 7.253ns (58.364%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          4.340     5.841    aluManual/P_ioButton_IBUF[2]
    SLICE_X60Y30         LUT5 (Prop_lut5_I0_O)        0.124     5.965 r  aluManual/P_ioLed_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.912     8.877    P_ioLed_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    12.426 r  P_ioLed_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.426    P_ioLed[9]
    E1                                                                r  P_ioLed[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_usbRx
                            (input port)
  Destination:            P_usbTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  P_usbRx (IN)
                         net (fo=0)                   0.000     0.000    P_usbRx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  P_usbRx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    P_usbTx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  P_usbTx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    P_usbTx
    P16                                                               r  P_usbTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.587ns  (logic 1.503ns (41.917%)  route 2.083ns (58.083%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          1.487     1.744    aluManual/P_ioButton_IBUF[1]
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.789 r  aluManual/P_ioLed_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.385    P_ioLed_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.587 r  P_ioLed_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.587    P_ioLed[15]
    K5                                                                r  P_ioLed[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.771ns  (logic 1.556ns (41.254%)  route 2.216ns (58.746%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          1.363     1.631    aluManual/P_ioButton_IBUF[2]
    SLICE_X62Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.676 r  aluManual/P_ioLed_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.853     2.529    P_ioLed_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.771 r  P_ioLed_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.771    P_ioLed[7]
    F3                                                                r  P_ioLed[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.816ns  (logic 1.551ns (40.654%)  route 2.265ns (59.346%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          1.400     1.657    aluManual/P_ioButton_IBUF[1]
    SLICE_X60Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.702 r  aluManual/P_ioLed_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.566    P_ioLed_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.816 r  P_ioLed_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.816    P_ioLed[9]
    E1                                                                r  P_ioLed[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.898ns  (logic 1.553ns (39.834%)  route 2.345ns (60.166%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          1.330     1.587    aluManual/P_ioButton_IBUF[1]
    SLICE_X60Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.632 r  aluManual/P_ioLed_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.015     2.647    P_ioLed_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.251     3.898 r  P_ioLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.898    P_ioLed[4]
    B4                                                                r  P_ioLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.980ns  (logic 1.562ns (39.235%)  route 2.418ns (60.765%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          1.554     1.823    aluManual/P_ioButton_IBUF[2]
    SLICE_X62Y30         LUT5 (Prop_lut5_I0_O)        0.045     1.868 r  aluManual/P_ioLed_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.732    P_ioLed_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.980 r  P_ioLed_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.980    P_ioLed[8]
    F2                                                                r  P_ioLed[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.981ns  (logic 1.552ns (38.988%)  route 2.429ns (61.012%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          1.509     1.765    aluManual/P_ioButton_IBUF[1]
    SLICE_X62Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  aluManual/P_ioLed_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.731    P_ioLed_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.981 r  P_ioLed_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.981    P_ioLed[10]
    B2                                                                r  P_ioLed[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[2]
                            (input port)
  Destination:            P_ioLed[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.001ns  (logic 1.555ns (38.871%)  route 2.446ns (61.129%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  P_ioButton[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  P_ioButton_IBUF[2]_inst/O
                         net (fo=16, routed)          1.592     1.861    aluManual/P_ioButton_IBUF[2]
    SLICE_X63Y29         LUT6 (Prop_lut6_I3_O)        0.045     1.906 r  aluManual/P_ioLed_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.853     2.759    P_ioLed_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.001 r  P_ioLed_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.001    P_ioLed[6]
    F4                                                                r  P_ioLed[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.061ns  (logic 1.561ns (38.432%)  route 2.500ns (61.568%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          1.571     1.828    aluManual/P_ioButton_IBUF[1]
    SLICE_X61Y29         LUT5 (Prop_lut5_I4_O)        0.045     1.873 r  aluManual/P_ioLed_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.929     2.802    P_ioLed_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.259     4.061 r  P_ioLed_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.061    P_ioLed[11]
    A2                                                                r  P_ioLed[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 P_ioButton[1]
                            (input port)
  Destination:            P_ioLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.153ns  (logic 1.552ns (37.365%)  route 2.601ns (62.635%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  P_ioButton[1] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_ioButton_IBUF[1]_inst/O
                         net (fo=16, routed)          1.339     1.596    aluManual/P_ioButton_IBUF[1]
    SLICE_X62Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.641 r  aluManual/P_ioLed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.262     2.903    P_ioLed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     4.153 r  P_ioLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.153    P_ioLed[3]
    A4                                                                r  P_ioLed[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  P_clk_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aluManual/D_dffB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.006ns  (logic 4.250ns (38.611%)  route 6.757ns (61.389%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X55Y24         FDRE                                         r  aluManual/D_dffB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y24         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  aluManual/D_dffB_q_reg[0]/Q
                         net (fo=32, routed)          2.151     7.743    aluManual/D_dffB_q[0]
    SLICE_X62Y33         LUT5 (Prop_lut5_I3_O)        0.124     7.867 r  aluManual/P_ioLed_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.853     8.719    aluManual/P_ioLed_OBUF[0]_inst_i_2_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I2_O)        0.124     8.843 r  aluManual/P_ioLed_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.753    12.596    P_ioLed_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    16.142 r  P_ioLed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.142    P_ioLed[0]
    B6                                                                r  P_ioLed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_dffB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.958ns  (logic 4.255ns (38.829%)  route 6.703ns (61.171%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.551     5.135    aluManual/CLK
    SLICE_X57Y24         FDRE                                         r  aluManual/D_dffB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  aluManual/D_dffB_q_reg[2]/Q
                         net (fo=66, routed)          2.112     7.704    aluManual/D_dffB_q[2]
    SLICE_X59Y32         LUT5 (Prop_lut5_I3_O)        0.124     7.828 r  aluManual/P_ioLed_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.802     8.630    aluManual/P_ioLed_OBUF[2]_inst_i_2_n_0
    SLICE_X60Y32         LUT3 (Prop_lut3_I2_O)        0.124     8.754 r  aluManual/P_ioLed_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.788    12.542    P_ioLed_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    16.093 r  P_ioLed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.093    P_ioLed[2]
    A5                                                                r  P_ioLed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_dffB_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.599ns  (logic 4.254ns (40.138%)  route 6.345ns (59.862%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.553     5.137    aluManual/CLK
    SLICE_X57Y23         FDRE                                         r  aluManual/D_dffB_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  aluManual/D_dffB_q_reg[4]/Q
                         net (fo=74, routed)          2.181     7.774    aluManual/D_dffB_q[4]
    SLICE_X58Y31         LUT5 (Prop_lut5_I3_O)        0.124     7.898 r  aluManual/P_ioLed_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.795     8.694    aluManual/P_ioLed_OBUF[4]_inst_i_2_n_0
    SLICE_X60Y31         LUT3 (Prop_lut3_I2_O)        0.124     8.818 r  aluManual/P_ioLed_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.369    12.186    P_ioLed_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    15.737 r  P_ioLed_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.737    P_ioLed[4]
    B4                                                                r  P_ioLed[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_dffB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.461ns  (logic 4.315ns (41.254%)  route 6.145ns (58.746%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.554     5.138    aluManual/CLK
    SLICE_X56Y22         FDRE                                         r  aluManual/D_dffB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     5.656 r  aluManual/D_dffB_q_reg[3]/Q
                         net (fo=72, routed)          1.905     7.562    aluManual/D_dffB_q[3]
    SLICE_X58Y30         LUT5 (Prop_lut5_I3_O)        0.124     7.686 r  aluManual/P_ioLed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.444     8.130    aluManual/P_ioLed_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y31         LUT3 (Prop_lut3_I2_O)        0.124     8.254 r  aluManual/P_ioLed_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.796    12.050    P_ioLed_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    15.599 r  P_ioLed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.599    P_ioLed[3]
    A4                                                                r  P_ioLed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_dffA_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.343ns  (logic 4.128ns (39.911%)  route 6.215ns (60.089%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.554     5.138    aluManual/CLK
    SLICE_X57Y22         FDRE                                         r  aluManual/D_dffA_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  aluManual/D_dffA_q_reg[5]/Q
                         net (fo=41, routed)          2.349     7.944    aluManual/D_dffA_q[5]
    SLICE_X61Y30         LUT3 (Prop_lut3_I0_O)        0.124     8.068 r  aluManual/P_ioLed_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.866    11.934    P_ioLed_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    15.482 r  P_ioLed_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.482    P_ioLed[5]
    A3                                                                r  P_ioLed[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_dffB_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 4.482ns (43.533%)  route 5.813ns (56.467%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.553     5.137    aluManual/CLK
    SLICE_X57Y23         FDRE                                         r  aluManual/D_dffB_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  aluManual/D_dffB_q_reg[1]/Q
                         net (fo=45, routed)          2.049     7.642    aluManual/D_dffB_q[1]
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.124     7.766 r  aluManual/P_ioLed_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.643     8.409    aluManual/P_ioLed_OBUF[1]_inst_i_2_n_0
    SLICE_X62Y33         LUT3 (Prop_lut3_I2_O)        0.153     8.562 r  aluManual/P_ioLed_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.122    11.684    P_ioLed_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.749    15.433 r  P_ioLed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.433    P_ioLed[1]
    B5                                                                r  P_ioLed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/FSM_onehot_D_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.863ns  (logic 4.159ns (42.165%)  route 5.704ns (57.835%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.623     5.207    aluManual/CLK
    SLICE_X61Y28         FDRE                                         r  aluManual/FSM_onehot_D_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  aluManual/FSM_onehot_D_state_q_reg[4]/Q
                         net (fo=28, routed)          1.527     7.191    aluManual/FSM_onehot_D_state_q_reg_n_0_[4]
    SLICE_X58Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.315 r  aluManual/P_ioSeg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.177    11.492    P_ioSeg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    15.071 r  P_ioSeg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.071    P_ioSeg[3]
    R6                                                                r  P_ioSeg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/FSM_onehot_D_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.742ns  (logic 4.380ns (44.960%)  route 5.362ns (55.040%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.623     5.207    aluManual/CLK
    SLICE_X61Y28         FDRE                                         r  aluManual/FSM_onehot_D_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  aluManual/FSM_onehot_D_state_q_reg[2]/Q
                         net (fo=11, routed)          1.246     6.909    aluManual/D_dffB_d
    SLICE_X58Y25         LUT4 (Prop_lut4_I3_O)        0.153     7.062 r  aluManual/P_ioSeg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.116    11.178    P_ioSeg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.771    14.949 r  P_ioSeg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.949    P_ioSeg[2]
    T9                                                                r  P_ioSeg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/FSM_onehot_D_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioSeg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.663ns  (logic 4.148ns (42.924%)  route 5.515ns (57.076%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.623     5.207    aluManual/CLK
    SLICE_X61Y28         FDRE                                         r  aluManual/FSM_onehot_D_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  aluManual/FSM_onehot_D_state_q_reg[4]/Q
                         net (fo=28, routed)          1.525     7.188    aluManual/FSM_onehot_D_state_q_reg_n_0_[4]
    SLICE_X58Y25         LUT4 (Prop_lut4_I2_O)        0.124     7.312 r  aluManual/P_ioSeg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.990    11.303    P_ioSeg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    14.870 r  P_ioSeg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.870    P_ioSeg[0]
    T5                                                                r  P_ioSeg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_dffA_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.702ns  (logic 4.122ns (42.484%)  route 5.580ns (57.516%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.558     5.142    aluManual/CLK
    SLICE_X57Y20         FDRE                                         r  aluManual/D_dffA_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y20         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  aluManual/D_dffA_q_reg[7]/Q
                         net (fo=35, routed)          2.677     8.276    aluManual/D_dffA_q[7]
    SLICE_X62Y32         LUT6 (Prop_lut6_I1_O)        0.124     8.400 r  aluManual/P_ioLed_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.903    11.302    P_ioLed_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    14.844 r  P_ioLed_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.844    P_ioLed[7]
    F3                                                                r  P_ioLed[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.363ns (64.892%)  route 0.738ns (35.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.590     1.534    aluManual/CLK
    SLICE_X63Y33         FDRE                                         r  aluManual/D_outputAlu_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  aluManual/D_outputAlu_q_reg[18]/Q
                         net (fo=1, routed)           0.738     2.412    P_ioLed_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.635 r  P_ioLed_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.635    P_ioLed[18]
    H2                                                                r  P_ioLed[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_indicatorState_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.414ns (66.929%)  route 0.699ns (33.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    aluManual/CLK
    SLICE_X61Y26         FDSE                                         r  aluManual/D_indicatorState_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDSE (Prop_fdse_C_Q)         0.128     1.654 r  aluManual/D_indicatorState_q_reg[1]/Q
                         net (fo=1, routed)           0.699     2.352    P_ioLed_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.639 r  P_ioLed_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.639    P_ioLed[23]
    L2                                                                r  P_ioLed[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_indicatorState_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.371ns (64.839%)  route 0.743ns (35.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    aluManual/CLK
    SLICE_X61Y26         FDSE                                         r  aluManual/D_indicatorState_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDSE (Prop_fdse_C_Q)         0.141     1.667 r  aluManual/D_indicatorState_q_reg[0]/Q
                         net (fo=1, routed)           0.743     2.410    P_ioLed_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.640 r  P_ioLed_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.640    P_ioLed[22]
    L3                                                                r  P_ioLed[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.367ns (63.425%)  route 0.788ns (36.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.533    aluManual/CLK
    SLICE_X62Y32         FDRE                                         r  aluManual/D_outputAlu_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  aluManual/D_outputAlu_q_reg[16]/Q
                         net (fo=1, routed)           0.788     2.462    P_ioLed_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.687 r  P_ioLed_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.687    P_ioLed[16]
    G2                                                                r  P_ioLed[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 1.409ns (64.027%)  route 0.791ns (35.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.589     1.533    aluManual/CLK
    SLICE_X62Y32         FDRE                                         r  aluManual/D_outputAlu_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  aluManual/D_outputAlu_q_reg[17]/Q
                         net (fo=1, routed)           0.791     2.452    P_ioLed_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.733 r  P_ioLed_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.733    P_ioLed[17]
    G1                                                                r  P_ioLed[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.388ns (58.573%)  route 0.982ns (41.427%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    aluManual/CLK
    SLICE_X61Y23         FDRE                                         r  aluManual/D_outputAlu_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  aluManual/D_outputAlu_q_reg[15]/Q
                         net (fo=1, routed)           0.385     2.052    aluManual/D_outputAlu_q[15]
    SLICE_X61Y29         LUT5 (Prop_lut5_I2_O)        0.045     2.097 r  aluManual/P_ioLed_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.596     2.693    P_ioLed_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.895 r  P_ioLed_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.895    P_ioLed[15]
    K5                                                                r  P_ioLed[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.428ns (58.915%)  route 0.996ns (41.085%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.529    aluManual/CLK
    SLICE_X59Y29         FDRE                                         r  aluManual/D_outputAlu_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  aluManual/D_outputAlu_q_reg[6]/Q
                         net (fo=1, routed)           0.142     1.812    aluManual/D_outputAlu_q[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.857 r  aluManual/P_ioLed_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.853     2.710    P_ioLed_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.952 r  P_ioLed_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.952    P_ioLed[6]
    F4                                                                r  P_ioLed[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.428ns (58.641%)  route 1.007ns (41.359%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.588     1.532    aluManual/CLK
    SLICE_X61Y32         FDRE                                         r  aluManual/D_outputAlu_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  aluManual/D_outputAlu_q_reg[7]/Q
                         net (fo=1, routed)           0.155     1.828    aluManual/D_outputAlu_q[7]
    SLICE_X62Y32         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  aluManual/P_ioLed_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.853     2.725    P_ioLed_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.968 r  P_ioLed_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.968    P_ioLed[7]
    F3                                                                r  P_ioLed[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.514ns  (logic 1.436ns (57.145%)  route 1.077ns (42.855%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.586     1.530    aluManual/CLK
    SLICE_X59Y30         FDRE                                         r  aluManual/D_outputAlu_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  aluManual/D_outputAlu_q_reg[10]/Q
                         net (fo=1, routed)           0.157     1.828    aluManual/D_outputAlu_q[10]
    SLICE_X62Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.873 r  aluManual/P_ioLed_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.793    P_ioLed_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     4.043 r  P_ioLed_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.043    P_ioLed[10]
    B2                                                                r  P_ioLed[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aluManual/D_outputAlu_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_ioLed[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.459ns (56.011%)  route 1.146ns (43.989%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.586     1.530    aluManual/CLK
    SLICE_X60Y30         FDRE                                         r  aluManual/D_outputAlu_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  aluManual/D_outputAlu_q_reg[9]/Q
                         net (fo=1, routed)           0.281     1.975    aluManual/D_outputAlu_q[9]
    SLICE_X60Y30         LUT5 (Prop_lut5_I2_O)        0.045     2.020 r  aluManual/P_ioLed_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.864     2.884    P_ioLed_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.134 r  P_ioLed_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.134    P_ioLed[9]
    E1                                                                r  P_ioLed[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  P_clk_0

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[0]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 1.474ns (22.747%)  route 5.005ns (77.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=7, routed)           5.005     6.479    aluManual/P_ioDip_IBUF[0]
    SLICE_X56Y21         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441     4.846    aluManual/CLK
    SLICE_X56Y21         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica_2/C

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[0]_replica/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.474ns (25.055%)  route 4.408ns (74.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=7, routed)           4.408     5.882    aluManual/P_ioDip_IBUF[0]
    SLICE_X57Y23         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.438     4.843    aluManual/CLK
    SLICE_X57Y23         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.807ns  (logic 1.634ns (28.135%)  route 4.173ns (71.865%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.205     4.715    resetCond/P_rst_n_IBUF
    SLICE_X56Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.839 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.968     5.807    resetCond/M_resetCond_in
    SLICE_X56Y20         FDSE                                         r  resetCond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.442     4.847    resetCond/CLK
    SLICE_X56Y20         FDSE                                         r  resetCond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[0]_replica_4/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.801ns  (logic 1.474ns (25.406%)  route 4.327ns (74.594%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=7, routed)           4.327     5.801    aluManual/P_ioDip_IBUF[0]
    SLICE_X62Y24         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.502     4.907    aluManual/CLK
    SLICE_X62Y24         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica_4/C

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.720ns  (logic 1.474ns (25.766%)  route 4.246ns (74.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=7, routed)           4.246     5.720    aluManual/P_ioDip_IBUF[0]
    SLICE_X55Y24         FDRE                                         r  aluManual/D_dffB_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.435     4.840    aluManual/CLK
    SLICE_X55Y24         FDRE                                         r  aluManual/D_dffB_q_reg[0]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 1.634ns (28.840%)  route 4.031ns (71.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.205     4.715    resetCond/P_rst_n_IBUF
    SLICE_X56Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.839 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.827     5.665    resetCond/M_resetCond_in
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.442     4.847    resetCond/CLK
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 1.634ns (28.840%)  route 4.031ns (71.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.205     4.715    resetCond/P_rst_n_IBUF
    SLICE_X56Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.839 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.827     5.665    resetCond/M_resetCond_in
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.442     4.847    resetCond/CLK
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 P_rst_n
                            (input port)
  Destination:            resetCond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.665ns  (logic 1.634ns (28.840%)  route 4.031ns (71.160%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  P_rst_n (IN)
                         net (fo=0)                   0.000     0.000    P_rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  P_rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.205     4.715    resetCond/P_rst_n_IBUF
    SLICE_X56Y18         LUT1 (Prop_lut1_I0_O)        0.124     4.839 r  resetCond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.827     5.665    resetCond/M_resetCond_in
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.442     4.847    resetCond/CLK
    SLICE_X57Y19         FDSE                                         r  resetCond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            aluManual/D_dffA_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.453ns  (logic 1.474ns (27.024%)  route 3.980ns (72.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=7, routed)           3.980     5.453    aluManual/P_ioDip_IBUF[0]
    SLICE_X56Y24         FDRE                                         r  aluManual/D_dffA_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.436     4.841    aluManual/CLK
    SLICE_X56Y24         FDRE                                         r  aluManual/D_dffA_q_reg[0]/C

Slack:                    inf
  Source:                 P_ioDip[0]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[0]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.474ns (28.138%)  route 3.764ns (71.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  P_ioDip[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  P_ioDip_IBUF[0]_inst/O
                         net (fo=7, routed)           3.764     5.238    aluManual/P_ioDip_IBUF[0]
    SLICE_X56Y25         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.436     4.841    aluManual/CLK
    SLICE_X56Y25         FDRE                                         r  aluManual/D_dffB_q_reg[0]_replica_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 P_ioDip[19]
                            (input port)
  Destination:            aluManual/D_dffALUFN_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.257ns (28.800%)  route 0.635ns (71.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  P_ioDip[19] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  P_ioDip_IBUF[19]_inst/O
                         net (fo=1, routed)           0.635     0.892    aluManual/P_ioDip_IBUF[19]
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.047    aluManual/CLK
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[3]/C

Slack:                    inf
  Source:                 P_ioDip[21]
                            (input port)
  Destination:            aluManual/D_dffALUFN_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.240ns (26.838%)  route 0.654ns (73.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  P_ioDip[21] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  P_ioDip_IBUF[21]_inst/O
                         net (fo=1, routed)           0.654     0.894    aluManual/P_ioDip_IBUF[21]
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.047    aluManual/CLK
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[5]/C

Slack:                    inf
  Source:                 P_ioDip[20]
                            (input port)
  Destination:            aluManual/D_dffALUFN_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.243ns (27.091%)  route 0.654ns (72.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  P_ioDip[20] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  P_ioDip_IBUF[20]_inst/O
                         net (fo=1, routed)           0.654     0.897    aluManual/P_ioDip_IBUF[20]
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.047    aluManual/CLK
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[4]/C

Slack:                    inf
  Source:                 P_ioDip[16]
                            (input port)
  Destination:            aluManual/D_dffALUFN_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.254ns (27.215%)  route 0.680ns (72.785%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  P_ioDip[16] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  P_ioDip_IBUF[16]_inst/O
                         net (fo=1, routed)           0.680     0.934    aluManual/P_ioDip_IBUF[16]
    SLICE_X60Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.047    aluManual/CLK
    SLICE_X60Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[0]/C

Slack:                    inf
  Source:                 P_ioDip[18]
                            (input port)
  Destination:            aluManual/D_dffALUFN_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.254ns (25.446%)  route 0.745ns (74.554%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  P_ioDip[18] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  P_ioDip_IBUF[18]_inst/O
                         net (fo=1, routed)           0.745     0.999    aluManual/P_ioDip_IBUF[18]
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.047    aluManual/CLK
    SLICE_X61Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[2]/C

Slack:                    inf
  Source:                 P_ioDip[17]
                            (input port)
  Destination:            aluManual/D_dffALUFN_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.244ns (22.696%)  route 0.831ns (77.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  P_ioDip[17] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  P_ioDip_IBUF[17]_inst/O
                         net (fo=1, routed)           0.831     1.075    aluManual/P_ioDip_IBUF[17]
    SLICE_X60Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.857     2.047    aluManual/CLK
    SLICE_X60Y33         FDRE                                         r  aluManual/D_dffALUFN_q_reg[1]/C

Slack:                    inf
  Source:                 P_ioButton[0]
                            (input port)
  Destination:            aluManual/next/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.260ns (23.910%)  route 0.827ns (76.090%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  P_ioButton[0] (IN)
                         net (fo=0)                   0.000     0.000    P_ioButton[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  P_ioButton_IBUF[0]_inst/O
                         net (fo=1, routed)           0.827     1.087    aluManual/next/sync/P_ioButton_IBUF[0]
    SLICE_X61Y51         FDRE                                         r  aluManual/next/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.052    aluManual/next/sync/CLK
    SLICE_X61Y51         FDRE                                         r  aluManual/next/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 P_ioDip[8]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.203ns  (logic 0.260ns (21.599%)  route 0.943ns (78.401%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  P_ioDip[8] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[8]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  P_ioDip_IBUF[8]_inst/O
                         net (fo=2, routed)           0.943     1.203    aluManual/P_ioDip_IBUF[8]
    SLICE_X61Y24         FDRE                                         r  aluManual/D_dffB_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     2.038    aluManual/CLK
    SLICE_X61Y24         FDRE                                         r  aluManual/D_dffB_q_reg[8]/C

Slack:                    inf
  Source:                 P_ioDip[9]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.264ns (21.655%)  route 0.953ns (78.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  P_ioDip[9] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[9]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  P_ioDip_IBUF[9]_inst/O
                         net (fo=2, routed)           0.953     1.217    aluManual/P_ioDip_IBUF[9]
    SLICE_X62Y24         FDRE                                         r  aluManual/D_dffB_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850     2.040    aluManual/CLK
    SLICE_X62Y24         FDRE                                         r  aluManual/D_dffB_q_reg[9]/C

Slack:                    inf
  Source:                 P_ioDip[2]
                            (input port)
  Destination:            aluManual/D_dffB_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by P_clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.242ns  (logic 0.253ns (20.387%)  route 0.989ns (79.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  P_ioDip[2] (IN)
                         net (fo=0)                   0.000     0.000    P_ioDip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  P_ioDip_IBUF[2]_inst/O
                         net (fo=3, routed)           0.989     1.242    aluManual/P_ioDip_IBUF[2]
    SLICE_X57Y24         FDRE                                         r  aluManual/D_dffB_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock P_clk_0 rise edge)    0.000     0.000 r  
    N14                                               0.000     0.000 r  P_clk (IN)
                         net (fo=0)                   0.000     0.000    P_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  P_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    P_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  P_clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     2.011    aluManual/CLK
    SLICE_X57Y24         FDRE                                         r  aluManual/D_dffB_q_reg[2]/C





