{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558061059710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558061059713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 21:44:19 2019 " "Processing started: Thu May 16 21:44:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558061059713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061059713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SCP -c SCP " "Command: quartus_map --read_settings_files=on --write_settings_files=off SCP -c SCP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061059713 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558061060160 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558061060160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7out.bdf 1 1 " "Found 1 design units, including 1 entities, in source file seg7out.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7OUT " "Found entity 1: SEG7OUT" {  } { { "SEG7OUT.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SEG7OUT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGFILE-behavioral " "Found design unit 1: REGFILE-behavioral" {  } { { "REGFILE.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/REGFILE.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067913 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGFILE " "Found entity 1: REGFILE" {  } { { "REGFILE.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/REGFILE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file irom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IROM-dataflow " "Found design unit 1: IROM-dataflow" {  } { { "IROM.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/IROM.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067914 ""} { "Info" "ISGN_ENTITY_NAME" "1 IROM " "Found entity 1: IROM" {  } { { "IROM.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/IROM.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMEM-behavioral " "Found design unit 1: DMEM-behavioral" {  } { { "DMEM.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DMEM.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067916 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DMEM.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrelshifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file barrelshifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARRELSHIFTER-DATAFLOW " "Found design unit 1: BARRELSHIFTER-DATAFLOW" {  } { { "BARRELSHIFTER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/BARRELSHIFTER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067917 ""} { "Info" "ISGN_ENTITY_NAME" "1 BARRELSHIFTER " "Found entity 1: BARRELSHIFTER" {  } { { "BARRELSHIFTER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/BARRELSHIFTER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXTENDER-DATAFLOW " "Found design unit 1: EXTENDER-DATAFLOW" {  } { { "EXTENDER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/EXTENDER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067919 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXTENDER " "Found entity 1: EXTENDER" {  } { { "EXTENDER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/EXTENDER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-BEHAVIORAL " "Found design unit 1: REG-BEHAVIORAL" {  } { { "REG.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/REG.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067921 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/REG.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-DATAFLOW " "Found design unit 1: DECODER-DATAFLOW" {  } { { "DECODER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067923 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067923 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "BUSMUX BUSMUX.vhd " "Entity \"BUSMUX\" obtained from \"BUSMUX.vhd\" instead of from Quartus Prime megafunction library" {  } { { "BUSMUX.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/BUSMUX.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1558061067925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUSMUX-DATAFLOW " "Found design unit 1: BUSMUX-DATAFLOW" {  } { { "BUSMUX.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/BUSMUX.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067925 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUSMUX " "Found entity 1: BUSMUX" {  } { { "BUSMUX.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/BUSMUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-DATAFLOW " "Found design unit 1: ALU-DATAFLOW" {  } { { "ALU.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/ALU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067927 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fetch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FETCH " "Found entity 1: FETCH" {  } { { "FETCH.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DECODE " "Found entity 1: DECODE" {  } { { "DECODE.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.bdf 1 1 " "Found 1 design units, including 1 entities, in source file execute.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EXECUTE " "Found entity 1: EXECUTE" {  } { { "EXECUTE.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/EXECUTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-DATAFLOW " "Found design unit 1: ADDER-DATAFLOW" {  } { { "ADDER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/ADDER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067932 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SCP " "Found entity 1: SCP" {  } { { "SCP.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SCP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file busmux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUSMUX_2TO1-DATAFLOW " "Found design unit 1: BUSMUX_2TO1-DATAFLOW" {  } { { "BUSMUX_2TO1.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/BUSMUX_2TO1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067935 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUSMUX_2TO1 " "Found entity 1: BUSMUX_2TO1" {  } { { "BUSMUX_2TO1.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/BUSMUX_2TO1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER-BEHAVIORAL " "Found design unit 1: CONTROLLER-BEHAVIORAL" {  } { { "CONTROLLER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/CONTROLLER.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067937 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER " "Found entity 1: CONTROLLER" {  } { { "CONTROLLER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/CONTROLLER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iromv5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iromv5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IROMV5-DATAFLOW " "Found design unit 1: IROMV5-DATAFLOW" {  } { { "IROMV5.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/IROMV5.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067939 ""} { "Info" "ISGN_ENTITY_NAME" "1 IROMV5 " "Found entity 1: IROMV5" {  } { { "IROMV5.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/IROMV5.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNCHRONIZER-behavioral " "Found design unit 1: SYNCHRONIZER-behavioral" {  } { { "SYNCHRONIZER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYNCHRONIZER.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067940 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNCHRONIZER " "Found entity 1: SYNCHRONIZER" {  } { { "SYNCHRONIZER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYNCHRONIZER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG7DECODER-DATAFLOW " "Found design unit 1: SEG7DECODER-DATAFLOW" {  } { { "SEG7DECODER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SEG7DECODER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067942 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEG7DECODER " "Found entity 1: SEG7DECODER" {  } { { "SEG7DECODER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SEG7DECODER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledout.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ledout.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LEDOUT " "Found entity 1: LEDOUT" {  } { { "LEDOUT.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/LEDOUT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addrdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDRDECODER-DATAFLOW " "Found design unit 1: ADDRDECODER-DATAFLOW" {  } { { "ADDRDECODER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/ADDRDECODER.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067946 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDRDECODER " "Found entity 1: ADDRDECODER" {  } { { "ADDRDECODER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/ADDRDECODER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sliderin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sliderin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLIDERIN-DATAFLOW " "Found design unit 1: SLIDERIN-DATAFLOW" {  } { { "SLIDERIN.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SLIDERIN.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067947 ""} { "Info" "ISGN_ENTITY_NAME" "1 SLIDERIN " "Found entity 1: SLIDERIN" {  } { { "SLIDERIN.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SLIDERIN.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SYSTEM " "Found entity 1: SYSTEM" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061067949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061067949 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SYSTEM " "Elaborating entity \"SYSTEM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558061068032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCP SCP:inst2 " "Elaborating entity \"SCP\" for hierarchy \"SCP:inst2\"" {  } { { "SYSTEM.bdf" "inst2" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 248 296 592 664 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER SCP:inst2\|CONTROLLER:inst8 " "Elaborating entity \"CONTROLLER\" for hierarchy \"SCP:inst2\|CONTROLLER:inst8\"" {  } { { "SCP.bdf" "inst8" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SCP.bdf" { { 704 1504 1728 976 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B CONTROLLER.vhd(44) " "Verilog HDL or VHDL warning at CONTROLLER.vhd(44): object \"B\" assigned a value but never read" {  } { { "CONTROLLER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/CONTROLLER.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558061068058 "|SYSTEM|SCP:inst2|CONTROLLER:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTE SCP:inst2\|EXECUTE:inst3 " "Elaborating entity \"EXECUTE\" for hierarchy \"SCP:inst2\|EXECUTE:inst3\"" {  } { { "SCP.bdf" "inst3" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SCP.bdf" { { 336 1408 1592 496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG SCP:inst2\|EXECUTE:inst3\|REG:inst1 " "Elaborating entity \"REG\" for hierarchy \"SCP:inst2\|EXECUTE:inst3\|REG:inst1\"" {  } { { "EXECUTE.bdf" "inst1" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/EXECUTE.bdf" { { 352 904 1072 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU SCP:inst2\|EXECUTE:inst3\|ALU:inst " "Elaborating entity \"ALU\" for hierarchy \"SCP:inst2\|EXECUTE:inst3\|ALU:inst\"" {  } { { "EXECUTE.bdf" "inst" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/EXECUTE.bdf" { { 288 584 760 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE SCP:inst2\|DECODE:inst " "Elaborating entity \"DECODE\" for hierarchy \"SCP:inst2\|DECODE:inst\"" {  } { { "SCP.bdf" "inst" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SCP.bdf" { { 320 976 1216 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGFILE SCP:inst2\|DECODE:inst\|REGFILE:inst " "Elaborating entity \"REGFILE\" for hierarchy \"SCP:inst2\|DECODE:inst\|REGFILE:inst\"" {  } { { "DECODE.bdf" "inst" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODE.bdf" { { 272 720 936 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX_2TO1 SCP:inst2\|DECODE:inst\|BUSMUX_2TO1:inst2 " "Elaborating entity \"BUSMUX_2TO1\" for hierarchy \"SCP:inst2\|DECODE:inst\|BUSMUX_2TO1:inst2\"" {  } { { "DECODE.bdf" "inst2" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODE.bdf" { { 288 232 408 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX_2TO1 SCP:inst2\|DECODE:inst\|BUSMUX_2TO1:inst8 " "Elaborating entity \"BUSMUX_2TO1\" for hierarchy \"SCP:inst2\|DECODE:inst\|BUSMUX_2TO1:inst8\"" {  } { { "DECODE.bdf" "inst8" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODE.bdf" { { 328 1232 1408 440 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BARRELSHIFTER SCP:inst2\|DECODE:inst\|BARRELSHIFTER:inst3 " "Elaborating entity \"BARRELSHIFTER\" for hierarchy \"SCP:inst2\|DECODE:inst\|BARRELSHIFTER:inst3\"" {  } { { "DECODE.bdf" "inst3" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODE.bdf" { { 496 720 944 608 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTENDER SCP:inst2\|DECODE:inst\|EXTENDER:inst1 " "Elaborating entity \"EXTENDER\" for hierarchy \"SCP:inst2\|DECODE:inst\|EXTENDER:inst1\"" {  } { { "DECODE.bdf" "inst1" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODE.bdf" { { 496 232 432 576 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER SCP:inst2\|DECODE:inst\|ADDER:inst7 " "Elaborating entity \"ADDER\" for hierarchy \"SCP:inst2\|DECODE:inst\|ADDER:inst7\"" {  } { { "DECODE.bdf" "inst7" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DECODE.bdf" { { 144 720 888 224 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FETCH SCP:inst2\|FETCH:inst1 " "Elaborating entity \"FETCH\" for hierarchy \"SCP:inst2\|FETCH:inst1\"" {  } { { "SCP.bdf" "inst1" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SCP.bdf" { { 304 544 752 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IROMV5 SCP:inst2\|FETCH:inst1\|IROMV5:inst " "Elaborating entity \"IROMV5\" for hierarchy \"SCP:inst2\|FETCH:inst1\|IROMV5:inst\"" {  } { { "FETCH.bdf" "inst" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 320 416 584 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG SCP:inst2\|FETCH:inst1\|REG:inst1 " "Elaborating entity \"REG\" for hierarchy \"SCP:inst2\|FETCH:inst1\|REG:inst1\"" {  } { { "FETCH.bdf" "inst1" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 320 200 368 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4\"" {  } { { "FETCH.bdf" "inst4" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 184 256 368 232 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4 " "Elaborated megafunction instantiation \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4\"" {  } { { "FETCH.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 184 256 368 232 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4 " "Instantiated megafunction \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 4 " "Parameter \"LPM_CVALUE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558061068274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558061068274 ""}  } { { "FETCH.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 184 256 368 232 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558061068274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_4j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_4j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4j4 " "Found entity 1: lpm_constant_4j4" {  } { { "db/lpm_constant_4j4.tdf" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/db/lpm_constant_4j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061068285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061068285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_4j4 SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4\|lpm_constant_4j4:ag " "Elaborating entity \"lpm_constant_4j4\" for hierarchy \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst4\|lpm_constant_4j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_CONSTANT SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5 " "Elaborating entity \"LPM_CONSTANT\" for hierarchy \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5\"" {  } { { "FETCH.bdf" "inst5" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 48 256 368 96 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5 " "Elaborated megafunction instantiation \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5\"" {  } { { "FETCH.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 48 256 368 96 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5 " "Instantiated megafunction \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 8 " "Parameter \"LPM_CVALUE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558061068303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558061068303 ""}  } { { "FETCH.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/FETCH.bdf" { { 48 256 368 96 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558061068303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_8j4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_8j4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_8j4 " "Found entity 1: lpm_constant_8j4" {  } { { "db/lpm_constant_8j4.tdf" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/db/lpm_constant_8j4.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558061068315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061068315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_8j4 SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5\|lpm_constant_8j4:ag " "Elaborating entity \"lpm_constant_8j4\" for hierarchy \"SCP:inst2\|FETCH:inst1\|LPM_CONSTANT:inst5\|lpm_constant_8j4:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SYNCHRONIZER SYNCHRONIZER:inst5 " "Elaborating entity \"SYNCHRONIZER\" for hierarchy \"SYNCHRONIZER:inst5\"" {  } { { "SYSTEM.bdf" "inst5" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 400 -272 -112 480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRDECODER ADDRDECODER:inst3 " "Elaborating entity \"ADDRDECODER\" for hierarchy \"ADDRDECODER:inst3\"" {  } { { "SYSTEM.bdf" "inst3" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 128 992 1184 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLIDERIN SLIDERIN:inst4 " "Elaborating entity \"SLIDERIN\" for hierarchy \"SLIDERIN:inst4\"" {  } { { "SYSTEM.bdf" "inst4" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 264 -272 -80 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG SLIDERIN:inst4\|REG:REG " "Elaborating entity \"REG\" for hierarchy \"SLIDERIN:inst4\|REG:REG\"" {  } { { "SLIDERIN.vhd" "REG" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SLIDERIN.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM DMEM:inst6 " "Elaborating entity \"DMEM\" for hierarchy \"DMEM:inst6\"" {  } { { "SYSTEM.bdf" "inst6" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 248 992 1232 392 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDOUT LEDOUT:inst " "Elaborating entity \"LEDOUT\" for hierarchy \"LEDOUT:inst\"" {  } { { "SYSTEM.bdf" "inst" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 400 992 1160 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7OUT SEG7OUT:inst1 " "Elaborating entity \"SEG7OUT\" for hierarchy \"SEG7OUT:inst1\"" {  } { { "SYSTEM.bdf" "inst1" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 536 992 1160 696 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7DECODER SEG7OUT:inst1\|SEG7DECODER:inst1 " "Elaborating entity \"SEG7DECODER\" for hierarchy \"SEG7OUT:inst1\|SEG7DECODER:inst1\"" {  } { { "SEG7OUT.bdf" "inst1" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SEG7OUT.bdf" { { 360 664 840 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061068383 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DMEM:inst6\|MEMARRAY " "RAM logic \"DMEM:inst6\|MEMARRAY\" is uninferred due to asynchronous read logic" {  } { { "DMEM.vhd" "MEMARRAY" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/DMEM.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1558061069264 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1558061069264 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCWR VCC " "Pin \"PCWR\" is stuck at VCC" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 368 672 848 384 "PCWR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|PCWR"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[7\] VCC " "Pin \"SEG0\[7\]\" is stuck at VCC" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 640 1232 1408 656 "SEG0\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG1\[7\] VCC " "Pin \"SEG1\[7\]\" is stuck at VCC" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 624 1232 1408 640 "SEG1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SEG1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG2\[7\] VCC " "Pin \"SEG2\[7\]\" is stuck at VCC" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 608 1232 1408 624 "SEG2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SEG2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG3\[7\] VCC " "Pin \"SEG3\[7\]\" is stuck at VCC" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 592 1232 1408 608 "SEG3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SEG3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG4\[7\] VCC " "Pin \"SEG4\[7\]\" is stuck at VCC" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 576 1232 1408 592 "SEG4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SEG4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG5\[7\] VCC " "Pin \"SEG5\[7\]\" is stuck at VCC" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 560 1232 1408 576 "SEG5\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SEG5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SHAMT\[4\] GND " "Pin \"SHAMT\[4\]\" is stuck at GND" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 320 672 848 336 "SHAMT\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SHAMT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SHAMT\[3\] GND " "Pin \"SHAMT\[3\]\" is stuck at GND" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 320 672 848 336 "SHAMT\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SHAMT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SHAMT\[2\] GND " "Pin \"SHAMT\[2\]\" is stuck at GND" {  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 320 672 848 336 "SHAMT\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558061075159 "|SYSTEM|SHAMT[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558061075159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558061075272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558061081315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558061081315 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4029 " "Implemented 4029 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558061081520 ""} { "Info" "ICUT_CUT_TM_OPINS" "211 " "Implemented 211 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558061081520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3806 " "Implemented 3806 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558061081520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558061081520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558061081558 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 21:44:41 2019 " "Processing ended: Thu May 16 21:44:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558061081558 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558061081558 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558061081558 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558061081558 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558061082843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558061082847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 21:44:42 2019 " "Processing started: Thu May 16 21:44:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558061082847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558061082847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SCP -c SCP " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SCP -c SCP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558061082847 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558061082967 ""}
{ "Info" "0" "" "Project  = SCP" {  } {  } 0 0 "Project  = SCP" 0 0 "Fitter" 0 0 1558061082967 ""}
{ "Info" "0" "" "Revision = SCP" {  } {  } 0 0 "Revision = SCP" 0 0 "Fitter" 0 0 1558061082967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558061083060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558061083061 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SCP 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SCP\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558061083085 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558061083122 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558061083122 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558061083296 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558061083305 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558061083583 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558061083583 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558061083591 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558061083591 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558061083592 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558061083592 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558061083592 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558061083592 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558061083595 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "153 223 " "No exact pin location assignment(s) for 153 pins of 223 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558061084059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SCP.sdc " "Synopsys Design Constraints File file not found: 'SCP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558061085089 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558061085089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558061085122 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1558061085122 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558061085123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558061085377 ""}  } { { "SYSTEM.bdf" "" { Schematic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYSTEM.bdf" { { 440 -584 -416 456 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 4810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558061085377 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYNCHRONIZER:inst5\|RST  " "Automatically promoted node SYNCHRONIZER:inst5\|RST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558061085378 ""}  } { { "SYNCHRONIZER.vhd" "" { Text "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/SYNCHRONIZER.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558061085378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558061086125 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558061086129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558061086129 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558061086134 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558061086141 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558061086148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558061086148 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558061086152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558061086252 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558061086256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558061086256 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "153 unused 2.5V 0 153 0 " "Number of I/O pins in group: 153 (unused VREF, 2.5V VCCIO, 0 input, 153 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1558061086272 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1558061086272 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558061086272 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 39 13 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 39 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1558061086273 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1558061086273 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558061086273 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558061086686 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558061086693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558061088246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558061088720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558061088751 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558061114862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:26 " "Fitter placement operations ending: elapsed time is 00:00:26" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558061114862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558061116014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "44 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/" { { 1 { 0 "Router estimated peak interconnect usage is 44% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558061118520 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558061118520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558061174936 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558061174936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:58 " "Fitter routing operations ending: elapsed time is 00:00:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558061174940 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.45 " "Total time spent on timing analysis during the Fitter is 2.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558061175139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558061175161 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558061176819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558061176820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558061178981 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558061180267 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/output_files/SCP.fit.smsg " "Generated suppressed messages file D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/output_files/SCP.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558061181005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5751 " "Peak virtual memory: 5751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558061181723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 21:46:21 2019 " "Processing ended: Thu May 16 21:46:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558061181723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558061181723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558061181723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558061181723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558061182841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558061182845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 21:46:22 2019 " "Processing started: Thu May 16 21:46:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558061182845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558061182845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SCP -c SCP " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SCP -c SCP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558061182845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558061183132 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558061184579 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558061184682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558061185486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 21:46:25 2019 " "Processing ended: Thu May 16 21:46:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558061185486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558061185486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558061185486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558061185486 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558061186149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558061186647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558061186651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 21:46:26 2019 " "Processing started: Thu May 16 21:46:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558061186651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558061186651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SCP -c SCP " "Command: quartus_sta SCP -c SCP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558061186651 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1558061186768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558061187095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558061187095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187130 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SCP.sdc " "Synopsys Design Constraints File file not found: 'SCP.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558061187447 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187447 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1558061187454 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558061187454 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1558061187470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558061187470 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558061187471 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558061187479 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1558061187499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558061187507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.921 " "Worst-case setup slack is -22.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.921          -33784.443 CLK  " "  -22.921          -33784.443 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.420 " "Worst-case hold slack is 0.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 CLK  " "    0.420               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.353 " "Worst-case recovery slack is -2.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.353           -1151.588 CLK  " "   -2.353           -1151.588 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.303 " "Worst-case removal slack is 2.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.303               0.000 CLK  " "    2.303               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2273.054 CLK  " "   -3.000           -2273.054 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061187554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061187554 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061187565 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558061187565 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558061187570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558061187593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558061189863 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558061190036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558061190062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.078 " "Worst-case setup slack is -21.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.078          -31057.044 CLK  " "  -21.078          -31057.044 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.388 " "Worst-case hold slack is 0.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 CLK  " "    0.388               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.064 " "Worst-case recovery slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064           -1002.978 CLK  " "   -2.064           -1002.978 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.076 " "Worst-case removal slack is 2.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.076               0.000 CLK  " "    2.076               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2273.054 CLK  " "   -3.000           -2273.054 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190093 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061190103 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558061190103 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558061190107 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558061190312 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558061190321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.288 " "Worst-case setup slack is -9.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.288          -13628.643 CLK  " "   -9.288          -13628.643 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190335 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 CLK  " "    0.167               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190335 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.705 " "Worst-case recovery slack is -0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705            -314.615 CLK  " "   -0.705            -314.615 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.165 " "Worst-case removal slack is 1.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.165               0.000 CLK  " "    1.165               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1704.978 CLK  " "   -3.000           -1704.978 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558061190350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558061190350 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061190361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061190361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061190361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061190361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.447 ns " "Worst Case Available Settling Time: 0.447 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061190361 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558061190361 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558061190361 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558061191686 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558061191769 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558061191882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 21:46:31 2019 " "Processing ended: Thu May 16 21:46:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558061191882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558061191882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558061191882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558061191882 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1558061192913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558061192917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 21:46:32 2019 " "Processing started: Thu May 16 21:46:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558061192917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558061192917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SCP -c SCP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SCP -c SCP" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558061192917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1558061193465 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1558061193512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SCP.vho D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/simulation/modelsim/ simulation " "Generated file SCP.vho in folder \"D:/Documents/SCHOOL/CE1921/WK10_LAB/SCP/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558061193985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558061194046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 21:46:34 2019 " "Processing ended: Thu May 16 21:46:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558061194046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558061194046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558061194046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558061194046 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558061194692 ""}
