chips_added_at_a_time	execution_time	edges	levels	diameter	ASPL	power	frequency	tempurature	picked_by	overlap	numchips	candidates
3	1152.19716203	9.0	3.6	5.3	2.55555555556	44.94342	3280.0	47.116	power	0.2	9	11
3	1106.67990333	9.0	3.45	5.3	2.55555555556	45.6795	3300.0	47.4085	power	0.2	9	12
3	1135.09844933	8.86666666667	3.56666666667	5.46666666667	2.6	46.41558	3320.0	47.3556666667	power	0.2	9	13
3	1159.59212671	8.875	3.575	5.5	2.60138888889	46.41558	3320.0	47.29725	power	0.2	9	14
3	1212.04280688	8.84	3.66	5.46	2.58777777778	46.41558	3320.0	47.2848	power	0.2	9	15
base3
layout_size = 9
candidates 15

2	1282.42213752	8.7	3.6	5.5	2.62222222222	44.94342	3280.0	46.888	power	0.2	9	9
base3
layout_size = 9
candidates 9

1	1406.39951642	8.6	3.9	5.7	2.68333333333	46.41558	3320.0	46.371	power	0.2	9	5
base3
layout_size = 9
candidates 5

cradle	1156.42172096	8.9	3.0	6.8	2.91666666667	53.77638	3520.0	48.235	power	0.2	9	18
cradle	1085.54532148	8.77777777778	3.0	6.88888888889	2.96296296296	55.0849666667	3555.55555556	48.1166666667	power	0.2	9	19
cradle	1170.57216389	8.71428571429	2.96428571429	7.03571428571	3.00595238095	55.1433857143	3557.14285714	48.1260714286	power	0.2	9	20
cradle	1160.71239821	8.67567567568	2.94594594595	7.02702702703	3.01351351351	55.1291756757	3556.75675676	48.1983783784	power	0.2	9	21
cradle	1176.61912429	8.57446808511	3.02127659574	7.08510638298	3.04728132388	55.4677978723	3565.95744681	48.1587234043	power	0.2	9	22
base3
layout_size = 9
candidates 22

