{"Source Block": ["serv/rtl/serv_alu.v@25:35@HdlIdDef", "   input wire [3:0] i_rd_sel,\n   output wire \t    o_rd);\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   reg \t       result_lt_r;\n\n   reg [4:0]   shamt;\n"], "Clone Blocks": [["serv/rtl/serv_alu.v@24:34", "   output wire \t    o_sh_done,\n   input wire [3:0] i_rd_sel,\n   output wire \t    o_rd);\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   reg \t       result_lt_r;\n\n"], ["serv/rtl/serv_alu.v@23:33", "   input wire \t    i_sh_signed,\n   output wire \t    o_sh_done,\n   input wire [3:0] i_rd_sel,\n   output wire \t    o_rd);\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   reg \t       result_lt_r;\n"], ["serv/rtl/serv_alu.v@26:36", "   output wire \t    o_rd);\n\n   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   reg \t       result_lt_r;\n\n   reg [4:0]   shamt;\n   reg \t       shamt_msb;\n"], ["serv/rtl/serv_alu.v@28:38", "   wire        result_add;\n   wire        result_eq;\n   wire        result_lt;\n   wire        result_sh;\n\n   reg \t       result_lt_r;\n\n   reg [4:0]   shamt;\n   reg \t       shamt_msb;\n\n   wire        add_cy;\n"]], "Diff Content": {"Delete": [[30, "   wire        result_lt;\n"]], "Add": []}}