<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Xilinx Virtex 2 FPGAs &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Introduction" href="intro.html" />
    <link rel="prev" title="Block RAM — Virtex" href="../virtex/bram.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Xilinx Virtex, Virtex E, Spartan 2, Spartan 2E FPGAs</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Xilinx Virtex 2 FPGAs</a><ul>
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="structure.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input / Output — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital Clock Managers — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="ppc.html">Hard PowerPC 405 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt.html">Multi-gigabit transceivers — Virtex 2 Pro</a></li>
<li class="toctree-l3"><a class="reference internal" href="gt10.html">Multi-gigabit transceivers — Virtex 2 Pro X</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcilogic.html">Hard PCI logic</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers — Virtex 2, Spartan 3, Spartan 3E</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Xilinx Spartan 3 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Xilinx Spartan 6 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Xilinx Virtex 4 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Xilinx Virtex 5 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Xilinx Virtex 6 FPGAs</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
      <li class="breadcrumb-item active">Xilinx Virtex 2 FPGAs</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex2/index.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="xilinx-virtex-2-fpgas">
<h1>Xilinx Virtex 2 FPGAs<a class="headerlink" href="#xilinx-virtex-2-fpgas" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>io, dcm, corner, ppc, pcilogic, bitstream format, jtag, …</p>
</div>
<div class="toctree-wrapper compound">
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="intro.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="intro.html#device-table">Device table</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="structure.html">Device geometry</a><ul>
<li class="toctree-l2"><a class="reference internal" href="structure.html#general-structure">General structure</a></li>
<li class="toctree-l2"><a class="reference internal" href="structure.html#clock-rows">Clock rows</a></li>
<li class="toctree-l2"><a class="reference internal" href="structure.html#clock-spine">Clock spine</a></li>
<li class="toctree-l2"><a class="reference internal" href="structure.html#io-banks-and-io-buffers">IO banks and IO buffers</a></li>
<li class="toctree-l2"><a class="reference internal" href="structure.html#pci-logic">PCI logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="structure.html#bitstream-geometry">Bitstream geometry</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="interconnect.html">General interconnect</a><ul>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#backbone">Backbone</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#input-multiplexers">Input multiplexers</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#primitive-outputs">Primitive outputs</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#terminators">Terminators</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#powerpc-holes">PowerPC holes</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#clock-spine-top-and-bottom">Clock spine top and bottom</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#bitstream-interconnect-tiles">Bitstream — interconnect tiles</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#bitstream-terminator-tiles">Bitstream — terminator tiles</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#bitstream-powerpc-hole-tiles">Bitstream — PowerPC hole tiles</a></li>
<li class="toctree-l2"><a class="reference internal" href="interconnect.html#bitstream-interface-tiles">Bitstream — interface tiles</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="clb.html">Configurable Logic Block</a><ul>
<li class="toctree-l2"><a class="reference internal" href="clb.html#luts">LUTs</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html#wide-multiplexers">Wide multiplexers</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html#carry-logic">Carry logic</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html#sum-of-products">Sum of products</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html#output-multiplexers">Output multiplexers</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html#registers">Registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html#tristate-buses-and-tbufs">Tristate buses and <code class="docutils literal notranslate"><span class="pre">TBUF</span></code>s</a></li>
<li class="toctree-l2"><a class="reference internal" href="clb.html#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="bram.html">Block RAM — Virtex 2, Spartan 3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="bram.html#the-bram-bel">The <code class="docutils literal notranslate"><span class="pre">BRAM</span></code> bel</a></li>
<li class="toctree-l2"><a class="reference internal" href="bram.html#the-mult-bel-virtex-2-and-spartan-3">The <code class="docutils literal notranslate"><span class="pre">MULT</span></code> bel — Virtex 2 and Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="bram.html#the-mult-bel-spartan-3e-and-spartan-3a">The <code class="docutils literal notranslate"><span class="pre">MULT</span></code> bel — Spartan 3E and Spartan 3A</a></li>
<li class="toctree-l2"><a class="reference internal" href="bram.html#bitstream">Bitstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="bram.html#default-option-values">Default option values</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="clock.html">Clock interconnect</a><ul>
<li class="toctree-l2"><a class="reference internal" href="clock.html#clock-source-spine-bottom-and-top">Clock source — spine bottom and top</a></li>
<li class="toctree-l2"><a class="reference internal" href="clock.html#the-gclkc-clock-spine-distribution-tiles">The <code class="docutils literal notranslate"><span class="pre">GCLKC</span></code> clock spine distribution tiles</a></li>
<li class="toctree-l2"><a class="reference internal" href="clock.html#the-clock-row-distribution-tiles">The clock row distribution tiles</a></li>
<li class="toctree-l2"><a class="reference internal" href="clock.html#dcm-output-bus">DCM output bus</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="io.html">Input / Output — Virtex 2, Spartan 3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="io.html#i-o-interface">I/O interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="io.html#i-o-buffers-virtex-2">I/O buffers — Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="io.html#i-o-buffers-virtex-2-pro">I/O buffers — Virtex 2 Pro</a></li>
<li class="toctree-l2"><a class="reference internal" href="io.html#i-o-buffers-spartan-3">I/O buffers — Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="io.html#i-o-buffers-spartan-3e">I/O buffers — Spartan 3E</a></li>
<li class="toctree-l2"><a class="reference internal" href="io.html#i-o-buffers-spartan-3a">I/O buffers — Spartan 3A</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="dcm.html">Digital Clock Managers — Virtex 2, Spartan 3</a></li>
<li class="toctree-l1"><a class="reference internal" href="ppc.html">Hard PowerPC 405 cores</a></li>
<li class="toctree-l1"><a class="reference internal" href="gt.html">Multi-gigabit transceivers — Virtex 2 Pro</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gt.html#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="gt10.html">Multi-gigabit transceivers — Virtex 2 Pro X</a><ul>
<li class="toctree-l2"><a class="reference internal" href="gt10.html#bitstream">Bitstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="gt10.html#pma-speed-values"><code class="docutils literal notranslate"><span class="pre">PMA_SPEED</span></code> values</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="pcilogic.html">Hard PCI logic</a></li>
<li class="toctree-l1"><a class="reference internal" href="corner.html">Corners — Virtex 2, Spartan 3</a><ul>
<li class="toctree-l2"><a class="reference internal" href="corner.html#lower-left">Lower left</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#upper-left">Upper left</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#lower-right">Lower right</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#upper-right">Upper right</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#i-o-data-virtex-2">I/O data — Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#i-o-data-virtex-2-pro">I/O data — Virtex 2 Pro</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#i-o-data-spartan-3">I/O data — Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#i-o-data-spartan-3e">I/O data — Spartan 3E</a></li>
<li class="toctree-l2"><a class="reference internal" href="corner.html#i-o-data-spartan-3a">I/O data — Spartan 3A</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="config.html">Configuration registers — Virtex 2, Spartan 3, Spartan 3E</a><ul>
<li class="toctree-l2"><a class="reference internal" href="config.html#cor-virtex-2"><code class="docutils literal notranslate"><span class="pre">COR</span></code> — Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="config.html#cor-s3"><code class="docutils literal notranslate"><span class="pre">COR.S3</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="config.html#cor-s3e"><code class="docutils literal notranslate"><span class="pre">COR.S3E</span></code></a></li>
<li class="toctree-l2"><a class="reference internal" href="config.html#ctl-virtex-2"><code class="docutils literal notranslate"><span class="pre">CTL</span></code> — Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="config.html#ctl-s3"><code class="docutils literal notranslate"><span class="pre">CTL.S3</span></code></a></li>
</ul>
</li>
</ul>
</div>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../virtex/bram.html" class="btn btn-neutral float-left" title="Block RAM — Virtex" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="intro.html" class="btn btn-neutral float-right" title="Introduction" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>