Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2018/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 50e2164184e4488c8b18b4df107b5d8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Traffic_Light_Controller_TB_behav xil_defaultlib.Traffic_Light_Controller_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Traffic_Light_Controller
Compiling module xil_defaultlib.Traffic_Light_Controller_TB
WARNING: [XSIM 43-3368] "E:/BUNU/PROJECTS/Voting machine by verilog/traffic_light _controller/traffic_light _controller.srcs/sim_1/new/Traffic_Light_Controller_TB.v" Line 45. Negative delay (-1863462912000.000000) treated as 0.
Compiling module xil_defaultlib.glbl
Built simulation snapshot Traffic_Light_Controller_TB_behav
