/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [31:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire [59:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [23:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  reg [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_2z ? celloutsig_1_1z[21] : celloutsig_1_0z;
  assign celloutsig_0_15z = celloutsig_0_5z[4] ? celloutsig_0_6z : celloutsig_0_9z;
  assign celloutsig_1_14z = ~(celloutsig_1_2z | celloutsig_1_10z);
  assign celloutsig_0_23z = ~(celloutsig_0_20z | celloutsig_0_18z);
  assign celloutsig_0_29z = ~(celloutsig_0_26z | celloutsig_0_1z);
  assign celloutsig_0_22z = ~celloutsig_0_4z;
  assign celloutsig_1_8z = celloutsig_1_2z | celloutsig_1_7z[1];
  assign celloutsig_0_18z = celloutsig_0_16z[15] | celloutsig_0_16z[10];
  assign celloutsig_0_26z = celloutsig_0_7z[4] | in_data[58];
  assign celloutsig_1_5z = { in_data[123], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } + in_data[103:98];
  assign celloutsig_0_8z = in_data[46:34] + { celloutsig_0_2z[31:20], celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_2z[26:23], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z } + celloutsig_0_2z[19:5];
  assign celloutsig_0_16z = { in_data[34:24], celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_15z } & { celloutsig_0_14z[12:5], celloutsig_0_14z, celloutsig_0_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } / { 1'h1, celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_9z = { celloutsig_1_1z[12:11], celloutsig_1_3z } / { 1'h1, celloutsig_1_4z[1:0] };
  assign celloutsig_1_11z = { celloutsig_1_1z[21:15], celloutsig_1_9z } / { 1'h1, in_data[173:168], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_5z = { in_data[41:38], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[6:0] };
  assign celloutsig_0_4z = { celloutsig_0_0z[5:3], celloutsig_0_3z, celloutsig_0_0z } > { in_data[94:86], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = ! { celloutsig_1_1z[10], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_12z = ! { celloutsig_0_2z[59], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_1z = ! in_data[68:65];
  assign celloutsig_1_17z = celloutsig_1_11z[7:2] || celloutsig_1_5z;
  assign celloutsig_0_11z = celloutsig_0_8z[4] & ~(celloutsig_0_4z);
  assign celloutsig_0_20z = celloutsig_0_11z & ~(celloutsig_0_18z);
  assign celloutsig_0_6z = ^ { celloutsig_0_0z[7:4], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[33:26] >> { in_data[78:72], celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[57:8], celloutsig_0_0z, celloutsig_0_1z } >> { in_data[68:29], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[5:1], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z } - celloutsig_0_5z;
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z[19]) | celloutsig_1_1z[0]);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_1z[4]) | in_data[174]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z[6] & celloutsig_0_3z[6]) | celloutsig_0_5z[7]);
  assign celloutsig_0_30z = ~((celloutsig_0_22z & celloutsig_0_23z) | celloutsig_0_26z);
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_0z = in_data[75:67];
  always_latch
    if (!clkin_data[128]) celloutsig_1_7z = 10'h000;
    else if (!clkin_data[64]) celloutsig_1_7z = { in_data[124:117], celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 24'h000000;
    else if (!clkin_data[96]) celloutsig_1_1z = { in_data[190:168], celloutsig_1_0z };
  assign celloutsig_1_10z = ~((celloutsig_1_5z[4] & celloutsig_1_6z) | (celloutsig_1_5z[4] & celloutsig_1_2z));
  assign celloutsig_1_19z = ~((celloutsig_1_4z[1] & celloutsig_1_14z) | (celloutsig_1_17z & celloutsig_1_18z));
  assign celloutsig_1_0z = ~((in_data[143] & in_data[111]) | (in_data[131] & in_data[141]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
