{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733271547584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733271547585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:19:07 2024 " "Processing started: Tue Dec 03 18:19:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733271547585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271547585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off term_project -c term_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271547585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733271547940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733271547941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/add3.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/add3.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3 " "Found entity 1: add3" {  } { { "../lab10/add3.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/add3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/bcd2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/bcd2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven " "Found entity 1: bcd2seven" {  } { { "../lab10/bcd2seven.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/bcd2seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../lab10/binary2bcd.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/bin_to_seven.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/bin_to_seven.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_seven " "Found entity 1: bin_to_seven" {  } { { "../lab7/bin_to_seven.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/bin_to_seven.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../lab7/fulladder.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/ripple_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_addsub " "Found entity 1: ripple_addsub" {  } { { "../lab7/ripple_adder.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../lab7/register.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab7/lab7_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab7/lab7_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../lab7/lab7_alu.sv" "" { Text "C:/Users/axa9763/Desktop/current/lab7/lab7_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab9/nclk/nclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab9/nclk/nclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclk " "Found entity 1: nclk" {  } { { "../lab9/nclk/nclk.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk/nclk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/signed_bcd2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/signed_bcd2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_bcd2bin " "Found entity 1: signed_bcd2bin" {  } { { "../lab11/part1/signed_bcd2bin.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/signed_bcd2bin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/sm2signed.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/sm2signed.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm2signed " "Found entity 1: sm2signed" {  } { { "../lab11/part1/sm2signed.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/sm2signed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554670 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_reg.v(14) " "Verilog HDL information at shift_reg.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../lab11/part1/shift_reg.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/shift_reg.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1733271554671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../lab11/part1/shift_reg.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_scanner " "Found entity 1: keypad_scanner" {  } { { "../lab11/part1/keypad_scanner.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_scanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_input " "Found entity 1: keypad_input" {  } { { "../lab11/part1/keypad_input.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_fsm " "Found entity 1: keypad_fsm" {  } { { "../lab11/part1/keypad_fsm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_decoder " "Found entity 1: keypad_decoder" {  } { { "../lab11/part1/keypad_decoder.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/bcd2binary_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/bcd2binary_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2binary_sm " "Found entity 1: bcd2binary_sm" {  } { { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/keypad_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/keypad_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_base " "Found entity 1: keypad_base" {  } { { "../lab11/part1/keypad_base.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab9/nclk_switched/nclk_switched.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab9/nclk_switched/nclk_switched.v" { { "Info" "ISGN_ENTITY_NAME" "1 nclk_switched " "Found entity 1: nclk_switched" {  } { { "../lab9/nclk_switched/nclk_switched.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk_switched/nclk_switched.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab10/output_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab10/output_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_unit " "Found entity 1: output_unit" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab11/part1/input_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab11/part1/input_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_unit " "Found entity 1: input_unit" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "term_project.v 1 1 " "Found 1 design units, including 1 entities, in source file term_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 term_project " "Found entity 1: term_project" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554686 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1733271554687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/axa9763/desktop/current/lab12/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/axa9763/desktop/current/lab12/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733271554689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271554689 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "nclk nclk.v(9) " "Verilog HDL Parameter Declaration warning at nclk.v(9): Parameter Declaration in module \"nclk\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lab9/nclk/nclk.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk/nclk.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733271554690 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "keypad_scanner.v(12) " "Verilog HDL Instantiation warning at keypad_scanner.v(12): instance has no name" {  } { { "../lab11/part1/keypad_scanner.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_scanner.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554690 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "nclk_switched nclk_switched.v(9) " "Verilog HDL Parameter Declaration warning at nclk_switched.v(9): Parameter Declaration in module \"nclk_switched\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../lab9/nclk_switched/nclk_switched.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk_switched/nclk_switched.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(20) " "Verilog HDL Instantiation warning at output_unit.v(20): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(23) " "Verilog HDL Instantiation warning at output_unit.v(23): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(24) " "Verilog HDL Instantiation warning at output_unit.v(24): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "output_unit.v(25) " "Verilog HDL Instantiation warning at output_unit.v(25): instance has no name" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "input_unit.v(17) " "Verilog HDL Instantiation warning at input_unit.v(17): instance has no name" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "input_unit.v(20) " "Verilog HDL Instantiation warning at input_unit.v(20): instance has no name" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "input_unit.v(21) " "Verilog HDL Instantiation warning at input_unit.v(21): instance has no name" {  } { { "../lab11/part1/input_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(38) " "Verilog HDL Instantiation warning at term_project.v(38): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(42) " "Verilog HDL Instantiation warning at term_project.v(42): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(45) " "Verilog HDL Instantiation warning at term_project.v(45): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(49) " "Verilog HDL Instantiation warning at term_project.v(49): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "term_project.v(52) " "Verilog HDL Instantiation warning at term_project.v(52): instance has no name" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1733271554691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "term_project " "Elaborating entity \"term_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733271554747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:comb_6 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:comb_6\"" {  } { { "term_project.v" "comb_6" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554749 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_unit.v(37) " "Verilog HDL Case Statement information at control_unit.v(37): all case item expressions in this case statement are onehot" {  } { { "../lab12/control_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab12/control_unit.v" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1733271554749 "|term_project|control_unit:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_unit input_unit:comb_7 " "Elaborating entity \"input_unit\" for hierarchy \"input_unit:comb_7\"" {  } { { "term_project.v" "comb_7" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_input input_unit:comb_7\|keypad_input:comb_3 " "Elaborating entity \"keypad_input\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\"" {  } { { "../lab11/part1/input_unit.v" "comb_3" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_base input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base " "Elaborating entity \"keypad_base\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\"" {  } { { "../lab11/part1/keypad_input.v" "keypad_base" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_input.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nclk input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider " "Elaborating entity \"nclk\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|nclk:keypad_clock_divider\"" {  } { { "../lab11/part1/keypad_base.v" "keypad_clock_divider" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 nclk.v(16) " "Verilog HDL assignment warning at nclk.v(16): truncated value with size 32 to match size of target (26)" {  } { { "../lab9/nclk/nclk.v" "" { Text "C:/Users/axa9763/Desktop/current/lab9/nclk/nclk.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733271554763 "|term_project|input_unit:comb_7|keypad_input:comb_3|keypad_base:keypad_base|nclk:keypad_clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_fsm input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm " "Elaborating entity \"keypad_fsm\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_fsm:keypad_fsm\"" {  } { { "../lab11/part1/keypad_base.v" "keypad_fsm" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_decoder input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder " "Elaborating entity \"keypad_decoder\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\"" {  } { { "../lab11/part1/keypad_base.v" "keypad_key_decoder" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_base.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg input_unit:comb_7\|keypad_input:comb_3\|shift_reg:shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"input_unit:comb_7\|keypad_input:comb_3\|shift_reg:shift_reg\"" {  } { { "../lab11/part1/keypad_input.v" "shift_reg" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_input.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2binary_sm input_unit:comb_7\|bcd2binary_sm:comb_4 " "Elaborating entity \"bcd2binary_sm\" for hierarchy \"input_unit:comb_7\|bcd2binary_sm:comb_4\"" {  } { { "../lab11/part1/input_unit.v" "comb_4" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm2signed input_unit:comb_7\|sm2signed:comb_5 " "Elaborating entity \"sm2signed\" for hierarchy \"input_unit:comb_7\|sm2signed:comb_5\"" {  } { { "../lab11/part1/input_unit.v" "comb_5" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/input_unit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sm2signed.v(8) " "Verilog HDL assignment warning at sm2signed.v(8): truncated value with size 32 to match size of target (8)" {  } { { "../lab11/part1/sm2signed.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/sm2signed.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733271554773 "|term_project|input_unit:comb_7|sm2signed:comb_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:comb_8 " "Elaborating entity \"mux\" for hierarchy \"mux:comb_8\"" {  } { { "term_project.v" "comb_8" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:comb_9 " "Elaborating entity \"alu\" for hierarchy \"alu:comb_9\"" {  } { { "term_project.v" "comb_9" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register alu:comb_9\|register:r_a " "Elaborating entity \"register\" for hierarchy \"alu:comb_9\|register:r_a\"" {  } { { "../lab7/lab7_alu.sv" "r_a" { Text "C:/Users/axa9763/Desktop/current/lab7/lab7_alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_addsub alu:comb_9\|ripple_addsub:adder " "Elaborating entity \"ripple_addsub\" for hierarchy \"alu:comb_9\|ripple_addsub:adder\"" {  } { { "../lab7/lab7_alu.sv" "adder" { Text "C:/Users/axa9763/Desktop/current/lab7/lab7_alu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:comb_9\|ripple_addsub:adder\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"alu:comb_9\|ripple_addsub:adder\|fulladder:fa0\"" {  } { { "../lab7/ripple_adder.sv" "fa0" { Text "C:/Users/axa9763/Desktop/current/lab7/ripple_adder.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_unit output_unit:comb_10 " "Elaborating entity \"output_unit\" for hierarchy \"output_unit:comb_10\"" {  } { { "term_project.v" "comb_10" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554784 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 output_unit.v(38) " "Verilog HDL assignment warning at output_unit.v(38): truncated value with size 32 to match size of target (8)" {  } { { "../lab10/output_unit.v" "" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733271554785 "|term_project|output_unit:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd output_unit:comb_10\|binary2bcd:comb_3 " "Elaborating entity \"binary2bcd\" for hierarchy \"output_unit:comb_10\|binary2bcd:comb_3\"" {  } { { "../lab10/output_unit.v" "comb_3" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3 output_unit:comb_10\|binary2bcd:comb_3\|add3:m1 " "Elaborating entity \"add3\" for hierarchy \"output_unit:comb_10\|binary2bcd:comb_3\|add3:m1\"" {  } { { "../lab10/binary2bcd.v" "m1" { Text "C:/Users/axa9763/Desktop/current/lab10/binary2bcd.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven output_unit:comb_10\|bcd2seven:comb_4 " "Elaborating entity \"bcd2seven\" for hierarchy \"output_unit:comb_10\|bcd2seven:comb_4\"" {  } { { "../lab10/output_unit.v" "comb_4" { Text "C:/Users/axa9763/Desktop/current/lab10/output_unit.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271554790 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0 " "Found clock multiplexer input_unit:comb_7\|keypad_input:comb_3\|keypad_base:keypad_base\|keypad_decoder:keypad_key_decoder\|WideOr4~0" {  } { { "../lab11/part1/keypad_decoder.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/keypad_decoder.v" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1733271555071 "|term_project|input_unit:comb_7|keypad_input:comb_3|keypad_base:keypad_base|keypad_decoder:keypad_key_decoder|WideOr4~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1733271555071 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "input_unit:comb_7\|bcd2binary_sm:comb_4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"input_unit:comb_7\|bcd2binary_sm:comb_4\|Mult0\"" {  } { { "../lab11/part1/bcd2binary_sm.v" "Mult0" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1733271555099 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1733271555099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271555137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Instantiated megafunction \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733271555137 ""}  } { { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733271555137 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271555169 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271555186 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"input_unit:comb_7\|bcd2binary_sm:comb_4\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../lab11/part1/bcd2binary_sm.v" "" { Text "C:/Users/axa9763/Desktop/current/lab11/part1/bcd2binary_sm.v" 6 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271555201 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1733271555334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] VCC " "Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "term_project.v" "" { Text "C:/Users/axa9763/Desktop/current/term_project/term_project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733271555496 "|term_project|hex2[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733271555496 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733271555554 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733271556011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/axa9763/Desktop/current/term_project/output_files/term_project.map.smsg " "Generated suppressed messages file C:/Users/axa9763/Desktop/current/term_project/output_files/term_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271556047 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733271556137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733271556137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733271556187 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733271556187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "304 " "Implemented 304 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733271556187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733271556187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733271556204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:19:16 2024 " "Processing ended: Tue Dec 03 18:19:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733271556204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733271556204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733271556204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733271556204 ""}
