Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 24 20:25:26 2020
| Host         : DESKTOP-KMIMTOV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file minisys_control_sets_placed.rpt
| Design       : minisys
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|    16+ |           39 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             190 |          100 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |           18 |
| Yes          | No                    | No                     |              36 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1056 |          393 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------------+------------------+------------------+----------------+
|             Clock Signal             |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------+----------------------+------------------+------------------+----------------+
|  U8/flag_reg_i_1_n_3                 |                      |                  |                1 |              1 |
|  U8/reg_mux_temp_reg[0]_0            |                      |                  |                1 |              1 |
|  U9/Sel_Sign                         |                      |                  |                1 |              1 |
|  U9/FSM_sequential_curr_state_reg[2] |                      |                  |                1 |              1 |
|  U8/WriteMemory_reg_i_2_n_3          |                      |                  |                1 |              1 |
|  U8/NPC_MODE_reg[2]_i_2_n_3          |                      |                  |                1 |              3 |
|  U8/reg_mux_temp_reg[2]_i_2_n_3      |                      |                  |                2 |              4 |
|  U9/E[0]                             |                      |                  |                3 |              6 |
|  n_2_1415_BUFG                       |                      |                  |               26 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[0]_2[0] | fpga_rst_IBUF    |               13 |             32 |
|  n_1_534_BUFG                        |                      | fpga_rst_IBUF    |               18 |             32 |
| ~U0/UCLK/inst/clk_out1               | U8/select_npc        | fpga_rst_IBUF    |               21 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[1]_2[0] | fpga_rst_IBUF    |               14 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[1]_3[0] | fpga_rst_IBUF    |               11 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[1]_5[0] | fpga_rst_IBUF    |               11 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[1]_0[0] | fpga_rst_IBUF    |                7 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[2]_5[0] | fpga_rst_IBUF    |               11 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[2]_6[0] | fpga_rst_IBUF    |               11 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_0[0] | fpga_rst_IBUF    |               16 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[2]_4[0] | fpga_rst_IBUF    |               10 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_1[0] | fpga_rst_IBUF    |               18 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[2]_2[0] | fpga_rst_IBUF    |               10 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_3[0] | fpga_rst_IBUF    |               10 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[0]_4[0] | fpga_rst_IBUF    |                9 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_4[0] | fpga_rst_IBUF    |               16 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_5[0] | fpga_rst_IBUF    |               12 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_6[0] | fpga_rst_IBUF    |               14 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_7[0] | fpga_rst_IBUF    |               12 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[4]_0[0] | fpga_rst_IBUF    |                8 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[0]_1[0] | fpga_rst_IBUF    |               10 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[1]_6[0] | fpga_rst_IBUF    |               11 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[4]_1[0] | fpga_rst_IBUF    |               12 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[4]_2[0] | fpga_rst_IBUF    |               13 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[1]_1[0] | fpga_rst_IBUF    |                7 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[2]_3[0] | fpga_rst_IBUF    |                9 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[2]_0[0] | fpga_rst_IBUF    |               13 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[3]_2[0] | fpga_rst_IBUF    |               12 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[0]_0[0] | fpga_rst_IBUF    |               12 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[0]_5[0] | fpga_rst_IBUF    |               12 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[0]_6[0] | fpga_rst_IBUF    |               13 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[1]_4[0] | fpga_rst_IBUF    |               13 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[0]_3[0] | fpga_rst_IBUF    |               12 |             32 |
|  U0/UCLK/inst/clk_out1               | U3/Write_reg[2]_1[0] | fpga_rst_IBUF    |               10 |             32 |
|  U0/UCLK/inst/clk_out1               | U8/IRWr              |                  |               18 |             36 |
|  n_0_4_BUFG                          |                      |                  |               21 |             37 |
|  U0/UCLK/inst/clk_out1               |                      |                  |               17 |             37 |
| ~U0/UCLK/inst/clk_out1               |                      |                  |               25 |             66 |
+--------------------------------------+----------------------+------------------+------------------+----------------+


