\hypertarget{union__hw__mpu__rgdaacn}{}\section{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn Union Reference}
\label{union__hw__mpu__rgdaacn}\index{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn@{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn}}


H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+D\+A\+A\+Cn -\/ Region Descriptor Alternate Access Control n (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mpu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mpu__rgdaacn_a8288dda3525777f1ec0ccced079dbe3e}{}\label{union__hw__mpu__rgdaacn_a8288dda3525777f1ec0ccced079dbe3e}

\item 
struct \hyperlink{struct__hw__mpu__rgdaacn_1_1__hw__mpu__rgdaacn__bitfields}{\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+::\+\_\+hw\+\_\+mpu\+\_\+rgdaacn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mpu__rgdaacn_a90a7622d7b5f2df9afc855b7e5ee123e}{}\label{union__hw__mpu__rgdaacn_a90a7622d7b5f2df9afc855b7e5ee123e}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+P\+U\+\_\+\+R\+G\+D\+A\+A\+Cn -\/ Region Descriptor Alternate Access Control n (RW) 

Reset value\+: 0x0061\+F7\+D\+FU

Because software may adjust only the access controls within a region descriptor (R\+G\+Dn\+\_\+\+W\+O\+R\+D2) as different tasks execute, an alternate programming view of this 32-\/bit entity is available. Writing to this register does not affect the descriptor\textquotesingle{}s valid bit. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
