|--------------------------------------------|
|- ispLEVER Fitter Report File              -|
|- Version 6.0.00.33.17.06                       -|
|- (c)Copyright, Lattice Semiconductor 2002 -|
|--------------------------------------------|


Start: Sat Jul 15 19:26:32 2006
End  : Sat Jul 15 19:26:32 2006    $$$ Elapsed time: 00:00:00
===========================================================================
Part [C:/ispLEVER-6] Design [control.tt4]

* Place/Route options (keycode = 540674)
	= Spread Placement:			      ON
	= No. Routing Attempts/Placement	       2

* Placement Completion

 +- Block                       +------- IO Pins Available
 |    +- Macrocells Available   |    +-- IO Pins Used
 |    |    +- Signals to Place  |    |             +----- Logic Array Inputs
 |    |    |    +- Placed       |    |             |   +- Array Inputs Used
_|____|____|____|_______________|____|_____________|___|________________
 0 | 16 |  2 |  2 => 100% |     8 |  2 =>  25% |  34 |  6    =>  17%
 1 | 16 |  3 |  3 => 100% |     8 |  3 =>  37% |  34 |  7    =>  20%
 2 | 16 |  3 |  3 => 100% |     8 |  1 =>  12% |  34 |  7    =>  20%
 3 | 16 |  3 |  3 => 100% |     8 |  3 =>  37% |  34 |  7    =>  20%
 4 | 16 |  3 |  3 => 100% |     8 |  2 =>  25% |  34 |  6    =>  17%
 5 | 16 |  3 |  3 => 100% |     8 |  3 =>  37% |  34 |  7    =>  20%
 6 | 16 |  2 |  2 => 100% |     8 |  2 =>  25% |  34 |  7    =>  20%
 7 | 16 |  2 |  2 => 100% |     8 |  2 =>  25% |  34 |  6    =>  17%
 8 | 16 |  2 |  2 => 100% |     8 |  2 =>  25% |  34 |  7    =>  20%
 9 | 16 |  2 |  2 => 100% |     8 |  1 =>  12% |  34 |  6    =>  17%
10 | 16 |  2 |  2 => 100% |     8 |  0 =>   0% |  34 |  6    =>  17%
11 | 16 |  2 |  2 => 100% |     8 |  2 =>  25% |  34 |  7    =>  20%
12 | 16 |  3 |  3 => 100% |     8 |  2 =>  25% |  34 |  7    =>  20%
13 | 16 |  2 |  2 => 100% |     8 |  2 =>  25% |  34 |  7    =>  20%
14 | 16 |  2 |  2 => 100% |     8 |  2 =>  25% |  34 |  6    =>  17%
15 | 16 |  3 |  3 => 100% |     8 |  3 =>  37% |  34 |  7    =>  20%
---|----|----|------------|-------|------------|-----|------------------
        | Avg number of array inputs in used blocks :   6.63 =>  19%

* Input/Clock Signal count:   6 -> placed:   6 = 100%

          Resources           Available   Used
-----------------------------------------------------------------
	Input Pins            :  14        4    =>  28%
	I/O Pins              : 128       32    =>  25%
	Clock Only Pins       :   4        2    =>  50%
	Clock/Input Pins      :   0        0    =>   0%
	Logic Blocks          :  16       16    => 100%
	Macrocells            : 256       39    =>  15%
	PT Clusters           : 256       32    =>  12%
	 - Single PT Clusters : 256        7    =>   2%
	Input Registers       :            0

* Routing Completion: 100%
* Attempts: Place [      74] Route [       0]
===========================================================================
	Signal Fanout Table
===========================================================================
   +- Signal Number
   |  +- Block Location ('+' for dedicated inputs)
   |  |  +- Sig Type
   |  |  |    +- Signal-to-Pin Assignment
   |  |  |    |    Fanout to Logic Blocks               Signal Name
___|__|__|____|____________________________________________________________
   1|12| IO| 141|=> ....|....|....|....| A00
		|=> Paired w/: RN_A00
   2|12| IO| 143|=> ....|....|....|....| A01
		|=> Paired w/: RN_A01
   3|13| IO| 151|=> ....|....|....|....| A02
		|=> Paired w/: RN_A02
   4| 6| IO|  54|=> ....|....|....|....| A03
		|=> Paired w/: RN_A03
   5|15| IO| 168|=> ....|....|....|....| A04
		|=> Paired w/: RN_A04
   6| 6| IO|  56|=> ....|....|....|....| A05
		|=> Paired w/: RN_A05
   7|15| IO| 170|=> ....|....|....|....| A06
		|=> Paired w/: RN_A06
   8| 9| IO| 101|=> ....|....|....|....| A07
		|=> Paired w/: RN_A07
   9| 7| IO|  66|=> ....|....|....|....| A08
		|=> Paired w/: RN_A08
  10| 8| IO|  93|=> ....|....|....|....| A09
		|=> Paired w/: RN_A09
  11|11| IO| 119|=> ....|....|....|....| A10
		|=> Paired w/: RN_A10
  12| 8| IO|  91|=> ....|....|....|....| A11
		|=> Paired w/: RN_A11
  13| 7| IO|  64|=> ....|....|....|....| C8
		|=> Paired w/: RN_C8
  14|15|OUT| 174|=> ....|....|....|....| CE_RAM
  15| +|INP|  21|=> 0123|45..|..0.|..4.| CLK
  16| +|INP|  22|=> 0123|45..|..0.|..4.| CLR
  17| 2|NOD|  . |=> 0.2.|....|....|....| D0_OUTPUT_QC
  18| 4|NOD|  . |=> ....|4...|....|....| E0_OUTPUT_QC
  19|10|NOD|  . |=> ...3|....|..0.|....| F0_OUTPUT_QC
  20| 2|NOD|  . |=> ..2.|....|....|..4.| G0_OUTPUT_QC
  21|10|NOD|  . |=> .1..|....|..0.|....| H0_OUTPUT_QC
  22|12|NOD|  . |=> ....|..67|89.1|23.5| N_49
  23| 9|NOD|  . |=> ..2.|..67|89.1|23.5| N_57
  24| +|INP|  31|=> ....|....|...1|23..| R2
  25| +|CLK| 187|=> ....|....|....|....| R3
  26|13|OUT| 153|=> ....|....|....|....| READ
  27|11|OUT| 117|=> ....|....|....|....| READY
  28|12|NOD|  . |=> ....|....|....|2...| RN_A00
		|=> Paired w/: A00
  29|12|NOD|  . |=> ....|....|....|23..| RN_A01
		|=> Paired w/: A01
  30|13|NOD|  . |=> ....|..6.|....|.3..| RN_A02
		|=> Paired w/: A02
  31| 6|NOD|  . |=> ....|..6.|....|...5| RN_A03
		|=> Paired w/: A03
  32|15|NOD|  . |=> ....|..6.|....|...5| RN_A04
		|=> Paired w/: A04
  33| 6|NOD|  . |=> ....|..6.|....|...5| RN_A05
		|=> Paired w/: A05
  34|15|NOD|  . |=> ....|....|.9..|...5| RN_A06
		|=> Paired w/: A06
  35| 9|NOD|  . |=> ....|...7|.9..|....| RN_A07
		|=> Paired w/: A07
  36| 7|NOD|  . |=> ....|...7|8...|....| RN_A08
		|=> Paired w/: A08
  37| 8|NOD|  . |=> ....|....|8..1|....| RN_A09
		|=> Paired w/: A09
  38|11|NOD|  . |=> ....|....|8..1|....| RN_A10
		|=> Paired w/: A10
  39| 8|NOD|  . |=> ....|....|8..1|23..| RN_A11
		|=> Paired w/: A11
  40| 7|NOD|  . |=> ....|..67|89.1|23.5| RN_C8
		|=> Paired w/: C8
  41| 3|NOD|  . |=> ...3|....|....|....| RN_TB_100us
		|=> Paired w/: TB_100us
  42| 5|NOD|  . |=> 0...|.5..|....|....| RN_TB_10ms
		|=> Paired w/: TB_10ms
  43| 1|NOD|  . |=> .1..|....|....|..4.| RN_TB_10us
		|=> Paired w/: TB_10us
  44| 5|NOD|  . |=> ....|45..|....|....| RN_TB_1ms
		|=> Paired w/: TB_1ms
  45| 5|NOD|  . |=> .1..|.5..|....|....| RN_TB_1us
		|=> Paired w/: TB_1us
  46| 3|NOD|  . |=> ...3|....|..0.|....| RN_TB_200us
		|=> Paired w/: TB_200us
  47| 0|NOD|  . |=> 0.2.|....|....|....| RN_TB_20ms
		|=> Paired w/: TB_20ms
  48|14|NOD|  . |=> ..2.|....|....|..4.| RN_TB_20us
		|=> Paired w/: TB_20us
  49| 4|NOD|  . |=> ....|4...|....|....| RN_TB_2ms
		|=> Paired w/: TB_2ms
  50| 1|NOD|  . |=> .1..|....|..0.|....| RN_TB_2us
		|=> Paired w/: TB_2us
  51| 3|NOD|  . |=> ...3|.5..|....|....| RN_TB_500us
		|=> Paired w/: TB_500us
  52| 0|NOD|  . |=> 0...|....|....|....| RN_TB_50ms
		|=> Paired w/: TB_50ms
  53|14|NOD|  . |=> ...3|....|....|..4.| RN_TB_50us
		|=> Paired w/: TB_50us
  54| 4|NOD|  . |=> ....|45..|....|....| RN_TB_5ms
		|=> Paired w/: TB_5ms
  55| 1|NOD|  . |=> .1..|....|....|....| RN_TB_5us
		|=> Paired w/: TB_5us
  56| 2|NOD|  . |=> ....|....|.9..|....| RN_WRAD
		|=> Paired w/: WRAD
  57| +|INP|  72|=> ....|...7|....|....| S1
  58| +|CLK|  74|=> ....|....|....|....| S2
  59| 3| IO|  19|=> ....|....|....|....| TB_100us
		|=> Paired w/: RN_TB_100us
  60| 5| IO|  47|=> ....|....|....|....| TB_10ms
		|=> Paired w/: RN_TB_10ms
  61| 1| IO| 207|=> ....|....|....|....| TB_10us
		|=> Paired w/: RN_TB_10us
  62| 5| IO|  49|=> ....|....|....|....| TB_1ms
		|=> Paired w/: RN_TB_1ms
  63| 5| IO|  43|=> ....|....|....|....| TB_1us
		|=> Paired w/: RN_TB_1us
  64| 3| IO|  15|=> ....|....|....|....| TB_200us
		|=> Paired w/: RN_TB_200us
  65| 0| IO| 195|=> ....|....|....|....| TB_20ms
		|=> Paired w/: RN_TB_20ms
  66|14| IO| 160|=> ....|....|....|....| TB_20us
		|=> Paired w/: RN_TB_20us
  67| 4| IO|  37|=> ....|....|....|....| TB_2ms
		|=> Paired w/: RN_TB_2ms
  68| 1| IO| 205|=> ....|....|....|....| TB_2us
		|=> Paired w/: RN_TB_2us
  69| 3| IO|  13|=> ....|....|....|....| TB_500us
		|=> Paired w/: RN_TB_500us
  70| 0| IO| 197|=> ....|....|....|....| TB_50ms
		|=> Paired w/: RN_TB_50ms
  71|14| IO| 158|=> ....|....|....|....| TB_50us
		|=> Paired w/: RN_TB_50us
  72| 4| IO|  39|=> ....|....|....|....| TB_5ms
		|=> Paired w/: RN_TB_5ms
  73| 1| IO| 201|=> ....|....|....|....| TB_5us
		|=> Paired w/: RN_TB_5us
  74| 2| IO|   5|=> ....|....|....|....| WRAD
		|=> Paired w/: RN_WRAD
---------------------------------------------------------------------------
===========================================================================
	< C:/ispLEVER-6 Device Pin Assignments >
===========================================================================
    +- Device Pin No
    |   Pin Type    +- Signal Fixed (*)
    |     |         |   Signal Name
____|_____|_________|______________________________________________________
    1 |  GND |     | |    (pwr/test)
    2 | JTAG |     | |    (pwr/test)
    3 |  I_O | 2_07| |        -
    4 |  I_O | 2_06| |        -
    5 |  I_O | 2_05| | WRAD
    6 |  I_O | 2_04| |        -
    7 |  I_O | 2_03| |        -
    8 |  I_O | 2_02| |        -
    9 |  I_O | 2_01| |        -
   10 |  I_O | 2_00| |        -
   11 |  Vcc |     | |    (pwr/test)
   12 |  GND |     | |    (pwr/test)
   13 |  I_O | 3_07| | TB_500us
   14 |  I_O | 3_06| |        -
   15 |  I_O | 3_05| | TB_200us
   16 |  I_O | 3_04| |        -
   17 |  I_O | 3_03| |        -
   18 |  I_O | 3_02| |        -
   19 |  I_O | 3_01| | TB_100us
   20 |  I_O | 3_00| |        -
   21 |  Inp |     | | CLK
   22 |  Inp |     | | CLR
   23 |  GND |     | |    (pwr/test)
   24 |  Vcc |     | |    (pwr/test)
   25 |  Vcc |     | |    (pwr/test)
   26 |  GND |     | |    (pwr/test)
   27 |  GND |     | |    (pwr/test)
   28 |  Vcc |     | |    (pwr/test)
   29 |  Vcc |     | |    (pwr/test)
   30 |  GND |     | |    (pwr/test)
   31 |  Inp |     | | R2
   32 |  I_O | 4_00| |        -
   33 |  I_O | 4_01| |        -
   34 |  I_O | 4_02| |        -
   35 |  I_O | 4_03| |        -
   36 |  I_O | 4_04| |        -
   37 |  I_O | 4_05| | TB_2ms
   38 |  I_O | 4_06| |        -
   39 |  I_O | 4_07| | TB_5ms
   40 |  GND |     | |    (pwr/test)
   41 |  Vcc |     | |    (pwr/test)
   42 |  I_O | 5_00| |        -
   43 |  I_O | 5_01| | TB_1us
   44 |  I_O | 5_02| |        -
   45 |  I_O | 5_03| |        -
   46 |  I_O | 5_04| |        -
   47 |  I_O | 5_05| | TB_10ms
   48 |  I_O | 5_06| |        -
   49 |  I_O | 5_07| | TB_1ms
   50 | JTAG |     | |    (pwr/test)
   51 | JTAG |     | |    (pwr/test)
   52 |  GND |     | |    (pwr/test)
   53 |  GND |     | |    (pwr/test)
   54 |  I_O | 6_07| | A03
   55 |  I_O | 6_06| |        -
   56 |  I_O | 6_05| | A05
   57 |  I_O | 6_04| |        -
   58 |  I_O | 6_03| |        -
   59 |  I_O | 6_02| |        -
   60 |  I_O | 6_01| |        -
   61 |  I_O | 6_00| |        -
   62 |  GND |     | |    (pwr/test)
   63 |  Vcc |     | |    (pwr/test)
   64 |  I_O | 7_07| | C8
   65 |  I_O | 7_06| |        -
   66 |  I_O | 7_05| | A08
   67 |  I_O | 7_04| |        -
   68 |  I_O | 7_03| |        -
   69 |  I_O | 7_02| |        -
   70 |  I_O | 7_01| |        -
   71 |  I_O | 7_00| |        -
   72 |  Inp |     | | S1
   73 |  Inp |     | |        -
   74 |  CLK |     |*| S2
   75 |  Vcc |     | |    (pwr/test)
   76 |  GND |     | |    (pwr/test)
   77 |  GND |     | |    (pwr/test)
   78 |  Vcc |     | |    (pwr/test)
   79 |  Vcc |     | |    (pwr/test)
   80 |  GND |     | |    (pwr/test)
   81 |  GND |     | |    (pwr/test)
   82 |  Vcc |     | |    (pwr/test)
   83 |  CLK |     | |        -
   84 |  Inp |     | |        -
   85 |  Inp |     | |        -
   86 |  I_O | 8_00| |        -
   87 |  I_O | 8_01| |        -
   88 |  I_O | 8_02| |        -
   89 |  I_O | 8_03| |        -
   90 |  I_O | 8_04| |        -
   91 |  I_O | 8_05| | A11
   92 |  I_O | 8_06| |        -
   93 |  I_O | 8_07| | A09
   94 |  Vcc |     | |    (pwr/test)
   95 |  GND |     | |    (pwr/test)
   96 |  I_O | 9_00| |        -
   97 |  I_O | 9_01| |        -
   98 |  I_O | 9_02| |        -
   99 |  I_O | 9_03| |        -
  100 |  I_O | 9_04| |        -
  101 |  I_O | 9_05| | A07
  102 |  I_O | 9_06| |        -
  103 |  I_O | 9_07| |        -
  104 |  GND |     | |    (pwr/test)
  105 |  GND |     | |    (pwr/test)
  106 | JTAG |     | |    (pwr/test)
  107 |  I_O |10_07| |        -
  108 |  I_O |10_06| |        -
  109 |  I_O |10_05| |        -
  110 |  I_O |10_04| |        -
  111 |  I_O |10_03| |        -
  112 |  I_O |10_02| |        -
  113 |  I_O |10_01| |        -
  114 |  I_O |10_00| |        -
  115 |  Vcc |     | |    (pwr/test)
  116 |  GND |     | |    (pwr/test)
  117 |  I_O |11_07| | READY
  118 |  I_O |11_06| |        -
  119 |  I_O |11_05| | A10
  120 |  I_O |11_04| |        -
  121 |  I_O |11_03| |        -
  122 |  I_O |11_02| |        -
  123 |  I_O |11_01| |        -
  124 |  I_O |11_00| |        -
  125 |  Inp |     | |        -
  126 |  Inp |     | |        -
  127 |  GND |     | |    (pwr/test)
  128 |  Vcc |     | |    (pwr/test)
  129 |  Vcc |     | |    (pwr/test)
  130 |  GND |     | |    (pwr/test)
  131 |  GND |     | |    (pwr/test)
  132 |  Vcc |     | |    (pwr/test)
  133 |  Vcc |     | |    (pwr/test)
  134 |  GND |     | |    (pwr/test)
  135 |  Inp |     | |        -
  136 |  I_O |12_00| |        -
  137 |  I_O |12_01| |        -
  138 |  I_O |12_02| |        -
  139 |  I_O |12_03| |        -
  140 |  I_O |12_04| |        -
  141 |  I_O |12_05| | A00
  142 |  I_O |12_06| |        -
  143 |  I_O |12_07| | A01
  144 |  GND |     | |    (pwr/test)
  145 |  Vcc |     | |    (pwr/test)
  146 |  I_O |13_00| |        -
  147 |  I_O |13_01| |        -
  148 |  I_O |13_02| |        -
  149 |  I_O |13_03| |        -
  150 |  I_O |13_04| |        -
  151 |  I_O |13_05| | A02
  152 |  I_O |13_06| |        -
  153 |  I_O |13_07| | READ
  154 | JTAG |     | |    (pwr/test)
  155 | JTAG |     | |    (pwr/test)
  156 |  GND |     | |    (pwr/test)
  157 |  GND |     | |    (pwr/test)
  158 |  I_O |14_07| | TB_50us
  159 |  I_O |14_06| |        -
  160 |  I_O |14_05| | TB_20us
  161 |  I_O |14_04| |        -
  162 |  I_O |14_03| |        -
  163 |  I_O |14_02| |        -
  164 |  I_O |14_01| |        -
  165 |  I_O |14_00| |        -
  166 |  GND |     | |    (pwr/test)
  167 |  Vcc |     | |    (pwr/test)
  168 |  I_O |15_07| | A04
  169 |  I_O |15_06| |        -
  170 |  I_O |15_05| | A06
  171 |  I_O |15_04| |        -
  172 |  I_O |15_03| |        -
  173 |  I_O |15_02| |        -
  174 |  I_O |15_01| | CE_RAM
  175 |  I_O |15_00| |        -
  176 |  Inp |     | |        -
  177 |  Inp |     | |        -
  178 |  CLK |     | |        -
  179 |  Vcc |     | |    (pwr/test)
  180 |  GND |     | |    (pwr/test)
  181 |  GND |     | |    (pwr/test)
  182 |  Vcc |     | |    (pwr/test)
  183 |  Vcc |     | |    (pwr/test)
  184 |  GND |     | |    (pwr/test)
  185 |  GND |     | |    (pwr/test)
  186 |  Vcc |     | |    (pwr/test)
  187 |  CLK |     |*| R3
  188 |  Inp |     | |        -
  189 |  Inp |     | |        -
  190 |  I_O | 0_00| |        -
  191 |  I_O | 0_01| |        -
  192 |  I_O | 0_02| |        -
  193 |  I_O | 0_03| |        -
  194 |  I_O | 0_04| |        -
  195 |  I_O | 0_05| | TB_20ms
  196 |  I_O | 0_06| |        -
  197 |  I_O | 0_07| | TB_50ms
  198 |  Vcc |     | |    (pwr/test)
  199 |  GND |     | |    (pwr/test)
  200 |  I_O | 1_00| |        -
  201 |  I_O | 1_01| | TB_5us
  202 |  I_O | 1_02| |        -
  203 |  I_O | 1_03| |        -
  204 |  I_O | 1_04| |        -
  205 |  I_O | 1_05| | TB_2us
  206 |  I_O | 1_06| |        -
  207 |  I_O | 1_07| | TB_10us
  208 |  GND |     | |    (pwr/test)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 0] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|       TB_20ms| IO| | A | 3      | 2 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|       TB_50ms| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 0] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|       TB_20ms| IO| | A | 3      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|       TB_50ms| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 0] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 0] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|       TB_20ms| IO| | => |(  5)   6    7    0 |(195) 196  197  190 
 1|              |   | | => |   5    6    7    0 | 195  196  197  190 
 2|              |   | | => |   6    7    0    1 | 196  197  190  191 
 3|              |   | | => |   6    7    0    1 | 196  197  190  191 
 4|       TB_50ms| IO| | => |(  7)   0    1    2 |(197) 190  191  192 
 5|              |   | | => |   7    0    1    2 | 197  190  191  192 
 6|              |   | | => |   0    1    2    3 | 190  191  192  193 
 7|              |   | | => |   0    1    2    3 | 190  191  192  193 
 8|              |   | | => |   1    2    3    4 | 191  192  193  194 
 9|              |   | | => |   1    2    3    4 | 191  192  193  194 
10|              |   | | => |   2    3    4    5 | 192  193  194  195 
11|              |   | | => |   2    3    4    5 | 192  193  194  195 
12|              |   | | => |   3    4    5    6 | 193  194  195  196 
13|              |   | | => |   3    4    5    6 | 193  194  195  196 
14|              |   | | => |   4    5    6    7 | 194  195  196  197 
15|              |   | | => |   4    5    6    7 | 194  195  196  197 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 0] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | |190| => |   0    1    2    3    4    5    6    7 
 1|              |   | |191| => |   2    3    4    5    6    7    8    9 
 2|              |   | |192| => |   4    5    6    7    8    9   10   11 
 3|              |   | |193| => |   6    7    8    9   10   11   12   13 
 4|              |   | |194| => |   8    9   10   11   12   13   14   15 
 5|       TB_20ms| IO| |195| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |196| => |  12   13   14   15    0    1    2    3 
 7|       TB_50ms| IO| |197| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 0] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | |190| => | Input macrocell   [             -]
 1|              |   | |191| => | Input macrocell   [             -]
 2|              |   | |192| => | Input macrocell   [             -]
 3|              |   | |193| => | Input macrocell   [             -]
 4|              |   | |194| => | Input macrocell   [             -]
 5|       TB_20ms| IO| |195| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [    RN_TB_20ms]
 6|              |   | |196| => | Input macrocell   [             -]
 7|       TB_50ms| IO| |197| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [    RN_TB_50ms]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 0] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |190|                 -| | ]
	[RegIn  0 |210|                 -| | ]
	[MCell  0 |209|NOD     RN_TB_20ms| |*] paired w/[       TB_20ms]
	[MCell  1 |211|                 -| | ]

   1	[IOpin  1 |191|                 -| | ]
	[RegIn  1 |213|                 -| | ]
	[MCell  2 |212|                 -| | ]
	[MCell  3 |214|                 -| | ]

   2	[IOpin  2 |192|                 -| | ]
	[RegIn  2 |216|                 -| | ]
	[MCell  4 |215|NOD     RN_TB_50ms| |*] paired w/[       TB_50ms]
	[MCell  5 |217|                 -| | ]

   3	[IOpin  3 |193|                 -| | ]
	[RegIn  3 |219|                 -| | ]
	[MCell  6 |218|                 -| | ]
	[MCell  7 |220|                 -| | ]

   4	[IOpin  4 |194|                 -| | ]
	[RegIn  4 |222|                 -| | ]
	[MCell  8 |221|                 -| | ]
	[MCell  9 |223|                 -| | ]

   5	[IOpin  5 |195| IO        TB_20ms| | ] paired w/[    RN_TB_20ms]
	[RegIn  5 |225|                 -| | ]
	[MCell 10 |224|                 -| | ]
	[MCell 11 |226|                 -| | ]

   6	[IOpin  6 |196|                 -| | ]
	[RegIn  6 |228|                 -| | ]
	[MCell 12 |227|                 -| | ]
	[MCell 13 |229|                 -| | ]

   7	[IOpin  7 |197| IO        TB_50ms| | ] paired w/[    RN_TB_50ms]
	[RegIn  7 |231|                 -| | ]
	[MCell 14 |230|                 -| | ]
	[MCell 15 |232|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 0] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|          ...       |      ...
Mux01|  Mcel  2  8  ( 269)|   D0_OUTPUT_QC
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|  Input Pin   (  21)|   CLK
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|  Mcel  0  4  ( 215)|   RN_TB_50ms
Mux09|          ...       |      ...
Mux10|          ...       |      ...
Mux11|          ...       |      ...
Mux12|  Mcel  5  0  ( 329)|   RN_TB_10ms
Mux13|          ...       |      ...
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|  Mcel  0  0  ( 209)|   RN_TB_20ms
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 1] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|        TB_2us| IO| | A | 3      | 2 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|       TB_10us| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|        TB_5us| IO| | A | 2      | 2 to [ 8]| 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 1] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|        TB_2us| IO| | A | 3      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|       TB_10us| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 8|        TB_5us| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 1] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 1] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|        TB_2us| IO| | => |(  5)   6    7    0 |(205) 206  207  200 
 1|              |   | | => |   5    6    7    0 | 205  206  207  200 
 2|              |   | | => |   6    7    0    1 | 206  207  200  201 
 3|              |   | | => |   6    7    0    1 | 206  207  200  201 
 4|       TB_10us| IO| | => |(  7)   0    1    2 |(207) 200  201  202 
 5|              |   | | => |   7    0    1    2 | 207  200  201  202 
 6|              |   | | => |   0    1    2    3 | 200  201  202  203 
 7|              |   | | => |   0    1    2    3 | 200  201  202  203 
 8|        TB_5us| IO| | => |(  1)   2    3    4 |(201) 202  203  204 
 9|              |   | | => |   1    2    3    4 | 201  202  203  204 
10|              |   | | => |   2    3    4    5 | 202  203  204  205 
11|              |   | | => |   2    3    4    5 | 202  203  204  205 
12|              |   | | => |   3    4    5    6 | 203  204  205  206 
13|              |   | | => |   3    4    5    6 | 203  204  205  206 
14|              |   | | => |   4    5    6    7 | 204  205  206  207 
15|              |   | | => |   4    5    6    7 | 204  205  206  207 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 1] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | |200| => |   0    1    2    3    4    5    6    7 
 1|        TB_5us| IO| |201| => |   2    3    4    5    6    7  ( 8)   9 
 2|              |   | |202| => |   4    5    6    7    8    9   10   11 
 3|              |   | |203| => |   6    7    8    9   10   11   12   13 
 4|              |   | |204| => |   8    9   10   11   12   13   14   15 
 5|        TB_2us| IO| |205| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |206| => |  12   13   14   15    0    1    2    3 
 7|       TB_10us| IO| |207| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 1] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | |200| => | Input macrocell   [             -]
 1|        TB_5us| IO| |201| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_TB_5us]
 2|              |   | |202| => | Input macrocell   [             -]
 3|              |   | |203| => | Input macrocell   [             -]
 4|              |   | |204| => | Input macrocell   [             -]
 5|        TB_2us| IO| |205| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_TB_2us]
 6|              |   | |206| => | Input macrocell   [             -]
 7|       TB_10us| IO| |207| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [    RN_TB_10us]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 1] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |200|                 -| | ]
	[RegIn  0 |234|                 -| | ]
	[MCell  0 |233|NOD      RN_TB_2us| |*] paired w/[        TB_2us]
	[MCell  1 |235|                 -| | ]

   1	[IOpin  1 |201| IO         TB_5us| | ] paired w/[     RN_TB_5us]
	[RegIn  1 |237|                 -| | ]
	[MCell  2 |236|                 -| | ]
	[MCell  3 |238|                 -| | ]

   2	[IOpin  2 |202|                 -| | ]
	[RegIn  2 |240|                 -| | ]
	[MCell  4 |239|NOD     RN_TB_10us| |*] paired w/[       TB_10us]
	[MCell  5 |241|                 -| | ]

   3	[IOpin  3 |203|                 -| | ]
	[RegIn  3 |243|                 -| | ]
	[MCell  6 |242|                 -| | ]
	[MCell  7 |244|                 -| | ]

   4	[IOpin  4 |204|                 -| | ]
	[RegIn  4 |246|                 -| | ]
	[MCell  8 |245|NOD      RN_TB_5us| |*] paired w/[        TB_5us]
	[MCell  9 |247|                 -| | ]

   5	[IOpin  5 |205| IO         TB_2us| | ] paired w/[     RN_TB_2us]
	[RegIn  5 |249|                 -| | ]
	[MCell 10 |248|                 -| | ]
	[MCell 11 |250|                 -| | ]

   6	[IOpin  6 |206|                 -| | ]
	[RegIn  6 |252|                 -| | ]
	[MCell 12 |251|                 -| | ]
	[MCell 13 |253|                 -| | ]

   7	[IOpin  7 |207| IO        TB_10us| | ] paired w/[    RN_TB_10us]
	[RegIn  7 |255|                 -| | ]
	[MCell 14 |254|                 -| | ]
	[MCell 15 |256|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 1] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|          ...       |      ...
Mux01|  Mcel  1  4  ( 239)|   RN_TB_10us
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|  Input Pin   (  21)|   CLK
Mux05|          ...       |      ...
Mux06|  Mcel  1  8  ( 245)|   RN_TB_5us
Mux07|  Mcel 10  0  ( 449)|   H0_OUTPUT_QC
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|          ...       |      ...
Mux11|          ...       |      ...
Mux12|  Mcel  5  8  ( 341)|   RN_TB_1us
Mux13|          ...       |      ...
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|          ...       |      ...
Mux20|  Mcel  1  0  ( 233)|   RN_TB_2us
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 2] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|          WRAD| IO| | A | 1      | 2 free   | 1 XOR to [ 0] for 1 PT sig
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|  G0_OUTPUT_QC|NOD| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|  D0_OUTPUT_QC|NOD| | A | 2      | 2 to [ 8]| 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 2] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|          WRAD| IO| | A | 1      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|  G0_OUTPUT_QC|NOD| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 8|  D0_OUTPUT_QC|NOD| | A | 2      |=> can support up to [ 18] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 2] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 2] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|          WRAD| IO| | => |(  5)   6    7    0 |(  5)   4    3   10 
 1|              |   | | => |   5    6    7    0 |   5    4    3   10 
 2|              |   | | => |   6    7    0    1 |   4    3   10    9 
 3|              |   | | => |   6    7    0    1 |   4    3   10    9 
 4|  G0_OUTPUT_QC|NOD| | => |   7    0    1    2 |   3   10    9    8 
 5|              |   | | => |   7    0    1    2 |   3   10    9    8 
 6|              |   | | => |   0    1    2    3 |  10    9    8    7 
 7|              |   | | => |   0    1    2    3 |  10    9    8    7 
 8|  D0_OUTPUT_QC|NOD| | => |   1    2    3    4 |   9    8    7    6 
 9|              |   | | => |   1    2    3    4 |   9    8    7    6 
10|              |   | | => |   2    3    4    5 |   8    7    6    5 
11|              |   | | => |   2    3    4    5 |   8    7    6    5 
12|              |   | | => |   3    4    5    6 |   7    6    5    4 
13|              |   | | => |   3    4    5    6 |   7    6    5    4 
14|              |   | | => |   4    5    6    7 |   6    5    4    3 
15|              |   | | => |   4    5    6    7 |   6    5    4    3 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 2] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 10| => |   0    1    2    3    4    5    6    7 
 1|              |   | |  9| => |   2    3    4    5    6    7    8    9 
 2|              |   | |  8| => |   4    5    6    7    8    9   10   11 
 3|              |   | |  7| => |   6    7    8    9   10   11   12   13 
 4|              |   | |  6| => |   8    9   10   11   12   13   14   15 
 5|          WRAD| IO| |  5| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |  4| => |  12   13   14   15    0    1    2    3 
 7|              |   | |  3| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 2] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 10| => | Input macrocell   [             -]
 1|              |   | |  9| => | Input macrocell   [             -]
 2|              |   | |  8| => | Input macrocell   [             -]
 3|              |   | |  7| => | Input macrocell   [             -]
 4|              |   | |  6| => | Input macrocell   [             -]
 5|          WRAD| IO| |  5| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [       RN_WRAD]
 6|              |   | |  4| => | Input macrocell   [             -]
 7|              |   | |  3| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 2] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 10|                 -| | ]
	[RegIn  0 |258|                 -| | ]
	[MCell  0 |257|NOD        RN_WRAD| |*] paired w/[          WRAD]
	[MCell  1 |259|                 -| | ]

   1	[IOpin  1 |  9|                 -| | ]
	[RegIn  1 |261|                 -| | ]
	[MCell  2 |260|                 -| | ]
	[MCell  3 |262|                 -| | ]

   2	[IOpin  2 |  8|                 -| | ]
	[RegIn  2 |264|                 -| | ]
	[MCell  4 |263|NOD   G0_OUTPUT_QC| |*]
	[MCell  5 |265|                 -| | ]

   3	[IOpin  3 |  7|                 -| | ]
	[RegIn  3 |267|                 -| | ]
	[MCell  6 |266|                 -| | ]
	[MCell  7 |268|                 -| | ]

   4	[IOpin  4 |  6|                 -| | ]
	[RegIn  4 |270|                 -| | ]
	[MCell  8 |269|NOD   D0_OUTPUT_QC| |*]
	[MCell  9 |271|                 -| | ]

   5	[IOpin  5 |  5| IO           WRAD| | ] paired w/[       RN_WRAD]
	[RegIn  5 |273|                 -| | ]
	[MCell 10 |272|                 -| | ]
	[MCell 11 |274|                 -| | ]

   6	[IOpin  6 |  4|                 -| | ]
	[RegIn  6 |276|                 -| | ]
	[MCell 12 |275|                 -| | ]
	[MCell 13 |277|                 -| | ]

   7	[IOpin  7 |  3|                 -| | ]
	[RegIn  7 |279|                 -| | ]
	[MCell 14 |278|                 -| | ]
	[MCell 15 |280|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 2] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|          ...       |      ...
Mux01|  Mcel  2  8  ( 269)|   D0_OUTPUT_QC
Mux02|  Mcel  2  4  ( 263)|   G0_OUTPUT_QC
Mux03|          ...       |      ...
Mux04|  Input Pin   (  21)|   CLK
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|  Mcel 14  0  ( 545)|   RN_TB_20us
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|          ...       |      ...
Mux12|          ...       |      ...
Mux13|          ...       |      ...
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|  Mcel  0  0  ( 209)|   RN_TB_20ms
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 3] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|      TB_200us| IO| | A | 3      | 2 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|      TB_500us| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|      TB_100us| IO| | A | 2      | 2 to [ 8]| 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 3] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|      TB_200us| IO| | A | 3      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|      TB_500us| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 8|      TB_100us| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 3] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 3] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|      TB_200us| IO| | => |(  5)   6    7    0 |( 15)  14   13   20 
 1|              |   | | => |   5    6    7    0 |  15   14   13   20 
 2|              |   | | => |   6    7    0    1 |  14   13   20   19 
 3|              |   | | => |   6    7    0    1 |  14   13   20   19 
 4|      TB_500us| IO| | => |(  7)   0    1    2 |( 13)  20   19   18 
 5|              |   | | => |   7    0    1    2 |  13   20   19   18 
 6|              |   | | => |   0    1    2    3 |  20   19   18   17 
 7|              |   | | => |   0    1    2    3 |  20   19   18   17 
 8|      TB_100us| IO| | => |(  1)   2    3    4 |( 19)  18   17   16 
 9|              |   | | => |   1    2    3    4 |  19   18   17   16 
10|              |   | | => |   2    3    4    5 |  18   17   16   15 
11|              |   | | => |   2    3    4    5 |  18   17   16   15 
12|              |   | | => |   3    4    5    6 |  17   16   15   14 
13|              |   | | => |   3    4    5    6 |  17   16   15   14 
14|              |   | | => |   4    5    6    7 |  16   15   14   13 
15|              |   | | => |   4    5    6    7 |  16   15   14   13 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 3] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 20| => |   0    1    2    3    4    5    6    7 
 1|      TB_100us| IO| | 19| => |   2    3    4    5    6    7  ( 8)   9 
 2|              |   | | 18| => |   4    5    6    7    8    9   10   11 
 3|              |   | | 17| => |   6    7    8    9   10   11   12   13 
 4|              |   | | 16| => |   8    9   10   11   12   13   14   15 
 5|      TB_200us| IO| | 15| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | | 14| => |  12   13   14   15    0    1    2    3 
 7|      TB_500us| IO| | 13| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 3] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 20| => | Input macrocell   [             -]
 1|      TB_100us| IO| | 19| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [   RN_TB_100us]
 2|              |   | | 18| => | Input macrocell   [             -]
 3|              |   | | 17| => | Input macrocell   [             -]
 4|              |   | | 16| => | Input macrocell   [             -]
 5|      TB_200us| IO| | 15| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [   RN_TB_200us]
 6|              |   | | 14| => | Input macrocell   [             -]
 7|      TB_500us| IO| | 13| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [   RN_TB_500us]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 3] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 20|                 -| | ]
	[RegIn  0 |282|                 -| | ]
	[MCell  0 |281|NOD    RN_TB_200us| |*] paired w/[      TB_200us]
	[MCell  1 |283|                 -| | ]

   1	[IOpin  1 | 19| IO       TB_100us| | ] paired w/[   RN_TB_100us]
	[RegIn  1 |285|                 -| | ]
	[MCell  2 |284|                 -| | ]
	[MCell  3 |286|                 -| | ]

   2	[IOpin  2 | 18|                 -| | ]
	[RegIn  2 |288|                 -| | ]
	[MCell  4 |287|NOD    RN_TB_500us| |*] paired w/[      TB_500us]
	[MCell  5 |289|                 -| | ]

   3	[IOpin  3 | 17|                 -| | ]
	[RegIn  3 |291|                 -| | ]
	[MCell  6 |290|                 -| | ]
	[MCell  7 |292|                 -| | ]

   4	[IOpin  4 | 16|                 -| | ]
	[RegIn  4 |294|                 -| | ]
	[MCell  8 |293|NOD    RN_TB_100us| |*] paired w/[      TB_100us]
	[MCell  9 |295|                 -| | ]

   5	[IOpin  5 | 15| IO       TB_200us| | ] paired w/[   RN_TB_200us]
	[RegIn  5 |297|                 -| | ]
	[MCell 10 |296|                 -| | ]
	[MCell 11 |298|                 -| | ]

   6	[IOpin  6 | 14|                 -| | ]
	[RegIn  6 |300|                 -| | ]
	[MCell 12 |299|                 -| | ]
	[MCell 13 |301|                 -| | ]

   7	[IOpin  7 | 13| IO       TB_500us| | ] paired w/[   RN_TB_500us]
	[RegIn  7 |303|                 -| | ]
	[MCell 14 |302|                 -| | ]
	[MCell 15 |304|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 3] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Mcel  3  8  ( 293)|   RN_TB_100us
Mux01|          ...       |      ...
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|  Input Pin   (  21)|   CLK
Mux05|  Mcel 14  4  ( 551)|   RN_TB_50us
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|          ...       |      ...
Mux11|  Mcel 10  4  ( 455)|   F0_OUTPUT_QC
Mux12|          ...       |      ...
Mux13|  Mcel  3  4  ( 287)|   RN_TB_500us
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|  Mcel  3  0  ( 281)|   RN_TB_200us
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 4] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|        TB_2ms| IO| | A | 3      | 2 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|        TB_5ms| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|  E0_OUTPUT_QC|NOD| | A | 2      | 2 to [ 8]| 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 4] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|        TB_2ms| IO| | A | 3      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|        TB_5ms| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 8|  E0_OUTPUT_QC|NOD| | A | 2      |=> can support up to [ 18] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 4] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 4] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|        TB_2ms| IO| | => |(  5)   6    7    0 |( 37)  38   39   32 
 1|              |   | | => |   5    6    7    0 |  37   38   39   32 
 2|              |   | | => |   6    7    0    1 |  38   39   32   33 
 3|              |   | | => |   6    7    0    1 |  38   39   32   33 
 4|        TB_5ms| IO| | => |(  7)   0    1    2 |( 39)  32   33   34 
 5|              |   | | => |   7    0    1    2 |  39   32   33   34 
 6|              |   | | => |   0    1    2    3 |  32   33   34   35 
 7|              |   | | => |   0    1    2    3 |  32   33   34   35 
 8|  E0_OUTPUT_QC|NOD| | => |   1    2    3    4 |  33   34   35   36 
 9|              |   | | => |   1    2    3    4 |  33   34   35   36 
10|              |   | | => |   2    3    4    5 |  34   35   36   37 
11|              |   | | => |   2    3    4    5 |  34   35   36   37 
12|              |   | | => |   3    4    5    6 |  35   36   37   38 
13|              |   | | => |   3    4    5    6 |  35   36   37   38 
14|              |   | | => |   4    5    6    7 |  36   37   38   39 
15|              |   | | => |   4    5    6    7 |  36   37   38   39 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 4] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 32| => |   0    1    2    3    4    5    6    7 
 1|              |   | | 33| => |   2    3    4    5    6    7    8    9 
 2|              |   | | 34| => |   4    5    6    7    8    9   10   11 
 3|              |   | | 35| => |   6    7    8    9   10   11   12   13 
 4|              |   | | 36| => |   8    9   10   11   12   13   14   15 
 5|        TB_2ms| IO| | 37| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | | 38| => |  12   13   14   15    0    1    2    3 
 7|        TB_5ms| IO| | 39| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 4] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 32| => | Input macrocell   [             -]
 1|              |   | | 33| => | Input macrocell   [             -]
 2|              |   | | 34| => | Input macrocell   [             -]
 3|              |   | | 35| => | Input macrocell   [             -]
 4|              |   | | 36| => | Input macrocell   [             -]
 5|        TB_2ms| IO| | 37| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_TB_2ms]
 6|              |   | | 38| => | Input macrocell   [             -]
 7|        TB_5ms| IO| | 39| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_TB_5ms]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 4] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 32|                 -| | ]
	[RegIn  0 |306|                 -| | ]
	[MCell  0 |305|NOD      RN_TB_2ms| |*] paired w/[        TB_2ms]
	[MCell  1 |307|                 -| | ]

   1	[IOpin  1 | 33|                 -| | ]
	[RegIn  1 |309|                 -| | ]
	[MCell  2 |308|                 -| | ]
	[MCell  3 |310|                 -| | ]

   2	[IOpin  2 | 34|                 -| | ]
	[RegIn  2 |312|                 -| | ]
	[MCell  4 |311|NOD      RN_TB_5ms| |*] paired w/[        TB_5ms]
	[MCell  5 |313|                 -| | ]

   3	[IOpin  3 | 35|                 -| | ]
	[RegIn  3 |315|                 -| | ]
	[MCell  6 |314|                 -| | ]
	[MCell  7 |316|                 -| | ]

   4	[IOpin  4 | 36|                 -| | ]
	[RegIn  4 |318|                 -| | ]
	[MCell  8 |317|NOD   E0_OUTPUT_QC| |*]
	[MCell  9 |319|                 -| | ]

   5	[IOpin  5 | 37| IO         TB_2ms| | ] paired w/[     RN_TB_2ms]
	[RegIn  5 |321|                 -| | ]
	[MCell 10 |320|                 -| | ]
	[MCell 11 |322|                 -| | ]

   6	[IOpin  6 | 38|                 -| | ]
	[RegIn  6 |324|                 -| | ]
	[MCell 12 |323|                 -| | ]
	[MCell 13 |325|                 -| | ]

   7	[IOpin  7 | 39| IO         TB_5ms| | ] paired w/[     RN_TB_5ms]
	[RegIn  7 |327|                 -| | ]
	[MCell 14 |326|                 -| | ]
	[MCell 15 |328|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 4] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|          ...       |      ...
Mux01|          ...       |      ...
Mux02|          ...       |      ...
Mux03|  Mcel  4  4  ( 311)|   RN_TB_5ms
Mux04|  Input Pin   (  21)|   CLK
Mux05|  Mcel  4  8  ( 317)|   E0_OUTPUT_QC
Mux06|          ...       |      ...
Mux07|  Mcel  4  0  ( 305)|   RN_TB_2ms
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|          ...       |      ...
Mux11|  Mcel  5  4  ( 335)|   RN_TB_1ms
Mux12|          ...       |      ...
Mux13|          ...       |      ...
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 5] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|       TB_10ms| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|        TB_1ms| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|        TB_1us| IO| | A | 2      | 2 to [ 8]| 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 5] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|       TB_10ms| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|        TB_1ms| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 8|        TB_1us| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 5] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 5] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|       TB_10ms| IO| | => |(  5)   6    7    0 |( 47)  48   49   42 
 1|              |   | | => |   5    6    7    0 |  47   48   49   42 
 2|              |   | | => |   6    7    0    1 |  48   49   42   43 
 3|              |   | | => |   6    7    0    1 |  48   49   42   43 
 4|        TB_1ms| IO| | => |(  7)   0    1    2 |( 49)  42   43   44 
 5|              |   | | => |   7    0    1    2 |  49   42   43   44 
 6|              |   | | => |   0    1    2    3 |  42   43   44   45 
 7|              |   | | => |   0    1    2    3 |  42   43   44   45 
 8|        TB_1us| IO| | => |(  1)   2    3    4 |( 43)  44   45   46 
 9|              |   | | => |   1    2    3    4 |  43   44   45   46 
10|              |   | | => |   2    3    4    5 |  44   45   46   47 
11|              |   | | => |   2    3    4    5 |  44   45   46   47 
12|              |   | | => |   3    4    5    6 |  45   46   47   48 
13|              |   | | => |   3    4    5    6 |  45   46   47   48 
14|              |   | | => |   4    5    6    7 |  46   47   48   49 
15|              |   | | => |   4    5    6    7 |  46   47   48   49 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 5] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 42| => |   0    1    2    3    4    5    6    7 
 1|        TB_1us| IO| | 43| => |   2    3    4    5    6    7  ( 8)   9 
 2|              |   | | 44| => |   4    5    6    7    8    9   10   11 
 3|              |   | | 45| => |   6    7    8    9   10   11   12   13 
 4|              |   | | 46| => |   8    9   10   11   12   13   14   15 
 5|       TB_10ms| IO| | 47| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | | 48| => |  12   13   14   15    0    1    2    3 
 7|        TB_1ms| IO| | 49| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 5] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 42| => | Input macrocell   [             -]
 1|        TB_1us| IO| | 43| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_TB_1us]
 2|              |   | | 44| => | Input macrocell   [             -]
 3|              |   | | 45| => | Input macrocell   [             -]
 4|              |   | | 46| => | Input macrocell   [             -]
 5|       TB_10ms| IO| | 47| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [    RN_TB_10ms]
 6|              |   | | 48| => | Input macrocell   [             -]
 7|        TB_1ms| IO| | 49| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [     RN_TB_1ms]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 5] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 42|                 -| | ]
	[RegIn  0 |330|                 -| | ]
	[MCell  0 |329|NOD     RN_TB_10ms| |*] paired w/[       TB_10ms]
	[MCell  1 |331|                 -| | ]

   1	[IOpin  1 | 43| IO         TB_1us| | ] paired w/[     RN_TB_1us]
	[RegIn  1 |333|                 -| | ]
	[MCell  2 |332|                 -| | ]
	[MCell  3 |334|                 -| | ]

   2	[IOpin  2 | 44|                 -| | ]
	[RegIn  2 |336|                 -| | ]
	[MCell  4 |335|NOD      RN_TB_1ms| |*] paired w/[        TB_1ms]
	[MCell  5 |337|                 -| | ]

   3	[IOpin  3 | 45|                 -| | ]
	[RegIn  3 |339|                 -| | ]
	[MCell  6 |338|                 -| | ]
	[MCell  7 |340|                 -| | ]

   4	[IOpin  4 | 46|                 -| | ]
	[RegIn  4 |342|                 -| | ]
	[MCell  8 |341|NOD      RN_TB_1us| |*] paired w/[        TB_1us]
	[MCell  9 |343|                 -| | ]

   5	[IOpin  5 | 47| IO        TB_10ms| | ] paired w/[    RN_TB_10ms]
	[RegIn  5 |345|                 -| | ]
	[MCell 10 |344|                 -| | ]
	[MCell 11 |346|                 -| | ]

   6	[IOpin  6 | 48|                 -| | ]
	[RegIn  6 |348|                 -| | ]
	[MCell 12 |347|                 -| | ]
	[MCell 13 |349|                 -| | ]

   7	[IOpin  7 | 49| IO         TB_1ms| | ] paired w/[     RN_TB_1ms]
	[RegIn  7 |351|                 -| | ]
	[MCell 14 |350|                 -| | ]
	[MCell 15 |352|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 5] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|          ...       |      ...
Mux01|          ...       |      ...
Mux02|          ...       |      ...
Mux03|  Mcel  4  4  ( 311)|   RN_TB_5ms
Mux04|  Input Pin   (  21)|   CLK
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|          ...       |      ...
Mux11|  Mcel  5  4  ( 335)|   RN_TB_1ms
Mux12|  Mcel  5  8  ( 341)|   RN_TB_1us
Mux13|  Mcel  3  4  ( 287)|   RN_TB_500us
Mux14|          ...       |      ...
Mux15|  Mcel  5  0  ( 329)|   RN_TB_10ms
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 6] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A05| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|           A03| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 6] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A05| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|           A03| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 6] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 6] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A05| IO| | => |(  5)   6    7    0 |( 56)  55   54   61 
 1|              |   | | => |   5    6    7    0 |  56   55   54   61 
 2|              |   | | => |   6    7    0    1 |  55   54   61   60 
 3|              |   | | => |   6    7    0    1 |  55   54   61   60 
 4|           A03| IO| | => |(  7)   0    1    2 |( 54)  61   60   59 
 5|              |   | | => |   7    0    1    2 |  54   61   60   59 
 6|              |   | | => |   0    1    2    3 |  61   60   59   58 
 7|              |   | | => |   0    1    2    3 |  61   60   59   58 
 8|              |   | | => |   1    2    3    4 |  60   59   58   57 
 9|              |   | | => |   1    2    3    4 |  60   59   58   57 
10|              |   | | => |   2    3    4    5 |  59   58   57   56 
11|              |   | | => |   2    3    4    5 |  59   58   57   56 
12|              |   | | => |   3    4    5    6 |  58   57   56   55 
13|              |   | | => |   3    4    5    6 |  58   57   56   55 
14|              |   | | => |   4    5    6    7 |  57   56   55   54 
15|              |   | | => |   4    5    6    7 |  57   56   55   54 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 6] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 61| => |   0    1    2    3    4    5    6    7 
 1|              |   | | 60| => |   2    3    4    5    6    7    8    9 
 2|              |   | | 59| => |   4    5    6    7    8    9   10   11 
 3|              |   | | 58| => |   6    7    8    9   10   11   12   13 
 4|              |   | | 57| => |   8    9   10   11   12   13   14   15 
 5|           A05| IO| | 56| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | | 55| => |  12   13   14   15    0    1    2    3 
 7|           A03| IO| | 54| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 6] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 61| => | Input macrocell   [             -]
 1|              |   | | 60| => | Input macrocell   [             -]
 2|              |   | | 59| => | Input macrocell   [             -]
 3|              |   | | 58| => | Input macrocell   [             -]
 4|              |   | | 57| => | Input macrocell   [             -]
 5|           A05| IO| | 56| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A05]
 6|              |   | | 55| => | Input macrocell   [             -]
 7|           A03| IO| | 54| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A03]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 6] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 61|                 -| | ]
	[RegIn  0 |354|                 -| | ]
	[MCell  0 |353|NOD         RN_A05| |*] paired w/[           A05]
	[MCell  1 |355|                 -| | ]

   1	[IOpin  1 | 60|                 -| | ]
	[RegIn  1 |357|                 -| | ]
	[MCell  2 |356|                 -| | ]
	[MCell  3 |358|                 -| | ]

   2	[IOpin  2 | 59|                 -| | ]
	[RegIn  2 |360|                 -| | ]
	[MCell  4 |359|NOD         RN_A03| |*] paired w/[           A03]
	[MCell  5 |361|                 -| | ]

   3	[IOpin  3 | 58|                 -| | ]
	[RegIn  3 |363|                 -| | ]
	[MCell  6 |362|                 -| | ]
	[MCell  7 |364|                 -| | ]

   4	[IOpin  4 | 57|                 -| | ]
	[RegIn  4 |366|                 -| | ]
	[MCell  8 |365|                 -| | ]
	[MCell  9 |367|                 -| | ]

   5	[IOpin  5 | 56| IO            A05| | ] paired w/[        RN_A05]
	[RegIn  5 |369|                 -| | ]
	[MCell 10 |368|                 -| | ]
	[MCell 11 |370|                 -| | ]

   6	[IOpin  6 | 55|                 -| | ]
	[RegIn  6 |372|                 -| | ]
	[MCell 12 |371|                 -| | ]
	[MCell 13 |373|                 -| | ]

   7	[IOpin  7 | 54| IO            A03| | ] paired w/[        RN_A03]
	[RegIn  7 |375|                 -| | ]
	[MCell 14 |374|                 -| | ]
	[MCell 15 |376|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 6] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Mcel  7  4  ( 383)|   RN_C8
Mux01|  Mcel  6  0  ( 353)|   RN_A05
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|          ...       |      ...
Mux05|  Mcel  6  4  ( 359)|   RN_A03
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|  Mcel 15  4  ( 575)|   RN_A04
Mux12|  Mcel 13  0  ( 521)|   RN_A02
Mux13|  Mcel 12  8  ( 509)|   N_49
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 7] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A08| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|            C8| IO| | S | 1      | 4 free   | 1 XOR to [ 4] for 1 PT sig
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 7] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A08| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 4|            C8| IO| | S | 1      |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 7] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 7] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A08| IO| | => |(  5)   6    7    0 |( 66)  65   64   71 
 1|              |   | | => |   5    6    7    0 |  66   65   64   71 
 2|              |   | | => |   6    7    0    1 |  65   64   71   70 
 3|              |   | | => |   6    7    0    1 |  65   64   71   70 
 4|            C8| IO| | => |(  7)   0    1    2 |( 64)  71   70   69 
 5|              |   | | => |   7    0    1    2 |  64   71   70   69 
 6|              |   | | => |   0    1    2    3 |  71   70   69   68 
 7|              |   | | => |   0    1    2    3 |  71   70   69   68 
 8|              |   | | => |   1    2    3    4 |  70   69   68   67 
 9|              |   | | => |   1    2    3    4 |  70   69   68   67 
10|              |   | | => |   2    3    4    5 |  69   68   67   66 
11|              |   | | => |   2    3    4    5 |  69   68   67   66 
12|              |   | | => |   3    4    5    6 |  68   67   66   65 
13|              |   | | => |   3    4    5    6 |  68   67   66   65 
14|              |   | | => |   4    5    6    7 |  67   66   65   64 
15|              |   | | => |   4    5    6    7 |  67   66   65   64 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 7] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 71| => |   0    1    2    3    4    5    6    7 
 1|              |   | | 70| => |   2    3    4    5    6    7    8    9 
 2|              |   | | 69| => |   4    5    6    7    8    9   10   11 
 3|              |   | | 68| => |   6    7    8    9   10   11   12   13 
 4|              |   | | 67| => |   8    9   10   11   12   13   14   15 
 5|           A08| IO| | 66| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | | 65| => |  12   13   14   15    0    1    2    3 
 7|            C8| IO| | 64| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 7] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 71| => | Input macrocell   [             -]
 1|              |   | | 70| => | Input macrocell   [             -]
 2|              |   | | 69| => | Input macrocell   [             -]
 3|              |   | | 68| => | Input macrocell   [             -]
 4|              |   | | 67| => | Input macrocell   [             -]
 5|           A08| IO| | 66| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A08]
 6|              |   | | 65| => | Input macrocell   [             -]
 7|            C8| IO| | 64| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [         RN_C8]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 7] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 71|                 -| | ]
	[RegIn  0 |378|                 -| | ]
	[MCell  0 |377|NOD         RN_A08| |*] paired w/[           A08]
	[MCell  1 |379|                 -| | ]

   1	[IOpin  1 | 70|                 -| | ]
	[RegIn  1 |381|                 -| | ]
	[MCell  2 |380|                 -| | ]
	[MCell  3 |382|                 -| | ]

   2	[IOpin  2 | 69|                 -| | ]
	[RegIn  2 |384|                 -| | ]
	[MCell  4 |383|NOD          RN_C8| |*] paired w/[            C8]
	[MCell  5 |385|                 -| | ]

   3	[IOpin  3 | 68|                 -| | ]
	[RegIn  3 |387|                 -| | ]
	[MCell  6 |386|                 -| | ]
	[MCell  7 |388|                 -| | ]

   4	[IOpin  4 | 67|                 -| | ]
	[RegIn  4 |390|                 -| | ]
	[MCell  8 |389|                 -| | ]
	[MCell  9 |391|                 -| | ]

   5	[IOpin  5 | 66| IO            A08| | ] paired w/[        RN_A08]
	[RegIn  5 |393|                 -| | ]
	[MCell 10 |392|                 -| | ]
	[MCell 11 |394|                 -| | ]

   6	[IOpin  6 | 65|                 -| | ]
	[RegIn  6 |396|                 -| | ]
	[MCell 12 |395|                 -| | ]
	[MCell 13 |397|                 -| | ]

   7	[IOpin  7 | 64| IO             C8| | ] paired w/[         RN_C8]
	[RegIn  7 |399|                 -| | ]
	[MCell 14 |398|                 -| | ]
	[MCell 15 |400|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 7] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Mcel  7  4  ( 383)|   RN_C8
Mux01|  Mcel 12  8  ( 509)|   N_49
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|          ...       |      ...
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|  Mcel  9  0  ( 425)|   RN_A07
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|          ...       |      ...
Mux12|          ...       |      ...
Mux13|          ...       |      ...
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|  Input Pin   (  72)|   S1
Mux17|  Mcel  7  0  ( 377)|   RN_A08
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 8] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A11| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|           A09| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 8] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A11| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|           A09| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 8] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 8] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A11| IO| | => |(  5)   6    7    0 |( 91)  92   93   86 
 1|              |   | | => |   5    6    7    0 |  91   92   93   86 
 2|              |   | | => |   6    7    0    1 |  92   93   86   87 
 3|              |   | | => |   6    7    0    1 |  92   93   86   87 
 4|           A09| IO| | => |(  7)   0    1    2 |( 93)  86   87   88 
 5|              |   | | => |   7    0    1    2 |  93   86   87   88 
 6|              |   | | => |   0    1    2    3 |  86   87   88   89 
 7|              |   | | => |   0    1    2    3 |  86   87   88   89 
 8|              |   | | => |   1    2    3    4 |  87   88   89   90 
 9|              |   | | => |   1    2    3    4 |  87   88   89   90 
10|              |   | | => |   2    3    4    5 |  88   89   90   91 
11|              |   | | => |   2    3    4    5 |  88   89   90   91 
12|              |   | | => |   3    4    5    6 |  89   90   91   92 
13|              |   | | => |   3    4    5    6 |  89   90   91   92 
14|              |   | | => |   4    5    6    7 |  90   91   92   93 
15|              |   | | => |   4    5    6    7 |  90   91   92   93 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 8] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 86| => |   0    1    2    3    4    5    6    7 
 1|              |   | | 87| => |   2    3    4    5    6    7    8    9 
 2|              |   | | 88| => |   4    5    6    7    8    9   10   11 
 3|              |   | | 89| => |   6    7    8    9   10   11   12   13 
 4|              |   | | 90| => |   8    9   10   11   12   13   14   15 
 5|           A11| IO| | 91| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | | 92| => |  12   13   14   15    0    1    2    3 
 7|           A09| IO| | 93| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 8] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 86| => | Input macrocell   [             -]
 1|              |   | | 87| => | Input macrocell   [             -]
 2|              |   | | 88| => | Input macrocell   [             -]
 3|              |   | | 89| => | Input macrocell   [             -]
 4|              |   | | 90| => | Input macrocell   [             -]
 5|           A11| IO| | 91| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A11]
 6|              |   | | 92| => | Input macrocell   [             -]
 7|           A09| IO| | 93| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A09]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 8] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 86|                 -| | ]
	[RegIn  0 |402|                 -| | ]
	[MCell  0 |401|NOD         RN_A11| |*] paired w/[           A11]
	[MCell  1 |403|                 -| | ]

   1	[IOpin  1 | 87|                 -| | ]
	[RegIn  1 |405|                 -| | ]
	[MCell  2 |404|                 -| | ]
	[MCell  3 |406|                 -| | ]

   2	[IOpin  2 | 88|                 -| | ]
	[RegIn  2 |408|                 -| | ]
	[MCell  4 |407|NOD         RN_A09| |*] paired w/[           A09]
	[MCell  5 |409|                 -| | ]

   3	[IOpin  3 | 89|                 -| | ]
	[RegIn  3 |411|                 -| | ]
	[MCell  6 |410|                 -| | ]
	[MCell  7 |412|                 -| | ]

   4	[IOpin  4 | 90|                 -| | ]
	[RegIn  4 |414|                 -| | ]
	[MCell  8 |413|                 -| | ]
	[MCell  9 |415|                 -| | ]

   5	[IOpin  5 | 91| IO            A11| | ] paired w/[        RN_A11]
	[RegIn  5 |417|                 -| | ]
	[MCell 10 |416|                 -| | ]
	[MCell 11 |418|                 -| | ]

   6	[IOpin  6 | 92|                 -| | ]
	[RegIn  6 |420|                 -| | ]
	[MCell 12 |419|                 -| | ]
	[MCell 13 |421|                 -| | ]

   7	[IOpin  7 | 93| IO            A09| | ] paired w/[        RN_A09]
	[RegIn  7 |423|                 -| | ]
	[MCell 14 |422|                 -| | ]
	[MCell 15 |424|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 8] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Mcel  7  4  ( 383)|   RN_C8
Mux01|  Mcel 11  0  ( 473)|   RN_A10
Mux02|          ...       |      ...
Mux03|  Mcel  8  4  ( 407)|   RN_A09
Mux04|          ...       |      ...
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|          ...       |      ...
Mux12|          ...       |      ...
Mux13|  Mcel  8  0  ( 401)|   RN_A11
Mux14|  Mcel 12  8  ( 509)|   N_49
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|  Mcel  7  0  ( 377)|   RN_A08
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [ 9] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A07| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|          N_57|NOD| | S | 1      | 4 free   | 1 XOR to [ 4] for 1 PT sig
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [ 9] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A07| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 4|          N_57|NOD| | S | 1      |=> can support up to [ 20] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [ 9] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [ 9] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A07| IO| | => |(  5)   6    7    0 |(101) 102  103   96 
 1|              |   | | => |   5    6    7    0 | 101  102  103   96 
 2|              |   | | => |   6    7    0    1 | 102  103   96   97 
 3|              |   | | => |   6    7    0    1 | 102  103   96   97 
 4|          N_57|NOD| | => |   7    0    1    2 | 103   96   97   98 
 5|              |   | | => |   7    0    1    2 | 103   96   97   98 
 6|              |   | | => |   0    1    2    3 |  96   97   98   99 
 7|              |   | | => |   0    1    2    3 |  96   97   98   99 
 8|              |   | | => |   1    2    3    4 |  97   98   99  100 
 9|              |   | | => |   1    2    3    4 |  97   98   99  100 
10|              |   | | => |   2    3    4    5 |  98   99  100  101 
11|              |   | | => |   2    3    4    5 |  98   99  100  101 
12|              |   | | => |   3    4    5    6 |  99  100  101  102 
13|              |   | | => |   3    4    5    6 |  99  100  101  102 
14|              |   | | => |   4    5    6    7 | 100  101  102  103 
15|              |   | | => |   4    5    6    7 | 100  101  102  103 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 9] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | | 96| => |   0    1    2    3    4    5    6    7 
 1|              |   | | 97| => |   2    3    4    5    6    7    8    9 
 2|              |   | | 98| => |   4    5    6    7    8    9   10   11 
 3|              |   | | 99| => |   6    7    8    9   10   11   12   13 
 4|              |   | |100| => |   8    9   10   11   12   13   14   15 
 5|           A07| IO| |101| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |102| => |  12   13   14   15    0    1    2    3 
 7|              |   | |103| => |  14   15    0    1    2    3    4    5 
---------------------------------------------------------------------------
===========================================================================
	< Block [ 9] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | | 96| => | Input macrocell   [             -]
 1|              |   | | 97| => | Input macrocell   [             -]
 2|              |   | | 98| => | Input macrocell   [             -]
 3|              |   | | 99| => | Input macrocell   [             -]
 4|              |   | |100| => | Input macrocell   [             -]
 5|           A07| IO| |101| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A07]
 6|              |   | |102| => | Input macrocell   [             -]
 7|              |   | |103| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 9] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 | 96|                 -| | ]
	[RegIn  0 |426|                 -| | ]
	[MCell  0 |425|NOD         RN_A07| |*] paired w/[           A07]
	[MCell  1 |427|                 -| | ]

   1	[IOpin  1 | 97|                 -| | ]
	[RegIn  1 |429|                 -| | ]
	[MCell  2 |428|                 -| | ]
	[MCell  3 |430|                 -| | ]

   2	[IOpin  2 | 98|                 -| | ]
	[RegIn  2 |432|                 -| | ]
	[MCell  4 |431|NOD           N_57| |*]
	[MCell  5 |433|                 -| | ]

   3	[IOpin  3 | 99|                 -| | ]
	[RegIn  3 |435|                 -| | ]
	[MCell  6 |434|                 -| | ]
	[MCell  7 |436|                 -| | ]

   4	[IOpin  4 |100|                 -| | ]
	[RegIn  4 |438|                 -| | ]
	[MCell  8 |437|                 -| | ]
	[MCell  9 |439|                 -| | ]

   5	[IOpin  5 |101| IO            A07| | ] paired w/[        RN_A07]
	[RegIn  5 |441|                 -| | ]
	[MCell 10 |440|                 -| | ]
	[MCell 11 |442|                 -| | ]

   6	[IOpin  6 |102|                 -| | ]
	[RegIn  6 |444|                 -| | ]
	[MCell 12 |443|                 -| | ]
	[MCell 13 |445|                 -| | ]

   7	[IOpin  7 |103|                 -| | ]
	[RegIn  7 |447|                 -| | ]
	[MCell 14 |446|                 -| | ]
	[MCell 15 |448|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [ 9] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Mcel  7  4  ( 383)|   RN_C8
Mux01|  Mcel 12  8  ( 509)|   N_49
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|          ...       |      ...
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|  Mcel  2  0  ( 257)|   RN_WRAD
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|  Mcel 15  0  ( 569)|   RN_A06
Mux12|          ...       |      ...
Mux13|          ...       |      ...
Mux14|          ...       |      ...
Mux15|  Mcel  9  0  ( 425)|   RN_A07
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [10] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|  H0_OUTPUT_QC|NOD| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|  F0_OUTPUT_QC|NOD| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [10] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|  H0_OUTPUT_QC|NOD| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|  F0_OUTPUT_QC|NOD| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [10] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [10] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|  H0_OUTPUT_QC|NOD| | => |   5    6    7    0 | 109  108  107  114 
 1|              |   | | => |   5    6    7    0 | 109  108  107  114 
 2|              |   | | => |   6    7    0    1 | 108  107  114  113 
 3|              |   | | => |   6    7    0    1 | 108  107  114  113 
 4|  F0_OUTPUT_QC|NOD| | => |   7    0    1    2 | 107  114  113  112 
 5|              |   | | => |   7    0    1    2 | 107  114  113  112 
 6|              |   | | => |   0    1    2    3 | 114  113  112  111 
 7|              |   | | => |   0    1    2    3 | 114  113  112  111 
 8|              |   | | => |   1    2    3    4 | 113  112  111  110 
 9|              |   | | => |   1    2    3    4 | 113  112  111  110 
10|              |   | | => |   2    3    4    5 | 112  111  110  109 
11|              |   | | => |   2    3    4    5 | 112  111  110  109 
12|              |   | | => |   3    4    5    6 | 111  110  109  108 
13|              |   | | => |   3    4    5    6 | 111  110  109  108 
14|              |   | | => |   4    5    6    7 | 110  109  108  107 
15|              |   | | => |   4    5    6    7 | 110  109  108  107 
---------------------------------------------------------------------------
===========================================================================
	< Block [10] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |114|                 -| | ]
	[RegIn  0 |450|                 -| | ]
	[MCell  0 |449|NOD   H0_OUTPUT_QC| |*]
	[MCell  1 |451|                 -| | ]

   1	[IOpin  1 |113|                 -| | ]
	[RegIn  1 |453|                 -| | ]
	[MCell  2 |452|                 -| | ]
	[MCell  3 |454|                 -| | ]

   2	[IOpin  2 |112|                 -| | ]
	[RegIn  2 |456|                 -| | ]
	[MCell  4 |455|NOD   F0_OUTPUT_QC| |*]
	[MCell  5 |457|                 -| | ]

   3	[IOpin  3 |111|                 -| | ]
	[RegIn  3 |459|                 -| | ]
	[MCell  6 |458|                 -| | ]
	[MCell  7 |460|                 -| | ]

   4	[IOpin  4 |110|                 -| | ]
	[RegIn  4 |462|                 -| | ]
	[MCell  8 |461|                 -| | ]
	[MCell  9 |463|                 -| | ]

   5	[IOpin  5 |109|                 -| | ]
	[RegIn  5 |465|                 -| | ]
	[MCell 10 |464|                 -| | ]
	[MCell 11 |466|                 -| | ]

   6	[IOpin  6 |108|                 -| | ]
	[RegIn  6 |468|                 -| | ]
	[MCell 12 |467|                 -| | ]
	[MCell 13 |469|                 -| | ]

   7	[IOpin  7 |107|                 -| | ]
	[RegIn  7 |471|                 -| | ]
	[MCell 14 |470|                 -| | ]
	[MCell 15 |472|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [10] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|          ...       |      ...
Mux01|          ...       |      ...
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|  Input Pin   (  21)|   CLK
Mux05|          ...       |      ...
Mux06|  Mcel 10  0  ( 449)|   H0_OUTPUT_QC
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|          ...       |      ...
Mux11|  Mcel 10  4  ( 455)|   F0_OUTPUT_QC
Mux12|          ...       |      ...
Mux13|  Mcel  3  0  ( 281)|   RN_TB_200us
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|          ...       |      ...
Mux20|  Mcel  1  0  ( 233)|   RN_TB_2us
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [11] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A10| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|         READY|OUT| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [11] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A10| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 4|         READY|OUT| | A | 1      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [11] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [11] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A10| IO| | => |(  5)   6    7    0 |(119) 118  117  124 
 1|              |   | | => |   5    6    7    0 | 119  118  117  124 
 2|              |   | | => |   6    7    0    1 | 118  117  124  123 
 3|              |   | | => |   6    7    0    1 | 118  117  124  123 
 4|         READY|OUT| | => |(  7)   0    1    2 |(117) 124  123  122 
 5|              |   | | => |   7    0    1    2 | 117  124  123  122 
 6|              |   | | => |   0    1    2    3 | 124  123  122  121 
 7|              |   | | => |   0    1    2    3 | 124  123  122  121 
 8|              |   | | => |   1    2    3    4 | 123  122  121  120 
 9|              |   | | => |   1    2    3    4 | 123  122  121  120 
10|              |   | | => |   2    3    4    5 | 122  121  120  119 
11|              |   | | => |   2    3    4    5 | 122  121  120  119 
12|              |   | | => |   3    4    5    6 | 121  120  119  118 
13|              |   | | => |   3    4    5    6 | 121  120  119  118 
14|              |   | | => |   4    5    6    7 | 120  119  118  117 
15|              |   | | => |   4    5    6    7 | 120  119  118  117 
---------------------------------------------------------------------------
===========================================================================
	< Block [11] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | |124| => |   0    1    2    3    4    5    6    7 
 1|              |   | |123| => |   2    3    4    5    6    7    8    9 
 2|              |   | |122| => |   4    5    6    7    8    9   10   11 
 3|              |   | |121| => |   6    7    8    9   10   11   12   13 
 4|              |   | |120| => |   8    9   10   11   12   13   14   15 
 5|           A10| IO| |119| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |118| => |  12   13   14   15    0    1    2    3 
 7|         READY|OUT| |117| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [11] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | |124| => | Input macrocell   [             -]
 1|              |   | |123| => | Input macrocell   [             -]
 2|              |   | |122| => | Input macrocell   [             -]
 3|              |   | |121| => | Input macrocell   [             -]
 4|              |   | |120| => | Input macrocell   [             -]
 5|           A10| IO| |119| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A10]
 6|              |   | |118| => | Input macrocell   [             -]
 7|         READY|OUT| |117| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [11] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |124|                 -| | ]
	[RegIn  0 |474|                 -| | ]
	[MCell  0 |473|NOD         RN_A10| |*] paired w/[           A10]
	[MCell  1 |475|                 -| | ]

   1	[IOpin  1 |123|                 -| | ]
	[RegIn  1 |477|                 -| | ]
	[MCell  2 |476|                 -| | ]
	[MCell  3 |478|                 -| | ]

   2	[IOpin  2 |122|                 -| | ]
	[RegIn  2 |480|                 -| | ]
	[MCell  4 |479|OUT          READY| | ]
	[MCell  5 |481|                 -| | ]

   3	[IOpin  3 |121|                 -| | ]
	[RegIn  3 |483|                 -| | ]
	[MCell  6 |482|                 -| | ]
	[MCell  7 |484|                 -| | ]

   4	[IOpin  4 |120|                 -| | ]
	[RegIn  4 |486|                 -| | ]
	[MCell  8 |485|                 -| | ]
	[MCell  9 |487|                 -| | ]

   5	[IOpin  5 |119| IO            A10| | ] paired w/[        RN_A10]
	[RegIn  5 |489|                 -| | ]
	[MCell 10 |488|                 -| | ]
	[MCell 11 |490|                 -| | ]

   6	[IOpin  6 |118|                 -| | ]
	[RegIn  6 |492|                 -| | ]
	[MCell 12 |491|                 -| | ]
	[MCell 13 |493|                 -| | ]

   7	[IOpin  7 |117|OUT          READY| | ]
	[RegIn  7 |495|                 -| | ]
	[MCell 14 |494|                 -| | ]
	[MCell 15 |496|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [11] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Input Pin   (  31)|   R2
Mux01|  Mcel 11  0  ( 473)|   RN_A10
Mux02|          ...       |      ...
Mux03|  Mcel  8  4  ( 407)|   RN_A09
Mux04|  Mcel  7  4  ( 383)|   RN_C8
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|          ...       |      ...
Mux12|          ...       |      ...
Mux13|  Mcel  8  0  ( 401)|   RN_A11
Mux14|  Mcel 12  8  ( 509)|   N_49
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [12] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A00| IO| | A | 3      | 2 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|           A01| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|          N_49|NOD| | A | 1      | 2 free   | 1 XOR to [ 8] for 1 PT sig
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [12] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A00| IO| | A | 3      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|           A01| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 8|          N_49|NOD| | A | 1      |=> can support up to [ 18] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [12] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [12] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A00| IO| | => |(  5)   6    7    0 |(141) 142  143  136 
 1|              |   | | => |   5    6    7    0 | 141  142  143  136 
 2|              |   | | => |   6    7    0    1 | 142  143  136  137 
 3|              |   | | => |   6    7    0    1 | 142  143  136  137 
 4|           A01| IO| | => |(  7)   0    1    2 |(143) 136  137  138 
 5|              |   | | => |   7    0    1    2 | 143  136  137  138 
 6|              |   | | => |   0    1    2    3 | 136  137  138  139 
 7|              |   | | => |   0    1    2    3 | 136  137  138  139 
 8|          N_49|NOD| | => |   1    2    3    4 | 137  138  139  140 
 9|              |   | | => |   1    2    3    4 | 137  138  139  140 
10|              |   | | => |   2    3    4    5 | 138  139  140  141 
11|              |   | | => |   2    3    4    5 | 138  139  140  141 
12|              |   | | => |   3    4    5    6 | 139  140  141  142 
13|              |   | | => |   3    4    5    6 | 139  140  141  142 
14|              |   | | => |   4    5    6    7 | 140  141  142  143 
15|              |   | | => |   4    5    6    7 | 140  141  142  143 
---------------------------------------------------------------------------
===========================================================================
	< Block [12] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | |136| => |   0    1    2    3    4    5    6    7 
 1|              |   | |137| => |   2    3    4    5    6    7    8    9 
 2|              |   | |138| => |   4    5    6    7    8    9   10   11 
 3|              |   | |139| => |   6    7    8    9   10   11   12   13 
 4|              |   | |140| => |   8    9   10   11   12   13   14   15 
 5|           A00| IO| |141| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |142| => |  12   13   14   15    0    1    2    3 
 7|           A01| IO| |143| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [12] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | |136| => | Input macrocell   [             -]
 1|              |   | |137| => | Input macrocell   [             -]
 2|              |   | |138| => | Input macrocell   [             -]
 3|              |   | |139| => | Input macrocell   [             -]
 4|              |   | |140| => | Input macrocell   [             -]
 5|           A00| IO| |141| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A00]
 6|              |   | |142| => | Input macrocell   [             -]
 7|           A01| IO| |143| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A01]
---------------------------------------------------------------------------
===========================================================================
	< Block [12] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |136|                 -| | ]
	[RegIn  0 |498|                 -| | ]
	[MCell  0 |497|NOD         RN_A00| |*] paired w/[           A00]
	[MCell  1 |499|                 -| | ]

   1	[IOpin  1 |137|                 -| | ]
	[RegIn  1 |501|                 -| | ]
	[MCell  2 |500|                 -| | ]
	[MCell  3 |502|                 -| | ]

   2	[IOpin  2 |138|                 -| | ]
	[RegIn  2 |504|                 -| | ]
	[MCell  4 |503|NOD         RN_A01| |*] paired w/[           A01]
	[MCell  5 |505|                 -| | ]

   3	[IOpin  3 |139|                 -| | ]
	[RegIn  3 |507|                 -| | ]
	[MCell  6 |506|                 -| | ]
	[MCell  7 |508|                 -| | ]

   4	[IOpin  4 |140|                 -| | ]
	[RegIn  4 |510|                 -| | ]
	[MCell  8 |509|NOD           N_49| |*]
	[MCell  9 |511|                 -| | ]

   5	[IOpin  5 |141| IO            A00| | ] paired w/[        RN_A00]
	[RegIn  5 |513|                 -| | ]
	[MCell 10 |512|                 -| | ]
	[MCell 11 |514|                 -| | ]

   6	[IOpin  6 |142|                 -| | ]
	[RegIn  6 |516|                 -| | ]
	[MCell 12 |515|                 -| | ]
	[MCell 13 |517|                 -| | ]

   7	[IOpin  7 |143| IO            A01| | ] paired w/[        RN_A01]
	[RegIn  7 |519|                 -| | ]
	[MCell 14 |518|                 -| | ]
	[MCell 15 |520|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [12] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Input Pin   (  31)|   R2
Mux01|  Mcel 12  8  ( 509)|   N_49
Mux02|          ...       |      ...
Mux03|  Mcel 12  0  ( 497)|   RN_A00
Mux04|  Mcel  7  4  ( 383)|   RN_C8
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|          ...       |      ...
Mux12|          ...       |      ...
Mux13|  Mcel 12  4  ( 503)|   RN_A01
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|  Mcel  8  0  ( 401)|   RN_A11
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [13] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A02| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|          READ|OUT| | A | 1      | 2 free   | 1 XOR to [ 4] for 1 PT sig
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [13] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A02| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 4|          READ|OUT| | A | 1      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 17] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [13] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [13] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A02| IO| | => |(  5)   6    7    0 |(151) 152  153  146 
 1|              |   | | => |   5    6    7    0 | 151  152  153  146 
 2|              |   | | => |   6    7    0    1 | 152  153  146  147 
 3|              |   | | => |   6    7    0    1 | 152  153  146  147 
 4|          READ|OUT| | => |(  7)   0    1    2 |(153) 146  147  148 
 5|              |   | | => |   7    0    1    2 | 153  146  147  148 
 6|              |   | | => |   0    1    2    3 | 146  147  148  149 
 7|              |   | | => |   0    1    2    3 | 146  147  148  149 
 8|              |   | | => |   1    2    3    4 | 147  148  149  150 
 9|              |   | | => |   1    2    3    4 | 147  148  149  150 
10|              |   | | => |   2    3    4    5 | 148  149  150  151 
11|              |   | | => |   2    3    4    5 | 148  149  150  151 
12|              |   | | => |   3    4    5    6 | 149  150  151  152 
13|              |   | | => |   3    4    5    6 | 149  150  151  152 
14|              |   | | => |   4    5    6    7 | 150  151  152  153 
15|              |   | | => |   4    5    6    7 | 150  151  152  153 
---------------------------------------------------------------------------
===========================================================================
	< Block [13] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | |146| => |   0    1    2    3    4    5    6    7 
 1|              |   | |147| => |   2    3    4    5    6    7    8    9 
 2|              |   | |148| => |   4    5    6    7    8    9   10   11 
 3|              |   | |149| => |   6    7    8    9   10   11   12   13 
 4|              |   | |150| => |   8    9   10   11   12   13   14   15 
 5|           A02| IO| |151| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |152| => |  12   13   14   15    0    1    2    3 
 7|          READ|OUT| |153| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [13] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | |146| => | Input macrocell   [             -]
 1|              |   | |147| => | Input macrocell   [             -]
 2|              |   | |148| => | Input macrocell   [             -]
 3|              |   | |149| => | Input macrocell   [             -]
 4|              |   | |150| => | Input macrocell   [             -]
 5|           A02| IO| |151| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A02]
 6|              |   | |152| => | Input macrocell   [             -]
 7|          READ|OUT| |153| => | Input macrocell   [             -]
---------------------------------------------------------------------------
===========================================================================
	< Block [13] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |146|                 -| | ]
	[RegIn  0 |522|                 -| | ]
	[MCell  0 |521|NOD         RN_A02| |*] paired w/[           A02]
	[MCell  1 |523|                 -| | ]

   1	[IOpin  1 |147|                 -| | ]
	[RegIn  1 |525|                 -| | ]
	[MCell  2 |524|                 -| | ]
	[MCell  3 |526|                 -| | ]

   2	[IOpin  2 |148|                 -| | ]
	[RegIn  2 |528|                 -| | ]
	[MCell  4 |527|OUT           READ| | ]
	[MCell  5 |529|                 -| | ]

   3	[IOpin  3 |149|                 -| | ]
	[RegIn  3 |531|                 -| | ]
	[MCell  6 |530|                 -| | ]
	[MCell  7 |532|                 -| | ]

   4	[IOpin  4 |150|                 -| | ]
	[RegIn  4 |534|                 -| | ]
	[MCell  8 |533|                 -| | ]
	[MCell  9 |535|                 -| | ]

   5	[IOpin  5 |151| IO            A02| | ] paired w/[        RN_A02]
	[RegIn  5 |537|                 -| | ]
	[MCell 10 |536|                 -| | ]
	[MCell 11 |538|                 -| | ]

   6	[IOpin  6 |152|                 -| | ]
	[RegIn  6 |540|                 -| | ]
	[MCell 12 |539|                 -| | ]
	[MCell 13 |541|                 -| | ]

   7	[IOpin  7 |153|OUT           READ| | ]
	[RegIn  7 |543|                 -| | ]
	[MCell 14 |542|                 -| | ]
	[MCell 15 |544|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [13] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Input Pin   (  31)|   R2
Mux01|  Mcel 12  8  ( 509)|   N_49
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|  Mcel  7  4  ( 383)|   RN_C8
Mux05|          ...       |      ...
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|          ...       |      ...
Mux12|  Mcel 13  0  ( 521)|   RN_A02
Mux13|  Mcel 12  4  ( 503)|   RN_A01
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|  Mcel  8  0  ( 401)|   RN_A11
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [14] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|       TB_20us| IO| | A | 3      | 2 to [ 0]| 1 XOR to [ 0] as logic PT
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|       TB_50us| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|              | ? | | S |        | 4 free   | 1 XOR free
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [14] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|       TB_20us| IO| | A | 3      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|       TB_50us| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 8|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [14] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [14] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|       TB_20us| IO| | => |(  5)   6    7    0 |(160) 159  158  165 
 1|              |   | | => |   5    6    7    0 | 160  159  158  165 
 2|              |   | | => |   6    7    0    1 | 159  158  165  164 
 3|              |   | | => |   6    7    0    1 | 159  158  165  164 
 4|       TB_50us| IO| | => |(  7)   0    1    2 |(158) 165  164  163 
 5|              |   | | => |   7    0    1    2 | 158  165  164  163 
 6|              |   | | => |   0    1    2    3 | 165  164  163  162 
 7|              |   | | => |   0    1    2    3 | 165  164  163  162 
 8|              |   | | => |   1    2    3    4 | 164  163  162  161 
 9|              |   | | => |   1    2    3    4 | 164  163  162  161 
10|              |   | | => |   2    3    4    5 | 163  162  161  160 
11|              |   | | => |   2    3    4    5 | 163  162  161  160 
12|              |   | | => |   3    4    5    6 | 162  161  160  159 
13|              |   | | => |   3    4    5    6 | 162  161  160  159 
14|              |   | | => |   4    5    6    7 | 161  160  159  158 
15|              |   | | => |   4    5    6    7 | 161  160  159  158 
---------------------------------------------------------------------------
===========================================================================
	< Block [14] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | |165| => |   0    1    2    3    4    5    6    7 
 1|              |   | |164| => |   2    3    4    5    6    7    8    9 
 2|              |   | |163| => |   4    5    6    7    8    9   10   11 
 3|              |   | |162| => |   6    7    8    9   10   11   12   13 
 4|              |   | |161| => |   8    9   10   11   12   13   14   15 
 5|       TB_20us| IO| |160| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |159| => |  12   13   14   15    0    1    2    3 
 7|       TB_50us| IO| |158| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [14] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | |165| => | Input macrocell   [             -]
 1|              |   | |164| => | Input macrocell   [             -]
 2|              |   | |163| => | Input macrocell   [             -]
 3|              |   | |162| => | Input macrocell   [             -]
 4|              |   | |161| => | Input macrocell   [             -]
 5|       TB_20us| IO| |160| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [    RN_TB_20us]
 6|              |   | |159| => | Input macrocell   [             -]
 7|       TB_50us| IO| |158| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [    RN_TB_50us]
---------------------------------------------------------------------------
===========================================================================
	< Block [14] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |165|                 -| | ]
	[RegIn  0 |546|                 -| | ]
	[MCell  0 |545|NOD     RN_TB_20us| |*] paired w/[       TB_20us]
	[MCell  1 |547|                 -| | ]

   1	[IOpin  1 |164|                 -| | ]
	[RegIn  1 |549|                 -| | ]
	[MCell  2 |548|                 -| | ]
	[MCell  3 |550|                 -| | ]

   2	[IOpin  2 |163|                 -| | ]
	[RegIn  2 |552|                 -| | ]
	[MCell  4 |551|NOD     RN_TB_50us| |*] paired w/[       TB_50us]
	[MCell  5 |553|                 -| | ]

   3	[IOpin  3 |162|                 -| | ]
	[RegIn  3 |555|                 -| | ]
	[MCell  6 |554|                 -| | ]
	[MCell  7 |556|                 -| | ]

   4	[IOpin  4 |161|                 -| | ]
	[RegIn  4 |558|                 -| | ]
	[MCell  8 |557|                 -| | ]
	[MCell  9 |559|                 -| | ]

   5	[IOpin  5 |160| IO        TB_20us| | ] paired w/[    RN_TB_20us]
	[RegIn  5 |561|                 -| | ]
	[MCell 10 |560|                 -| | ]
	[MCell 11 |562|                 -| | ]

   6	[IOpin  6 |159|                 -| | ]
	[RegIn  6 |564|                 -| | ]
	[MCell 12 |563|                 -| | ]
	[MCell 13 |565|                 -| | ]

   7	[IOpin  7 |158| IO        TB_50us| | ] paired w/[    RN_TB_50us]
	[RegIn  7 |567|                 -| | ]
	[MCell 14 |566|                 -| | ]
	[MCell 15 |568|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [14] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|          ...       |      ...
Mux01|  Mcel  1  4  ( 239)|   RN_TB_10us
Mux02|  Mcel  2  4  ( 263)|   G0_OUTPUT_QC
Mux03|          ...       |      ...
Mux04|  Input Pin   (  21)|   CLK
Mux05|  Mcel 14  4  ( 551)|   RN_TB_50us
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|  Mcel 14  0  ( 545)|   RN_TB_20us
Mux09|          ...       |      ...
Mux10|          ...       |      ...
Mux11|          ...       |      ...
Mux12|          ...       |      ...
Mux13|          ...       |      ...
Mux14|          ...       |      ...
Mux15|          ...       |      ...
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|  Input Pin   (  22)|   CLR
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------
===========================================================================
	< Block [15] >	Macrocell (MCell) Cluster Assignments
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+  +--- Macrocell PT Cluster Size
 |      Sync/Async-------+   |     |  |    Cluster to Mcell Assignment
 |   Node Fixed(*)----+  |   |     |  |      |   +- XOR PT Size
 |        Sig Type-+  |  |   |     |  |      |   |  XOR to Mcell Assignment
 |  Signal Name    |  |  |   |     |  |      |   |          |
_|_________________|__|__|___|_____|__|______|___|__________|______________
 0|           A06| IO| | A | 2      | 2 to [ 0]| 1 XOR free
 1|              | ? | | S |        | 4 free   | 1 XOR free
 2|              | ? | | S |        | 4 free   | 1 XOR free
 3|              | ? | | S |        | 4 free   | 1 XOR free
 4|           A04| IO| | A | 2      | 2 to [ 4]| 1 XOR free
 5|              | ? | | S |        | 4 free   | 1 XOR free
 6|              | ? | | S |        | 4 free   | 1 XOR free
 7|              | ? | | S |        | 4 free   | 1 XOR free
 8|        CE_RAM|OUT| | S | 1      | 4 free   | 1 XOR to [ 8] for 1 PT sig
 9|              | ? | | S |        | 4 free   | 1 XOR free
10|              | ? | | S |        | 4 free   | 1 XOR free
11|              | ? | | S |        | 4 free   | 1 XOR free
12|              | ? | | S |        | 4 free   | 1 XOR free
13|              | ? | | S |        | 4 free   | 1 XOR free
14|              | ? | | S |        | 4 free   | 1 XOR free
15|              | ? | | S |        | 4 free   | 1 XOR free
---------------------------------------------------------------------------
===========================================================================
	< Block [15] >	Maximum PT Capacity
===========================================================================
 + Macrocell Number
 | PT Requirements------ Logic  XOR+
 |      Sync/Async-------+   |     |
 |   Node Fixed(*)----+  |   |     |
 |        Sig Type-+  |  |   |     |
 |  Signal Name    |  |  |   |     |     Maximum PT Capacity
_|_________________|__|__|___|_____|_______________________________________
 0|           A06| IO| | A | 2      |=> can support up to [ 13] logic PT(s)
 1|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 2|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 3|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 4|           A04| IO| | A | 2      |=> can support up to [ 18] logic PT(s)
 5|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
 6|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 7|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
 8|        CE_RAM|OUT| | S | 1      |=> can support up to [ 20] logic PT(s)
 9|              | ? | | S |        |=> can support up to [ 19] logic PT(s)
10|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
11|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
12|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
13|              | ? | | S |        |=> can support up to [ 20] logic PT(s)
14|              | ? | | S |        |=> can support up to [ 15] logic PT(s)
15|              | ? | | S |        |=> can support up to [ 10] logic PT(s)
---------------------------------------------------------------------------
===========================================================================
	< Block [15] >	Node-Pin Assignments
===========================================================================
 + Macrocell Number
 | Node Fixed(*)------+
 |      Sig Type---+  |  to | Block [15] IO Pin  |   Device Pin
 |  Signal Name    |  | pin |      Numbers       |     Numbers
_|_________________|__|_____|____________________|________________________
 0|           A06| IO| | => |(  5)   6    7    0 |(170) 169  168  175 
 1|              |   | | => |   5    6    7    0 | 170  169  168  175 
 2|              |   | | => |   6    7    0    1 | 169  168  175  174 
 3|              |   | | => |   6    7    0    1 | 169  168  175  174 
 4|           A04| IO| | => |(  7)   0    1    2 |(168) 175  174  173 
 5|              |   | | => |   7    0    1    2 | 168  175  174  173 
 6|              |   | | => |   0    1    2    3 | 175  174  173  172 
 7|              |   | | => |   0    1    2    3 | 175  174  173  172 
 8|        CE_RAM|OUT| | => |(  1)   2    3    4 |(174) 173  172  171 
 9|              |   | | => |   1    2    3    4 | 174  173  172  171 
10|              |   | | => |   2    3    4    5 | 173  172  171  170 
11|              |   | | => |   2    3    4    5 | 173  172  171  170 
12|              |   | | => |   3    4    5    6 | 172  171  170  169 
13|              |   | | => |   3    4    5    6 | 172  171  170  169 
14|              |   | | => |   4    5    6    7 | 171  170  169  168 
15|              |   | | => |   4    5    6    7 | 171  170  169  168 
---------------------------------------------------------------------------
===========================================================================
	< Block [15] >	IO-to-Node Pin Mapping
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Node Destinations Via Output Matrix
_|_________________|__|___|_____|___________________________________________
 0|              |   | |175| => |   0    1    2    3    4    5    6    7 
 1|        CE_RAM|OUT| |174| => |   2    3    4    5    6    7  ( 8)   9 
 2|              |   | |173| => |   4    5    6    7    8    9   10   11 
 3|              |   | |172| => |   6    7    8    9   10   11   12   13 
 4|              |   | |171| => |   8    9   10   11   12   13   14   15 
 5|           A06| IO| |170| => |  10   11   12   13   14   15  ( 0)   1 
 6|              |   | |169| => |  12   13   14   15    0    1    2    3 
 7|           A04| IO| |168| => |  14   15    0    1    2    3  ( 4)   5 
---------------------------------------------------------------------------
===========================================================================
	< Block [15] >	IO/Node and IO/Input Macrocell Pairing Table
===========================================================================
 +- Block IO Pin
 |  Device Pin No.--------+
 |    Pin Fixed(*)----+   |
 |       Sig Type--+  |   |     |
 |     Signal Name |  |   |     |  Input Macrocell and Node Pairs
_|_________________|__|___|_____|__________________________________________
 0|              |   | |175| => | Input macrocell   [             -]
 1|        CE_RAM|OUT| |174| => | Input macrocell   [             -]
 2|              |   | |173| => | Input macrocell   [             -]
 3|              |   | |172| => | Input macrocell   [             -]
 4|              |   | |171| => | Input macrocell   [             -]
 5|           A06| IO| |170| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A06]
 6|              |   | |169| => | Input macrocell   [             -]
 7|           A04| IO| |168| => | Input macrocell   [             -]
  |              |   | |   |    | IO paired w/ node [        RN_A04]
---------------------------------------------------------------------------
===========================================================================
	< Block [15] >	Input Multiplexer (IMX) Assignments
===========================================================================
           +----- IO pin/Input Register, or Macrocell
IMX No.    |    +---- Block IO Pin or Macrocell Number
   |       |    |  ABEL Node/      +-- Signal using the Pin or Macrocell
   |       |    |  Pin Number      |      +- Signal Fixed (*) to Pin/Mcell
   |       |    |   |  Sig Type    |      | +- Feedback Required (*)
---|-------|----|---|---|----------|------|-|------------------------------
   0	[IOpin  0 |175|                 -| | ]
	[RegIn  0 |570|                 -| | ]
	[MCell  0 |569|NOD         RN_A06| |*] paired w/[           A06]
	[MCell  1 |571|                 -| | ]

   1	[IOpin  1 |174|OUT         CE_RAM| | ]
	[RegIn  1 |573|                 -| | ]
	[MCell  2 |572|                 -| | ]
	[MCell  3 |574|                 -| | ]

   2	[IOpin  2 |173|                 -| | ]
	[RegIn  2 |576|                 -| | ]
	[MCell  4 |575|NOD         RN_A04| |*] paired w/[           A04]
	[MCell  5 |577|                 -| | ]

   3	[IOpin  3 |172|                 -| | ]
	[RegIn  3 |579|                 -| | ]
	[MCell  6 |578|                 -| | ]
	[MCell  7 |580|                 -| | ]

   4	[IOpin  4 |171|                 -| | ]
	[RegIn  4 |582|                 -| | ]
	[MCell  8 |581|OUT         CE_RAM| | ]
	[MCell  9 |583|                 -| | ]

   5	[IOpin  5 |170| IO            A06| | ] paired w/[        RN_A06]
	[RegIn  5 |585|                 -| | ]
	[MCell 10 |584|                 -| | ]
	[MCell 11 |586|                 -| | ]

   6	[IOpin  6 |169|                 -| | ]
	[RegIn  6 |588|                 -| | ]
	[MCell 12 |587|                 -| | ]
	[MCell 13 |589|                 -| | ]

   7	[IOpin  7 |168| IO            A04| | ] paired w/[        RN_A04]
	[RegIn  7 |591|                 -| | ]
	[MCell 14 |590|                 -| | ]
	[MCell 15 |592|                 -| | ]
---------------------------------------------------------------------------
===========================================================================
	< Block [15] >	Logic Array Fan-in
===========================================================================
  +- Central Switch Matrix No.
  |   Src (ABEL Node/Pin#)   Signal
--|--|--------------------|---------------------------------------------------
Mux00|  Mcel  7  4  ( 383)|   RN_C8
Mux01|  Mcel  6  0  ( 353)|   RN_A05
Mux02|          ...       |      ...
Mux03|          ...       |      ...
Mux04|          ...       |      ...
Mux05|  Mcel  6  4  ( 359)|   RN_A03
Mux06|          ...       |      ...
Mux07|          ...       |      ...
Mux08|          ...       |      ...
Mux09|          ...       |      ...
Mux10|  Mcel  9  4  ( 431)|   N_57
Mux11|  Mcel 15  4  ( 575)|   RN_A04
Mux12|          ...       |      ...
Mux13|  Mcel 12  8  ( 509)|   N_49
Mux14|          ...       |      ...
Mux15|  Mcel 15  0  ( 569)|   RN_A06
Mux16|          ...       |      ...
Mux17|          ...       |      ...
Mux18|          ...       |      ...
Mux19|          ...       |      ...
Mux20|          ...       |      ...
Mux21|          ...       |      ...
Mux22|          ...       |      ...
Mux23|          ...       |      ...
Mux24|          ...       |      ...
Mux25|          ...       |      ...
Mux26|          ...       |      ...
Mux27|          ...       |      ...
Mux28|          ...       |      ...
Mux29|          ...       |      ...
Mux30|          ...       |      ...
Mux31|          ...       |      ...
Mux32|          ...       |      ...
Mux33|          ...       |      ...
---------------------------------------------------------------------------