// Seed: 976558159
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5, id_6;
  wire id_7;
  wire id_8;
  supply0 id_9 = 1;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  module_0(
      id_4, id_3, id_3, id_2
  );
  supply1 id_6;
  if (1 - id_3) begin
    always @(posedge id_6);
  end
  wire id_7;
  assign id_5 = 1'b0;
  wire id_8;
endmodule
