digraph "APA102Controller&lt; DATA_PIN, CLOCK_PIN, RGB_ORDER, SPI_SPEED, GAMMA_CORRECTION_MODE, START_FRAME, END_FRAME &gt;"
{
 // LATEX_PDF_SIZE
  bgcolor="transparent";
  edge [fontname=Helvetica,fontsize=10,labelfontname=Helvetica,labelfontsize=10];
  node [fontname=Helvetica,fontsize=10,shape=box,height=0.2,width=0.4];
  rankdir="LR";
  Node1 [id="Node000001",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB_ORDER,\l SPI_SPEED, GAMMA_CORRECTION\l_MODE, START_FRAME, END_FRAME \>",height=0.2,width=0.4,color="gray40", fillcolor="grey60", style="filled", fontcolor="black",tooltip="APA102 controller class."];
  Node2 -> Node1 [id="edge1_Node000001_Node000002",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node2 [id="Node000002",label="CPixelLEDController\l\< RGB \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$d0/dc9/class_c_pixel_l_e_d_controller.html",tooltip=" "];
  Node3 -> Node2 [id="edge2_Node000002_Node000003",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node3 [id="Node000003",label="CLEDController",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$d6/d2c/class_c_l_e_d_controller.html",tooltip="Base definition for an LED controller."];
  Node4 -> Node2 [id="edge3_Node000002_Node000004",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< RGB \>",fontcolor="grey" ];
  Node4 [id="Node000004",label="CPixelLEDController\l\< RGB_ORDER, LANES,\l MASK \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$d0/dc9/class_c_pixel_l_e_d_controller.html",tooltip="Template extension of the CLEDController class."];
  Node3 -> Node4 [id="edge4_Node000004_Node000003",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node1 -> Node5 [id="edge5_Node000001_Node000005",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(6)\l, fl::kFiveBitGammaCorrection\lMode_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",fontcolor="grey" ];
  Node5 [id="Node000005",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB,\l DATA_RATE_MHZ(6), fl::\lkFiveBitGammaCorrectionMode\l_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node5 -> Node6 [id="edge6_Node000005_Node000006",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node6 [id="Node000006",label="APA102ControllerHD\l\< DATA_PIN, CLOCK_PIN,\l RGB_ORDER, SPI_SPEED \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html#d6/dc7/class_a_p_a102_controller_h_d",tooltip="APA102 high definition controller class."];
  Node6 -> Node7 [id="edge7_Node000006_Node000007",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(40) \>",fontcolor="grey" ];
  Node7 [id="Node000007",label="APA102ControllerHD\l\< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(40) \>",height=0.2,width=0.4,color="red", fillcolor="#FFF0F0", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node1 -> Node9 [id="edge8_Node000001_Node000009",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(40)\l, fl::kFiveBitGammaCorrectionMode\l_Null, 0x00000000, 0x00000000 \>",fontcolor="grey" ];
  Node9 [id="Node000009",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB,\l DATA_RATE_MHZ(40), fl\l::kFiveBitGammaCorrectionMode\l_Null, 0x00000000, 0x00000000 \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node9 -> Node10 [id="edge9_Node000009_Node000010",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node10 [id="Node000010",label="HD107Controller\< DATA\l_PIN, CLOCK_PIN, RGB\l_ORDER, SPI_SPEED \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html#d9/d06/class_h_d107_controller",tooltip="HD107 is just the APA102 with a default 40Mhz clock rate."];
  Node1 -> Node11 [id="edge10_Node000001_Node000011",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB_ORDER, SPI_SPEED,\l fl::kFiveBitGammaCorrection\lMode_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",fontcolor="grey" ];
  Node11 [id="Node000011",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB_ORDER,\l SPI_SPEED, fl::kFiveBitGammaCorrection\lMode_BitShift, uint32_t(0x00000000)\l, uint32_t(0x00000000)\>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node11 -> Node7 [id="edge11_Node000011_Node000007",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node1 -> Node12 [id="edge12_Node000001_Node000012",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(12)\l, fl::kFiveBitGammaCorrectionMode\l_Null, 0x00000000, 0x00000000 \>",fontcolor="grey" ];
  Node12 [id="Node000012",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB,\l DATA_RATE_MHZ(12), fl\l::kFiveBitGammaCorrectionMode\l_Null, 0x00000000, 0x00000000 \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node12 -> Node13 [id="edge13_Node000012_Node000013",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node13 [id="Node000013",label="SK9822Controller\< DATA\l_PIN, CLOCK_PIN, RGB_ORDER,\l SPI_SPEED \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html#d3/de0/class_s_k9822_controller",tooltip="SK9822 controller class."];
  Node1 -> Node14 [id="edge14_Node000001_Node000014",dir="back",color="orange",style="dashed",tooltip=" ",label=" \< DATA_PIN, CLOCK_PIN,\l RGB, DATA_RATE_MHZ(12)\l, fl::kFiveBitGammaCorrectionMode\l_BitShift, 0x00000000, 0x00000000 \>",fontcolor="grey" ];
  Node14 [id="Node000014",label="APA102Controller\< DATA\l_PIN, CLOCK_PIN, RGB,\l DATA_RATE_MHZ(12), fl\l::kFiveBitGammaCorrectionMode\l_BitShift, 0x00000000, 0x00000000 \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html",tooltip=" "];
  Node14 -> Node15 [id="edge15_Node000014_Node000015",dir="back",color="steelblue1",style="solid",tooltip=" "];
  Node15 [id="Node000015",label="SK9822ControllerHD\l\< DATA_PIN, CLOCK_PIN,\l RGB_ORDER, SPI_SPEED \>",height=0.2,width=0.4,color="gray40", fillcolor="white", style="filled",URL="$df/d0d/group___clocked_chipsets.html#da/d45/class_s_k9822_controller_h_d",tooltip="SK9822 controller class."];
}
