<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_reset_controller.v"
   type="VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cfg_linkcsr_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_fifo_empty_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tx_st_cred_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_tl_cfg_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_pending_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_cpl_err_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_rx_st_misc_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_st_sink_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/avalon_utilities_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_st_source_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_pex_msi_num_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_err_desc_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_msi_irq_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst_legacy_irq_bfm.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_reset_source.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/verbosity_pkg.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/altera_avalon_clock_source.sv"
   type="SYSTEM_VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/submodules/sonic_application_top_testbench_tb_sonic_application_top_testbench_inst.v"
   type="VERILOG" />
 <file
   path="sonic_application_top_testbench/testbench/sonic_application_top_testbench_tb/simulation/sonic_application_top_testbench_tb.v"
   type="VERILOG" />
 <topLevel name="sonic_application_top_testbench_tb" />
 <deviceFamily name="Stratix IV" />
</simPackage>
