//**********************************************************************
//**********************************************************************
//**                                                                  **
//**     Copyright (c) 2018 Shanghai Zhaoxin Semiconductor Co., Ltd.  **
//**                                                                  **
//**********************************************************************
//**********************************************************************
#ifdef ZX_SECRET_CODE

#include <Protocol/SmmBase2.h>
#include <Protocol/SmmControl2.h>
#include <Protocol\BootScriptSave.h>

#include "McaSmi.h"
#include "..\..\Asia\Porting\Include\CHX002Reg.h"
#include "..\..\Asia\Porting\Include\CHX002\REG_CHX002_D17F0_PMU.h" 
#include "..\..\Asia\Interface\CHX002Cfg.h"


#define ReadMsr(addr)  AsmReadMsr64((addr))
#define WriteMsr(addr, val)  AsmWriteMsr64((addr), (val))

CPU_MCA_INFO					*McaInfo;
BOOLEAN							IsInjectMCE = FALSE;
SPIN_LOCK                       mMcaSmiSpinLock;
UINT32						    InProcessCPUNum = 0;

EFI_SMM_VARIABLE_PROTOCOL       *mSmmVariable;
EFI_SMM_BASE2_PROTOCOL  *gSmmBase2;
EFI_SMM_SYSTEM_TABLE2   *gSmst2;

void CR4_MCE(int en)
{
	en ? AsmWriteCr4(AsmReadCr4() | (1<<6)) : AsmWriteCr4(AsmReadCr4() & ~(1<<6));
}


//============================================
//    PCI cfg space r/w function
//
//============================================

VOID PCIWrite8(
	UINT64 Address,
	UINT8 Data)
{
	UINT16 Stride;
	UINT32 Cf8Val;
	EFI_PCI_CONFIGURATION_ADDRESS *PciAddr;

	PciAddr = (EFI_PCI_CONFIGURATION_ADDRESS *) (&Address);
	Cf8Val = (PciAddr->Bus << 16) | (PciAddr->Device << 11) | (PciAddr->Function << 8)| PciAddr->Register;

	Stride = ((UINT16)Address & 0x0003);
	Cf8Val &= 0xFFFFFFFC;

	IoWrite32(0xCF8, (Cf8Val|0x80000000));
	IoWrite8(0xCFC + Stride, Data);

}

VOID PCIWrite32(
	UINT64 Address,
	UINT32 Data)
{
	UINT16 Stride;
	UINT32 Cf8Val;
	EFI_PCI_CONFIGURATION_ADDRESS *PciAddr;

	PciAddr = (EFI_PCI_CONFIGURATION_ADDRESS *) (&Address);
	Cf8Val = (PciAddr->Bus << 16) | (PciAddr->Device << 11) | (PciAddr->Function << 8)| PciAddr->Register;

	Stride = ((UINT16)Address & 0x0003);
	Cf8Val &= 0xFFFFFFFC;

	IoWrite32(0xCF8, (Cf8Val|0x80000000));
	IoWrite32(0xCFC + Stride, Data);

}

UINT8 PCIRead8(
	UINT64 Address)
{
	UINT8 Data8;
	UINT16 Stride;
	UINT32 Cf8Val;
	EFI_PCI_CONFIGURATION_ADDRESS *PciAddr;

	PciAddr = (EFI_PCI_CONFIGURATION_ADDRESS *) (&Address);
	Cf8Val = (PciAddr->Bus << 16) | (PciAddr->Device << 11) | (PciAddr->Function << 8)| PciAddr->Register;

	Stride = ((UINT16)Address & 0x0003);
	Cf8Val &= 0xFFFFFFFC;

	IoWrite32(0xCF8,(Cf8Val|0x80000000));
	Data8=IoRead8(0xCFC + Stride);

	return Data8;
}

UINT32 PCIRead32(
	UINT64 Address)
{
	UINT32 Data32;
	UINT16 Stride;
	UINT32 Cf8Val;
	EFI_PCI_CONFIGURATION_ADDRESS *PciAddr;

	PciAddr = (EFI_PCI_CONFIGURATION_ADDRESS *) (&Address);
	Cf8Val = (PciAddr->Bus << 16) | (PciAddr->Device << 11) | (PciAddr->Function << 8)| PciAddr->Register;

	Stride = ((UINT16)Address & 0x0003);
	Cf8Val &= 0xFFFFFFFC;

	IoWrite32(0xCF8,(Cf8Val|0x80000000));
	Data32=IoRead32(0xCFC + Stride);

	return Data32;
}



UINT8 RwPci8 (
    IN UINT64   PciBusDevFunReg,
    IN UINT8    SetBit8,
    IN UINT8    ResetBit8 )
{
	UINT8	Buffer8;
	Buffer8 = PCIRead8(PciBusDevFunReg) & (~ResetBit8) | SetBit8;		//Reg -> NAND(Resetbit8) ->	OR(SetBit8)
	PCIWrite8(PciBusDevFunReg, Buffer8);
	return Buffer8;
}

VOID
ModifyMsr (
  IN  UINT32      Input,
  IN  UINT64      Mask,
  IN  UINT64      Value
  )
{
	WriteMsr(Input, ReadMsr(Input) & ~Mask | Value & Mask );
}

// ===================================================================
// Function:		ProgramCOMDBG()
// 
// Description:	This function is used to program COM port for Debugger
// 
// Input:		PeiServices	Pointer to the PEI services table
// 
// Output:		None
// ===================================================================

VOID ProgramCOMDBG()
{
	UINT8 Buffer8;
	UINT32 Buffer32;

	 //Enable  4Pin UART1
	 //Buffer32=IoRead32(0x800 + PMIO_CR_GPIO_PAD_CTL);
	 //Buffer32&=~(0x3F000000);
	 //Buffer32|=0x13000000;
	 //IoWrite32(0x800 + PMIO_CR_GPIO_PAD_CTL,  Buffer32);

	 Buffer32=IoRead32(0x800 + PMIO_GPIO_PAD_CTL);
	 Buffer32&=~(0x3F3F0000);
	 Buffer32|=0x242D0000;
	 IoWrite32(0x800 + PMIO_GPIO_PAD_CTL,  Buffer32);

    // set D17F0RxB2[3:0]=2h for UART1 IRQ=IRQ3
    RwPci8(CHX002_BUSC|D17F0_PCI_UART_IRQ_ROUTING_LOW, 0x30, 0xF0); //;Set bit, clear bit
    // set D17F0RxB3=7Fh to set IO Base Address configuration of UART1
    RwPci8(CHX002_BUSC|D17F0_PCI_UART_1_IO_BASE_ADR, 0xDF, 0x7F);   //;Set bit, clear bit
    // set D17F0RxB3[7]=1 to UART0 to legacy mode
    RwPci8(CHX002_BUSC|D17F0_PCI_UART_1_IO_BASE_ADR, 0x80, 0x80);   //;Set bit, clear bit
    // D17F0 Rx48[1]=1b to enable UART1
    RwPci8(CHX002_BUSC|D17F0_APIC_FSB_DATA_CTL, 0x02, 0x02);    //;Set bit, clear bit

    //;======================
    //; set Word length=8
    //;======================
    Buffer8 = IoRead8(0x2FB);
    Buffer8 = Buffer8 |0x03;
    IoWrite8(0x2FB,Buffer8);
    //;======================
    //; set Baud rate = 115200
    //;======================
    //; Enable DLAB
    Buffer8 = IoRead8(0x2FB);
    Buffer8 = Buffer8 |0x80;
    IoWrite8(0x2FB,Buffer8);
    //; Set Baud rate (LSB)
    IoWrite8(0x2F8,0x01);
    //; Set Baud rate (MSB)
    IoWrite8(0x2F9,0x00);
    //; Disable DLAB
    Buffer8 = IoRead8(0x2FB);
    Buffer8 = Buffer8 & 0x7F;
    IoWrite8(0x2FB,Buffer8);
    //;=====================
    //; init UART0
    //;=====================
    IoWrite8(0x2FA,0x00);
    IoWrite8(0x2FA,0x02);   //; clear RCV FIFO
    IoWrite8(0x2FA,0x04);   //; clear XMT FIFO
    IoWrite8(0x2FA,0x01);   //; enable RCV FIFO & XMT FIFO
    IoWrite8(0x2FA,0xC1);   //; RCV trigger level = 14 Bytes
}

// ===================================================================
// Function:        ProgramCOM4DBG()
// 
// Description: This function is used to program COM3 port for Debugger
// 
// Input:       PeiServices Pointer to the PEI services table
// 
// Output:      None
// ===================================================================
VOID ProgramCOM4DBG()
{
    UINT8 Buffer8;
    UINT32 Buffer32;

  Buffer32=IoRead32(PM_BASE_ADDRESS + PMIO_UART_PAD_CTL); 
    Buffer32&=~(0x004700FF);
    Buffer32|=0x00010000;

    IoWrite32(PM_BASE_ADDRESS + PMIO_UART_PAD_CTL, Buffer32);

    // set D17F0Rx48[3]=1 to enable UART3
    RwPci8(CHX002_BUSC|D17F0_APIC_FSB_DATA_CTL, 0x08, 0x08);    //;Set bit, clear bit
    // set D17F0RxB1[7:4]=3h for UART3 IRQ=IRQ3
    ///RwPci8(CHX002_BUSC|D17F0_PCI_UART_IRQ_ROUTING_HIGH, 0x30, 0xF0); //;Set bit, clear bit
    // set D17F0RxB6=5Dh to set IO Base Address configuration of UART3
    ///RwPci8(CHX002_BUSC|D17F0_PCI_UART_3_IO_BASE_ADR, 0x5D, 0x7F);    //;Set bit, clear bit
    // set D17F0RxB6[7]=1 to UART3 to legacy mode
    ///RwPci8(CHX002_BUSC|D17F0_PCI_UART_3_IO_BASE_ADR, 0x80, 0x80);    //;Set bit, clear bit
    // D17F0 Rx48[3]=1b to enable UART3
    RwPci8(CHX002_BUSC|D17F0_APIC_FSB_DATA_CTL, 0x08, 0x08);    //;Set bit, clear bit

    //;======================
    //; set Word length=8
    //;======================
    Buffer8 = IoRead8(0x2EB);
    Buffer8 = Buffer8 |0x03;
    IoWrite8(0x2EB,Buffer8);
    //;======================
    //; set Baud rate = 115200
    //;======================
    //; Enable DLAB
    Buffer8 = IoRead8(0x2EB);
    Buffer8 = Buffer8 |0x80;
    IoWrite8(0x2EB,Buffer8);
    //; Set Baud rate (LSB)
    IoWrite8(0x2E8,0x01);
    //; Set Baud rate (MSB)
    IoWrite8(0x2E9,0x00);
    //; Disable DLAB
    Buffer8 = IoRead8(0x2EB);
    Buffer8 = Buffer8 & 0x7F;
    IoWrite8(0x2EB,Buffer8);
    //;=====================
    //; init UART0
    //;=====================
    IoWrite8(0x2EA,0x00);
    IoWrite8(0x2EA,0x02);   //; clear RCV FIFO
    IoWrite8(0x2EA,0x04);   //; clear XMT FIFO
    IoWrite8(0x2EA,0x01);   //; enable RCV FIFO & XMT FIFO
    IoWrite8(0x2EA,0xC1);   //; RCV trigger level = 14 Bytes
}

void InitUart()
{
        // Program COM4 port for Debugger or COM port display
        //ProgramCOM4DBG();

        // Program COM port for Debugger
        ProgramCOMDBG();
}


UINT8   _gMca_Msmi_En;
UINT8   _gMca_Csmi_En;

//============================================
//   MCA related Code
//
//============================================

enum BANK_ID_LIST {
  BANK_0 = 0,
  BANK_5 = 5,
  BANK_6 = 6,
  BANK_8 = 8,
  BANK_9 = 9,
  BANK_10 = 10,
  BANK_17 = 17,
};


UINT8 SupportMsmiBankIdList[] = {BANK_0, BANK_5, BANK_6, BANK_8, BANK_9, BANK_10, BANK_17};
UINT8 SupportCsmiBankIdList[] = {BANK_5, BANK_9, BANK_10, BANK_17};

BOOLEAN IsBankHandle(
	UINT32			Cpuid,
	UINT8 			BankId,
	UINT8 			IsMsmi,
	UINT8 			IsCsmi
 )
{
	UINT8 	Index;
	UINT8 	SocketId,ClusterId;	
	UINT16	CurrentCeCounter;
	UINT64	Val64;

	
	Val64 = 0;
	SocketId  = McaInfo[Cpuid].Location.SocketId;
	ClusterId = McaInfo[Cpuid].Location.ClusterId;	
    
	for(Index=0;Index<ZX_MAX_CPU_NUM;Index++){
		
		// skip non-exit core, and has anther to check ,if i has handler this bank error
		if(!McaInfo[Index].McaContext.Bits.IsEnterMceHandler)
			continue;
			
		if(SocketId!=McaInfo[Index].Location.SocketId)
			continue;

		if(BankId==BANK_17){
			if(ClusterId!=McaInfo[Index].Location.ClusterId)
				continue;
		}

		//for bank 0, core domain
		if(BankId==BANK_0){
			if(Cpuid!=Index)
				continue;
		}
		
		if(McaInfo[Index].BankHandleHint[BankId].Bits.IsMsmi&&IsMsmi)
			return TRUE;
		
		if(McaInfo[Index].BankHandleHint[BankId].Bits.IsCsmi&&IsCsmi){
			
			Val64 = ReadMsr(MSR_IA32_MCx_STATUS(BankId));			
			CurrentCeCounter = (UINT32)((Val64>>38)&0x7fff);
			
			if((CurrentCeCounter<=McaInfo[Index].PrevCmciCounter[BankId]))
				return TRUE;
		}
	}

	return FALSE;
}

VOID BankHandler(
	MCA_BANK_INFO   *ErrBuf,
	UINT32			Cpuid,
	UINT8 			BankId,
	UINT8 			IsMsmi,
	UINT8 			IsCsmi
 )
{		
		
	McaInfo[Cpuid].BankHandleHint[BankId].Bits.BankId 	= BankId;
	McaInfo[Cpuid].BankHandleHint[BankId].Bits.IsMsmi 	= IsMsmi;
	McaInfo[Cpuid].BankHandleHint[BankId].Bits.IsCsmi 	= IsCsmi;
	McaInfo[Cpuid].BankHandleHint[BankId].Bits.IsValid	= TRUE;	
	McaInfo[Cpuid].PrevCmciCounter[BankId]=(UINT16)((ReadMsr(MSR_IA32_MCx_STATUS(BankId))>>38)&0x7fff);
	
	ErrBuf->IsValid			=  TRUE;
	ErrBuf->IsMsmi			=  IsMsmi;
	ErrBuf->BankId			=  BankId;
	ErrBuf->MCxCtrl			=  ReadMsr(MSR_IA32_MCx_CTL(BankId));
	ErrBuf->MCxStatus		=  ReadMsr(MSR_IA32_MCx_STATUS(BankId));
	ErrBuf->MCxAddr	 		=  ReadMsr(MSR_IA32_MCx_ADDR(BankId));
	ErrBuf->MCxMisc   		=  ReadMsr(MSR_IA32_MCx_MISC(BankId));
	ErrBuf->MCxCtrl2  		=  ReadMsr(MSR_IA32_MCx_CTL2(BankId));

//	DEBUG(( EFI_D_ERROR, " ***** BankID %X ****************************\n", BankId));
//	DEBUG(( EFI_D_ERROR, " Status : %llX\n", ReadMsr(MSR_IA32_MCx_STATUS(BankId))  ));
//	DEBUG(( EFI_D_ERROR, " Addr   : %llX\n", ReadMsr(MSR_IA32_MCx_ADDR(BankId))  ));
//	DEBUG(( EFI_D_ERROR, " Misc   : %llX\n", ReadMsr(MSR_IA32_MCx_MISC(BankId))  ));
//	DEBUG(( EFI_D_ERROR, " CTL    : %llX\n", ReadMsr(MSR_IA32_MCx_CTL(BankId))  ));
//	DEBUG(( EFI_D_ERROR, " CTL2   : %llX\n", ReadMsr(MSR_IA32_MCx_CTL2(BankId))  ));

	if(!IsInjectMCE){
        WriteMsr(MSR_IA32_MCx_STATUS(BankId), 0);
        WriteMsr(MSR_IA32_MCx_ADDR(BankId), 0);
        WriteMsr(MSR_IA32_MCx_MISC(BankId), 0);
        //WriteMsr(MSR_IA32_MCx_CTL(BankId), 0);
	}
}

VOID
EFIAPI
CommonHandler (
  IN OUT VOID  *Buffer
  )
{
	UINT32			Eax, Ebx,i;
	UINT32			cpuid;
    UINT8  			Mcip = FALSE;
	UINT8 			McaSmiAssert = FALSE;
	UINT64 			Val64;
    UINT8  			BankId, Idx;
	UINT8			ErrorBankNum;
	MCA_BANK_INFO   *ErrorBankInfoBuf;
	MCA_BANK_INFO   *TempBankInfoBuf;
	
	// LAPIC ID
	AsmCpuid(1, &Eax, &Ebx, NULL, NULL);
	cpuid = (Ebx >> 24) & 0xFF;
	
	ErrorBankNum 		 = 0;
	ErrorBankInfoBuf = (MCA_BANK_INFO *)((EFI_PHYSICAL_ADDRESS)Buffer+sizeof(MCA_BANK_INFO)*(cpuid*ZX_MAX_MCA_BANK_NUM));
	
	McaInfo[cpuid].Location.ThreadId		= 0;
	McaInfo[cpuid].Location.ApicId 			= (UINT8)cpuid;
	McaInfo[cpuid].Location.ClusterId		= (ReadMsr(BJ_HDW_CONFIG_MSR)>>18)&0x03;
	McaInfo[cpuid].Location.SocketId		= (ReadMsr(BJ_GLOBAL_STATUS_MSR)>>3)&0x01;
	McaInfo[cpuid].McaContext.Bits.IsEnterMceHandler =  TRUE;
	McaInfo[cpuid].McaContext.Bits.IsEnCr4 =  (AsmReadCr4()>>6)&0x01;
	
	//Enable CR4.MCE
//	CR4_MCE(1); // Set CR4  has setted	

    InterlockedIncrement(&InProcessCPUNum);
	i = 50000;
	while(InProcessCPUNum != gSmst->NumberOfCpus)
	{
		//Waiting until all CPUs enter MCE handler
		i--;
		if(i == 0) break;
		CpuPause();
	}
	
	if((i == 0) && (cpuid == 0x00))
	{
		//Only BSP print message is enough
		DEBUG((EFI_D_ERROR," Timeout: Not all CPUs entered broadcast exception handler, InProcessCPUNum = %02X\n", InProcessCPUNum));
	}
	
	while (!AcquireSpinLockOrFail (&mMcaSmiSpinLock)) {
      CpuPause ();
    }
	
//	DEBUG(( EFI_D_ERROR, "\n CPU LAPIC: %2X enter MCE handler! >>>>\n\n\r",cpuid));


	// first,check mcip and clear 
	DEBUG(( EFI_D_ERROR, " MCG Status = %llX\n",ReadMsr(MSR_IA32_MCG_STATUS) ));
	Mcip = (ReadMsr(MSR_IA32_MCG_STATUS) & MCG_STATUS_MCIP_BIT) ? TRUE : FALSE;
	McaInfo[cpuid].McaContext.Bits.IsClearMcip = Mcip;
			
	if (Mcip == TRUE)
	{
		WriteMsr(MSR_IA32_MCG_STATUS,0);
	}
	
	do{
			McaSmiAssert = FALSE;
			
			//
			// Handle MSMI
			//

			for (Idx=0; Idx < sizeof(SupportMsmiBankIdList)/sizeof(UINT8); Idx++)
			{

				if (_gMca_Msmi_En == 0)
					break;
				
				BankId = SupportMsmiBankIdList[Idx];
				
				Val64 = ReadMsr(MSR_IA32_MCx_STATUS(BankId));
				
				if ( (Val64 & MCI_STS_VAL_BIT) != MCI_STS_VAL_BIT)
					continue; // Not valid error
				
				if ( (Val64 & MCI_STS_UC_BIT) != MCI_STS_UC_BIT)
					continue; // not MSMI (Uncorrected Error)
				
				// for MSMI,no override
				
				if(IsInjectMCE){
					if(IsBankHandle(cpuid,BankId,TRUE,FALSE))
						continue;
				}
				
				TempBankInfoBuf = (MCA_BANK_INFO *)((EFI_PHYSICAL_ADDRESS)ErrorBankInfoBuf+sizeof(MCA_BANK_INFO)*ErrorBankNum);
				
				BankHandler(TempBankInfoBuf,cpuid,BankId,TRUE,FALSE);	
				
				ErrorBankNum++;
								
				McaSmiAssert = TRUE;
			}

			//
			// Handle CSMI
			//

			for (Idx=0; Idx < sizeof(SupportCsmiBankIdList)/sizeof(UINT8); Idx++)
			{

				if (_gMca_Csmi_En == 0)
					break;

				BankId = SupportCsmiBankIdList[Idx];

				Val64 = ReadMsr(MSR_IA32_MCx_STATUS(BankId));

				if ( (Val64 & MCI_STS_VAL_BIT) != MCI_STS_VAL_BIT)
					continue; // Not valid error

				if ( (Val64 & MCI_STS_UC_BIT) != 0)
					continue; // not CSMI (Corrected Error)

				
				if(IsInjectMCE){
					if(IsBankHandle(cpuid,BankId,FALSE,TRUE))
						continue;
				}			
				
				TempBankInfoBuf = (MCA_BANK_INFO *)((EFI_PHYSICAL_ADDRESS)ErrorBankInfoBuf+sizeof(MCA_BANK_INFO)*ErrorBankNum);
				BankHandler(TempBankInfoBuf,cpuid,BankId,FALSE,TRUE);	
				
				ErrorBankNum++;
				McaSmiAssert = TRUE;
			}
	} while (McaSmiAssert == TRUE);
		
//	DEBUG(( EFI_D_ERROR, "\n CPU LAPIC: %2X exit MCE handler! <<<<\n\n\r",cpuid));
	
	ReleaseSpinLock (&mMcaSmiSpinLock);
		
	if(IsInjectMCE){
		if((ReadMsr(0x1217)&0x01)==0){
			ModifyMsr(0x1217,0x01,0x01); // enable Pending MCE in SMM Mode
		}else{
			McaInfo[cpuid].McaContext.Bits.IsNotEqZero = TRUE; //check uCode weather or not clear msr 0x1217[0] 
		}
	}
	
	McaInfo[cpuid].McaContext.Bits.IsInjectMCE= ReadMsr(0x1217)&0x01;	
	
	InterlockedDecrement(&InProcessCPUNum);
	
	while(InProcessCPUNum != 0)
	{
		//Waitting all CPU handle done
		CpuPause();
	}
	
	return;
}


EFI_STATUS
EFIAPI
McaHandler(
  IN EFI_HANDLE             SmmImageHandle,
  IN     CONST VOID         *ContextData,            OPTIONAL
  IN OUT VOID               *CommunicationBuffer,    OPTIONAL
  IN OUT UINTN              *SourceSize              OPTIONAL
  )
{
	EFI_STATUS 					Status = EFI_SUCCESS;
	UINT8		 				Index,Index2;
	UINT8						Cpuid;
	UINTN 						Length,Length2;
	EFI_PHYSICAL_ADDRESS		ErrorBankInfoBuffer;
	MCA_BANK_INFO				*TmpErrorInfo;
	//
	//  Enable bit & Status bit for MCA Smi should be 1
	//

	if (
	     (IoRead8( PM_BASE_ADDRESS+ PMIO_GENERAL_PURPOSE_STA_Z1 ) & PMIO_CPUMCA_STS ) == 0 ||
	     (IoRead8( PM_BASE_ADDRESS+ PMIO_GENERAL_PURPOSE_SMI_ENABLE) & PMIO_CPUMCA_SM ) == 0
	    )  {//0419
		return EFI_SUCCESS;
	}
	
	#if ERSMI_COMPORT_DEBUG_MESSAGES
    InitUart();
	#endif
	
	//
    // Allocate SMRAM buffer
    //
    
    Length2= sizeof(MCA_BANK_INFO)*ZX_MAX_MCA_BANK_NUM*ZX_MAX_CPU_NUM;
    Length = Length2+sizeof(CPU_MCA_INFO)*ZX_MAX_CPU_NUM;
	
	Status = gSmst->SmmAllocatePages(
					AllocateAnyPages,
					EfiRuntimeServicesData,
					EFI_SIZE_TO_PAGES (Length),
					&ErrorBankInfoBuffer
					);
	
	ASSERT_EFI_ERROR (Status);
	
	ZeroMem((VOID *)ErrorBankInfoBuffer,Length);

	McaInfo = (CPU_MCA_INFO*)(ErrorBankInfoBuffer+Length2);
	
//	DEBUG((EFI_D_ERROR,"Data Info buffer Base:%x, Size:%x\n",ErrorBankInfoBuffer,Length2));
//	DEBUG((EFI_D_ERROR,"Mca  Info buffer Base:%x, Size:%x\n",McaInfo,Length-Length2));
	
	InitializeSpinLock (&mMcaSmiSpinLock);
	
	for(Index=1;Index<gSmst->NumberOfCpus;Index++){
		
		Status = gSmst->SmmStartupThisAp (
						  CommonHandler,
						  Index,
						  (VOID*)(MCA_BANK_INFO*)ErrorBankInfoBuffer
						  );
		ASSERT_EFI_ERROR (Status);
	}
	
	CommonHandler((VOID*)(MCA_BANK_INFO*)ErrorBankInfoBuffer);
	
	for(Index=0;Index<16;Index++){
		
			if(!McaInfo[Index].McaContext.Bits.IsEnterMceHandler)
				continue;
			
			Cpuid = McaInfo[Index].Location.ApicId;
			if(McaInfo[Index].McaContext.Bits.IsNotEqZero){
				DEBUG((EFI_D_ERROR,"core %d has not clear MSR 0x1217[0]\n",Cpuid));
				continue;
			}
			
			DEBUG((EFI_D_ERROR,"Socket %d, Cluster %d, core %d,CR4:%x,MSR 0x1217:%llx,Mcip:%d\n",
											McaInfo[Index].Location.SocketId,
											McaInfo[Index].Location.ClusterId,
											Cpuid,
											McaInfo[Index].McaContext.Bits.IsEnCr4,
											McaInfo[Index].McaContext.Bits.IsInjectMCE,
											McaInfo[Index].McaContext.Bits.IsClearMcip
										));
			
			TmpErrorInfo=(MCA_BANK_INFO*)(ErrorBankInfoBuffer+sizeof(MCA_BANK_INFO)*(Cpuid*ZX_MAX_MCA_BANK_NUM));
			for(Index2=0;Index2<ZX_MAX_MCA_BANK_NUM;Index2++){
				 if(TmpErrorInfo[Index2].IsValid){
					 DEBUG(( EFI_D_ERROR, "  == Core %d, Bank %d, ", Cpuid,TmpErrorInfo[Index2].BankId));
					 
					 if(TmpErrorInfo[Index2].IsMsmi){					 	
						DEBUG(( EFI_D_ERROR, "Msmi==\n\n"));
					 }else{
						DEBUG(( EFI_D_ERROR, "Csmi==\n\n"));
					 }
					 
	        		 DEBUG(( EFI_D_ERROR, " STATUS : %llX\n", TmpErrorInfo[Index2].MCxStatus));
	       			 DEBUG(( EFI_D_ERROR, " CTL    : %llX\n", TmpErrorInfo[Index2].MCxCtrl));
	        		 DEBUG(( EFI_D_ERROR, " ADDR   : %llX\n", TmpErrorInfo[Index2].MCxAddr));
	        		 DEBUG(( EFI_D_ERROR, " MISC   : %llX\n", TmpErrorInfo[Index2].MCxMisc));
	        		 DEBUG(( EFI_D_ERROR, " CTL2   : %llX\n", TmpErrorInfo[Index2].MCxCtrl2));
				 }
			}
	}
		
	gSmst->SmmFreePages (ErrorBankInfoBuffer, EFI_SIZE_TO_PAGES (Length));
	
    DEBUG(( EFI_D_ERROR, " Clear PMIO_GENERAL_PURPOSE_STA_Z1 \n" ));
    // Clear Mca Smi status
    IoWrite8( PM_BASE_ADDRESS+PMIO_GENERAL_PURPOSE_STA_Z1, IoRead8( PM_BASE_ADDRESS+PMIO_GENERAL_PURPOSE_STA_Z1) | (UINT8)PMIO_CPUMCA_STS );

    return EFI_SUCCESS;
}


EFI_STATUS
EFIAPI
McaSmiInit (
  IN EFI_HANDLE        ImageHandle,
  IN EFI_SYSTEM_TABLE  *SystemTable
  )
{
    EFI_STATUS         Status;
    EFI_HANDLE         Handle = NULL;
    SETUP_DATA         SetupData;
    UINTN              SetupDataSize;

    DEBUG((EFI_D_ERROR,"McaSmiInit()\n"));
    
    //// 2016041301-TGR patched for EMU Variable.
    if(PcdGetBool(PcdVarServiceUseEmu)){
       DEBUG((EFI_D_INFO, "(Smm)UseEmuVarService, Not do McaSmiInit()\n"));    
       return EFI_SUCCESS;
    }
	
    //
    // Enable MCE and Inject Thermal error if Thermal status in PMIO is High
    //
    if (IoRead16( PM_BASE_ADDRESS + PMIO_GENERAL_PURPOSE_STA) & PMIO_THRM_STS )  { //Clear Thermal status in PMIO if Thermal status High
        
        IoWrite16( PM_BASE_ADDRESS + PMIO_GENERAL_PURPOSE_STA, PMIO_THRM_STS );

        //EnableMachineCheck();  // Enable Cr4.Mce
        
        ModifyMsr(BJ_MCA_ZX_CTRL2_MSR, 1, 1);

        ModifyMsr(MSR_IA32_MCx_STATUS(0), 0xF0000000FFFFFFFF, 0xB000000041000001); //Set Thermal Type error source
        ModifyMsr(MSR_IA32_MCx_STATUS(0), 0x8000000000000000, 0x8000000000000000); //Inject Thermal error

        ModifyMsr(BJ_MCA_ZX_CTRL2_MSR, 1, 0);
        //DisableMachineCheck(); // Disable Cr4.Mce

    } 
    
    Status = gSmst->SmmLocateProtocol (
                    &gEfiSmmVariableProtocolGuid,
                    NULL,
                    (VOID**)&mSmmVariable
                    );
    ASSERT_EFI_ERROR (Status);


    SetupDataSize = sizeof(SETUP_DATA); 
    Status = mSmmVariable->SmmGetVariable (
                           PLATFORM_SETUP_VARIABLE_NAME,
                           &gPlatformSetupVariableGuid,
                           NULL,
                           &SetupDataSize,
                           &SetupData
                           );    
    ASSERT_EFI_ERROR (Status);
    
    _gMca_Msmi_En = SetupData.Mca_Msmi_En;
    _gMca_Csmi_En = SetupData.Mca_Csmi_En;


    if ( (_gMca_Msmi_En || _gMca_Csmi_En) == 0) // No need to install MCA SMI Handler
        return EFI_SUCCESS;
        
    //
    // Enable Smi On Cpu/Mca Smi Assertion
    //
    IoWrite8( PM_BASE_ADDRESS+PMIO_GENERAL_PURPOSE_SMI_ENABLE,  IoRead8( PM_BASE_ADDRESS+PMIO_GENERAL_PURPOSE_SMI_ENABLE) | PMIO_CPUMCA_SM  ); //0419

    //
    // Enable MSMI
    //
    if (_gMca_Msmi_En)
    {
        WriteMsr ( MSR_IA32_MCx_CTL2(0),    ReadMsr(MSR_IA32_MCx_CTL2(0)) | MCI_CTL2_MSMI_EN_BIT  );
        WriteMsr ( MSR_IA32_MCx_CTL2(5),    ReadMsr(MSR_IA32_MCx_CTL2(5)) | MCI_CTL2_MSMI_EN_BIT  );
        WriteMsr ( MSR_IA32_MCx_CTL2(6),    ReadMsr(MSR_IA32_MCx_CTL2(6)) | MCI_CTL2_MSMI_EN_BIT  );
        WriteMsr ( MSR_IA32_MCx_CTL2(8),    ReadMsr(MSR_IA32_MCx_CTL2(8)) | MCI_CTL2_MSMI_EN_BIT  );
        WriteMsr ( MSR_IA32_MCx_CTL2(9),    ReadMsr(MSR_IA32_MCx_CTL2(9)) | MCI_CTL2_MSMI_EN_BIT   );
        WriteMsr ( MSR_IA32_MCx_CTL2(10),   ReadMsr(MSR_IA32_MCx_CTL2(10)) | MCI_CTL2_MSMI_EN_BIT   );
        WriteMsr ( MSR_IA32_MCx_CTL2(17),   ReadMsr(MSR_IA32_MCx_CTL2(17)) | MCI_CTL2_MSMI_EN_BIT   );
    }

    //
    //  Enable CSMI
    //
    if (_gMca_Csmi_En)
    {
        WriteMsr ( MSR_IA32_MCx_CTL2(5),    ReadMsr(MSR_IA32_MCx_CTL2(5)) | MCI_CTL2_CSMI_EN_BIT   );
        WriteMsr ( MSR_IA32_MCx_CTL2(9),    ReadMsr(MSR_IA32_MCx_CTL2(9)) | MCI_CTL2_CSMI_EN_BIT   );
        WriteMsr ( MSR_IA32_MCx_CTL2(10),   ReadMsr(MSR_IA32_MCx_CTL2(10)) | MCI_CTL2_CSMI_EN_BIT  );
        WriteMsr ( MSR_IA32_MCx_CTL2(17),   ReadMsr(MSR_IA32_MCx_CTL2(17)) | MCI_CTL2_CSMI_EN_BIT  );
    }

    Status = gSmst->SmiHandlerRegister (McaHandler, NULL,  &Handle);    
    ASSERT_EFI_ERROR (Status);

    return EFI_SUCCESS;
}
#endif