Fitter report for spw_babasu
Sat Feb 17 18:56:36 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. I/O Assignment Warnings
 17. PLL Usage Summary
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Fitter Summary                                                                         ;
+---------------------------------+------------------------------------------------------+
; Fitter Status                   ; Successful - Sat Feb 17 18:56:36 2018                ;
; Quartus Prime Version           ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                   ; spw_babasu                                           ;
; Top-level Entity Name           ; SPW_BABASU_TOP                                       ;
; Family                          ; Cyclone V                                            ;
; Device                          ; 5CSEMA4U23C6                                         ;
; Timing Models                   ; Final                                                ;
; Logic utilization (in ALMs)     ; 2,243 / 15,880 ( 14 % )                              ;
; Total registers                 ; 2960                                                 ;
; Total pins                      ; 19 / 314 ( 6 % )                                     ;
; Total virtual pins              ; 0                                                    ;
; Total block memory bits         ; 4,608 / 2,764,800 ( < 1 % )                          ;
; Total RAM Blocks                ; 4 / 270 ( 1 % )                                      ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                                       ;
; Total HSSI RX PCSs              ; 0                                                    ;
; Total HSSI PMA RX Deserializers ; 0                                                    ;
; Total HSSI TX PCSs              ; 0                                                    ;
; Total HSSI PMA TX Serializers   ; 0                                                    ;
; Total PLLs                      ; 1 / 5 ( 20 % )                                       ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                        ;
+---------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                          ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                               ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                             ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx~CLKENA0                                                                                                                                                     ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                         ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                              ;                  ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                          ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                              ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.CONNECTING                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.CONNECTING~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.ERROR_WAIT                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.ERROR_WAIT~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.READY                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.READY~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.RUN                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.RUN~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|StateFirstClk                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|StateFirstClk~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|after128                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|after128~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[1]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[1]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[2]                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[2]~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RXTX_credit:RX_credit|FctSt.FCT_ACK                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RXTX_credit:RX_credit|FctSt.FCT_ACK~DUPLICATE                                                                                                                                                     ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RXTX_credit:RX_credit|credit_rx[2]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RXTX_credit:RX_credit|credit_rx[2]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RXTX_credit:RX_credit|credit_rx[3]                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RXTX_credit:RX_credit|credit_rx[3]~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|creditErr_sys                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|creditErr_sys~DUPLICATE                                                                                                                                                           ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotFCT_sys                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotFCT_sys~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotNChar_sys                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotNChar_sys~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotTimeCode_sys                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotTimeCode_sys~DUPLICATE                                                                                                                                                         ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|re_ff1                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|re_ff1~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|DataSt.DATA_WAIT                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|DataSt.DATA_WAIT~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|Dout                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|Dout~DUPLICATE                                                                                                                                                                                           ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|State.CHAR_EOP                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|State.CHAR_EOP~DUPLICATE                                                                                                                                                                                 ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|State.CHAR_START                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|State.CHAR_START~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_data[1]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_data[1]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_data[2]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_data[2]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_data[3]                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_data[3]~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_s[0]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|counter_s[0]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[0]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[0]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[2]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[2]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[3]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[3]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[6]                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[6]~DUPLICATE                                                                                                                                                                                   ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|tick_in_ff1                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|tick_in_ff1~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|DataSt.READ_DATA                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|DataSt.READ_DATA~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|we_ff1                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|we_ff1~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_AUTOSTART:rd_data|data_out                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_AUTOSTART:rd_data|data_out~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; spw_babasu:u0|spw_babasu_AUTOSTART:tick_in|data_out                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_AUTOSTART:tick_in|data_out~DUPLICATE                                                                                                                                                                                ;                  ;                       ;
; spw_babasu:u0|spw_babasu_SPILL_ENABLE:spill_enable|data_out                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_SPILL_ENABLE:spill_enable|data_out~DUPLICATE                                                                                                                                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_TIME_IN:time_in|data_out[2]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_TIME_IN:time_in|data_out[2]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_TIME_IN:time_in|data_out[7]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_TIME_IN:time_in|data_out[7]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_TX_CLK_DIV:tx_clk_div|data_out[2]                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_TX_CLK_DIV:tx_clk_div|data_out[2]~DUPLICATE                                                                                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo|mem_used[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo|mem_used[1]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][66]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rdata_fifo|mem_used[1]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo|mem_used[0]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rdata_fifo|mem_used[1]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rsp_fifo|mem[0][78]                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rsp_fifo|mem_used[1]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo|mem_used[0]                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                    ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][74]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][76]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|mem_used[0]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|mem_used[1]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|mem[0][74]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rdata_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem[0][75]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem[0][76]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_empty_s1_agent_rdata_fifo|mem_used[0]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_empty_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_empty_s1_agent_rsp_fifo|mem_used[0]                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_empty_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|mem[0][78]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|mem[0][129]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|mem_used[1]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo|mem[0][75]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo|mem[0][75]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|mem[0][74]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|mem[0][76]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|mem[0][78]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|mem[0][78]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rdata_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|mem[0][66]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|mem[0][77]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|mem[0][77]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rsp_fifo|mem[0][74]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rsp_fifo|mem[0][76]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rsp_fifo|mem[0][76]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rdata_fifo|mem_used[0]                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo|mem[0][129]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo|mem[0][129]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo|mem_used[1]                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rdata_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rsp_fifo|mem[0][74]                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rsp_fifo|mem[0][74]~DUPLICATE                                                                                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rdata_fifo|mem_used[0]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rdata_fifo|mem_used[1]                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9]~DUPLICATE                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]~DUPLICATE                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]~DUPLICATE                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[4]~DUPLICATE                                                                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                  ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                  ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE    ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                  ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]~DUPLICATE                  ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]~DUPLICATE                   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE  ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                 ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                 ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                 ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE               ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]~DUPLICATE                 ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                 ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]~DUPLICATE                   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                    ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                 ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                    ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]~DUPLICATE                  ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE      ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                           ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:currentstate_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:currentstate_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                              ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rd_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rd_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rd_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rd_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spill_enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spill_enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                            ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_clk_div_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_clk_div_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_full_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_full_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_full_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_full_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|av_readdata_pre[0]                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                             ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|wait_latency_counter[0]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|waitrequest_reset_override                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator|waitrequest_reset_override~DUPLICATE                                                                                     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flags_s1_translator|av_readdata_pre[10]                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flags_s1_translator|av_readdata_pre[10]~DUPLICATE                                                                                                ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|av_readdata_pre[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|av_readdata_pre[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|read_latency_shift_reg[0]                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                   ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_s1_translator|wait_latency_counter[0]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tick_in_s1_translator|wait_latency_counter[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tick_in_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tick_out_s1_translator|wait_latency_counter[0]                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tick_out_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:time_out_s1_translator|wait_latency_counter[0]                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:time_out_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                         ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_clk_div_s1_translator|wait_latency_counter[0]                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_clk_div_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_data_s1_translator|wait_latency_counter[0]                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_data_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                          ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[14]                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|last_channel[14]~DUPLICATE                                                                                        ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_008|saved_grant[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_011|saved_grant[1]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                     ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|saved_grant[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|saved_grant[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0]                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_016|saved_grant[0]~DUPLICATE                                                                                                       ;                  ;                       ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                         ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6610 ) ; 0.00 % ( 0 / 6610 )        ; 0.00 % ( 0 / 6610 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6610 ) ; 0.00 % ( 0 / 6610 )        ; 0.00 % ( 0 / 6610 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6592 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/output_files/spw_babasu.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,243 / 15,880        ; 14 %  ;
; ALMs needed [=A-B+C]                                        ; 2,243                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,385 / 15,880        ; 15 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,134                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,030                 ;       ;
;         [c] ALMs used for registers                         ; 221                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 151 / 15,880          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 9 / 15,880            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 8                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 310 / 1,588           ; 20 %  ;
;     -- Logic LABs                                           ; 310                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 3,821                 ;       ;
;     -- 7 input functions                                    ; 48                    ;       ;
;     -- 6 input functions                                    ; 605                   ;       ;
;     -- 5 input functions                                    ; 600                   ;       ;
;     -- 4 input functions                                    ; 1,232                 ;       ;
;     -- <=3 input functions                                  ; 1,336                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 134                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 2,960                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,708 / 31,760        ; 9 %   ;
;         -- Secondary logic registers                        ; 252 / 31,760          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,731                 ;       ;
;         -- Routing optimization registers                   ; 229                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 19 / 314              ; 6 %   ;
;     -- Clock pins                                           ; 2 / 6                 ; 33 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 4 / 270               ; 1 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 4,608 / 2,764,800     ; < 1 % ;
; Total block memory implementation bits                      ; 40,960 / 2,764,800    ; 1 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 84                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 5                 ; 20 %  ;
; Global signals                                              ; 5                     ;       ;
;     -- Global clocks                                        ; 4 / 16                ; 25 %  ;
;     -- Quadrant clocks                                      ; 0 / 72                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 4.7% / 4.7% / 4.7%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 19.8% / 20.2% / 22.3% ;       ;
; Maximum fan-out                                             ; 2495                  ;       ;
; Highest non-global fan-out                                  ; 2413                  ;       ;
; Total fan-out                                               ; 26098                 ;       ;
; Average fan-out                                             ; 3.75                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; spw_babasu_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2243 / 15880 ( 14 % ) ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2243                  ; 0                                     ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2385 / 15880 ( 15 % ) ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1134                  ; 0                                     ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1030                  ; 0                                     ; 0                              ;
;         [c] ALMs used for registers                         ; 221                   ; 0                                     ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 151 / 15880 ( < 1 % ) ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 9 / 15880 ( < 1 % )   ; 0 / 15880 ( 0 % )                     ; 0 / 15880 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ; 0                                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 8                     ; 0                                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                   ; Low                            ;
;                                                             ;                       ;                                       ;                                ;
; Total LABs:  partially or completely used                   ; 310 / 1588 ( 20 % )   ; 0 / 1588 ( 0 % )                      ; 0 / 1588 ( 0 % )               ;
;     -- Logic LABs                                           ; 310                   ; 0                                     ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Combinational ALUT usage for logic                          ; 3821                  ; 0                                     ; 0                              ;
;     -- 7 input functions                                    ; 48                    ; 0                                     ; 0                              ;
;     -- 6 input functions                                    ; 605                   ; 0                                     ; 0                              ;
;     -- 5 input functions                                    ; 600                   ; 0                                     ; 0                              ;
;     -- 4 input functions                                    ; 1232                  ; 0                                     ; 0                              ;
;     -- <=3 input functions                                  ; 1336                  ; 0                                     ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 134                   ; 0                                     ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                     ; 0                              ;
;     -- By type:                                             ;                       ;                                       ;                                ;
;         -- Primary logic registers                          ; 2708 / 31760 ( 9 % )  ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;         -- Secondary logic registers                        ; 252 / 31760 ( < 1 % ) ; 0 / 31760 ( 0 % )                     ; 0 / 31760 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                       ;                                ;
;         -- Design implementation registers                  ; 2731                  ; 0                                     ; 0                              ;
;         -- Routing optimization registers                   ; 229                   ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
;                                                             ;                       ;                                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                                     ; 0                              ;
; I/O pins                                                    ; 17                    ; 0                                     ; 2                              ;
; I/O registers                                               ; 0                     ; 0                                     ; 0                              ;
; Total block memory bits                                     ; 4608                  ; 0                                     ; 0                              ;
; Total block memory implementation bits                      ; 40960                 ; 0                                     ; 0                              ;
; M10K block                                                  ; 4 / 270 ( 1 % )       ; 0 / 270 ( 0 % )                       ; 0 / 270 ( 0 % )                ;
; Clock enable block                                          ; 1 / 110 ( < 1 % )     ; 0 / 110 ( 0 % )                       ; 3 / 110 ( 2 % )                ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                         ; 1 / 1 ( 100 % )                ;
; PLL Output Counter                                          ; 0 / 45 ( 0 % )        ; 0 / 45 ( 0 % )                        ; 1 / 45 ( 2 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 5 ( 0 % )         ; 0 / 5 ( 0 % )                         ; 1 / 5 ( 20 % )                 ;
;                                                             ;                       ;                                       ;                                ;
; Connections                                                 ;                       ;                                       ;                                ;
;     -- Input Connections                                    ; 4078                  ; 0                                     ; 41                             ;
;     -- Registered Input Connections                         ; 3042                  ; 0                                     ; 0                              ;
;     -- Output Connections                                   ; 41                    ; 0                                     ; 4078                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Internal Connections                                        ;                       ;                                       ;                                ;
;     -- Total Connections                                    ; 26436                 ; 0                                     ; 4156                           ;
;     -- Registered Connections                               ; 14750                 ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; External Connections                                        ;                       ;                                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                                     ; 4119                           ;
;     -- spw_babasu_hps_0_hps_io_border:border                ; 0                     ; 0                                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 4119                  ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Partition Interface                                         ;                       ;                                       ;                                ;
;     -- Input Ports                                          ; 5                     ; 0                                     ; 43                             ;
;     -- Output Ports                                         ; 10                    ; 0                                     ; 105                            ;
;     -- Bidir Ports                                          ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Registered Ports                                            ;                       ;                                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                     ; 0                              ;
;                                                             ;                       ;                                       ;                                ;
; Port Connectivity                                           ;                       ;                                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+---------------------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; FPGA_CLK1_50 ; Y13   ; 4A       ; 38           ; 0            ; 0            ; 2496                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[0]       ; AH17  ; 4A       ; 46           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; KEY[1]       ; AH16  ; 4A       ; 46           ; 0            ; 51           ; 172                   ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ; no        ;
; din_a        ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; din_a(n)     ; AA15  ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sin_a        ; AE20  ; 4A       ; 51           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
; sin_a(n)     ; AD20  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ; no        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; LED[0]    ; W15   ; 5A       ; 68           ; 12           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]    ; AA24  ; 5A       ; 68           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]    ; V16   ; 5A       ; 68           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]    ; V15   ; 5A       ; 68           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]    ; AF26  ; 5A       ; 68           ; 10           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]    ; AE26  ; 5A       ; 68           ; 10           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]    ; Y16   ; 5A       ; 68           ; 12           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]    ; AA23  ; 5A       ; 68           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dout_a    ; AG28  ; 4A       ; 65           ; 0            ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dout_a(n) ; AH27  ; 4A       ; 65           ; 0            ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sout_a    ; AF20  ; 4A       ; 53           ; 0            ; 34           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sout_a(n) ; AG20  ; 4A       ; 53           ; 0            ; 51           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Default          ; Off                               ; --                        ; 1                          ; 1                           ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 11 / 68 ( 16 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 0 / 44 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 13 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                  ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; din_a(n)                        ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; LED[7]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 178        ; 5A             ; LED[1]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; sin_a(n)                        ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; sin_a                           ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; LED[5]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; sout_a                          ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; LED[4]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; sout_a(n)                       ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; dout_a                          ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; KEY[1]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 117        ; 4A             ; KEY[0]                          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; dout_a(n)                       ; output ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;                     ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; LED[3]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 179        ; 5A             ; LED[2]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; LED[0]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; FPGA_CLK1_50                    ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; din_a                           ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 175        ; 5A             ; LED[6]                          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------+
; I/O Assignment Warnings                      ;
+--------------+-------------------------------+
; Pin Name     ; Reason                        ;
+--------------+-------------------------------+
; KEY[0]       ; Incomplete set of assignments ;
; LED[0]       ; Incomplete set of assignments ;
; LED[1]       ; Incomplete set of assignments ;
; LED[2]       ; Incomplete set of assignments ;
; LED[3]       ; Incomplete set of assignments ;
; LED[4]       ; Incomplete set of assignments ;
; LED[5]       ; Incomplete set of assignments ;
; LED[6]       ; Incomplete set of assignments ;
; LED[7]       ; Incomplete set of assignments ;
; FPGA_CLK1_50 ; Incomplete set of assignments ;
; KEY[1]       ; Incomplete set of assignments ;
+--------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                            ;                            ;
+------------------------------------------------------------------------------------------------------------+----------------------------+
; spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                            ; Integer PLL                ;
;     -- PLL Location                                                                                        ; FRACTIONALPLL_X68_Y1_N0    ;
;     -- PLL Feedback clock type                                                                             ; Global Clock               ;
;     -- PLL Bandwidth                                                                                       ; Auto                       ;
;         -- PLL Bandwidth Range                                                                             ; 1200000 to 600000 Hz       ;
;     -- Reference Clock Frequency                                                                           ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                          ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                   ; 400.0 MHz                  ;
;     -- PLL Operation Mode                                                                                  ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                   ; 37.500000 MHz              ;
;     -- PLL Freq Max Lock                                                                                   ; 100.000000 MHz             ;
;     -- PLL Enable                                                                                          ; On                         ;
;     -- PLL Fractional Division                                                                             ; N/A                        ;
;     -- M Counter                                                                                           ; 16                         ;
;     -- N Counter                                                                                           ; 2                          ;
;     -- PLL Refclk Select                                                                                   ;                            ;
;             -- PLL Refclk Select Location                                                                  ; PLLREFCLKSELECT_X68_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                          ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                          ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                             ; N/A                        ;
;             -- CORECLKIN source                                                                            ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                          ; N/A                        ;
;             -- PLLIQCLKIN source                                                                           ; N/A                        ;
;             -- RXIQCLKIN source                                                                            ; N/A                        ;
;             -- CLKIN(0) source                                                                             ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                             ; N/A                        ;
;             -- CLKIN(2) source                                                                             ; N/A                        ;
;             -- CLKIN(3) source                                                                             ; N/A                        ;
;     -- PLL Output Counter                                                                                  ;                            ;
;         -- spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                      ; 200.0 MHz                  ;
;             -- Output Clock Location                                                                       ; PLLOUTPUTCOUNTER_X68_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                      ; Off                        ;
;             -- Duty Cycle                                                                                  ; 50.0000                    ;
;             -- Phase Shift                                                                                 ; 0.000000 degrees           ;
;             -- C Counter                                                                                   ; 2                          ;
;             -- C Counter PH Mux PRST                                                                       ; 0                          ;
;             -- C Counter PRST                                                                              ; 1                          ;
;                                                                                                            ;                            ;
+------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                          ; Entity Name                            ; Library Name ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |SPW_BABASU_TOP                                                                               ; 2243.0 (0.5)         ; 2384.0 (0.5)                     ; 149.5 (0.0)                                       ; 8.5 (0.0)                        ; 0.0 (0.0)            ; 3821 (1)            ; 2960 (0)                  ; 0 (0)         ; 4608              ; 4     ; 0          ; 19   ; 0            ; |SPW_BABASU_TOP                                                                                                                                                                                                                                                              ; SPW_BABASU_TOP                         ; work         ;
;    |SPW_TOP:spw_babasu_TRC|                                                                   ; 308.8 (0.8)          ; 359.6 (1.3)                      ; 52.3 (0.5)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 506 (2)             ; 466 (0)                   ; 0 (0)         ; 4608              ; 4     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC                                                                                                                                                                                                                                       ; SPW_TOP                                ; work         ;
;       |SpwTCR_FSM:FSM|                                                                        ; 19.2 (19.2)          ; 19.2 (19.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM                                                                                                                                                                                                                        ; SpwTCR_FSM                             ; work         ;
;       |SpwTCR_FSM_TIMER:FSM_TIMER|                                                            ; 9.3 (9.3)            ; 10.0 (10.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER                                                                                                                                                                                                            ; SpwTCR_FSM_TIMER                       ; work         ;
;       |SpwTCR_RX:RX|                                                                          ; 112.1 (0.3)          ; 138.5 (0.2)                      ; 27.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 170 (1)             ; 179 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX                                                                                                                                                                                                                          ; SpwTCR_RX                              ; work         ;
;          |SpwTCR_RXTX_credit:RX_credit|                                                       ; 27.9 (27.9)          ; 29.1 (29.1)                      ; 1.7 (1.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 47 (47)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RXTX_credit:RX_credit                                                                                                                                                                                             ; SpwTCR_RXTX_credit                     ; work         ;
;          |SpwTCR_RX_TIMEOUT:RX_TIMEOUT|                                                       ; 11.5 (11.5)          ; 11.7 (11.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT                                                                                                                                                                                             ; SpwTCR_RX_TIMEOUT                      ; work         ;
;          |SpwTCR_RX_receiver:RX_receiver|                                                     ; 61.5 (61.5)          ; 70.7 (70.7)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 95 (95)             ; 78 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver                                                                                                                                                                                           ; SpwTCR_RX_receiver                     ; work         ;
;          |SpwTCR_RX_sync:RX_sync|                                                             ; 11.0 (11.0)          ; 26.8 (26.8)                      ; 16.2 (16.2)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 7 (7)               ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync                                                                                                                                                                                                   ; SpwTCR_RX_sync                         ; work         ;
;       |SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER                                                                                                                                                                                              ; SpwTCR_RX_CLOCK_RECOVER                ; work         ;
;       |SpwTCR_RX_FIFO:RX_FIFO|                                                                ; 48.4 (0.7)           ; 60.8 (0.8)                       ; 12.5 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 76 (3)                    ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO                                                                                                                                                                                                                ; SpwTCR_RX_FIFO                         ; work         ;
;          |FIFO:FIFO_inst|                                                                     ; 47.7 (47.7)          ; 60.0 (60.0)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 73 (73)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst                                                                                                                                                                                                 ; FIFO                                   ; work         ;
;             |altsyncram:MEM_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_0                                                                                                                                                                            ; altsyncram                             ; work         ;
;                |altsyncram_m3n1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_0|altsyncram_m3n1:auto_generated                                                                                                                                             ; altsyncram_m3n1                        ; work         ;
;             |altsyncram:MEM_rtl_1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_1                                                                                                                                                                            ; altsyncram                             ; work         ;
;                |altsyncram_m3n1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_1|altsyncram_m3n1:auto_generated                                                                                                                                             ; altsyncram_m3n1                        ; work         ;
;       |SpwTCR_TX:TX|                                                                          ; 62.7 (62.7)          ; 66.8 (66.8)                      ; 4.6 (4.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 110 (110)           ; 85 (85)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX                                                                                                                                                                                                                          ; SpwTCR_TX                              ; work         ;
;       |SpwTCR_TX_CLOCK:TX_CLOCK|                                                              ; 8.2 (8.2)            ; 8.7 (8.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK                                                                                                                                                                                                              ; SpwTCR_TX_CLOCK                        ; work         ;
;       |SpwTCR_TX_FIFO:TX_FIFO|                                                                ; 47.6 (4.7)           ; 53.7 (6.7)                       ; 6.1 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (4)              ; 89 (16)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO                                                                                                                                                                                                                ; SpwTCR_TX_FIFO                         ; work         ;
;          |FIFO:FIFO_inst|                                                                     ; 42.9 (42.9)          ; 47.0 (47.0)                      ; 4.1 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 73 (73)                   ; 0 (0)         ; 2304              ; 2     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst                                                                                                                                                                                                 ; FIFO                                   ; work         ;
;             |altsyncram:MEM_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_0                                                                                                                                                                            ; altsyncram                             ; work         ;
;                |altsyncram_m3n1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_0|altsyncram_m3n1:auto_generated                                                                                                                                             ; altsyncram_m3n1                        ; work         ;
;             |altsyncram:MEM_rtl_1|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_1                                                                                                                                                                            ; altsyncram                             ; work         ;
;                |altsyncram_m3n1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1152              ; 1     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_1|altsyncram_m3n1:auto_generated                                                                                                                                             ; altsyncram_m3n1                        ; work         ;
;    |spw_babasu:u0|                                                                            ; 1933.7 (0.0)         ; 2023.9 (0.0)                     ; 97.3 (0.0)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 3314 (0)            ; 2494 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0                                                                                                                                                                                                                                                ; spw_babasu                             ; spw_babasu   ;
;       |altera_reset_controller:rst_controller|                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                         ; altera_reset_controller                ; spw_babasu   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                              ; altera_reset_synchronizer              ; spw_babasu   ;
;       |altera_reset_controller:rst_controller_001|                                            ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                     ; altera_reset_controller                ; spw_babasu   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                          ; altera_reset_synchronizer              ; spw_babasu   ;
;       |spw_babasu_AUTOSTART:autostart|                                                        ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_AUTOSTART:autostart                                                                                                                                                                                                                 ; spw_babasu_AUTOSTART                   ; spw_babasu   ;
;       |spw_babasu_AUTOSTART:link_disable|                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_AUTOSTART:link_disable                                                                                                                                                                                                              ; spw_babasu_AUTOSTART                   ; spw_babasu   ;
;       |spw_babasu_AUTOSTART:link_start|                                                       ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_AUTOSTART:link_start                                                                                                                                                                                                                ; spw_babasu_AUTOSTART                   ; spw_babasu   ;
;       |spw_babasu_AUTOSTART:rd_data|                                                          ; 1.4 (1.4)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_AUTOSTART:rd_data                                                                                                                                                                                                                   ; spw_babasu_AUTOSTART                   ; spw_babasu   ;
;       |spw_babasu_AUTOSTART:tick_in|                                                          ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_AUTOSTART:tick_in                                                                                                                                                                                                                   ; spw_babasu_AUTOSTART                   ; spw_babasu   ;
;       |spw_babasu_AUTOSTART:wr_data|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_AUTOSTART:wr_data                                                                                                                                                                                                                   ; spw_babasu_AUTOSTART                   ; spw_babasu   ;
;       |spw_babasu_CURRENTSTATE:currentstate|                                                  ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_CURRENTSTATE:currentstate                                                                                                                                                                                                           ; spw_babasu_CURRENTSTATE                ; spw_babasu   ;
;       |spw_babasu_DATA_I:data_i|                                                              ; 2.9 (2.9)            ; 5.2 (5.2)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_DATA_I:data_i                                                                                                                                                                                                                       ; spw_babasu_DATA_I                      ; spw_babasu   ;
;       |spw_babasu_DATA_O:data_o|                                                              ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_DATA_O:data_o                                                                                                                                                                                                                       ; spw_babasu_DATA_O                      ; spw_babasu   ;
;       |spw_babasu_FLAGS:flags|                                                                ; 5.7 (5.7)            ; 6.1 (6.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_FLAGS:flags                                                                                                                                                                                                                         ; spw_babasu_FLAGS                       ; spw_babasu   ;
;       |spw_babasu_RX_EMPTY:rx_empty|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty                                                                                                                                                                                                                   ; spw_babasu_RX_EMPTY                    ; spw_babasu   ;
;       |spw_babasu_RX_EMPTY:tick_out|                                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_RX_EMPTY:tick_out                                                                                                                                                                                                                   ; spw_babasu_RX_EMPTY                    ; spw_babasu   ;
;       |spw_babasu_RX_EMPTY:tx_full|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full                                                                                                                                                                                                                    ; spw_babasu_RX_EMPTY                    ; spw_babasu   ;
;       |spw_babasu_SPILL_ENABLE:spill_enable|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_SPILL_ENABLE:spill_enable                                                                                                                                                                                                           ; spw_babasu_SPILL_ENABLE                ; spw_babasu   ;
;       |spw_babasu_TIME_IN:time_in|                                                            ; 3.3 (3.3)            ; 6.5 (6.5)                        ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_TIME_IN:time_in                                                                                                                                                                                                                     ; spw_babasu_TIME_IN                     ; spw_babasu   ;
;       |spw_babasu_TIME_OUT:time_out|                                                          ; 4.0 (4.0)            ; 4.2 (4.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_TIME_OUT:time_out                                                                                                                                                                                                                   ; spw_babasu_TIME_OUT                    ; spw_babasu   ;
;       |spw_babasu_TX_CLK_DIV:tx_clk_div|                                                      ; 3.1 (3.1)            ; 5.2 (5.2)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_TX_CLK_DIV:tx_clk_div                                                                                                                                                                                                               ; spw_babasu_TX_CLK_DIV                  ; spw_babasu   ;
;       |spw_babasu_hps_0:hps_0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0                                                                                                                                                                                                                         ; spw_babasu_hps_0                       ; spw_babasu   ;
;          |spw_babasu_hps_0_fpga_interfaces:fpga_interfaces|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                        ; spw_babasu_hps_0_fpga_interfaces       ; spw_babasu   ;
;       |spw_babasu_mm_interconnect_0:mm_interconnect_0|                                        ; 1898.0 (0.0)         ; 1976.9 (0.0)                     ; 85.9 (0.0)                                        ; 7.0 (0.0)                        ; 0.0 (0.0)            ; 3228 (0)            ; 2417 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                 ; spw_babasu_mm_interconnect_0           ; spw_babasu   ;
;          |altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo|                                ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rdata_fifo                                                                                                                                             ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|                                  ; 20.0 (20.0)          ; 21.3 (21.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo                                                                                                                                               ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:currentstate_s1_agent_rdata_fifo|                             ; 3.8 (3.8)            ; 4.1 (4.1)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:currentstate_s1_agent_rdata_fifo                                                                                                                                          ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:currentstate_s1_agent_rsp_fifo|                               ; 13.3 (13.3)          ; 19.8 (19.8)                      ; 6.5 (6.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:currentstate_s1_agent_rsp_fifo                                                                                                                                            ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:data_i_s1_agent_rdata_fifo|                                   ; 9.4 (9.4)            ; 9.4 (9.4)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 14 (14)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rdata_fifo                                                                                                                                                ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo|                                     ; 19.0 (19.0)          ; 20.0 (20.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:data_o_s1_agent_rdata_fifo|                                   ; 8.3 (8.3)            ; 9.2 (9.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rdata_fifo                                                                                                                                                ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:data_o_s1_agent_rsp_fifo|                                     ; 13.1 (13.1)          ; 20.3 (20.3)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rsp_fifo                                                                                                                                                  ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:flags_s1_agent_rdata_fifo|                                    ; 10.8 (10.8)          ; 11.2 (11.2)                      ; 0.6 (0.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 16 (16)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flags_s1_agent_rdata_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:flags_s1_agent_rsp_fifo|                                      ; 20.2 (20.2)          ; 21.0 (21.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flags_s1_agent_rsp_fifo                                                                                                                                                   ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo|                             ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rdata_fifo                                                                                                                                          ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|                               ; 18.2 (18.2)          ; 19.8 (19.8)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo                                                                                                                                            ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo|                               ; 2.8 (2.8)            ; 2.9 (2.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|                                 ; 20.2 (20.2)          ; 20.3 (20.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:rd_data_s1_agent_rdata_fifo|                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|                                    ; 20.0 (20.0)          ; 20.9 (20.9)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:rx_empty_s1_agent_rdata_fifo|                                 ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_empty_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:rx_empty_s1_agent_rsp_fifo|                                   ; 16.2 (16.2)          ; 17.5 (17.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_empty_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:spill_enable_s1_agent_rdata_fifo|                             ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rdata_fifo                                                                                                                                          ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|                               ; 20.7 (20.7)          ; 20.4 (20.4)                      ; 0.3 (0.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo                                                                                                                                            ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tick_in_s1_agent_rdata_fifo|                                  ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo|                                    ; 19.7 (19.7)          ; 19.8 (19.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tick_out_s1_agent_rdata_fifo|                                 ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|                                   ; 14.7 (14.7)          ; 20.1 (20.1)                      ; 5.4 (5.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:time_in_s1_agent_rdata_fifo|                                  ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|                                    ; 19.7 (19.7)          ; 20.8 (20.8)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:time_out_s1_agent_rdata_fifo|                                 ; 7.5 (7.5)            ; 8.3 (8.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rdata_fifo                                                                                                                                              ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:time_out_s1_agent_rsp_fifo|                                   ; 17.0 (17.0)          ; 17.8 (17.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rsp_fifo                                                                                                                                                ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tx_clk_div_s1_agent_rdata_fifo|                               ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rdata_fifo                                                                                                                                            ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo|                                 ; 20.6 (20.6)          ; 21.1 (21.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo                                                                                                                                              ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tx_full_s1_agent_rdata_fifo|                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:tx_full_s1_agent_rsp_fifo|                                    ; 15.8 (15.8)          ; 17.5 (17.5)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:wr_data_s1_agent_rdata_fifo|                                  ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rdata_fifo                                                                                                                                               ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_avalon_sc_fifo:wr_data_s1_agent_rsp_fifo|                                    ; 16.8 (16.8)          ; 22.2 (22.2)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rsp_fifo                                                                                                                                                 ; altera_avalon_sc_fifo                  ; spw_babasu   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                             ; 62.2 (27.5)          ; 62.2 (27.7)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (51)            ; 32 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                          ; altera_merlin_axi_master_ni            ; spw_babasu   ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 34.5 (34.5)          ; 34.5 (34.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                    ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:autostart_s1_burst_adapter|                             ; 43.0 (0.0)           ; 44.9 (0.0)                       ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.0 (42.7)          ; 44.9 (44.7)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                          ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size    ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:currentstate_s1_burst_adapter|                          ; 35.3 (0.0)           ; 35.8 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 35.3 (34.7)          ; 35.8 (35.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:data_i_s1_burst_adapter|                                ; 45.4 (0.0)           ; 47.8 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.4 (45.2)          ; 47.8 (47.6)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                             ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size       ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:data_o_s1_burst_adapter|                                ; 34.6 (0.0)           ; 35.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter                                                                                                                                             ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 34.6 (34.3)          ; 35.1 (34.4)                      ; 0.5 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                             ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size       ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:flags_s1_burst_adapter|                                 ; 43.8 (0.0)           ; 45.4 (0.0)                       ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter                                                                                                                                              ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.8 (43.5)          ; 45.4 (45.4)                      ; 1.6 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                              ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size        ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:link_disable_s1_burst_adapter|                          ; 43.5 (0.0)           ; 44.4 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 65 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.5 (43.2)          ; 44.4 (44.1)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:link_start_s1_burst_adapter|                            ; 43.2 (0.0)           ; 44.7 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 43.2 (43.0)          ; 44.7 (44.5)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:rd_data_s1_burst_adapter|                               ; 42.5 (0.0)           ; 42.7 (0.0)                       ; 0.5 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 42.5 (42.2)          ; 42.7 (42.5)                      ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 63 (62)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|                              ; 35.1 (0.0)           ; 35.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 35.1 (34.5)          ; 35.4 (34.7)                      ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 53 (51)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|                          ; 42.7 (0.0)           ; 43.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 42.7 (42.4)          ; 43.3 (43.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                       ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:tick_in_s1_burst_adapter|                               ; 44.6 (0.0)           ; 46.7 (0.0)                       ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.6 (44.3)          ; 46.7 (46.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:tick_out_s1_burst_adapter|                              ; 35.1 (0.0)           ; 35.4 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 35.1 (33.8)          ; 35.4 (34.9)                      ; 0.3 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:time_in_s1_burst_adapter|                               ; 44.0 (0.0)           ; 46.7 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.0 (43.7)          ; 46.7 (46.5)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:time_out_s1_burst_adapter|                              ; 36.1 (0.0)           ; 36.9 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 55 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 36.1 (35.5)          ; 36.9 (36.2)                      ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                           ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size     ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|                            ; 45.2 (0.0)           ; 47.6 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (0)              ; 68 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 45.2 (45.0)          ; 47.6 (47.3)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (66)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                         ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size   ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:tx_full_s1_burst_adapter|                               ; 37.0 (0.0)           ; 37.1 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 37.0 (36.4)          ; 37.1 (36.5)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (52)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_burst_adapter:wr_data_s1_burst_adapter|                               ; 44.3 (0.0)           ; 44.9 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (0)              ; 64 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter            ; spw_babasu   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 44.3 (44.1)          ; 44.9 (44.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (64)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                            ; altera_merlin_burst_adapter_13_1       ; spw_babasu   ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size      ; altera_merlin_address_alignment        ; spw_babasu   ;
;          |altera_merlin_slave_agent:autostart_s1_agent|                                       ; 15.8 (5.1)           ; 15.9 (5.1)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent                                                                                                                                                    ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.7 (10.7)          ; 10.8 (10.8)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:autostart_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                      ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:currentstate_s1_agent|                                    ; 11.7 (1.0)           ; 11.7 (1.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:currentstate_s1_agent                                                                                                                                                 ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.7 (10.7)          ; 10.7 (10.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:currentstate_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                   ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:data_i_s1_agent|                                          ; 14.7 (4.7)           ; 15.7 (5.5)                       ; 0.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent                                                                                                                                                       ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.1 (10.1)          ; 10.2 (10.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_i_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                         ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:data_o_s1_agent|                                          ; 11.4 (1.3)           ; 11.8 (1.3)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_o_s1_agent                                                                                                                                                       ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.1 (10.1)          ; 10.5 (10.5)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                         ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:flags_s1_agent|                                           ; 14.6 (4.5)           ; 15.4 (4.8)                       ; 0.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flags_s1_agent                                                                                                                                                        ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.1 (10.1)          ; 10.7 (10.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flags_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                          ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:link_disable_s1_agent|                                    ; 15.0 (4.8)           ; 16.5 (5.5)                       ; 1.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent                                                                                                                                                 ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 11.0 (11.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_disable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                   ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:link_start_s1_agent|                                      ; 15.3 (4.7)           ; 15.3 (5.0)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.3 (10.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:link_start_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:rd_data_s1_agent|                                         ; 15.3 (4.7)           ; 15.7 (4.7)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rd_data_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 11.0 (11.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rd_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:rx_empty_s1_agent|                                        ; 11.3 (1.3)           ; 12.2 (1.3)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx_empty_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.9 (10.9)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx_empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:spill_enable_s1_agent|                                    ; 15.1 (5.1)           ; 15.1 (5.1)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (11)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spill_enable_s1_agent                                                                                                                                                 ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:spill_enable_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                   ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:tick_in_s1_agent|                                         ; 15.8 (5.7)           ; 15.8 (5.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_in_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:tick_out_s1_agent|                                        ; 11.2 (0.8)           ; 11.2 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.4 (10.4)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:time_in_s1_agent|                                         ; 15.2 (4.5)           ; 16.0 (5.0)                       ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_in_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_in_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:time_out_s1_agent|                                        ; 12.0 (1.3)           ; 12.1 (1.3)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_out_s1_agent                                                                                                                                                     ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                       ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:tx_clk_div_s1_agent|                                      ; 15.0 (4.8)           ; 16.7 (6.3)                       ; 1.7 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_clk_div_s1_agent                                                                                                                                                   ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.3 (10.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_clk_div_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                     ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:tx_full_s1_agent|                                         ; 11.3 (1.0)           ; 11.9 (1.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (2)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_full_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.3 (10.3)          ; 10.9 (10.9)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_full_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_agent:wr_data_s1_agent|                                         ; 15.2 (5.1)           ; 15.2 (5.1)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (10)             ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent                                                                                                                                                      ; altera_merlin_slave_agent              ; spw_babasu   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:wr_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                        ; altera_merlin_burst_uncompressor       ; spw_babasu   ;
;          |altera_merlin_slave_translator:autostart_s1_translator|                             ; 2.8 (2.8)            ; 3.7 (3.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:autostart_s1_translator                                                                                                                                          ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:currentstate_s1_translator|                          ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:currentstate_s1_translator                                                                                                                                       ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:data_i_s1_translator|                                ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_i_s1_translator                                                                                                                                             ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:data_o_s1_translator|                                ; 3.9 (3.9)            ; 4.5 (4.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_o_s1_translator                                                                                                                                             ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:flags_s1_translator|                                 ; 1.1 (1.1)            ; 6.5 (6.5)                        ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:flags_s1_translator                                                                                                                                              ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:link_disable_s1_translator|                          ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_disable_s1_translator                                                                                                                                       ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:link_start_s1_translator|                            ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:link_start_s1_translator                                                                                                                                         ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:rd_data_s1_translator|                               ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rd_data_s1_translator                                                                                                                                            ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:rx_empty_s1_translator|                              ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:rx_empty_s1_translator                                                                                                                                           ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:spill_enable_s1_translator|                          ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:spill_enable_s1_translator                                                                                                                                       ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:tick_in_s1_translator|                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tick_in_s1_translator                                                                                                                                            ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:tick_out_s1_translator|                              ; 1.6 (1.6)            ; 1.6 (1.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tick_out_s1_translator                                                                                                                                           ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:time_in_s1_translator|                               ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:time_in_s1_translator                                                                                                                                            ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:time_out_s1_translator|                              ; 3.7 (3.7)            ; 4.7 (4.7)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:time_out_s1_translator                                                                                                                                           ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:tx_clk_div_s1_translator|                            ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_clk_div_s1_translator                                                                                                                                         ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:tx_full_s1_translator|                               ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:tx_full_s1_translator                                                                                                                                            ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_slave_translator:wr_data_s1_translator|                               ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:wr_data_s1_translator                                                                                                                                            ; altera_merlin_slave_translator         ; spw_babasu   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|                      ; 15.1 (15.1)          ; 15.1 (15.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter                                                                                                                                   ; altera_merlin_traffic_limiter          ; spw_babasu   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|                      ; 14.0 (14.0)          ; 14.4 (14.4)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter                                                                                                                                   ; altera_merlin_traffic_limiter          ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux|                                   ; 19.3 (19.3)          ; 19.7 (19.7)                      ; 0.7 (0.7)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 37 (37)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux_001|                               ; 29.6 (29.6)          ; 28.4 (28.4)                      ; 0.0 (0.0)                                         ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                            ; spw_babasu_mm_interconnect_0_cmd_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux|                                       ; 12.8 (10.1)          ; 14.0 (11.2)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                    ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                       ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_001|                                   ; 13.0 (10.2)          ; 13.0 (10.3)                      ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|                                   ; 12.2 (8.8)           ; 12.6 (9.3)                       ; 0.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_003|                                   ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_004|                                   ; 13.5 (10.3)          ; 13.5 (10.5)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (29)             ; 6 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_005|                                   ; 15.4 (12.1)          ; 16.0 (13.0)                      ; 0.6 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (38)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_006|                                   ; 13.0 (9.7)           ; 13.4 (10.2)                      ; 0.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_007|                                   ; 6.2 (5.8)            ; 6.3 (5.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 3 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_008|                                   ; 6.4 (6.4)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_009|                                   ; 13.4 (11.0)          ; 13.9 (11.6)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 35 (31)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_010|                                   ; 6.1 (6.1)            ; 7.0 (7.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_011|                                   ; 6.4 (6.4)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_011                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_012|                                   ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_012                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_013|                                   ; 11.4 (9.1)           ; 11.6 (9.3)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (29)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_013                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|                                   ; 13.7 (11.0)          ; 14.6 (12.2)                      ; 0.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (36)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_015|                                   ; 13.1 (10.8)          ; 13.6 (11.3)                      ; 0.5 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (35)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_015                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_016|                                   ; 12.7 (10.2)          ; 13.8 (10.6)                      ; 1.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_016                                                                                                                                                ; spw_babasu_mm_interconnect_0_cmd_mux   ; spw_babasu   ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2.5 (2.5)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb                                                                                                                   ; altera_merlin_arbitrator               ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_router:router|                                         ; 24.8 (24.8)          ; 27.1 (27.1)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_router:router                                                                                                                                                      ; spw_babasu_mm_interconnect_0_router    ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_router:router_001|                                     ; 23.0 (23.0)          ; 26.2 (26.2)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_router:router_001                                                                                                                                                  ; spw_babasu_mm_interconnect_0_router    ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux|                                   ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_001|                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_002|                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_004|                               ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_005|                               ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_006|                               ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_009|                               ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_009                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_013|                               ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_013                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_014|                               ; 1.2 (1.2)            ; 1.8 (1.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_014                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_015|                               ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_015                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_016|                               ; 1.3 (1.3)            ; 1.4 (1.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_demux:rsp_demux_016                                                                                                                                            ; spw_babasu_mm_interconnect_0_rsp_demux ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux|                                       ; 36.9 (36.9)          ; 36.3 (36.3)                      ; 0.0 (0.0)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 87 (87)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                    ; spw_babasu_mm_interconnect_0_rsp_mux   ; spw_babasu   ;
;          |spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux_001|                                   ; 99.6 (99.6)          ; 96.9 (96.9)                      ; 0.9 (0.9)                                         ; 3.6 (3.6)                        ; 0.0 (0.0)            ; 197 (197)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                ; spw_babasu_mm_interconnect_0_rsp_mux   ; spw_babasu   ;
;       |spw_babasu_pll_0:pll_0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_pll_0:pll_0                                                                                                                                                                                                                         ; spw_babasu_pll_0                       ; spw_babasu   ;
;          |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |SPW_BABASU_TOP|spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                 ; altera_pll                             ; work         ;
+-----------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                         ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name         ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; KEY[0]       ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dout_a       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sout_a       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LED[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50 ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; din_a        ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sin_a        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; dout_a(n)    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; sout_a(n)    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; din_a(n)     ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; sin_a(n)     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+--------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                            ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[0]                                                                                                                                         ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                   ;                   ;         ;
; KEY[1]                                                                                                                                         ;                   ;         ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[7]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[5]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[8]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[3]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[9]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[0]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[11]                                                                           ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[10]                                                                           ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[6]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[2]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[4]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[1]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[8]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[2]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[3]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[4]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[5]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[6]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[7]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[1]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[0]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[8]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[4]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[6]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[2]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[5]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[7]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[3]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[1]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[0]                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[7]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[7]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[6]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[5]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[4]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[3]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[2]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[1]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[0]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[6]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[5]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[4]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[3]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[2]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[1]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[0]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[7]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[2]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[4]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[6]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[8]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[10]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[12]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[14]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[6]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[5]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[4]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[3]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[2]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[1]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[0]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[6]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[5]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[4]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[3]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[2]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[1]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[0]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[7]                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[2]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[4]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[6]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[8]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[10]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[12]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_0_bypass[14]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|resetTx_delay                                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[2]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[4]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[6]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[8]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[10]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[12]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[14]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[2]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[4]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[6]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[8]                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[10]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[12]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM_rtl_1_bypass[14]                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.ERROR_RESET                                                                                 ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.ERROR_WAIT                                                                                  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.READY                                                                                       ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|StateFirstClk                                                                                     ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|comb~0                                                                                                           ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|CLK_EN                                                                                  ; 1                 ; 0       ;
;      - spw_babasu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.CONNECTING                                                                                  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.RUN                                                                                         ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|after64                                                                               ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.STARTED                                                                                     ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|after128                                                                              ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|counter[2]                                                                              ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|counter[1]                                                                              ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|counter[0]                                                                              ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|counter[6]                                                                              ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|counter[5]                                                                              ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|counter[4]                                                                              ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_CLOCK:TX_CLOCK|counter[3]                                                                              ; 1                 ; 0       ;
;      - spw_babasu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|comb~1                                                                                                           ; 1                 ; 0       ;
;      - spw_babasu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|re_ff2                                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|re_ff1                                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[8]~0                                                                     ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|DataSt.READ_DATA                                                                          ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|we_ff1                                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|we_ff2                                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[8]~0                                                                     ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|DataSt.DATA_READY                                                                         ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr~8                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr~9                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr~10                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr~11                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr~12                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr~13                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr~14                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|DataSt.DATA_WAIT                                                                          ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[8]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr~8                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr~9                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr~10                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr~11                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr~12                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr~13                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr~14                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|current_packet                                                                                      ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[0]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr~8                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr~9                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr~10                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr~11                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr~12                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr~13                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr~14                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr~8                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr~9                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr~10                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr~11                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr~12                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr~13                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr~14                                                                   ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[7]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[1]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[6]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[5]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[4]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[3]                                                                            ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|data_i_sync[2]                                                                            ; 1                 ; 0       ;
;      - spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                             ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[1]~DUPLICATE                                                                  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[2]~DUPLICATE                                                                  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.ERROR_WAIT~DUPLICATE                                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.READY~DUPLICATE                                                                             ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|StateFirstClk~DUPLICATE                                                                           ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.CONNECTING~DUPLICATE                                                                        ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.RUN~DUPLICATE                                                                               ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|after128~DUPLICATE                                                                    ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|re_ff1~DUPLICATE                                                                          ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|DataSt.READ_DATA~DUPLICATE                                                                ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|we_ff1~DUPLICATE                                                                          ; 1                 ; 0       ;
; din_a                                                                                                                                          ;                   ;         ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx                                                                  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT|di_1~0                                                                 ; 0                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|B~5                                                                  ; 0                 ; 0       ;
; sin_a                                                                                                                                          ;                   ;         ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx                                                                  ; 0                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT|si_1~0                                                                 ; 0                 ; 0       ;
; din_a(n)                                                                                                                                       ;                   ;         ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx                                                                  ; 1                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT|di_1~0                                                                 ; 0                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|B~5                                                                  ; 0                 ; 0       ;
; sin_a(n)                                                                                                                                       ;                   ;         ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx                                                                  ; 0                 ; 0       ;
;      - SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT|si_1~0                                                                 ; 0                 ; 0       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                        ; Location                              ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                                                                                                                ; PIN_Y13                               ; 2495    ; Clock                     ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; KEY[1]                                                                                                                                                                                                                                      ; PIN_AH16                              ; 172     ; Async. clear, Sync. clear ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.ERROR_RESET                                                                                                                                                                                     ; FF_X30_Y15_N32                        ; 88      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|WideOr0                                                                                                                                                                                               ; LABCELL_X31_Y14_N45                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM_TIMER:FSM_TIMER|counter[7]~0                                                                                                                                                                              ; LABCELL_X33_Y15_N42                   ; 14      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT|counter[2]~0                                                                                                                                                               ; MLABCELL_X37_Y6_N42                   ; 9       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|RX_DATA[1]~2                                                                                                                                                             ; MLABCELL_X32_Y13_N30                  ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|RX_DATA[1]~4                                                                                                                                                             ; LABCELL_X31_Y13_N18                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|TIME_OUT[7]~0                                                                                                                                                            ; LABCELL_X36_Y10_N24                   ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|counter_cycle[0]~1                                                                                                                                                       ; MLABCELL_X37_Y13_N57                  ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx                                                                                                                                                                      ; LABCELL_X45_Y1_N27                    ; 78      ; Clock                     ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|MEM~0                                                                                                                                                                          ; LABCELL_X40_Y11_N15                   ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[8]~0                                                                                                                                                                         ; LABCELL_X38_Y11_N51                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|State.CHAR_ESC_TIME                                                                                                                                                                                     ; FF_X28_Y14_N20                        ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[2]~1                                                                                                                                                                                          ; LABCELL_X33_Y14_N27                   ; 5       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[6]~5                                                                                                                                                                                          ; LABCELL_X30_Y14_N18                   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|data_reg[8]~0                                                                                                                                                                                           ; LABCELL_X30_Y14_N57                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|data_shif_reg[0]~1                                                                                                                                                                                      ; LABCELL_X31_Y14_N27                   ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|timecode_reg[0]~0                                                                                                                                                                                       ; LABCELL_X30_Y14_N36                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|txEnabled                                                                                                                                                                                               ; LABCELL_X31_Y14_N6                    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|MEM~0                                                                                                                                                                          ; LABCELL_X28_Y17_N21                   ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|q[8]~0                                                                                                                                                                         ; LABCELL_X27_Y17_N3                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|comb~0                                                                                                                                                                                                               ; LABCELL_X30_Y15_N45                   ; 82      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; SPW_TOP:spw_babasu_TRC|comb~1                                                                                                                                                                                                               ; LABCELL_X36_Y13_N48                   ; 179     ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                 ; FF_X27_Y33_N5                         ; 75      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                     ; FF_X22_Y14_N14                        ; 2413    ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_DATA_I:data_i|always0~0                                                                                                                                                                                            ; LABCELL_X28_Y21_N57                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_TIME_IN:time_in|always0~0                                                                                                                                                                                          ; LABCELL_X28_Y25_N36                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_TX_CLK_DIV:tx_clk_div|always0~0                                                                                                                                                                                    ; LABCELL_X30_Y19_N21                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                        ; HPSINTERFACEHPS2FPGA_X32_Y24_N111     ; 28      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                          ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 3       ; Async. clear              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|always0~0                                                                                                                    ; LABCELL_X18_Y21_N21                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:autostart_s1_agent_rsp_fifo|read~0                                                                                                                       ; LABCELL_X18_Y21_N6                    ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:currentstate_s1_agent_rdata_fifo|always0~0                                                                                                               ; LABCELL_X17_Y18_N33                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:currentstate_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X17_Y24_N57                   ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rdata_fifo|always0~0                                                                                                                     ; MLABCELL_X25_Y19_N6                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo|always0~0                                                                                                                       ; MLABCELL_X19_Y17_N33                  ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_i_s1_agent_rsp_fifo|read~0                                                                                                                          ; MLABCELL_X19_Y17_N51                  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rdata_fifo|always0~0                                                                                                                     ; LABCELL_X22_Y14_N33                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_o_s1_agent_rsp_fifo|always0~0                                                                                                                       ; MLABCELL_X14_Y19_N33                  ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flags_s1_agent_rdata_fifo|always0~0                                                                                                                      ; MLABCELL_X25_Y18_N33                  ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flags_s1_agent_rsp_fifo|always0~0                                                                                                                        ; LABCELL_X27_Y19_N12                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flags_s1_agent_rsp_fifo|read~0                                                                                                                           ; MLABCELL_X19_Y19_N36                  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X13_Y23_N15                   ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_disable_s1_agent_rsp_fifo|read~0                                                                                                                    ; LABCELL_X13_Y23_N21                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|always0~0                                                                                                                   ; LABCELL_X18_Y29_N15                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:link_start_s1_agent_rsp_fifo|read~0                                                                                                                      ; LABCELL_X18_Y29_N30                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X22_Y34_N54                   ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rd_data_s1_agent_rsp_fifo|read~0                                                                                                                         ; LABCELL_X22_Y34_N42                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:rx_empty_s1_agent_rsp_fifo|always0~0                                                                                                                     ; MLABCELL_X14_Y20_N36                  ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|always0~0                                                                                                                 ; LABCELL_X27_Y35_N57                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:spill_enable_s1_agent_rsp_fifo|read~0                                                                                                                    ; LABCELL_X27_Y35_N51                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo|always0~0                                                                                                                      ; MLABCELL_X19_Y33_N57                  ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_in_s1_agent_rsp_fifo|read~0                                                                                                                         ; LABCELL_X18_Y34_N3                    ; 12      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tick_out_s1_agent_rsp_fifo|always0~0                                                                                                                     ; LABCELL_X11_Y34_N24                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rdata_fifo|always0~0                                                                                                                    ; LABCELL_X30_Y20_N27                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X27_Y24_N57                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_in_s1_agent_rsp_fifo|read~0                                                                                                                         ; LABCELL_X27_Y24_N3                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rdata_fifo|always0~0                                                                                                                   ; MLABCELL_X19_Y16_N21                  ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:time_out_s1_agent_rsp_fifo|always0~0                                                                                                                     ; LABCELL_X11_Y32_N33                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rdata_fifo|always0~0                                                                                                                 ; LABCELL_X23_Y18_N18                   ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo|always0~0                                                                                                                   ; LABCELL_X27_Y18_N42                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_clk_div_s1_agent_rsp_fifo|read~0                                                                                                                      ; LABCELL_X27_Y18_N36                   ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:tx_full_s1_agent_rsp_fifo|always0~0                                                                                                                      ; LABCELL_X11_Y26_N15                   ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rsp_fifo|always0~0                                                                                                                      ; MLABCELL_X14_Y31_N45                  ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:wr_data_s1_agent_rsp_fifo|read~0                                                                                                                         ; MLABCELL_X14_Y31_N54                  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd      ; LABCELL_X22_Y27_N54                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:autostart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                       ; LABCELL_X22_Y20_N48                   ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0 ; LABCELL_X10_Y24_N33                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:currentstate_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X11_Y24_N3                    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd         ; LABCELL_X21_Y21_N0                    ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_i_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X17_Y21_N36                   ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0       ; LABCELL_X15_Y19_N3                    ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_o_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                          ; LABCELL_X21_Y19_N0                    ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd          ; LABCELL_X28_Y20_N18                   ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:flags_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                           ; LABCELL_X23_Y20_N6                    ; 41      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; LABCELL_X15_Y27_N6                    ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_disable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X13_Y25_N12                   ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd     ; MLABCELL_X19_Y27_N39                  ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:link_start_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                      ; MLABCELL_X19_Y31_N21                  ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; LABCELL_X22_Y31_N36                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rd_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X23_Y31_N57                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0     ; LABCELL_X15_Y21_N54                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:rx_empty_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                        ; LABCELL_X15_Y24_N27                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd   ; MLABCELL_X25_Y34_N24                  ; 29      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:spill_enable_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                    ; LABCELL_X23_Y34_N48                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; LABCELL_X18_Y33_N54                   ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X21_Y33_N24                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0     ; LABCELL_X21_Y30_N54                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tick_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                        ; LABCELL_X18_Y30_N39                   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; LABCELL_X28_Y27_N54                   ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_in_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X27_Y27_N51                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0     ; LABCELL_X10_Y30_N42                   ; 23      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:time_out_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                        ; LABCELL_X11_Y30_N3                    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd     ; MLABCELL_X25_Y25_N54                  ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_clk_div_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                      ; LABCELL_X27_Y21_N42                   ; 36      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0      ; LABCELL_X18_Y26_N6                    ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:tx_full_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X18_Y26_N18                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd        ; MLABCELL_X14_Y29_N15                  ; 30      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:wr_data_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                         ; LABCELL_X15_Y31_N39                   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:currentstate_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                        ; LABCELL_X10_Y26_N39                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:data_o_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                              ; LABCELL_X15_Y16_N27                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:rx_empty_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                            ; MLABCELL_X14_Y20_N3                   ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tick_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                            ; LABCELL_X11_Y34_N33                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:time_out_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                            ; LABCELL_X11_Y32_N39                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:tx_full_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                             ; LABCELL_X11_Y26_N12                   ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                      ; MLABCELL_X25_Y27_N54                  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_rd_limiter|save_dest_id~0                                                                                                   ; MLABCELL_X25_Y27_N9                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                         ; LABCELL_X27_Y32_N36                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                      ; LABCELL_X27_Y32_N27                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_axi_master_wr_limiter|save_dest_id~0                                                                                                   ; LABCELL_X28_Y29_N12                   ; 19      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                            ; LABCELL_X15_Y27_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                ; LABCELL_X15_Y27_N36                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                            ; LABCELL_X22_Y27_N42                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                ; LABCELL_X22_Y27_N30                   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                            ; LABCELL_X28_Y20_N30                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                ; LABCELL_X28_Y20_N57                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                            ; LABCELL_X17_Y21_N0                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_005|update_grant~0                                                                                                                ; LABCELL_X17_Y21_N27                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                            ; LABCELL_X18_Y28_N0                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_006|update_grant~0                                                                                                                ; LABCELL_X18_Y28_N30                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                            ; LABCELL_X22_Y31_N6                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_009|update_grant~0                                                                                                                ; LABCELL_X22_Y31_N24                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_013|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                            ; LABCELL_X18_Y33_N48                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_013|update_grant~0                                                                                                                ; LABCELL_X18_Y33_N30                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                            ; LABCELL_X28_Y27_N6                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_014|update_grant~0                                                                                                                ; LABCELL_X28_Y27_N9                    ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_015|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                            ; MLABCELL_X25_Y25_N6                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_015|update_grant~0                                                                                                                ; MLABCELL_X25_Y25_N48                  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_016|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                            ; MLABCELL_X25_Y34_N54                  ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux_016|update_grant~0                                                                                                                ; MLABCELL_X25_Y34_N18                  ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                ; MLABCELL_X19_Y27_N54                  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_mm_interconnect_0:mm_interconnect_0|spw_babasu_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                    ; MLABCELL_X19_Y27_N48                  ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X68_Y2_N1            ; 392     ; Clock                     ; yes    ; Global Clock         ; GCLK11           ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                       ; PIN_Y13                               ; 2495    ; Global Clock         ; GCLK6            ; --                        ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx                             ; LABCELL_X45_Y1_N27                    ; 78      ; Global Clock         ; GCLK4            ; --                        ;
; spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X32_Y50_N111 ; 3       ; Global Clock         ; GCLK10           ; --                        ;
; spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|fboutclk_wire[0]                      ; FRACTIONALPLL_X68_Y1_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]                        ; PLLOUTPUTCOUNTER_X68_Y2_N1            ; 392     ; Global Clock         ; GCLK11           ; --                        ;
+----------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; spw_babasu:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 2413    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; Name                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                               ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_0|altsyncram_m3n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 9            ; 128          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 1152 ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1           ; 0     ; None ; M10K_X39_Y12_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_1|altsyncram_m3n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 9            ; 128          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 1152 ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1           ; 0     ; None ; M10K_X39_Y11_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_0|altsyncram_m3n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 9            ; 128          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 1152 ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1           ; 0     ; None ; M10K_X29_Y17_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|altsyncram:MEM_rtl_1|altsyncram_m3n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 9            ; 128          ; 9            ; yes                    ; no                      ; yes                    ; no                      ; 1152 ; 128                         ; 9                           ; 128                         ; 9                           ; 1152                ; 1           ; 0     ; None ; M10K_X29_Y16_N0 ; Old data             ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mixed Feed Through Setting ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------+----------------------+-----------------+-----------------+----------+------------------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 7,086 / 130,276 ( 5 % ) ;
; C12 interconnects                           ; 134 / 6,848 ( 2 % )     ;
; C2 interconnects                            ; 2,281 / 51,436 ( 4 % )  ;
; C4 interconnects                            ; 1,439 / 25,120 ( 6 % )  ;
; DQS bus muxes                               ; 0 / 19 ( 0 % )          ;
; DQS-18 I/O buses                            ; 0 / 19 ( 0 % )          ;
; DQS-9 I/O buses                             ; 0 / 19 ( 0 % )          ;
; Direct links                                ; 876 / 130,276 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 42 / 165 ( 25 % )       ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 101 / 282 ( 36 % )      ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 12 ( 0 % )          ;
; Local interconnects                         ; 2,111 / 31,760 ( 7 % )  ;
; Quadrant clocks                             ; 0 / 72 ( 0 % )          ;
; R14 interconnects                           ; 340 / 6,046 ( 6 % )     ;
; R14/C12 interconnect drivers                ; 441 / 8,584 ( 5 % )     ;
; R3 interconnects                            ; 3,246 / 56,712 ( 6 % )  ;
; R6 interconnects                            ; 4,676 / 131,000 ( 4 % ) ;
; Spine clocks                                ; 12 / 150 ( 8 % )        ;
; Wire stub REs                               ; 0 / 6,650 ( 0 % )       ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass         ; 0            ; 19        ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 0            ; 0            ; 0            ; 8            ; 0            ; 19        ; 19        ; 16           ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable ; 19           ; 0         ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 19           ; 19           ; 19           ; 19           ; 11           ; 19           ; 19           ; 19           ; 19           ; 19           ; 11           ; 19           ; 19           ; 19           ; 19           ; 11           ; 19           ; 0         ; 0         ; 3            ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; KEY[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; dout_a             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sout_a             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[4]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[5]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[6]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LED[7]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; FPGA_CLK1_50       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; din_a              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sin_a              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; dout_a(n)          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sout_a(n)          ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; din_a(n)           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sin_a(n)           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                            ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                       ; Destination Clock(s)                                                         ; Delay Added in ns ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
; FPGA_CLK1_50                                                          ; FPGA_CLK1_50                                                                 ; 333.2             ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk       ; din_a                                                                        ; 251.5             ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk       ; FPGA_CLK1_50                                                                 ; 109.8             ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,din_a ; din_a                                                                        ; 75.7              ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk,I/O   ; din_a                                                                        ; 50.1              ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk       ; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk              ; 32.7              ;
; u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk       ; FPGA_CLK1_50,u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 30.4              ;
+-----------------------------------------------------------------------+------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                         ; Destination Register                                                                ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_TIMEOUT:RX_TIMEOUT|state.DISCONNECT       ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PRE_TIME   ; 8.459             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.ERROR_RESET                                 ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|gotEEP           ; 8.199             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|StateFirstClk                                     ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[8]     ; 7.633             ;
; din_a                                                                                   ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|A[0]             ; 6.911             ;
; KEY[1]                                                                                  ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[8]     ; 4.037             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.START          ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|gotTimeCode      ; 3.929             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.CONTROL_AQ     ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.GOT_ESC    ; 3.845             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[2]         ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.GOT_ESC    ; 3.845             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|clock_edge           ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.GOT_ESC    ; 3.845             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|parity_error         ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.GOT_ESC    ; 3.845             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|A[1]                 ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.GOT_ESC    ; 3.845             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[0]         ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.GOT_ESC    ; 3.845             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|B[3]                 ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[6]     ; 3.764             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.GOT_ESC        ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PRE_NULL   ; 3.742             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.ESC_ERR        ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PRE_TIME   ; 3.681             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|counter_cycle[0]     ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PRE_TIME   ; 3.681             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|counter_cycle[1]     ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PRE_TIME   ; 3.681             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|B[2]                 ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[4]     ; 3.667             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|B[1]                 ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[2]     ; 3.661             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.DISCONNECT_ERR ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.START      ; 3.646             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PARITY_ERR     ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.START      ; 3.646             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PRE_NULL       ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.START      ; 3.646             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|rx_ready             ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.START      ; 3.646             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.DATA_AQ        ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.START      ; 3.646             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.PRE_TIME       ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.START      ; 3.646             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|B[4]                 ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[8]     ; 3.635             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.STARTED                                     ; spw_babasu:u0|spw_babasu_CURRENTSTATE:currentstate|readdata[0]                      ; 3.604             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|state.WAIT           ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|counter_start[0] ; 3.546             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|counter_start[0]     ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|counter_start[0] ; 3.546             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|gotBit               ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|counter_start[0] ; 3.546             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.RUN                                         ; spw_babasu:u0|spw_babasu_CURRENTSTATE:currentstate|readdata[2]                      ; 3.427             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|creditErr_sys                ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[8]                                    ; 3.392             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|B[0]                 ; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_receiver:RX_receiver|STORE_REG[0]     ; 3.371             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.CONNECTING                                  ; spw_babasu:u0|spw_babasu_CURRENTSTATE:currentstate|readdata[2]                      ; 3.176             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotFCT_sys                   ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[6]                                    ; 3.034             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|rxError_sys                  ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[10]                                   ; 3.010             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotNChar_sys                 ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[2]                                    ; 3.010             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[0]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[0]                              ; 3.007             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotNULL_sys                  ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[1]                                    ; 2.994             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[6]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[6]                              ; 2.990             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[5]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[5]                              ; 2.944             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[1]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[1]                              ; 2.924             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotEOP_sys                   ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[3]                                    ; 2.913             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[4]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[4]                              ; 2.912             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[8]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[8]                                  ; 2.875             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[3]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[3]                              ; 2.824             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[6]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[6]                                  ; 2.824             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[4]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[4]                                  ; 2.824             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[0]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[0]                                  ; 2.824             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[7]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.819             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[5]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[5]                                  ; 2.811             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[1]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[1]                                  ; 2.811             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[7]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.801             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[2]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[2]                              ; 2.785             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[6]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.775             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[6]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.744             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_FSM:FSM|State.READY                                       ; spw_babasu:u0|spw_babasu_CURRENTSTATE:currentstate|readdata[1]                      ; 2.741             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[0]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.738             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[1]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.731             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotTimeCode_sys              ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[7]                                    ; 2.724             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[1]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.722             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotEEP_sys                   ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[4]                                    ; 2.680             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[4]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.679             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[3]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.677             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[2]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.675             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotData_sys                  ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[5]                                    ; 2.655             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[7]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[7]                                  ; 2.655             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[2]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[2]                                  ; 2.638             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|q[3]                       ; spw_babasu:u0|spw_babasu_DATA_O:data_o|readdata[3]                                  ; 2.629             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[5]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.618             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[0]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.586             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[3]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.551             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|gotBit_sys                   ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[0]                                    ; 2.499             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[2]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.465             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|waddr[4]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.428             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TIME_OUT_sys[7]              ; spw_babasu:u0|spw_babasu_TIME_OUT:time_out|readdata[7]                              ; 2.412             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX_FIFO:TX_FIFO|FIFO:FIFO_inst|raddr[5]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:tx_full|readdata[0]                               ; 2.396             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[6]                                        ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[9]                                    ; 2.368             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[3]                                        ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[9]                                    ; 2.202             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[5]                                        ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[9]                                    ; 2.184             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[4]                                        ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[9]                                    ; 2.165             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[2]                                        ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[9]                                    ; 2.028             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[1]                                        ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[9]                                    ; 1.952             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[7]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.921             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[6]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.891             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[7]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.889             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[1]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.882             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[6]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.875             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[0]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.868             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[5]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.864             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_TX:TX|credit_tx[0]                                        ; spw_babasu:u0|spw_babasu_FLAGS:flags|readdata[9]                                    ; 1.858             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[3]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.834             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[4]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.829             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX:RX|SpwTCR_RX_sync:RX_sync|TICK_OUT_sys                 ; spw_babasu:u0|spw_babasu_RX_EMPTY:tick_out|readdata[0]                              ; 1.804             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|waddr[2]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.795             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[5]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.758             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[1]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.701             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[4]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.694             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[0]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.654             ;
; SPW_TOP:spw_babasu_TRC|SpwTCR_RX_FIFO:RX_FIFO|FIFO:FIFO_inst|raddr[3]                   ; spw_babasu:u0|spw_babasu_RX_EMPTY:rx_empty|readdata[0]                              ; 1.643             ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "spw_babasu"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 4 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "dout_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "dout_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv Line: 9
    Info (184026): differential I/O pin "sout_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sout_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv Line: 10
    Info (184026): differential I/O pin "din_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "din_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv Line: 5
    Info (184026): differential I/O pin "sin_a" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sin_a(n)". File: /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/top_rtl/spw_babasu.sv Line: 6
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G10
    Info (11162): spw_babasu:u0|spw_babasu_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 393 fanout uses global clock CLKCTRL_G11
    Info (11162): SPW_TOP:spw_babasu_TRC|SpwTCR_RX_CLOCK_RECOVER:RX_CLOCK_RECOVER|clk_rx~CLKENA0 with 78 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 2297 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'spw_babasu/synthesis/submodules/altera_reset_controller.sdc'
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: spw_babasu_TRC|RX_CLOCK_RECOVER|clk_rx  from: dataa  to: combout
    Info (332098): From: u0|hps_0|fpga_interfaces|hps2fpga|clk  to: spw_babasu:u0|spw_babasu_hps_0:hps_0|spw_babasu_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3457
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:15
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:09
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:41
Info (11888): Total time spent on timing analysis during the Fitter is 13.66 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:19
Info (144001): Generated suppressed messages file /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/output_files/spw_babasu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 2144 megabytes
    Info: Processing ended: Sat Feb 17 18:56:38 2018
    Info: Elapsed time: 00:02:41
    Info: Total CPU time (on all processors): 00:04:22


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/felipe/Documentos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_babasu/output_files/spw_babasu.fit.smsg.


