
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319105    0.000226    4.638698 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004143    0.395739    0.283281    4.921978 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.395739    0.000079    4.922058 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.922058   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000250   20.559477 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309477   clock uncertainty
                                  0.000000   20.309477   clock reconvergence pessimism
                                 -0.352100   19.957376   library setup time
                                             19.957376   data required time
---------------------------------------------------------------------------------------------
                                             19.957376   data required time
                                             -4.922058   data arrival time
---------------------------------------------------------------------------------------------
                                             15.035319   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319105    0.000425    4.638896 v _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003546    0.378398    0.269603    4.908499 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.378398    0.000036    4.908535 ^ _218_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.908535   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000252   20.559479 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309479   clock uncertainty
                                  0.000000   20.309479   clock reconvergence pessimism
                                 -0.349437   19.960043   library setup time
                                             19.960043   data required time
---------------------------------------------------------------------------------------------
                                             19.960043   data required time
                                             -4.908535   data arrival time
---------------------------------------------------------------------------------------------
                                             15.051509   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000669    4.639140 v _157_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004724    0.270901    0.233772    4.872912 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.270901    0.000061    4.872973 ^ _217_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.872973   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000655   20.559881 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309883   clock uncertainty
                                  0.000000   20.309883   clock reconvergence pessimism
                                 -0.330784   19.979097   library setup time
                                             19.979097   data required time
---------------------------------------------------------------------------------------------
                                             19.979097   data required time
                                             -4.872973   data arrival time
---------------------------------------------------------------------------------------------
                                             15.106125   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000640    4.639112 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004598    0.267693    0.231575    4.870687 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.267693    0.000058    4.870744 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.870744   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000645   20.559872 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309872   clock uncertainty
                                  0.000000   20.309872   clock reconvergence pessimism
                                 -0.330171   19.979700   library setup time
                                             19.979700   data required time
---------------------------------------------------------------------------------------------
                                             19.979700   data required time
                                             -4.870744   data arrival time
---------------------------------------------------------------------------------------------
                                             15.108956   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000755    4.639226 v _155_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004039    0.256245    0.217000    4.856226 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.256245    0.000045    4.856272 ^ _216_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.856272   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000593   20.559820 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309820   clock uncertainty
                                  0.000000   20.309820   clock reconvergence pessimism
                                 -0.327983   19.981836   library setup time
                                             19.981836   data required time
---------------------------------------------------------------------------------------------
                                             19.981836   data required time
                                             -4.856272   data arrival time
---------------------------------------------------------------------------------------------
                                             15.125566   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _247_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000476    4.383085 ^ _202_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004540    0.239695    0.179989    4.563074 v _202_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _103_ (net)
                      0.239695    0.000047    4.563121 v _203_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004334    0.334189    0.274305    4.837427 ^ _203_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.334189    0.000083    4.837510 ^ _247_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.837510   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000355   20.558609 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308611   clock uncertainty
                                  0.000000   20.308611   clock reconvergence pessimism
                                 -0.342819   19.965792   library setup time
                                             19.965792   data required time
---------------------------------------------------------------------------------------------
                                             19.965792   data required time
                                             -4.837510   data arrival time
---------------------------------------------------------------------------------------------
                                             15.128282   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004586    0.123065    0.045452    4.045452 ^ ena (in)
                                                         ena (net)
                      0.123065    0.000000    4.045452 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.018418    0.341173    0.337157    4.382609 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net1 (net)
                      0.341173    0.000518    4.383128 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
     6    0.034539    0.319105    0.255344    4.638472 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_2)
                                                         _075_ (net)
                      0.319106    0.000638    4.639109 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003577    0.244416    0.213787    4.852896 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.244416    0.000036    4.852932 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.852932   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000615   20.559841 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309841   clock uncertainty
                                  0.000000   20.309841   clock reconvergence pessimism
                                 -0.325723   19.984118   library setup time
                                             19.984118   data required time
---------------------------------------------------------------------------------------------
                                             19.984118   data required time
                                             -4.852932   data arrival time
---------------------------------------------------------------------------------------------
                                             15.131186   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334602    0.001630    5.362326 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362326   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000341   20.558596 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308596   clock uncertainty
                                  0.000000   20.308596   clock reconvergence pessimism
                                  0.209655   20.518251   library recovery time
                                             20.518251   data required time
---------------------------------------------------------------------------------------------
                                             20.518251   data required time
                                             -5.362326   data arrival time
---------------------------------------------------------------------------------------------
                                             15.155925   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334600    0.001536    5.362232 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362232   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000531   20.558786 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308786   clock uncertainty
                                  0.000000   20.308786   clock reconvergence pessimism
                                  0.209655   20.518440   library recovery time
                                             20.518440   data required time
---------------------------------------------------------------------------------------------
                                             20.518440   data required time
                                             -5.362232   data arrival time
---------------------------------------------------------------------------------------------
                                             15.156209   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _218_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334599    0.001477    5.362174 ^ _218_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362174   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000252   20.559479 ^ _218_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309479   clock uncertainty
                                  0.000000   20.309479   clock reconvergence pessimism
                                  0.209838   20.519318   library recovery time
                                             20.519318   data required time
---------------------------------------------------------------------------------------------
                                             20.519318   data required time
                                             -5.362174   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157146   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372073    0.000703    4.902955 ^ fanout14/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.073119    0.334579    0.457741    5.360696 ^ fanout14/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net14 (net)
                      0.334599    0.001450    5.362145 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.362145   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000250   20.559477 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309477   clock uncertainty
                                  0.000000   20.309477   clock reconvergence pessimism
                                  0.209839   20.519316   library recovery time
                                             20.519316   data required time
---------------------------------------------------------------------------------------------
                                             20.519316   data required time
                                             -5.362145   data arrival time
---------------------------------------------------------------------------------------------
                                             15.157170   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372129    0.002748    4.905000 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.905000   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000735   20.558990 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308990   clock uncertainty
                                  0.000000   20.308990   clock reconvergence pessimism
                                  0.203815   20.512806   library recovery time
                                             20.512806   data required time
---------------------------------------------------------------------------------------------
                                             20.512806   data required time
                                             -4.905000   data arrival time
---------------------------------------------------------------------------------------------
                                             15.607807   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372130    0.002765    4.905016 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.905016   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000750   20.559004 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309006   clock uncertainty
                                  0.000000   20.309006   clock reconvergence pessimism
                                  0.203815   20.512821   library recovery time
                                             20.512821   data required time
---------------------------------------------------------------------------------------------
                                             20.512821   data required time
                                             -4.905016   data arrival time
---------------------------------------------------------------------------------------------
                                             15.607803   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372128    0.002702    4.904953 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904953   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000751   20.559006 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309006   clock uncertainty
                                  0.000000   20.309006   clock reconvergence pessimism
                                  0.203815   20.512823   library recovery time
                                             20.512823   data required time
---------------------------------------------------------------------------------------------
                                             20.512823   data required time
                                             -4.904953   data arrival time
---------------------------------------------------------------------------------------------
                                             15.607869   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372111    0.002203    4.904454 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904454   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100385    0.000629   20.558884 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308884   clock uncertainty
                                  0.000000   20.308884   clock reconvergence pessimism
                                  0.203818   20.512701   library recovery time
                                             20.512701   data required time
---------------------------------------------------------------------------------------------
                                             20.512701   data required time
                                             -4.904454   data arrival time
---------------------------------------------------------------------------------------------
                                             15.608248   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372126    0.002645    4.904897 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904897   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000615   20.559841 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309841   clock uncertainty
                                  0.000000   20.309841   clock reconvergence pessimism
                                  0.203994   20.513834   library recovery time
                                             20.513834   data required time
---------------------------------------------------------------------------------------------
                                             20.513834   data required time
                                             -4.904897   data arrival time
---------------------------------------------------------------------------------------------
                                             15.608938   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _217_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372123    0.002570    4.904822 ^ _217_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904822   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000655   20.559881 ^ _217_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309883   clock uncertainty
                                  0.000000   20.309883   clock reconvergence pessimism
                                  0.203994   20.513876   library recovery time
                                             20.513876   data required time
---------------------------------------------------------------------------------------------
                                             20.513876   data required time
                                             -4.904822   data arrival time
---------------------------------------------------------------------------------------------
                                             15.609054   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372123    0.002550    4.904801 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904801   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101653    0.000645   20.559872 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309872   clock uncertainty
                                  0.000000   20.309872   clock reconvergence pessimism
                                  0.203994   20.513865   library recovery time
                                             20.513865   data required time
---------------------------------------------------------------------------------------------
                                             20.513865   data required time
                                             -4.904801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.609063   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _216_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344172    0.001563    4.430998 ^ fanout15/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.083386    0.372065    0.471253    4.902252 ^ fanout15/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net15 (net)
                      0.372110    0.002145    4.904396 ^ _216_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.904396   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001361   20.321980 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.034434    0.101652    0.237247   20.559225 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.101652    0.000593   20.559820 ^ _216_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.309820   clock uncertainty
                                  0.000000   20.309820   clock reconvergence pessimism
                                  0.203996   20.513817   library recovery time
                                             20.513817   data required time
---------------------------------------------------------------------------------------------
                                             20.513817   data required time
                                             -4.904396   data arrival time
---------------------------------------------------------------------------------------------
                                             15.609420   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _247_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004286    0.118273    0.042566    4.042565 ^ rst_n (in)
                                                         rst_n (net)
                      0.118273    0.000000    4.042565 ^ input2/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
     4    0.038334    0.344149    0.386870    4.429436 ^ input2/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_2)
                                                         net2 (net)
                      0.344177    0.001787    4.431222 ^ _247_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.431222   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.026873    0.143076    0.067224   20.067225 ^ clk (in)
                                                         clk (net)
                      0.143077    0.000000   20.067225 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.050901    0.115777    0.253394   20.320620 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115783    0.001373   20.321991 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     7    0.032974    0.100384    0.236263   20.558254 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.100384    0.000355   20.558609 ^ _247_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   20.308611   clock uncertainty
                                  0.000000   20.308611   clock reconvergence pessimism
                                  0.208165   20.516775   library recovery time
                                             20.516775   data required time
---------------------------------------------------------------------------------------------
                                             20.516775   data required time
                                             -4.431222   data arrival time
---------------------------------------------------------------------------------------------
                                             16.085552   slack (MET)



