#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Dec 22 22:04:44 2021
# Process ID: 2369975
# Current directory: /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1
# Command line: vivado -log board_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board_top.tcl
# Log file: /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/board_top.vds
# Journal file: /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/vivado.jou
# Running On: niklasPC, OS: Linux, CPU Frequency: 3829.666 MHz, CPU Physical cores: 16, Host memory: 33678 MB
#-----------------------------------------------------------
source board_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.srcs/utils_1/imports/synth_1/generated.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.srcs/utils_1/imports/synth_1/generated.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top board_top -part xc7a100tcsg324-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.srcs/sources_1/ip/instructionRom/instructionRom.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2371384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2588.992 ; gain = 0.000 ; free physical = 4080 ; free virtual = 23608
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board_top' [/home/niklas/dev/EDiC/sim_ttl/_src/board_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_5Mhz' [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/clk_wiz_5Mhz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_5Mhz' (1#1) [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/clk_wiz_5Mhz_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'generated' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2]
INFO: [Synth 8-6157] synthesizing module 'displayDriver' [/home/niklas/dev/EDiC/sim_ttl/_src/displayDriver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'displayDriver' (2#1) [/home/niklas/dev/EDiC/sim_ttl/_src/displayDriver.v:1]
INFO: [Synth 8-6157] synthesizing module 'microCodeRom' [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/microCodeRom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'microCodeRom' (3#1) [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/microCodeRom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'instructionRom' [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/instructionRom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instructionRom' (4#1) [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/instructionRom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'tristatenet' [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tristatenet' (5#1) [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristatenet__parameterized0' [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
	Parameter INPUT_COUNT bound to: 8 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:30]
INFO: [Synth 8-251] More than one output enable is high () at 1'b0. [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:30]
INFO: [Synth 8-6155] done synthesizing module 'tristatenet__parameterized0' (5#1) [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristatenet__parameterized1' [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
	Parameter INPUT_COUNT bound to: 2 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:30]
INFO: [Synth 8-251] More than one output enable is high () at 1'b0. [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:30]
INFO: [Synth 8-6155] done synthesizing module 'tristatenet__parameterized1' (5#1) [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristatenet__parameterized2' [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
	Parameter INPUT_COUNT bound to: 3 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:23]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:30]
INFO: [Synth 8-251] More than one output enable is high () at 1'b0. [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:30]
INFO: [Synth 8-6155] done synthesizing module 'tristatenet__parameterized2' (5#1) [/home/niklas/dev/EDiC/sim_ttl/_src/tristatenet.v:1]
INFO: [Synth 8-6157] synthesizing module 'ic74ABT540' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74ABT540.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ic74ABT540' (6#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74ABT540.v:3]
INFO: [Synth 8-6157] synthesizing module 'ic74LS86' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS86.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS86' (7#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS86.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74LS08' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS08.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS08' (8#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS08.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74LS32' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS32' (9#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS32.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74AS825' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74AS825.v:2]
WARNING: [Synth 8-6104] Input port 'port25' has an internal driver [/home/niklas/dev/EDiC/sim_ttl/_src/ic74AS825.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ic74AS825' (10#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74AS825.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74LS151' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS151.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS151' (11#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS151.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74LS153' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS153.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS153' (12#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS153.v:2]
WARNING: [Synth 8-7071] port 'port4' of module 'ic74LS86' is unconnected for instance 'inst_U2' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2527]
WARNING: [Synth 8-7071] port 'port5' of module 'ic74LS86' is unconnected for instance 'inst_U2' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2527]
WARNING: [Synth 8-7071] port 'port6' of module 'ic74LS86' is unconnected for instance 'inst_U2' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2527]
WARNING: [Synth 8-7023] instance 'inst_U2' of module 'ic74LS86' has 14 connections declared, but only 11 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2527]
INFO: [Synth 8-6157] synthesizing module 'ic74LS04' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS04.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS04' (13#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS04.v:2]
WARNING: [Synth 8-7071] port 'port3' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port4' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port5' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port6' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port7' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port8' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port9' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port10' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port11' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port12' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port13' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7071] port 'port14' of module 'ic74LS04' is unconnected for instance 'inst_U104' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
WARNING: [Synth 8-7023] instance 'inst_U104' of module 'ic74LS04' has 14 connections declared, but only 2 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2636]
INFO: [Synth 8-6157] synthesizing module 'ic74F521' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74F521.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74F521' (14#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74F521.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74LS245' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS245.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS245' (15#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS245.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2715]
INFO: [Synth 8-6157] synthesizing module 'icds1813' [/home/niklas/dev/EDiC/sim_ttl/_src/icds1813.v:2]
INFO: [Synth 8-6155] done synthesizing module 'icds1813' (16#1) [/home/niklas/dev/EDiC/sim_ttl/_src/icds1813.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74LS14' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS14.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS14' (17#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS14.v:3]
INFO: [Synth 8-6157] synthesizing module 'ic74LS273' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS273.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS273' (18#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS273.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port1' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port2' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port3' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port4' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port5' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port6' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port8' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port9' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port10' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port11' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port12' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7071] port 'port13' of module 'ic74LS08' is unconnected for instance 'inst_U82' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
WARNING: [Synth 8-7023] instance 'inst_U82' of module 'ic74LS08' has 14 connections declared, but only 2 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2888]
INFO: [Synth 8-6157] synthesizing module 'ic74LS374' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS374.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS374' (19#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS374.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2950]
INFO: [Synth 8-6157] synthesizing module 'ic28C256' [/home/niklas/dev/EDiC/sim_ttl/_src/ic28C256.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic28C256' (20#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic28C256.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2981]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3012]
WARNING: [Synth 8-7071] port 'port4' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port5' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port6' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port7' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port8' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port9' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port10' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port11' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port12' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port13' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port14' of module 'ic74LS32' is unconnected for instance 'inst_U90' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7023] instance 'inst_U90' of module 'ic74LS32' has 14 connections declared, but only 3 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3043]
WARNING: [Synth 8-7071] port 'port4' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port5' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port6' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port7' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port8' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port9' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port10' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port11' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port12' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port13' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7071] port 'port14' of module 'ic74LS32' is unconnected for instance 'inst_U89' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-7023] instance 'inst_U89' of module 'ic74LS32' has 14 connections declared, but only 3 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3049]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3083]
INFO: [Synth 8-6157] synthesizing module 'ic5082_7340' [/home/niklas/dev/EDiC/sim_ttl/_src/ic5082_7340.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic5082_7340' (21#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic5082_7340.v:2]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3202]
INFO: [Synth 8-6157] synthesizing module 'ic74AS867' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74AS867.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74AS867' (22#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74AS867.v:2]
WARNING: [Synth 8-7071] port 'port3' of module 'ic74LS04' is unconnected for instance 'inst_U48' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3300]
WARNING: [Synth 8-7071] port 'port4' of module 'ic74LS04' is unconnected for instance 'inst_U48' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3300]
WARNING: [Synth 8-7023] instance 'inst_U48' of module 'ic74LS04' has 14 connections declared, but only 12 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3300]
WARNING: [Synth 8-7071] port 'port4' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port5' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port6' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port7' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port8' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port9' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port10' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port11' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port12' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port13' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port14' of module 'ic74LS08' is unconnected for instance 'inst_U105' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7023] instance 'inst_U105' of module 'ic74LS08' has 14 connections declared, but only 3 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3315]
WARNING: [Synth 8-7071] port 'port7' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7071] port 'port8' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7071] port 'port9' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7071] port 'port10' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7071] port 'port11' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7071] port 'port12' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7071] port 'port13' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7071] port 'port14' of module 'ic74LS32' is unconnected for instance 'inst_U103' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-7023] instance 'inst_U103' of module 'ic74LS32' has 14 connections declared, but only 6 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3413]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3693]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3775]
WARNING: [Synth 8-7071] port 'port5' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port6' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port7' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port8' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port9' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port10' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port11' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port12' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port13' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7071] port 'port14' of module 'ic74LS04' is unconnected for instance 'inst_U80' [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
WARNING: [Synth 8-7023] instance 'inst_U80' of module 'ic74LS04' has 14 connections declared, but only 4 given [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:3829]
INFO: [Synth 8-6157] synthesizing module 'icAS6C4008_55PCN' [/home/niklas/dev/EDiC/sim_ttl/_src/icAS6C4008_55PCN.v:2]
INFO: [Synth 8-6157] synthesizing module 'as6c4008_55pcn_mem' [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/as6c4008_55pcn_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'as6c4008_55pcn_mem' (23#1) [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/as6c4008_55pcn_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icAS6C4008_55PCN' (24#1) [/home/niklas/dev/EDiC/sim_ttl/_src/icAS6C4008_55PCN.v:2]
INFO: [Synth 8-6157] synthesizing module 'ic74LS157' [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS157.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ic74LS157' (25#1) [/home/niklas/dev/EDiC/sim_ttl/_src/ic74LS157.v:2]
WARNING: [Synth 8-3848] Net o_r0 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:33]
WARNING: [Synth 8-3848] Net o_r1 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:34]
WARNING: [Synth 8-3848] Net U63_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:786]
WARNING: [Synth 8-3848] Net unconnected_U77_Pad1 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:892]
WARNING: [Synth 8-3848] Net unconnected_U77_Pad30 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:893]
WARNING: [Synth 8-3848] Net U83_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:792]
WARNING: [Synth 8-3848] Net U92_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:793]
WARNING: [Synth 8-3848] Net U41_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:785]
WARNING: [Synth 8-3848] Net U40_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:784]
WARNING: [Synth 8-3848] Net U70_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:789]
WARNING: [Synth 8-3848] Net U9_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:795]
WARNING: [Synth 8-3848] Net unconnected_U83_Pad7 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:900]
WARNING: [Synth 8-3848] Net U64_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:787]
WARNING: [Synth 8-3848] Net U68_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:788]
WARNING: [Synth 8-3848] Net U71_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:790]
WARNING: [Synth 8-3848] Net U97_noe in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:794]
WARNING: [Synth 8-3848] Net unconnected_U81_Pad1 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:894]
WARNING: [Synth 8-3848] Net unconnected_U81_Pad2 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:895]
WARNING: [Synth 8-3848] Net unconnected_U101_Pad12 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:873]
WARNING: [Synth 8-3848] Net unconnected_U101_Pad13 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:874]
WARNING: [Synth 8-3848] Net unconnected_U101_Pad14 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:875]
WARNING: [Synth 8-3848] Net unconnected_U101_Pad15 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:876]
WARNING: [Synth 8-3848] Net unconnected_U2_Pad9 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:884]
WARNING: [Synth 8-3848] Net unconnected_U2_Pad10 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:879]
WARNING: [Synth 8-3848] Net unconnected_U2_Pad12 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:881]
WARNING: [Synth 8-3848] Net unconnected_U2_Pad13 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:882]
WARNING: [Synth 8-3848] Net unconnected_U100_Pad1 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:871]
WARNING: [Synth 8-3848] Net unconnected_U100_Pad30 in module/entity generated does not have driver. [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:872]
INFO: [Synth 8-6155] done synthesizing module 'generated' (26#1) [/home/niklas/dev/EDiC/sim_ttl/_src/generated.v:2]
INFO: [Synth 8-6157] synthesizing module 'expansion_uart' [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/expansion_uart.v:1]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/expansion_uart.v:41]
INFO: [Synth 8-251] uart: writing unknown address xx. @1'b0 [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/expansion_uart.v:41]
WARNING: [Synth 8-639] system function call 'time' not supported [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/expansion_uart.v:72]
INFO: [Synth 8-251] uart: reading unknown address xx. @1'b0 [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/expansion_uart.v:72]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_rx' [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/uart_fifo_rx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_rx' (27#1) [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/uart_fifo_rx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/uart_rx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (28#1) [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fifo_tx' [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/uart_fifo_tx_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uart_fifo_tx' (29#1) [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/.Xil/Vivado-2369975-niklasPC/realtime/uart_fifo_tx_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (30#1) [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'expansion_uart' (31#1) [/home/niklas/dev/EDiC/sim_ttl/_src/expansionCards/UART/expansion_uart.v:1]
INFO: [Synth 8-6155] done synthesizing module 'board_top' (32#1) [/home/niklas/dev/EDiC/sim_ttl/_src/board_top.v:1]
WARNING: [Synth 8-7129] Port port8 in module ic74LS157 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port16 in module ic74LS157 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port8 in module ic74LS151 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port16 in module ic74LS151 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port1 in module ic74LS245 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port10 in module ic74LS245 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port19 in module ic74LS245 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port20 in module ic74LS245 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port12 in module ic74AS825 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port24 in module ic74AS825 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port1 in module ic74ABT540 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port10 in module ic74ABT540 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port19 in module ic74ABT540 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port20 in module ic74ABT540 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port1 in module icAS6C4008_55PCN is either unconnected or has no load
WARNING: [Synth 8-7129] Port port16 in module icAS6C4008_55PCN is either unconnected or has no load
WARNING: [Synth 8-7129] Port port30 in module icAS6C4008_55PCN is either unconnected or has no load
WARNING: [Synth 8-7129] Port port32 in module icAS6C4008_55PCN is either unconnected or has no load
WARNING: [Synth 8-7129] Port port10 in module ic74F521 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port20 in module ic74F521 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port7 in module ic74LS04 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port14 in module ic74LS04 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port1 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port2 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port3 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port4 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port5 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port6 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port7 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port8 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port9 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port10 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port11 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port12 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port13 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port14 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port15 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port16 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port17 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port18 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port19 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port20 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port21 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port22 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port23 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port24 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port25 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port26 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port27 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port28 in module ic28C256 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port12 in module ic74AS867 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port24 in module ic74AS867 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port7 in module ic74LS32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port14 in module ic74LS32 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port7 in module ic74LS08 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port14 in module ic74LS08 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port1 in module ic74LS374 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port10 in module ic74LS374 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port20 in module ic74LS374 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port7 in module ic74LS86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port14 in module ic74LS86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port10 in module ic74LS273 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port20 in module ic74LS273 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port7 in module ic74LS14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port14 in module ic74LS14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port8 in module ic74LS153 is either unconnected or has no load
WARNING: [Synth 8-7129] Port port16 in module ic74LS153 is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[7] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[6] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[5] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[4] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[3] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[2] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[1] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[0] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[7] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[6] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[5] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[4] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[3] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[2] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[1] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[0] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_btnReset in module generated is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2588.992 ; gain = 0.000 ; free physical = 4885 ; free virtual = 24418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.992 ; gain = 0.000 ; free physical = 4921 ; free virtual = 24453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.992 ; gain = 0.000 ; free physical = 4921 ; free virtual = 24453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.992 ; gain = 0.000 ; free physical = 4916 ; free virtual = 24447
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc] for cell 'inst_clk5Mhz'
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc] for cell 'inst_clk5Mhz'
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/as6c4008_55pcn_mem/as6c4008_55pcn_mem/as6c4008_55pcn_mem_in_context.xdc] for cell 'inst_generated/inst_U77/inst_mem'
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/as6c4008_55pcn_mem/as6c4008_55pcn_mem/as6c4008_55pcn_mem_in_context.xdc] for cell 'inst_generated/inst_U77/inst_mem'
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/as6c4008_55pcn_mem/as6c4008_55pcn_mem/as6c4008_55pcn_mem_in_context.xdc] for cell 'inst_generated/inst_U100/inst_mem'
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/as6c4008_55pcn_mem/as6c4008_55pcn_mem/as6c4008_55pcn_mem_in_context.xdc] for cell 'inst_generated/inst_U100/inst_mem'
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/instructionRom/instructionRom/instructionRom_in_context.xdc] for cell 'inst_generated/inst_instructionRom'
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/instructionRom/instructionRom/instructionRom_in_context.xdc] for cell 'inst_generated/inst_instructionRom'
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/microCodeRom/microCodeRom/microCodeRom_in_context.xdc] for cell 'inst_generated/inst_microCodeRom'
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/microCodeRom/microCodeRom/microCodeRom_in_context.xdc] for cell 'inst_generated/inst_microCodeRom'
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/uart_fifo_rx/uart_fifo_rx/uart_fifo_rx_in_context.xdc] for cell 'uart/inst_fifo_rx'
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/uart_fifo_rx/uart_fifo_rx/uart_fifo_rx_in_context.xdc] for cell 'uart/inst_fifo_rx'
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/uart_fifo_tx/uart_fifo_tx/uart_fifo_tx_in_context.xdc] for cell 'uart/inst_fifo_tx'
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/uart_fifo_tx/uart_fifo_tx/uart_fifo_tx_in_context.xdc] for cell 'uart/inst_fifo_tx'
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc]
WARNING: [Constraints 18-619] A clock with name 'i_clk100' already exists, overwriting the previous clock with the same name. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:94]
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:103]
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT0'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:104]
WARNING: [Vivado 12-508] No pins matched 'inst_clk5Mhz/inst/mmcm_adv_inst/CLKOUT2'. [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc:114]
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/board_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/niklas/dev/EDiC/sim_ttl/_src/io_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.793 ; gain = 0.000 ; free physical = 4817 ; free virtual = 24349
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.793 ; gain = 0.000 ; free physical = 4818 ; free virtual = 24349
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4896 ; free virtual = 24429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4896 ; free virtual = 24429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk100. (constraint file  /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk100. (constraint file  /home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.gen/sources_1/ip/clk_wiz_5Mhz/clk_wiz_5Mhz/clk_wiz_5Mhz_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for inst_clk5Mhz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_generated/inst_U77/inst_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_generated/inst_U100/inst_mem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_generated/inst_instructionRom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_generated/inst_microCodeRom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart/inst_fifo_rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for uart/inst_fifo_tx. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4896 ; free virtual = 24428
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE0 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4885 ; free virtual = 24419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 4     
	   3 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 40    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 110   
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 314   
	   4 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port o_r0[7] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[6] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[5] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[4] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[3] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[2] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[1] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r0[0] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[7] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[6] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[5] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[4] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[3] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[2] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[1] in module generated is either unconnected or has no load
WARNING: [Synth 8-7129] Port o_r1[0] in module generated is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4871 ; free virtual = 24408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'i_clk100'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4754 ; free virtual = 24291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4751 ; free virtual = 24288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4763 ; free virtual = 24300
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \inst_generated/inst_U34  of module icds1813 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \inst_generated/inst_U94  of module ic5082_7340__1 having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \inst_generated/inst_U93  of module ic5082_7340 having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4760 ; free virtual = 24294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4760 ; free virtual = 24294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4759 ; free virtual = 24293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4758 ; free virtual = 24292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4751 ; free virtual = 24285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4749 ; free virtual = 24283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_5Mhz       |         1|
|2     |microCodeRom       |         1|
|3     |instructionRom     |         1|
|4     |as6c4008_55pcn_mem |         2|
|5     |uart_fifo_rx       |         1|
|6     |uart_fifo_tx       |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |as6c4008_55pcn_mem |     2|
|3     |clk_wiz_5Mhz       |     1|
|4     |instructionRom     |     1|
|5     |microCodeRom       |     1|
|6     |uart_fifo_rx       |     1|
|7     |uart_fifo_tx       |     1|
|8     |BUFG               |     1|
|9     |CARRY4             |     8|
|10    |LUT1               |    13|
|11    |LUT2               |    23|
|12    |LUT3               |    72|
|13    |LUT4               |    47|
|14    |LUT5               |    86|
|15    |LUT6               |   119|
|16    |FDCE               |   180|
|17    |FDPE               |     1|
|18    |FDRE               |    47|
|19    |FDSE               |     7|
|20    |IBUF               |    14|
|21    |OBUF               |    17|
|22    |OBUFT              |    16|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4747 ; free virtual = 24281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2652.793 ; gain = 0.000 ; free physical = 4804 ; free virtual = 24338
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2652.793 ; gain = 63.801 ; free physical = 4804 ; free virtual = 24338
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.793 ; gain = 0.000 ; free physical = 4891 ; free virtual = 24425
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2652.793 ; gain = 0.000 ; free physical = 4833 ; free virtual = 24367
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cd453dc6
INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 257 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2652.793 ; gain = 64.031 ; free physical = 5033 ; free virtual = 24566
INFO: [Common 17-1381] The checkpoint '/home/niklas/dev/EDiC/sim_ttl/vivado/EDiC-TTL.runs/synth_1/board_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_top_utilization_synth.rpt -pb board_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 22:05:21 2021...
