{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 16:38:27 2017 " "Info: Processing started: Wed Nov 01 16:38:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dec_2x4_E -c Dec_2x4_E " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Dec_2x4_E -c Dec_2x4_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Dec_2x4_E.vhd 6 3 " "Info: Found 6 design units, including 3 entities, in source file Dec_2x4_E.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_Gate-Func " "Info: Found design unit 1: NAND_Gate-Func" {  } { { "Dec_2x4_E.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NOT_Gate-Func " "Info: Found design unit 2: NOT_Gate-Func" {  } { { "Dec_2x4_E.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Dec_2x4_E-Func " "Info: Found design unit 3: Dec_2x4_E-Func" {  } { { "Dec_2x4_E.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NAND_Gate " "Info: Found entity 1: NAND_Gate" {  } { { "Dec_2x4_E.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 NOT_Gate " "Info: Found entity 2: NOT_Gate" {  } { { "Dec_2x4_E.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Dec_2x4_E " "Info: Found entity 3: Dec_2x4_E" {  } { { "Dec_2x4_E.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 33 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dec_2x4_E " "Info: Elaborating entity \"Dec_2x4_E\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_Gate NOT_Gate:GI1 " "Info: Elaborating entity \"NOT_Gate\" for hierarchy \"NOT_Gate:GI1\"" {  } { { "Dec_2x4_E.vhd" "GI1" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_Gate NAND_Gate:GA1 " "Info: Elaborating entity \"NAND_Gate\" for hierarchy \"NAND_Gate:GA1\"" {  } { { "Dec_2x4_E.vhd" "GA1" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Decodificador 2x4)/Dec_2x4_E.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 16:38:38 2017 " "Info: Processing ended: Wed Nov 01 16:38:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
