@W: CG921 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\cpu0\2.2.0\rtl\cpu0.sv":14861:8:14861:29|resetCtrl_mainClkReset is already declared in this scope.
@W: CG921 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\cpu0\2.2.0\rtl\cpu0.sv":14862:8:14862:28|resetCtrl_systemReset is already declared in this scope.
@W: CG921 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\cpu0\2.2.0\rtl\cpu0.sv":14863:8:14863:29|resetCtrl_systemResetN is already declared in this scope.
@W: CG921 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\cpu0\2.2.0\rtl\cpu0.sv":14861:8:14861:29|resetCtrl_mainClkReset is already declared in this scope.
@W: CG921 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\cpu0\2.2.0\rtl\cpu0.sv":14862:8:14862:28|resetCtrl_systemReset is already declared in this scope.
@W: CG921 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\cpu0\2.2.0\rtl\cpu0.sv":14863:8:14863:29|resetCtrl_systemResetN is already declared in this scope.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":122:11:122:19|Removing wire cfg_clk_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":123:11:123:20|Removing wire sedc_rst_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":124:11:124:20|Removing wire lmmi_clk_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":125:11:125:23|Removing wire lmmi_resetn_o, as there is no assignment to it.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":122:11:122:19|*Output cfg_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":123:11:123:20|*Output sedc_rst_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":124:11:124:20|*Output lmmi_clk_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\osc0\1.4.0\rtl\osc0.v":125:11:125:23|*Output lmmi_resetn_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter CLKOS2_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter CLKOS3_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter CLKOS4_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter CLKOS5_TRIM on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter DELAY_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter DIRECTION on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter DYN_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter ENABLE_SYNC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FAST_LOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_CUR_BLE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_EDGE_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_IF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_MODE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_PI_BYPASS on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_PI_RC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_PR_CC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FBK_PR_IC on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FLOAT_CP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FLOCK_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FLOCK_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FLOCK_SRC_SEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter FORCE_FILTER on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter I_CTRL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter IPI_COMP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter LDT_INT_LOCK_STICKY on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter LDT_LOCK on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter LOAD_REG on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter OPENLOOP_EN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter REF_MMD_IN on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter REF_TIMING_CTL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter REFIN_RESET on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter RESET_LF on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter ROTATE on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter SLEEP on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter STDBY_ATT on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter TRIMOS2_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter TRIMOS3_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter TRIMOS4_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter TRIMOS5_BYPASS_N on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter PHASE_SEL_DEL on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter PHASE_SEL_DEL_P1 on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":1287:67:1287:71|Type of parameter EXTERNAL_DIVIDE_FACTOR on the instance u_PLL is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":285:16:285:24|Removing wire refdetlos, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":304:16:304:27|Removing wire apb_pready_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":305:16:305:28|Removing wire apb_pslverr_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":306:22:306:33|Removing wire apb_prdata_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":621:9:621:26|Removing wire apb_lmmi_request_w, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":622:15:622:31|Removing wire apb_lmmi_offset_w, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":623:15:623:30|Removing wire apb_lmmi_wdata_w, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":624:15:624:30|Removing wire apb_lmmi_rdata_w, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":625:9:625:25|Removing wire apb_lmmi_wr_rdn_w, as there is no assignment to it.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":285:16:285:24|*Output refdetlos has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":304:16:304:27|*Output apb_pready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":305:16:305:28|*Output apb_pslverr_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\module\pll0\1.7.0\rtl\pll0.v":306:22:306:33|*Output apb_prdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":777:36:777:41|Removing wire gpio_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":778:36:778:44|Removing wire gpio_en_o, as there is no assignment to it.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":777:36:777:41|*Output gpio_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":778:36:778:44|*Output gpio_en_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":530:36:530:47|Removing wire lmmi_rdata_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":531:11:531:28|Removing wire lmmi_rdata_valid_o, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":532:11:532:22|Removing wire lmmi_ready_o, as there is no assignment to it.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":530:36:530:47|*Output lmmi_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":531:11:531:28|*Output lmmi_rdata_valid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":532:11:532:22|*Output lmmi_ready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":47:27:47:40|Type of parameter SYS_CLOCK_FREQ on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":47:27:47:40|Type of parameter CLK_DIVISOR on the instance lscc_uart_inst is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2677:45:2677:53|Type of parameter CLK_IN_MHZ on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2677:45:2677:53|Type of parameter CLK_DIVISOR on the instance u_intface is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":542:11:542:24|Removing wire fifo_empty_thr, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":543:11:543:23|Removing wire fifo_full_thr, as there is no assignment to it.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":548:8:548:13|Object dlab_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":601:37:601:44|Removing wire thr_fifo, as there is no assignment to it.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":626:8:626:26|Object iir_rd_strobe_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":629:8:629:13|Object lsr2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":630:8:630:13|Object lsr3_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":631:8:631:13|Object lsr4_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":645:9:645:28|Removing wire fifo_almost_full_thr, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":646:9:646:29|Removing wire fifo_almost_empty_thr, as there is no assignment to it.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":647:15:647:26|Removing wire fifo_din_thr, as there is no assignment to it.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":648:8:648:18|Object fifo_wr_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":649:8:649:20|Object fifo_wr_q_thr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":650:9:650:25|Removing wire fifo_wr_pulse_thr, as there is no assignment to it.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":542:11:542:24|*Output fifo_empty_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":543:11:543:23|*Output fifo_full_thr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG360 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1389:17:1389:24|Removing wire rbr_fifo, as there is no assignment to it.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1405:14:1405:18|Object count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1418:8:1418:15|Object rxclk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1436:15:1436:22|Object fifo_din is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1437:8:1437:14|Object fifo_wr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1438:8:1438:16|Object fifo_wr_q is declared but not assigned. Either assign a value or remove the declaration.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1389:17:1389:24|*Output rbr_fifo has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1396:11:1396:20|*Output fifo_empty has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":1397:11:1397:26|*Output fifo_almost_full has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2040:8:2040:20|Object tx_in_start_s is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2045:8:2045:16|Object txclk_ena is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2046:8:2046:16|Object txclk_enb is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2048:14:2048:20|Object count_v is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2049:8:2049:17|Object thr_rd_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2050:8:2050:19|Object thr_rd_delay is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2051:8:2051:16|Object last_word is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1891:8:1891:25|Object mem_rdata_valid_2r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1905:8:1905:17|Object rlast_q2_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1912:29:1912:49|Object araddr_narrow_strb_2q is declared but not assigned. Either assign a value or remove the declaration.
@W: CL190 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":2120:4:2120:9|Optimizing register bit axi_bresp_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":2520:4:2520:9|Optimizing register bit axi_rresp_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":2520:4:2520:9|Pruning register bit 0 of axi_rresp_r[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":2120:4:2120:9|Pruning register bit 0 of axi_bresp_r[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1316:33:1316:47|*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1317:33:1317:47|*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1318:33:1318:47|*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1319:33:1319:47|*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":3543:22:3543:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":3555:22:3555:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1452:14:1452:22|Object aw_nstate is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1453:14:1453:26|Object aw_cstate_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1454:14:1454:22|Object ar_nstate is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1455:14:1455:26|Object ar_cstate_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CL207 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1473:16:1473:21|All reachable assignments to s0_prio.axi_s1_wready_reg assign 0, register removed by optimization.
@W: CL207 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1473:16:1473:21|All reachable assignments to s0_prio.axi_s1_awready_reg assign 0, register removed by optimization.
@W: CL207 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1473:16:1473:21|All reachable assignments to s0_prio.axi_s1_arready_reg assign 0, register removed by optimization.
@W: CL177 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1473:16:1473:21|Sharing sequential element s0_prio.axi_s0_awready_reg and merging s0_prio.axi_s0_wready_reg. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":1473:16:1473:21|Sharing sequential element s0_prio.axi_s0_arready_reg and merging s0_prio.axi_s0_wready_reg. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7818:16:7818:34|*Output ahbl_s0_hreadyout_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7819:16:7819:30|*Output ahbl_s0_hresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7820:37:7820:52|*Output ahbl_s0_hrdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7836:16:7836:34|*Output ahbl_s1_hreadyout_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7837:16:7837:30|*Output ahbl_s1_hresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7838:37:7838:52|*Output ahbl_s1_hrdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7897:11:7897:26|*Output axi_s1_awready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7902:11:7902:25|*Output axi_s1_wready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7903:30:7903:41|*Output axi_s1_bid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7904:17:7904:30|*Output axi_s1_bresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7905:11:7905:25|*Output axi_s1_bvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7918:11:7918:26|*Output axi_s1_arready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7919:30:7919:41|*Output axi_s1_rid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7920:32:7920:45|*Output axi_s1_rdata_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7921:17:7921:30|*Output axi_s1_rresp_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7922:11:7922:24|*Output axi_s1_rlast_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7923:11:7923:25|*Output axi_s1_rvalid_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7933:11:7933:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7941:11:7941:25|*Output axi_rx_tready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1316:33:1316:47|*Output ecc_one_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1317:33:1317:47|*Output ecc_two_err_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1318:33:1318:47|*Output ecc_one_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp_true/rtl\lscc_ram_dp_true.v":1319:33:1319:47|*Output ecc_two_err_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":513:22:513:34|*Output mem_error_a_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":525:22:525:34|*Output mem_error_b_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":526:16:526:26|*Output lramready_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":2695:11:2695:21|*Output fifo_full_o has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v":174:52:174:89|*Input cpu0_inst_AXI_M_INSTR_interconnect_BID to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v":176:8:176:45|*Input cpu0_inst_AXI_M_INSTR_interconnect_RID to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v":187:14:187:54|*Input cpu0_inst_AXI_M_INSTR_interconnect_AWID_2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\comm_protocols.v":186:14:186:54|*Input cpu0_inst_AXI_M_INSTR_interconnect_ARID_2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":2665:17:2665:40|Input port bits 31 to 16 of ibus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":2665:17:2665:40|Input port bits 1 to 0 of ibus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":2679:17:2679:40|Input port bits 31 to 16 of dbus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\tcm0\1.3.9\rtl\tcm0.v":2679:17:2679:40|Input port bits 1 to 0 of dbus_cmd_payload_address[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7845:17:7845:31|Input port bits 31 to 12 of axi_s0_awaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7866:17:7866:31|Input port bits 31 to 12 of axi_s0_araddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7965:9:7965:24|*Input mem0_axi_error_i to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":8021:9:8021:23|*Input arb_s1_awpipe_o to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7985:30:7985:45|*Input mem1_axi_waddr_o[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7984:9:7984:24|*Input mem1_axi_wr_en_o to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7987:30:7987:47|*Input mem1_axi_byte_en_o[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7986:30:7986:45|*Input mem1_axi_wdata_o[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":8022:9:8022:23|*Input arb_s1_arpipe_o to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7988:9:7988:24|*Input mem1_axi_rd_en_o to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\system0\2.0.0\rtl\system0.v":7989:30:7989:45|*Input mem1_axi_raddr_o[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2598:16:2598:26|Input port bits 1 to 0 of apb_paddr_i[5:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s1_apb_uart\1.3.0\rtl\s1_apb_uart.v":2599:17:2599:28|Input port bits 31 to 8 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\FpgaRefDesigns\PropelBuilder\comm_protocols\comm_protocols\comm_protocols\lib\latticesemi.com\ip\s0_apb_gpio\1.6.1\rtl\s0_apb_gpio.v":542:17:542:28|Input port bits 31 to 16 of apb_pwdata_i[31:0] are unused. Assign logic for all port bits or change the input port size.

