Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed May 11 03:44:11 2022
| Host         : ferry running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file VendingMachine_timing_summary_routed.rpt -pb VendingMachine_timing_summary_routed.pb -rpx VendingMachine_timing_summary_routed.rpx -warn_on_violation
| Design       : VendingMachine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.195        0.000                      0                  373        0.116        0.000                      0                  373        4.500        0.000                       0                   226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.195        0.000                      0                  373        0.116        0.000                      0                  373        4.500        0.000                       0                   226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 5.216ns (56.066%)  route 4.087ns (43.934%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.675    14.382    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.440    14.781    pong/clock_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDRE (Setup_fdre_C_R)       -0.429    14.577    pong/bulletCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 5.216ns (56.066%)  route 4.087ns (43.934%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.675    14.382    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.440    14.781    pong/clock_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[1]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDRE (Setup_fdre_C_R)       -0.429    14.577    pong/bulletCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 5.216ns (56.066%)  route 4.087ns (43.934%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.675    14.382    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.440    14.781    pong/clock_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDRE (Setup_fdre_C_R)       -0.429    14.577    pong/bulletCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.303ns  (logic 5.216ns (56.066%)  route 4.087ns (43.934%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.675    14.382    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.440    14.781    pong/clock_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  pong/bulletCnt_reg[3]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X43Y33         FDRE (Setup_fdre_C_R)       -0.429    14.577    pong/bulletCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 5.216ns (56.126%)  route 4.077ns (43.874%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.665    14.372    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.445    14.786    pong/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[28]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.582    pong/bulletCnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 5.216ns (56.126%)  route 4.077ns (43.874%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.665    14.372    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.445    14.786    pong/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[29]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.582    pong/bulletCnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 5.216ns (56.126%)  route 4.077ns (43.874%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.665    14.372    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.445    14.786    pong/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[30]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.582    pong/bulletCnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 5.216ns (56.126%)  route 4.077ns (43.874%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.665    14.372    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.445    14.786    pong/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  pong/bulletCnt_reg[31]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y40         FDRE (Setup_fdre_C_R)       -0.429    14.582    pong/bulletCnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 5.216ns (56.448%)  route 4.024ns (43.552%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.612    14.319    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  pong/bulletCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.442    14.783    pong/clock_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  pong/bulletCnt_reg[12]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.429    14.579    pong/bulletCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 pong/hitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletCnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 5.216ns (56.448%)  route 4.024ns (43.552%))
  Logic Levels:           13  (CARRY4=8 LUT1=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.557     5.078    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  pong/hitCnt_reg[1]/Q
                         net (fo=28, routed)          1.036     6.570    pong/hitCnt_reg_n_0_[1]
    SLICE_X40Y33         LUT4 (Prop_lut4_I2_O)        0.124     6.694 r  pong/_T_23_carry_i_13/O
                         net (fo=1, routed)           0.000     6.694    pong/_T_23_carry_i_13_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.244 r  pong/_T_23_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.244    pong/_T_23_carry_i_8_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  pong/_T_23_carry__0_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.358    pong/_T_23_carry__0_i_8_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.629 r  pong/_T_23_carry__1_i_5/CO[0]
                         net (fo=4, routed)           0.369     7.998    pong/_T_23_carry__1_i_5_n_3
    SLICE_X40Y36         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.847     8.845 f  pong/_T_23_carry__2_i_8/O[1]
                         net (fo=1, routed)           0.348     9.194    pong/_T_21[19]
    SLICE_X41Y36         LUT1 (Prop_lut1_I0_O)        0.303     9.497 r  pong/_T_23_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.497    pong/_T_23_carry__2_i_7_n_0
    SLICE_X41Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.077 f  pong/_T_23_carry__2_i_1/O[2]
                         net (fo=2, routed)           0.579    10.656    pong/_T_23_carry__2_i_1_n_5
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.302    10.958 r  pong/_T_23_carry__3_i_3/O
                         net (fo=1, routed)           0.000    10.958    pong/_T_23_carry__3_i_3_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.382 r  pong/_T_23_carry__3/O[1]
                         net (fo=1, routed)           0.644    12.026    pong/_GEN_168[21]
    SLICE_X45Y36         LUT6 (Prop_lut6_I5_O)        0.303    12.329 r  pong/bulletCnt0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.329    pong/bulletCnt0_carry__0_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.730 r  pong/bulletCnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.730    pong/bulletCnt0_carry__0_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.958 r  pong/bulletCnt0_carry__1/CO[2]
                         net (fo=1, routed)           0.435    13.393    pong/bulletCnt0_carry__1_n_1
    SLICE_X42Y36         LUT2 (Prop_lut2_I1_O)        0.313    13.706 r  pong/bulletCnt[0]_i_1/O
                         net (fo=32, routed)          0.612    14.319    pong/bulletCnt[0]_i_1_n_0
    SLICE_X43Y36         FDRE                                         r  pong/bulletCnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.442    14.783    pong/clock_IBUF_BUFG
    SLICE_X43Y36         FDRE                                         r  pong/bulletCnt_reg[13]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X43Y36         FDRE (Setup_fdre_C_R)       -0.429    14.579    pong/bulletCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -14.319    
  -------------------------------------------------------------------
                         slack                                  0.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pong/win/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/p1pointsTable_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.186ns (39.429%)  route 0.286ns (60.571%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.554     1.437    pong/win/clock_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  pong/win/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  pong/win/cnt_reg[0]/Q
                         net (fo=14, routed)          0.286     1.864    pong/win/cnt_reg_n_0_[0]
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.909 r  pong/win/p1pointsTable[2]_i_1/O
                         net (fo=1, routed)           0.000     1.909    pong/_GEN_96[2]
    SLICE_X36Y31         FDRE                                         r  pong/p1pointsTable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.823     1.950    pong/clock_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  pong/p1pointsTable_reg[2]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.092     1.793    pong/p1pointsTable_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pong/win/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/p1pointsTable_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.346%)  route 0.287ns (60.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.554     1.437    pong/win/clock_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  pong/win/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  pong/win/cnt_reg[0]/Q
                         net (fo=14, routed)          0.287     1.865    pong/win/cnt_reg_n_0_[0]
    SLICE_X36Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.910 r  pong/win/p1pointsTable[1]_i_1/O
                         net (fo=1, routed)           0.000     1.910    pong/_GEN_96[1]
    SLICE_X36Y31         FDRE                                         r  pong/p1pointsTable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.823     1.950    pong/clock_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  pong/p1pointsTable_reg[1]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.091     1.792    pong/p1pointsTable_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pong/p2Trigger_REG_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/p2pos_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.557     1.440    pong/clock_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  pong/p2Trigger_REG_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  pong/p2Trigger_REG_reg/Q
                         net (fo=2, routed)           0.098     1.679    pong/p2Trigger_REG
    SLICE_X42Y32         LUT4 (Prop_lut4_I2_O)        0.045     1.724 r  pong/p2pos_i_1/O
                         net (fo=1, routed)           0.000     1.724    pong/p2pos_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  pong/p2pos_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.825     1.952    pong/clock_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  pong/p2pos_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120     1.573    pong/p2pos_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 IoSync/io_s_coin2_REG_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.885%)  route 0.302ns (59.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.561     1.444    IoSync/clock_IBUF_BUFG
    SLICE_X34Y42         FDRE                                         r  IoSync/io_s_coin2_REG_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  IoSync/io_s_coin2_REG_1_reg/Q
                         net (fo=4, routed)           0.302     1.910    FSM/IoSync_io_s_coin2
    SLICE_X36Y38         LUT6 (Prop_lut6_I3_O)        0.045     1.955 r  FSM/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.955    FSM/p_0_out[0]
    SLICE_X36Y38         FDSE                                         r  FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.957    FSM/clock_IBUF_BUFG
    SLICE_X36Y38         FDSE                                         r  FSM/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X36Y38         FDSE (Hold_fdse_C_D)         0.091     1.799    FSM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pong/win/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/win/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.299%)  route 0.139ns (42.701%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.554     1.437    pong/win/clock_IBUF_BUFG
    SLICE_X35Y30         FDRE                                         r  pong/win/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  pong/win/cnt_reg[0]/Q
                         net (fo=14, routed)          0.139     1.717    pong/win/cnt_reg_n_0_[0]
    SLICE_X34Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.762 r  pong/win/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.762    pong/win/cnt[2]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  pong/win/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.821     1.948    pong/win/clock_IBUF_BUFG
    SLICE_X34Y30         FDRE                                         r  pong/win/cnt_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.121     1.571    pong/win/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/sumReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.521%)  route 0.145ns (43.479%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.561     1.444    FSM/clock_IBUF_BUFG
    SLICE_X36Y38         FDSE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.145     1.731    FSM/Q[0]
    SLICE_X37Y38         LUT4 (Prop_lut4_I2_O)        0.048     1.779 r  FSM/sumReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    DP/D[0]
    SLICE_X37Y38         FDRE                                         r  DP/sumReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.957    DP/clock_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  DP/sumReg_reg[0]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.562    DP/sumReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 IoSync/io_s_p2_REG_1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pong/bulletY_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.924%)  route 0.187ns (50.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.555     1.438    IoSync/clock_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  IoSync/io_s_p2_REG_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  IoSync/io_s_p2_REG_1_reg/Q
                         net (fo=6, routed)           0.187     1.766    pong/RNG/IoSync_io_s_p2
    SLICE_X38Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  pong/RNG/bulletY_i_1/O
                         net (fo=1, routed)           0.000     1.811    pong/RNG_n_0
    SLICE_X38Y31         FDRE                                         r  pong/bulletY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.823     1.950    pong/clock_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  pong/bulletY_reg/C
                         clock pessimism             -0.478     1.472    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120     1.592    pong/bulletY_reg
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 DP/sumReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/sumReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.158%)  route 0.128ns (40.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.560     1.443    DP/clock_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  DP/sumReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  DP/sumReg_reg[7]/Q
                         net (fo=8, routed)           0.128     1.713    DP/DP_io_sum[7]
    SLICE_X37Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.758 r  DP/sumReg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.758    DP/p_0_in[7]
    SLICE_X37Y37         FDRE                                         r  DP/sumReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.828     1.955    DP/clock_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  DP/sumReg_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.091     1.534    DP/sumReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.774%)  route 0.180ns (49.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.561     1.444    FSM/clock_IBUF_BUFG
    SLICE_X36Y38         FDSE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.180     1.765    FSM/Q[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    FSM/p_0_out[1]
    SLICE_X38Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.957    FSM/clock_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121     1.581    FSM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.498%)  route 0.182ns (49.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.561     1.444    FSM/clock_IBUF_BUFG
    SLICE_X36Y38         FDSE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDSE (Prop_fdse_C_Q)         0.141     1.585 r  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.182     1.767    FSM/Q[0]
    SLICE_X38Y38         LUT6 (Prop_lut6_I4_O)        0.045     1.812 r  FSM/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    FSM/p_0_out[2]
    SLICE_X38Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.830     1.957    FSM/clock_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  FSM/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120     1.580    FSM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   DP/sumReg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   DP/sumReg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y37   DP/sumReg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   DP/sumReg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y37   DP/sumReg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y37   DP/sumReg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y37   DP/sumReg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y37   DP/sumReg_reg[7]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X36Y38   FSM/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   DP/sumReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   DP/sumReg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   DP/sumReg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   DP/sumReg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   DP/sumReg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   DP/sumReg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   DP/sumReg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   DP/sumReg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   DP/sumReg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y37   DP/sumReg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   DP/sumReg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   DP/sumReg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y37   DP/sumReg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.135ns  (logic 6.416ns (37.444%)  route 10.719ns (62.556%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           3.321     4.772    io_price_IBUF[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.152     4.924 f  g0_b0_i_19/O
                         net (fo=2, routed)           0.955     5.879    display/g0_b0_i_7_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.354     6.233 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     6.811    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.137 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     7.803    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.927 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.850     8.778    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.902 f  display/g0_b6/O
                         net (fo=1, routed)           1.162    10.064    pong/out[2]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.152    10.216 r  pong/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.186    13.402    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    17.135 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.135    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.581ns  (logic 6.612ns (39.877%)  route 9.969ns (60.123%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           3.321     4.772    io_price_IBUF[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.152     4.924 f  g0_b0_i_19/O
                         net (fo=2, routed)           0.955     5.879    display/g0_b0_i_7_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.354     6.233 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     6.811    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.137 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     7.803    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.927 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.831     8.759    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.153     8.912 f  display/g0_b5/O
                         net (fo=1, routed)           0.637     9.548    display/decoder_io_out[5]
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.324     9.872 r  display/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.980    12.853    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    16.581 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.581    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.525ns  (logic 6.371ns (38.552%)  route 10.154ns (61.448%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           3.321     4.772    io_price_IBUF[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.152     4.924 f  g0_b0_i_19/O
                         net (fo=2, routed)           0.955     5.879    display/g0_b0_i_7_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.354     6.233 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     6.811    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.137 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     7.803    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.927 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.831     8.759    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.883 f  display/g0_b4/O
                         net (fo=1, routed)           0.810     9.692    display/decoder_io_out[4]
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.116     9.808 r  display/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.993    12.801    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    16.525 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.525    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.523ns  (logic 6.393ns (38.694%)  route 10.130ns (61.306%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           3.321     4.772    io_price_IBUF[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.152     4.924 f  g0_b0_i_19/O
                         net (fo=2, routed)           0.955     5.879    display/g0_b0_i_7_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.354     6.233 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     6.811    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.137 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     7.803    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.927 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.682     8.610    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.148     8.758 f  display/g0_b0/O
                         net (fo=1, routed)           1.140     9.898    pong/out[0]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.328    10.226 r  pong/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.787    13.012    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.523 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.523    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.513ns  (logic 6.412ns (38.829%)  route 10.101ns (61.171%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           3.321     4.772    io_price_IBUF[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.152     4.924 f  g0_b0_i_19/O
                         net (fo=2, routed)           0.955     5.879    display/g0_b0_i_7_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.354     6.233 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     6.811    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.137 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     7.803    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.927 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.682     8.610    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.734 f  display/g0_b1/O
                         net (fo=1, routed)           1.107     9.840    display/decoder_io_out[1]
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.150     9.990 r  display/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.792    12.782    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    16.513 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.513    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.336ns  (logic 6.440ns (39.425%)  route 9.896ns (60.575%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           3.321     4.772    io_price_IBUF[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.152     4.924 f  g0_b0_i_19/O
                         net (fo=2, routed)           0.955     5.879    display/g0_b0_i_7_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.354     6.233 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     6.811    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.137 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     7.803    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.927 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.680     8.608    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.150     8.758 f  display/g0_b3/O
                         net (fo=1, routed)           0.756     9.513    pong/out[1]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.348     9.861 r  pong/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.939    12.800    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.336 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.336    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_price[4]
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.022ns  (logic 6.190ns (38.633%)  route 9.832ns (61.367%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  io_price[4] (IN)
                         net (fo=0)                   0.000     0.000    io_price[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  io_price_IBUF[4]_inst/O
                         net (fo=7, routed)           3.321     4.772    io_price_IBUF[4]
    SLICE_X36Y34         LUT4 (Prop_lut4_I1_O)        0.152     4.924 f  g0_b0_i_19/O
                         net (fo=2, routed)           0.955     5.879    display/g0_b0_i_7_0
    SLICE_X37Y33         LUT5 (Prop_lut5_I0_O)        0.354     6.233 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     6.811    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     7.137 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     7.803    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.927 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.680     8.608    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.124     8.732 f  display/g0_b2/O
                         net (fo=1, routed)           0.656     9.387    display/decoder_io_out[2]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     9.511 r  display/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.976    12.487    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.022 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.022    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_pongMode
                            (input port)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.896ns  (logic 1.526ns (39.173%)  route 2.370ns (60.827%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  io_pongMode (IN)
                         net (fo=0)                   0.000     0.000    io_pongMode
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  io_pongMode_IBUF_inst/O
                         net (fo=13, routed)          1.153     1.377    pong/io_pongMode_IBUF
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  pong/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.309     1.731    pong/blk_reg_0
    SLICE_X38Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.776 r  pong/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.684    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.896 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.896    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_pongMode
                            (input port)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.988ns  (logic 1.550ns (38.870%)  route 2.438ns (61.130%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  io_pongMode (IN)
                         net (fo=0)                   0.000     0.000    io_pongMode
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  io_pongMode_IBUF_inst/O
                         net (fo=13, routed)          1.153     1.377    pong/io_pongMode_IBUF
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  pong/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.289     1.712    display/io_seg[5]
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.045     1.757 r  display/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.996     2.752    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.988 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.988    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_pongMode
                            (input port)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.039ns  (logic 1.551ns (38.396%)  route 2.488ns (61.604%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  io_pongMode (IN)
                         net (fo=0)                   0.000     0.000    io_pongMode
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  io_pongMode_IBUF_inst/O
                         net (fo=13, routed)          1.153     1.377    pong/io_pongMode_IBUF
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  pong/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.368     1.790    pong/blk_reg_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.835 r  pong/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.967     2.802    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.039 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.039    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_pongMode
                            (input port)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.111ns  (logic 1.605ns (39.052%)  route 2.505ns (60.948%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  io_pongMode (IN)
                         net (fo=0)                   0.000     0.000    io_pongMode
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  io_pongMode_IBUF_inst/O
                         net (fo=13, routed)          1.153     1.377    pong/io_pongMode_IBUF
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  pong/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.440     1.862    display/io_seg[5]
    SLICE_X39Y29         LUT5 (Prop_lut5_I4_O)        0.044     1.906 r  display/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.913     2.819    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.111 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.111    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_pongMode
                            (input port)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.183ns  (logic 1.591ns (38.030%)  route 2.592ns (61.970%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  io_pongMode (IN)
                         net (fo=0)                   0.000     0.000    io_pongMode
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  io_pongMode_IBUF_inst/O
                         net (fo=13, routed)          1.153     1.377    pong/io_pongMode_IBUF
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  pong/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.437     1.859    display/io_seg[5]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.043     1.902 r  display/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.002     2.904    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.279     4.183 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.183    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_pongMode
                            (input port)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.195ns  (logic 1.600ns (38.148%)  route 2.594ns (61.852%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  io_pongMode (IN)
                         net (fo=0)                   0.000     0.000    io_pongMode
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  io_pongMode_IBUF_inst/O
                         net (fo=13, routed)          1.153     1.377    pong/io_pongMode_IBUF
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  pong/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.448     1.870    display/io_seg[5]
    SLICE_X38Y29         LUT5 (Prop_lut5_I4_O)        0.044     1.914 r  display/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.994     2.908    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.287     4.195 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.195    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_pongMode
                            (input port)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.223ns  (logic 1.608ns (38.071%)  route 2.615ns (61.929%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  io_pongMode (IN)
                         net (fo=0)                   0.000     0.000    io_pongMode
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  io_pongMode_IBUF_inst/O
                         net (fo=13, routed)          1.153     1.377    pong/io_pongMode_IBUF
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.422 r  pong/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=10, routed)          0.368     1.790    pong/blk_reg_0
    SLICE_X39Y30         LUT3 (Prop_lut3_I2_O)        0.044     1.834 r  pong/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.094     2.928    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.294     4.223 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.223    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/anReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.173ns  (logic 5.067ns (38.468%)  route 8.106ns (61.532%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.561     5.082    display/clock_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display/anReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  display/anReg_reg[0]/Q
                         net (fo=23, routed)          1.663     7.201    display/anReg[0]
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.152     7.353 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     7.931    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     8.257 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     8.924    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.048 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.850     9.898    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.022 f  display/g0_b6/O
                         net (fo=1, routed)           1.162    11.184    pong/out[2]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.152    11.336 r  pong/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.186    14.522    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.733    18.256 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.256    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/sumReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.956ns  (logic 4.941ns (38.136%)  route 8.015ns (61.864%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.560     5.081    DP/clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  DP/sumReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DP/sumReg_reg[3]/Q
                         net (fo=13, routed)          1.009     6.546    DP/Q[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.670 f  DP/g0_b0_i_16/O
                         net (fo=1, routed)           0.800     7.471    DP/g0_b0_i_16_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  DP/g0_b0_i_6/O
                         net (fo=4, routed)           0.859     8.454    DP/sumReg_reg[3]_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.578 r  DP/g0_b0_i_13/O
                         net (fo=1, routed)           0.580     9.158    display/g0_b0_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.282 r  display/g0_b0_i_4/O
                         net (fo=7, routed)           0.840    10.121    display/g0_b0_i_4_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.150    10.271 f  display/g0_b0/O
                         net (fo=1, routed)           1.140    11.411    pong/out[0]
    SLICE_X38Y30         LUT3 (Prop_lut3_I0_O)        0.328    11.739 r  pong/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.787    14.526    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    18.037 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.037    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/sumReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.944ns  (logic 4.957ns (38.298%)  route 7.987ns (61.702%))
  Logic Levels:           7  (LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.560     5.081    DP/clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  DP/sumReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DP/sumReg_reg[3]/Q
                         net (fo=13, routed)          1.009     6.546    DP/Q[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.670 f  DP/g0_b0_i_16/O
                         net (fo=1, routed)           0.800     7.471    DP/g0_b0_i_16_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  DP/g0_b0_i_6/O
                         net (fo=4, routed)           0.859     8.454    DP/sumReg_reg[3]_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.578 r  DP/g0_b0_i_13/O
                         net (fo=1, routed)           0.580     9.158    display/g0_b0_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.282 r  display/g0_b0_i_4/O
                         net (fo=7, routed)           0.840    10.121    display/g0_b0_i_4_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.245 f  display/g0_b1/O
                         net (fo=1, routed)           1.107    11.352    display/decoder_io_out[1]
    SLICE_X39Y29         LUT5 (Prop_lut5_I0_O)        0.150    11.502 r  display/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.792    14.294    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    18.025 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.025    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/sumReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.760ns  (logic 4.988ns (39.086%)  route 7.773ns (60.914%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.560     5.081    DP/clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  DP/sumReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DP/sumReg_reg[3]/Q
                         net (fo=13, routed)          1.009     6.546    DP/Q[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.670 f  DP/g0_b0_i_16/O
                         net (fo=1, routed)           0.800     7.471    DP/g0_b0_i_16_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  DP/g0_b0_i_6/O
                         net (fo=4, routed)           0.859     8.454    DP/sumReg_reg[3]_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.578 r  DP/g0_b0_i_13/O
                         net (fo=1, routed)           0.580     9.158    display/g0_b0_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.282 r  display/g0_b0_i_4/O
                         net (fo=7, routed)           0.830    10.111    display/g0_b0_i_4_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.152    10.263 f  display/g0_b3/O
                         net (fo=1, routed)           0.756    11.019    pong/out[1]
    SLICE_X39Y30         LUT3 (Prop_lut3_I0_O)        0.348    11.367 r  pong/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.939    14.306    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.842 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.842    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.619ns  (logic 5.263ns (41.710%)  route 7.356ns (58.290%))
  Logic Levels:           6  (LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.561     5.082    display/clock_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display/anReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  display/anReg_reg[0]/Q
                         net (fo=23, routed)          1.663     7.201    display/anReg[0]
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.152     7.353 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     7.931    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     8.257 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     8.924    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.048 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.831     9.879    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.153    10.032 f  display/g0_b5/O
                         net (fo=1, routed)           0.637    10.669    display/decoder_io_out[5]
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.324    10.993 r  display/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.980    13.973    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.728    17.701 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.701    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.563ns  (logic 5.022ns (39.974%)  route 7.541ns (60.026%))
  Logic Levels:           6  (LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.561     5.082    display/clock_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display/anReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  display/anReg_reg[0]/Q
                         net (fo=23, routed)          1.663     7.201    display/anReg[0]
    SLICE_X37Y33         LUT5 (Prop_lut5_I2_O)        0.152     7.353 r  display/g0_b0_i_18/O
                         net (fo=1, routed)           0.578     7.931    display/g0_b0_i_18_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.326     8.257 r  display/g0_b0_i_7/O
                         net (fo=1, routed)           0.667     8.924    display/g0_b0_i_7_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     9.048 r  display/g0_b0_i_1/O
                         net (fo=7, routed)           0.831     9.879    display/g0_b0_i_1_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I0_O)        0.124    10.003 f  display/g0_b4/O
                         net (fo=1, routed)           0.810    10.813    display/decoder_io_out[4]
    SLICE_X38Y29         LUT5 (Prop_lut5_I0_O)        0.116    10.929 r  display/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.993    13.921    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    17.645 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.645    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/sumReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.445ns  (logic 4.735ns (38.049%)  route 7.710ns (61.951%))
  Logic Levels:           7  (LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.560     5.081    DP/clock_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  DP/sumReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  DP/sumReg_reg[3]/Q
                         net (fo=13, routed)          1.009     6.546    DP/Q[1]
    SLICE_X38Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.670 f  DP/g0_b0_i_16/O
                         net (fo=1, routed)           0.800     7.471    DP/g0_b0_i_16_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.595 r  DP/g0_b0_i_6/O
                         net (fo=4, routed)           0.859     8.454    DP/sumReg_reg[3]_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I0_O)        0.124     8.578 r  DP/g0_b0_i_13/O
                         net (fo=1, routed)           0.580     9.158    display/g0_b0_1
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124     9.282 r  display/g0_b0_i_4/O
                         net (fo=7, routed)           0.830    10.111    display/g0_b0_i_4_n_0
    SLICE_X38Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.235 f  display/g0_b2/O
                         net (fo=1, routed)           0.656    10.891    display/decoder_io_out[2]
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124    11.015 r  display/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.976    13.991    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.526 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.526    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/p1pointsTable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p1LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.111ns  (logic 4.326ns (47.483%)  route 4.785ns (52.517%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.554     5.075    pong/clock_IBUF_BUFG
    SLICE_X36Y31         FDRE                                         r  pong/p1pointsTable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  pong/p1pointsTable_reg[1]/Q
                         net (fo=10, routed)          1.075     6.606    pong/p1pointsTable_reg_n_0_[1]
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.150     6.756 r  pong/io_p1LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.710    10.466    io_p1LED3_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.720    14.186 r  io_p1LED3_OBUF_inst/O
                         net (fo=0)                   0.000    14.186    io_p1LED3
    P3                                                                r  io_p1LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_releaseCan
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.088ns  (logic 4.101ns (45.131%)  route 4.986ns (54.869%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.562     5.083    FSM/clock_IBUF_BUFG
    SLICE_X36Y38         FDSE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDSE (Prop_fdse_C_Q)         0.456     5.539 f  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          1.074     6.613    FSM/Q[0]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.124     6.737 r  FSM/io_releaseCan_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.913    10.650    io_releaseCan_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.171 r  io_releaseCan_OBUF_inst/O
                         net (fo=0)                   0.000    14.171    io_releaseCan
    L1                                                                r  io_releaseCan (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_alarm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.321ns (47.666%)  route 4.744ns (52.334%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.562     5.083    FSM/clock_IBUF_BUFG
    SLICE_X36Y38         FDSE                                         r  FSM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDSE (Prop_fdse_C_Q)         0.456     5.539 f  FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          1.074     6.613    FSM/Q[0]
    SLICE_X38Y38         LUT3 (Prop_lut3_I0_O)        0.153     6.766 r  FSM/io_alarm_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.670    10.436    io_alarm_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.712    14.148 r  io_alarm_OBUF_inst/O
                         net (fo=0)                   0.000    14.148    io_alarm
    U16                                                               r  io_alarm (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong/p2pointsTable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p2LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.490ns (62.454%)  route 0.896ns (37.546%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.552     1.435    pong/clock_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  pong/p2pointsTable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  pong/p2pointsTable_reg[3]/Q
                         net (fo=8, routed)           0.186     1.785    pong/p2pointsTable_reg_n_0_[3]
    SLICE_X34Y28         LUT4 (Prop_lut4_I0_O)        0.043     1.828 r  pong/io_p2LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.709     2.538    io_p2LED4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.283     3.820 r  io_p2LED4_OBUF_inst/O
                         net (fo=0)                   0.000     3.820    io_p2LED4
    W18                                                               r  io_p2LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/p2pointsTable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p2LED3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.483ns (60.250%)  route 0.978ns (39.750%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.552     1.435    pong/clock_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  pong/p2pointsTable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  pong/p2pointsTable_reg[3]/Q
                         net (fo=8, routed)           0.186     1.785    pong/p2pointsTable_reg_n_0_[3]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.043     1.828 r  pong/io_p2LED3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.792     2.621    io_p2LED3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.276     3.897 r  io_p2LED3_OBUF_inst/O
                         net (fo=0)                   0.000     3.897    io_p2LED3
    V19                                                               r  io_p2LED3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/p1pointsTable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p1LED4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.456ns (58.681%)  route 1.025ns (41.319%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.558     1.441    pong/clock_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  pong/p1pointsTable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  pong/p1pointsTable_reg[3]/Q
                         net (fo=8, routed)           0.185     1.767    pong/p1pointsTable_reg_n_0_[3]
    SLICE_X36Y33         LUT4 (Prop_lut4_I0_O)        0.043     1.810 r  pong/io_p1LED4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.840     2.650    io_p1LED4_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.272     3.922 r  io_p1LED4_OBUF_inst/O
                         net (fo=0)                   0.000     3.922    io_p1LED4
    U3                                                                r  io_p1LED4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/p2pointsTable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p2LED7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.411ns (56.477%)  route 1.087ns (43.523%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.553     1.436    pong/clock_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  pong/p2pointsTable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  pong/p2pointsTable_reg[2]/Q
                         net (fo=9, routed)           0.175     1.776    pong/p2pointsTable_reg_n_0_[2]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.045     1.821 r  pong/io_p2LED7_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.912     2.732    io_p2LED7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.934 r  io_p2LED7_OBUF_inst/O
                         net (fo=0)                   0.000     3.934    io_p2LED7
    V14                                                               r  io_p2LED7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/p2pointsTable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p2LED2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.411ns (55.966%)  route 1.110ns (44.034%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.552     1.435    pong/clock_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  pong/p2pointsTable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  pong/p2pointsTable_reg[3]/Q
                         net (fo=8, routed)           0.186     1.785    pong/p2pointsTable_reg_n_0_[3]
    SLICE_X34Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.830 r  pong/io_p2LED2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.924     2.754    io_p2LED2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.957 r  io_p2LED2_OBUF_inst/O
                         net (fo=0)                   0.000     3.957    io_p2LED2
    U19                                                               r  io_p2LED2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/p1pointsTable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p1LED5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.412ns (55.625%)  route 1.127ns (44.375%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.558     1.441    pong/clock_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  pong/p1pointsTable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  pong/p1pointsTable_reg[3]/Q
                         net (fo=8, routed)           0.316     1.899    pong/p1pointsTable_reg_n_0_[3]
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.045     1.944 r  pong/io_p1LED5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.810     2.754    io_p1LED5_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.980 r  io_p1LED5_OBUF_inst/O
                         net (fo=0)                   0.000     3.980    io_p1LED5
    W3                                                                r  io_p1LED5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.443ns (56.313%)  route 1.119ns (43.687%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.557     1.440    pong/clock_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  pong/buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  pong/buffer_reg[21]/Q
                         net (fo=2, routed)           0.063     1.644    pong/display_io_raw[21]
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.689 r  pong/io_seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.148     1.838    pong/io_seg_OBUF[0]_inst_i_2_n_0
    SLICE_X38Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.883 r  pong/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.790    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.002 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.002    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/anReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.386ns (53.415%)  route 1.209ns (46.585%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.560     1.443    display/clock_IBUF_BUFG
    SLICE_X32Y37         FDRE                                         r  display/anReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  display/anReg_reg[1]/Q
                         net (fo=21, routed)          0.372     1.956    display/anReg[1]
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.001 r  display/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.838    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.038 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.038    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.481ns (56.964%)  route 1.119ns (43.036%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.557     1.440    pong/clock_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  pong/buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  pong/buffer_reg[1]/Q
                         net (fo=2, routed)           0.206     1.787    display/Q[0]
    SLICE_X39Y29         LUT5 (Prop_lut5_I1_O)        0.048     1.835 r  display/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.913     2.748    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.292     4.040 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.040    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong/p1pointsTable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_p1LED6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.458ns (55.597%)  route 1.165ns (44.403%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.558     1.441    pong/clock_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  pong/p1pointsTable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  pong/p1pointsTable_reg[3]/Q
                         net (fo=8, routed)           0.316     1.899    pong/p1pointsTable_reg_n_0_[3]
    SLICE_X36Y33         LUT4 (Prop_lut4_I2_O)        0.043     1.942 r  pong/io_p1LED6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.848     2.790    io_p1LED6_OBUF
    V3                   OBUF (Prop_obuf_I_O)         1.274     4.064 r  io_p1LED6_OBUF_inst/O
                         net (fo=0)                   0.000     4.064    io_p1LED6
    V3                                                                r  io_p1LED6 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           233 Endpoints
Min Delay           233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/hitCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.688ns  (logic 1.932ns (22.238%)  route 6.756ns (77.762%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         4.699     6.150    pong/reset_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.154     6.304 r  pong/p1pointsTable[3]_i_1/O
                         net (fo=17, routed)          1.277     7.581    pong/p2pointsTable
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.327     7.908 r  pong/hitCnt[3]_i_1/O
                         net (fo=4, routed)           0.781     8.688    pong/hitCnt[3]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  pong/hitCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.440     4.781    pong/clock_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  pong/hitCnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/hitCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.556ns  (logic 1.932ns (22.581%)  route 6.624ns (77.419%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         4.699     6.150    pong/reset_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.154     6.304 r  pong/p1pointsTable[3]_i_1/O
                         net (fo=17, routed)          1.277     7.581    pong/p2pointsTable
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.327     7.908 r  pong/hitCnt[3]_i_1/O
                         net (fo=4, routed)           0.649     8.556    pong/hitCnt[3]_i_1_n_0
    SLICE_X42Y33         FDRE                                         r  pong/hitCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.440     4.781    pong/clock_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  pong/hitCnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/hitCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.244ns  (logic 1.932ns (23.436%)  route 6.312ns (76.564%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         4.699     6.150    pong/reset_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.154     6.304 r  pong/p1pointsTable[3]_i_1/O
                         net (fo=17, routed)          1.277     7.581    pong/p2pointsTable
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.327     7.908 r  pong/hitCnt[3]_i_1/O
                         net (fo=4, routed)           0.337     8.244    pong/hitCnt[3]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.438     4.779    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/hitCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.244ns  (logic 1.932ns (23.436%)  route 6.312ns (76.564%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         4.699     6.150    pong/reset_IBUF
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.154     6.304 r  pong/p1pointsTable[3]_i_1/O
                         net (fo=17, routed)          1.277     7.581    pong/p2pointsTable
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.327     7.908 r  pong/hitCnt[3]_i_1/O
                         net (fo=4, routed)           0.337     8.244    pong/hitCnt[3]_i_1_n_0
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.438     4.779    pong/clock_IBUF_BUFG
    SLICE_X39Y33         FDRE                                         r  pong/hitCnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/tcReg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.888ns  (logic 1.575ns (19.968%)  route 6.313ns (80.032%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         5.009     6.460    display/reset_IBUF
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  display/tcReg[0]_i_1/O
                         net (fo=17, routed)          1.304     7.888    display/tcReg[0]_i_1_n_0
    SLICE_X33Y39         FDRE                                         r  display/tcReg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.443     4.784    display/clock_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  display/tcReg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/tcReg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.750ns  (logic 1.575ns (20.324%)  route 6.175ns (79.676%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         5.009     6.460    display/reset_IBUF
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  display/tcReg[0]_i_1/O
                         net (fo=17, routed)          1.166     7.750    display/tcReg[0]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.442     4.783    display/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/tcReg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.750ns  (logic 1.575ns (20.324%)  route 6.175ns (79.676%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         5.009     6.460    display/reset_IBUF
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  display/tcReg[0]_i_1/O
                         net (fo=17, routed)          1.166     7.750    display/tcReg[0]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.442     4.783    display/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/tcReg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.750ns  (logic 1.575ns (20.324%)  route 6.175ns (79.676%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         5.009     6.460    display/reset_IBUF
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  display/tcReg[0]_i_1/O
                         net (fo=17, routed)          1.166     7.750    display/tcReg[0]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.442     4.783    display/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/tcReg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.750ns  (logic 1.575ns (20.324%)  route 6.175ns (79.676%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         5.009     6.460    display/reset_IBUF
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  display/tcReg[0]_i_1/O
                         net (fo=17, routed)          1.166     7.750    display/tcReg[0]_i_1_n_0
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.442     4.783    display/clock_IBUF_BUFG
    SLICE_X33Y38         FDRE                                         r  display/tcReg_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            display/tcReg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.738ns  (logic 1.575ns (20.356%)  route 6.163ns (79.644%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  reset_IBUF_inst/O
                         net (fo=145, routed)         5.009     6.460    display/reset_IBUF
    SLICE_X32Y37         LUT5 (Prop_lut5_I4_O)        0.124     6.584 r  display/tcReg[0]_i_1/O
                         net (fo=17, routed)          1.154     7.738    display/tcReg[0]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  display/tcReg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         1.441     4.782    display/clock_IBUF_BUFG
    SLICE_X33Y37         FDRE                                         r  display/tcReg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.219ns (17.516%)  route 1.033ns (82.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.033     1.252    pong/win/reset_IBUF
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.818     1.945    pong/win/clock_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.219ns (17.516%)  route 1.033ns (82.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.033     1.252    pong/win/reset_IBUF
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.818     1.945    pong/win/clock_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.219ns (17.516%)  route 1.033ns (82.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.033     1.252    pong/win/reset_IBUF
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.818     1.945    pong/win/clock_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.219ns (17.516%)  route 1.033ns (82.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.033     1.252    pong/win/reset_IBUF
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.818     1.945    pong/win/clock_IBUF_BUFG
    SLICE_X41Y23         FDRE                                         r  pong/win/clk_reg[3]/C

Slack:                    inf
  Source:                 io_p1
                            (input port)
  Destination:            IoSync/io_s_p1_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.221ns (17.028%)  route 1.075ns (82.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  io_p1 (IN)
                         net (fo=0)                   0.000     0.000    io_p1
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_p1_IBUF_inst/O
                         net (fo=1, routed)           1.075     1.295    IoSync/io_p1_IBUF
    SLICE_X38Y29         FDRE                                         r  IoSync/io_s_p1_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.821     1.948    IoSync/clock_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  IoSync/io_s_p1_REG_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.219ns (16.549%)  route 1.106ns (83.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.106     1.325    pong/win/reset_IBUF
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.817     1.944    pong/win/clock_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.219ns (16.549%)  route 1.106ns (83.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.106     1.325    pong/win/reset_IBUF
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.817     1.944    pong/win/clock_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.219ns (16.549%)  route 1.106ns (83.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.106     1.325    pong/win/reset_IBUF
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.817     1.944    pong/win/clock_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong/win/clk_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.325ns  (logic 0.219ns (16.549%)  route 1.106ns (83.451%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  reset_IBUF_inst/O
                         net (fo=145, routed)         1.106     1.325    pong/win/reset_IBUF
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.817     1.944    pong/win/clock_IBUF_BUFG
    SLICE_X41Y24         FDRE                                         r  pong/win/clk_reg[8]/C

Slack:                    inf
  Source:                 io_p2
                            (input port)
  Destination:            IoSync/io_s_p2_REG_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.222ns (15.556%)  route 1.204ns (84.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  io_p2 (IN)
                         net (fo=0)                   0.000     0.000    io_p2
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  io_p2_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.426    IoSync/io_p2_IBUF
    SLICE_X40Y30         FDRE                                         r  IoSync/io_s_p2_REG_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=225, routed)         0.823     1.950    IoSync/clock_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  IoSync/io_s_p2_REG_reg/C





