// Seed: 353834552
module module_0 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    input wire id_4,
    output tri0 id_5,
    output uwire id_6,
    output tri id_7,
    input wand id_8,
    input wor id_9,
    output uwire id_10
    , id_19, id_20,
    input tri1 id_11,
    input wand id_12
    , id_21,
    input supply0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    output wand id_16,
    output tri1 id_17
);
  tri1 id_22 = -1;
  assign id_20 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd22
) (
    output wand id_0,
    input wand id_1,
    output wor id_2,
    output supply0 id_3,
    input wire id_4,
    output tri _id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8
);
  xnor primCall (id_3, id_8, id_6, id_7, id_10, id_1, id_4);
  generate
    wire [-1 : id_5] id_10;
    assign id_2 = -1;
  endgenerate
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_8,
      id_4,
      id_2,
      id_0,
      id_0,
      id_7,
      id_6,
      id_3,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3
  );
  wire id_11;
endmodule
