
project2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c54  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  08003ddc  08003ddc  00004ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e6c  08003e6c  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003e6c  08003e6c  00004e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e74  08003e74  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e74  08003e74  00004e74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e78  08003e78  00004e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003e7c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002bc  20000068  08003ee4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000324  08003ee4  00005324  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b191  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002596  00000000  00000000  00010229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  000127c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000768  00000000  00000000  000131e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027595  00000000  00000000  00013948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e0e8  00000000  00000000  0003aedd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ea38a  00000000  00000000  00048fc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013334f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c6c  00000000  00000000  00133394  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  00136000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003dc4 	.word	0x08003dc4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08003dc4 	.word	0x08003dc4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <extiExample>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void extiExample() {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
    printf("OK\r\n");           //打印OK提示程序运行
 80004bc:	4804      	ldr	r0, [pc, #16]	@ (80004d0 <extiExample+0x18>)
 80004be:	f003 f831 	bl	8003524 <puts>
    delay_ms(1000);             //每隔1s打印一次
 80004c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004c6:	f002 fbc3 	bl	8002c50 <delay_ms>
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	08003ddc 	.word	0x08003ddc

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 f8df 	bl	800069a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f002 fdd8 	bl	8003090 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  delay_init(80); 		//初始化延时函数    80M系统时钟
 80004e0:	2050      	movs	r0, #80	@ 0x50
 80004e2:	f002 fb65 	bl	8002bb0 <delay_init>
  uart_init(115200);		//初始化串口，波特率为115200
 80004e6:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 80004ea:	f002 fe2f 	bl	800314c <uart_init>
  LED_Init();				//初始化LED
 80004ee:	f002 fcdd 	bl	8002eac <LED_Init>
  BEEP_Init();
 80004f2:	f002 fb33 	bl	8002b5c <BEEP_Init>
  KEY_Init();				//初始化KEY
 80004f6:	f002 fc95 	bl	8002e24 <KEY_Init>
  EXTI_Init();			//初始化外部中断
 80004fa:	f002 fbc1 	bl	8002c80 <EXTI_Init>
  RetargetInit(&UART1_Handler);
 80004fe:	4803      	ldr	r0, [pc, #12]	@ (800050c <main+0x38>)
 8000500:	f002 fd00 	bl	8002f04 <RetargetInit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  extiExample();
 8000504:	f7ff ffd8 	bl	80004b8 <extiExample>
 8000508:	e7fc      	b.n	8000504 <main+0x30>
 800050a:	bf00      	nop
 800050c:	20000160 	.word	0x20000160

08000510 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000510:	b480      	push	{r7}
 8000512:	b083      	sub	sp, #12
 8000514:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000516:	4b0f      	ldr	r3, [pc, #60]	@ (8000554 <HAL_MspInit+0x44>)
 8000518:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800051a:	4a0e      	ldr	r2, [pc, #56]	@ (8000554 <HAL_MspInit+0x44>)
 800051c:	f043 0301 	orr.w	r3, r3, #1
 8000520:	6613      	str	r3, [r2, #96]	@ 0x60
 8000522:	4b0c      	ldr	r3, [pc, #48]	@ (8000554 <HAL_MspInit+0x44>)
 8000524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000526:	f003 0301 	and.w	r3, r3, #1
 800052a:	607b      	str	r3, [r7, #4]
 800052c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800052e:	4b09      	ldr	r3, [pc, #36]	@ (8000554 <HAL_MspInit+0x44>)
 8000530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000532:	4a08      	ldr	r2, [pc, #32]	@ (8000554 <HAL_MspInit+0x44>)
 8000534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000538:	6593      	str	r3, [r2, #88]	@ 0x58
 800053a:	4b06      	ldr	r3, [pc, #24]	@ (8000554 <HAL_MspInit+0x44>)
 800053c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800053e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000542:	603b      	str	r3, [r7, #0]
 8000544:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000546:	bf00      	nop
 8000548:	370c      	adds	r7, #12
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40021000 	.word	0x40021000

08000558 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800055c:	bf00      	nop
 800055e:	e7fd      	b.n	800055c <NMI_Handler+0x4>

08000560 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000564:	bf00      	nop
 8000566:	e7fd      	b.n	8000564 <HardFault_Handler+0x4>

08000568 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000568:	b480      	push	{r7}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <MemManage_Handler+0x4>

08000570 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000574:	bf00      	nop
 8000576:	e7fd      	b.n	8000574 <BusFault_Handler+0x4>

08000578 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800057c:	bf00      	nop
 800057e:	e7fd      	b.n	800057c <UsageFault_Handler+0x4>

08000580 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000584:	bf00      	nop
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800058e:	b480      	push	{r7}
 8000590:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000592:	bf00      	nop
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr

080005aa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005aa:	b580      	push	{r7, lr}
 80005ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005ae:	f000 f8c9 	bl	8000744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
	...

080005b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b086      	sub	sp, #24
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005c0:	4a14      	ldr	r2, [pc, #80]	@ (8000614 <_sbrk+0x5c>)
 80005c2:	4b15      	ldr	r3, [pc, #84]	@ (8000618 <_sbrk+0x60>)
 80005c4:	1ad3      	subs	r3, r2, r3
 80005c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80005cc:	4b13      	ldr	r3, [pc, #76]	@ (800061c <_sbrk+0x64>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d102      	bne.n	80005da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80005d4:	4b11      	ldr	r3, [pc, #68]	@ (800061c <_sbrk+0x64>)
 80005d6:	4a12      	ldr	r2, [pc, #72]	@ (8000620 <_sbrk+0x68>)
 80005d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80005da:	4b10      	ldr	r3, [pc, #64]	@ (800061c <_sbrk+0x64>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	4413      	add	r3, r2
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d207      	bcs.n	80005f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80005e8:	f003 f97e 	bl	80038e8 <__errno>
 80005ec:	4603      	mov	r3, r0
 80005ee:	220c      	movs	r2, #12
 80005f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80005f2:	f04f 33ff 	mov.w	r3, #4294967295
 80005f6:	e009      	b.n	800060c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80005f8:	4b08      	ldr	r3, [pc, #32]	@ (800061c <_sbrk+0x64>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80005fe:	4b07      	ldr	r3, [pc, #28]	@ (800061c <_sbrk+0x64>)
 8000600:	681a      	ldr	r2, [r3, #0]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4413      	add	r3, r2
 8000606:	4a05      	ldr	r2, [pc, #20]	@ (800061c <_sbrk+0x64>)
 8000608:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800060a:	68fb      	ldr	r3, [r7, #12]
}
 800060c:	4618      	mov	r0, r3
 800060e:	3718      	adds	r7, #24
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	20018000 	.word	0x20018000
 8000618:	00000400 	.word	0x00000400
 800061c:	20000084 	.word	0x20000084
 8000620:	20000328 	.word	0x20000328

08000624 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000628:	4b06      	ldr	r3, [pc, #24]	@ (8000644 <SystemInit+0x20>)
 800062a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800062e:	4a05      	ldr	r2, [pc, #20]	@ (8000644 <SystemInit+0x20>)
 8000630:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000634:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000638:	bf00      	nop
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	e000ed00 	.word	0xe000ed00

08000648 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000648:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000680 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800064c:	f7ff ffea 	bl	8000624 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000650:	480c      	ldr	r0, [pc, #48]	@ (8000684 <LoopForever+0x6>)
  ldr r1, =_edata
 8000652:	490d      	ldr	r1, [pc, #52]	@ (8000688 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000654:	4a0d      	ldr	r2, [pc, #52]	@ (800068c <LoopForever+0xe>)
  movs r3, #0
 8000656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000658:	e002      	b.n	8000660 <LoopCopyDataInit>

0800065a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800065a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800065c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800065e:	3304      	adds	r3, #4

08000660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000664:	d3f9      	bcc.n	800065a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000666:	4a0a      	ldr	r2, [pc, #40]	@ (8000690 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000668:	4c0a      	ldr	r4, [pc, #40]	@ (8000694 <LoopForever+0x16>)
  movs r3, #0
 800066a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800066c:	e001      	b.n	8000672 <LoopFillZerobss>

0800066e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800066e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000670:	3204      	adds	r2, #4

08000672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000674:	d3fb      	bcc.n	800066e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000676:	f003 f93d 	bl	80038f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800067a:	f7ff ff2b 	bl	80004d4 <main>

0800067e <LoopForever>:

LoopForever:
    b LoopForever
 800067e:	e7fe      	b.n	800067e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000680:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000688:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800068c:	08003e7c 	.word	0x08003e7c
  ldr r2, =_sbss
 8000690:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000694:	20000324 	.word	0x20000324

08000698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000698:	e7fe      	b.n	8000698 <ADC1_2_IRQHandler>

0800069a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800069a:	b580      	push	{r7, lr}
 800069c:	b082      	sub	sp, #8
 800069e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006a0:	2300      	movs	r3, #0
 80006a2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006a4:	2003      	movs	r0, #3
 80006a6:	f000 f93d 	bl	8000924 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006aa:	200f      	movs	r0, #15
 80006ac:	f000 f80e 	bl	80006cc <HAL_InitTick>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d002      	beq.n	80006bc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006b6:	2301      	movs	r3, #1
 80006b8:	71fb      	strb	r3, [r7, #7]
 80006ba:	e001      	b.n	80006c0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80006bc:	f7ff ff28 	bl	8000510 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80006c0:	79fb      	ldrb	r3, [r7, #7]
}
 80006c2:	4618      	mov	r0, r3
 80006c4:	3708      	adds	r7, #8
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
	...

080006cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b084      	sub	sp, #16
 80006d0:	af00      	add	r7, sp, #0
 80006d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80006d4:	2300      	movs	r3, #0
 80006d6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80006d8:	4b17      	ldr	r3, [pc, #92]	@ (8000738 <HAL_InitTick+0x6c>)
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d023      	beq.n	8000728 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80006e0:	4b16      	ldr	r3, [pc, #88]	@ (800073c <HAL_InitTick+0x70>)
 80006e2:	681a      	ldr	r2, [r3, #0]
 80006e4:	4b14      	ldr	r3, [pc, #80]	@ (8000738 <HAL_InitTick+0x6c>)
 80006e6:	781b      	ldrb	r3, [r3, #0]
 80006e8:	4619      	mov	r1, r3
 80006ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80006ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80006f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006f6:	4618      	mov	r0, r3
 80006f8:	f000 f949 	bl	800098e <HAL_SYSTICK_Config>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d10f      	bne.n	8000722 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000702:	687b      	ldr	r3, [r7, #4]
 8000704:	2b0f      	cmp	r3, #15
 8000706:	d809      	bhi.n	800071c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000708:	2200      	movs	r2, #0
 800070a:	6879      	ldr	r1, [r7, #4]
 800070c:	f04f 30ff 	mov.w	r0, #4294967295
 8000710:	f000 f913 	bl	800093a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000714:	4a0a      	ldr	r2, [pc, #40]	@ (8000740 <HAL_InitTick+0x74>)
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	6013      	str	r3, [r2, #0]
 800071a:	e007      	b.n	800072c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800071c:	2301      	movs	r3, #1
 800071e:	73fb      	strb	r3, [r7, #15]
 8000720:	e004      	b.n	800072c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000722:	2301      	movs	r3, #1
 8000724:	73fb      	strb	r3, [r7, #15]
 8000726:	e001      	b.n	800072c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000728:	2301      	movs	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800072c:	7bfb      	ldrb	r3, [r7, #15]
}
 800072e:	4618      	mov	r0, r3
 8000730:	3710      	adds	r7, #16
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	20000008 	.word	0x20000008
 800073c:	20000000 	.word	0x20000000
 8000740:	20000004 	.word	0x20000004

08000744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000748:	4b06      	ldr	r3, [pc, #24]	@ (8000764 <HAL_IncTick+0x20>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	461a      	mov	r2, r3
 800074e:	4b06      	ldr	r3, [pc, #24]	@ (8000768 <HAL_IncTick+0x24>)
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	4413      	add	r3, r2
 8000754:	4a04      	ldr	r2, [pc, #16]	@ (8000768 <HAL_IncTick+0x24>)
 8000756:	6013      	str	r3, [r2, #0]
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	20000008 	.word	0x20000008
 8000768:	20000088 	.word	0x20000088

0800076c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  return uwTick;
 8000770:	4b03      	ldr	r3, [pc, #12]	@ (8000780 <HAL_GetTick+0x14>)
 8000772:	681b      	ldr	r3, [r3, #0]
}
 8000774:	4618      	mov	r0, r3
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	20000088 	.word	0x20000088

08000784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000784:	b480      	push	{r7}
 8000786:	b085      	sub	sp, #20
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	f003 0307 	and.w	r3, r3, #7
 8000792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000794:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <__NVIC_SetPriorityGrouping+0x44>)
 8000796:	68db      	ldr	r3, [r3, #12]
 8000798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800079a:	68ba      	ldr	r2, [r7, #8]
 800079c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007a0:	4013      	ands	r3, r2
 80007a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007b6:	4a04      	ldr	r2, [pc, #16]	@ (80007c8 <__NVIC_SetPriorityGrouping+0x44>)
 80007b8:	68bb      	ldr	r3, [r7, #8]
 80007ba:	60d3      	str	r3, [r2, #12]
}
 80007bc:	bf00      	nop
 80007be:	3714      	adds	r7, #20
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr
 80007c8:	e000ed00 	.word	0xe000ed00

080007cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007d0:	4b04      	ldr	r3, [pc, #16]	@ (80007e4 <__NVIC_GetPriorityGrouping+0x18>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	0a1b      	lsrs	r3, r3, #8
 80007d6:	f003 0307 	and.w	r3, r3, #7
}
 80007da:	4618      	mov	r0, r3
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	e000ed00 	.word	0xe000ed00

080007e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b083      	sub	sp, #12
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	4603      	mov	r3, r0
 80007f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	db0b      	blt.n	8000812 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	f003 021f 	and.w	r2, r3, #31
 8000800:	4907      	ldr	r1, [pc, #28]	@ (8000820 <__NVIC_EnableIRQ+0x38>)
 8000802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000806:	095b      	lsrs	r3, r3, #5
 8000808:	2001      	movs	r0, #1
 800080a:	fa00 f202 	lsl.w	r2, r0, r2
 800080e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000812:	bf00      	nop
 8000814:	370c      	adds	r7, #12
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	e000e100 	.word	0xe000e100

08000824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	6039      	str	r1, [r7, #0]
 800082e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000834:	2b00      	cmp	r3, #0
 8000836:	db0a      	blt.n	800084e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	b2da      	uxtb	r2, r3
 800083c:	490c      	ldr	r1, [pc, #48]	@ (8000870 <__NVIC_SetPriority+0x4c>)
 800083e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000842:	0112      	lsls	r2, r2, #4
 8000844:	b2d2      	uxtb	r2, r2
 8000846:	440b      	add	r3, r1
 8000848:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800084c:	e00a      	b.n	8000864 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	b2da      	uxtb	r2, r3
 8000852:	4908      	ldr	r1, [pc, #32]	@ (8000874 <__NVIC_SetPriority+0x50>)
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	f003 030f 	and.w	r3, r3, #15
 800085a:	3b04      	subs	r3, #4
 800085c:	0112      	lsls	r2, r2, #4
 800085e:	b2d2      	uxtb	r2, r2
 8000860:	440b      	add	r3, r1
 8000862:	761a      	strb	r2, [r3, #24]
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	e000e100 	.word	0xe000e100
 8000874:	e000ed00 	.word	0xe000ed00

08000878 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000878:	b480      	push	{r7}
 800087a:	b089      	sub	sp, #36	@ 0x24
 800087c:	af00      	add	r7, sp, #0
 800087e:	60f8      	str	r0, [r7, #12]
 8000880:	60b9      	str	r1, [r7, #8]
 8000882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000884:	68fb      	ldr	r3, [r7, #12]
 8000886:	f003 0307 	and.w	r3, r3, #7
 800088a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800088c:	69fb      	ldr	r3, [r7, #28]
 800088e:	f1c3 0307 	rsb	r3, r3, #7
 8000892:	2b04      	cmp	r3, #4
 8000894:	bf28      	it	cs
 8000896:	2304      	movcs	r3, #4
 8000898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800089a:	69fb      	ldr	r3, [r7, #28]
 800089c:	3304      	adds	r3, #4
 800089e:	2b06      	cmp	r3, #6
 80008a0:	d902      	bls.n	80008a8 <NVIC_EncodePriority+0x30>
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	3b03      	subs	r3, #3
 80008a6:	e000      	b.n	80008aa <NVIC_EncodePriority+0x32>
 80008a8:	2300      	movs	r3, #0
 80008aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008ac:	f04f 32ff 	mov.w	r2, #4294967295
 80008b0:	69bb      	ldr	r3, [r7, #24]
 80008b2:	fa02 f303 	lsl.w	r3, r2, r3
 80008b6:	43da      	mvns	r2, r3
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	401a      	ands	r2, r3
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008c0:	f04f 31ff 	mov.w	r1, #4294967295
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	fa01 f303 	lsl.w	r3, r1, r3
 80008ca:	43d9      	mvns	r1, r3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d0:	4313      	orrs	r3, r2
         );
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3724      	adds	r7, #36	@ 0x24
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
	...

080008e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b082      	sub	sp, #8
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	3b01      	subs	r3, #1
 80008ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008f0:	d301      	bcc.n	80008f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008f2:	2301      	movs	r3, #1
 80008f4:	e00f      	b.n	8000916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000920 <SysTick_Config+0x40>)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	3b01      	subs	r3, #1
 80008fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008fe:	210f      	movs	r1, #15
 8000900:	f04f 30ff 	mov.w	r0, #4294967295
 8000904:	f7ff ff8e 	bl	8000824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000908:	4b05      	ldr	r3, [pc, #20]	@ (8000920 <SysTick_Config+0x40>)
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800090e:	4b04      	ldr	r3, [pc, #16]	@ (8000920 <SysTick_Config+0x40>)
 8000910:	2207      	movs	r2, #7
 8000912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	e000e010 	.word	0xe000e010

08000924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800092c:	6878      	ldr	r0, [r7, #4]
 800092e:	f7ff ff29 	bl	8000784 <__NVIC_SetPriorityGrouping>
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}

0800093a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800093a:	b580      	push	{r7, lr}
 800093c:	b086      	sub	sp, #24
 800093e:	af00      	add	r7, sp, #0
 8000940:	4603      	mov	r3, r0
 8000942:	60b9      	str	r1, [r7, #8]
 8000944:	607a      	str	r2, [r7, #4]
 8000946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800094c:	f7ff ff3e 	bl	80007cc <__NVIC_GetPriorityGrouping>
 8000950:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000952:	687a      	ldr	r2, [r7, #4]
 8000954:	68b9      	ldr	r1, [r7, #8]
 8000956:	6978      	ldr	r0, [r7, #20]
 8000958:	f7ff ff8e 	bl	8000878 <NVIC_EncodePriority>
 800095c:	4602      	mov	r2, r0
 800095e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000962:	4611      	mov	r1, r2
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff ff5d 	bl	8000824 <__NVIC_SetPriority>
}
 800096a:	bf00      	nop
 800096c:	3718      	adds	r7, #24
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000972:	b580      	push	{r7, lr}
 8000974:	b082      	sub	sp, #8
 8000976:	af00      	add	r7, sp, #0
 8000978:	4603      	mov	r3, r0
 800097a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800097c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff ff31 	bl	80007e8 <__NVIC_EnableIRQ>
}
 8000986:	bf00      	nop
 8000988:	3708      	adds	r7, #8
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}

0800098e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000996:	6878      	ldr	r0, [r7, #4]
 8000998:	f7ff ffa2 	bl	80008e0 <SysTick_Config>
 800099c:	4603      	mov	r3, r0
}
 800099e:	4618      	mov	r0, r3
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
	...

080009a8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2b04      	cmp	r3, #4
 80009b4:	d106      	bne.n	80009c4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80009b6:	4b09      	ldr	r3, [pc, #36]	@ (80009dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	4a08      	ldr	r2, [pc, #32]	@ (80009dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009bc:	f043 0304 	orr.w	r3, r3, #4
 80009c0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80009c2:	e005      	b.n	80009d0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80009c4:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a04      	ldr	r2, [pc, #16]	@ (80009dc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80009ca:	f023 0304 	bic.w	r3, r3, #4
 80009ce:	6013      	str	r3, [r2, #0]
}
 80009d0:	bf00      	nop
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr
 80009dc:	e000e010 	.word	0xe000e010

080009e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80009e8:	2300      	movs	r3, #0
 80009ea:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d005      	beq.n	8000a04 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2204      	movs	r2, #4
 80009fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80009fe:	2301      	movs	r3, #1
 8000a00:	73fb      	strb	r3, [r7, #15]
 8000a02:	e029      	b.n	8000a58 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	f022 020e 	bic.w	r2, r2, #14
 8000a12:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	f022 0201 	bic.w	r2, r2, #1
 8000a22:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a28:	f003 021c 	and.w	r2, r3, #28
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a30:	2101      	movs	r1, #1
 8000a32:	fa01 f202 	lsl.w	r2, r1, r2
 8000a36:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	2200      	movs	r2, #0
 8000a44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d003      	beq.n	8000a58 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	4798      	blx	r3
    }
  }
  return status;
 8000a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
	...

08000a64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b087      	sub	sp, #28
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
 8000a6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000a6e:	2300      	movs	r3, #0
 8000a70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a72:	e17f      	b.n	8000d74 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	2101      	movs	r1, #1
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a80:	4013      	ands	r3, r2
 8000a82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	f000 8171 	beq.w	8000d6e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	685b      	ldr	r3, [r3, #4]
 8000a90:	f003 0303 	and.w	r3, r3, #3
 8000a94:	2b01      	cmp	r3, #1
 8000a96:	d005      	beq.n	8000aa4 <HAL_GPIO_Init+0x40>
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	f003 0303 	and.w	r3, r3, #3
 8000aa0:	2b02      	cmp	r3, #2
 8000aa2:	d130      	bne.n	8000b06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	689b      	ldr	r3, [r3, #8]
 8000aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000aaa:	697b      	ldr	r3, [r7, #20]
 8000aac:	005b      	lsls	r3, r3, #1
 8000aae:	2203      	movs	r2, #3
 8000ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab4:	43db      	mvns	r3, r3
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	4013      	ands	r3, r2
 8000aba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000abc:	683b      	ldr	r3, [r7, #0]
 8000abe:	68da      	ldr	r2, [r3, #12]
 8000ac0:	697b      	ldr	r3, [r7, #20]
 8000ac2:	005b      	lsls	r3, r3, #1
 8000ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac8:	693a      	ldr	r2, [r7, #16]
 8000aca:	4313      	orrs	r3, r2
 8000acc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	693a      	ldr	r2, [r7, #16]
 8000ad2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ada:	2201      	movs	r2, #1
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	fa02 f303 	lsl.w	r3, r2, r3
 8000ae2:	43db      	mvns	r3, r3
 8000ae4:	693a      	ldr	r2, [r7, #16]
 8000ae6:	4013      	ands	r3, r2
 8000ae8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	091b      	lsrs	r3, r3, #4
 8000af0:	f003 0201 	and.w	r2, r3, #1
 8000af4:	697b      	ldr	r3, [r7, #20]
 8000af6:	fa02 f303 	lsl.w	r3, r2, r3
 8000afa:	693a      	ldr	r2, [r7, #16]
 8000afc:	4313      	orrs	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	693a      	ldr	r2, [r7, #16]
 8000b04:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f003 0303 	and.w	r3, r3, #3
 8000b0e:	2b03      	cmp	r3, #3
 8000b10:	d118      	bne.n	8000b44 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000b18:	2201      	movs	r2, #1
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	43db      	mvns	r3, r3
 8000b22:	693a      	ldr	r2, [r7, #16]
 8000b24:	4013      	ands	r3, r2
 8000b26:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	08db      	lsrs	r3, r3, #3
 8000b2e:	f003 0201 	and.w	r2, r3, #1
 8000b32:	697b      	ldr	r3, [r7, #20]
 8000b34:	fa02 f303 	lsl.w	r3, r2, r3
 8000b38:	693a      	ldr	r2, [r7, #16]
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	693a      	ldr	r2, [r7, #16]
 8000b42:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
 8000b48:	f003 0303 	and.w	r3, r3, #3
 8000b4c:	2b03      	cmp	r3, #3
 8000b4e:	d017      	beq.n	8000b80 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	68db      	ldr	r3, [r3, #12]
 8000b54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	005b      	lsls	r3, r3, #1
 8000b5a:	2203      	movs	r2, #3
 8000b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b60:	43db      	mvns	r3, r3
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	4013      	ands	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	689a      	ldr	r2, [r3, #8]
 8000b6c:	697b      	ldr	r3, [r7, #20]
 8000b6e:	005b      	lsls	r3, r3, #1
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	4313      	orrs	r3, r2
 8000b78:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	693a      	ldr	r2, [r7, #16]
 8000b7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f003 0303 	and.w	r3, r3, #3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d123      	bne.n	8000bd4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	08da      	lsrs	r2, r3, #3
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	3208      	adds	r2, #8
 8000b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b98:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	f003 0307 	and.w	r3, r3, #7
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	220f      	movs	r2, #15
 8000ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ba8:	43db      	mvns	r3, r3
 8000baa:	693a      	ldr	r2, [r7, #16]
 8000bac:	4013      	ands	r3, r2
 8000bae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	691a      	ldr	r2, [r3, #16]
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bc0:	693a      	ldr	r2, [r7, #16]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	08da      	lsrs	r2, r3, #3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	3208      	adds	r2, #8
 8000bce:	6939      	ldr	r1, [r7, #16]
 8000bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	2203      	movs	r2, #3
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	43db      	mvns	r3, r3
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f003 0203 	and.w	r2, r3, #3
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	005b      	lsls	r3, r3, #1
 8000bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	4313      	orrs	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	f000 80ac 	beq.w	8000d6e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c16:	4b5f      	ldr	r3, [pc, #380]	@ (8000d94 <HAL_GPIO_Init+0x330>)
 8000c18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c1a:	4a5e      	ldr	r2, [pc, #376]	@ (8000d94 <HAL_GPIO_Init+0x330>)
 8000c1c:	f043 0301 	orr.w	r3, r3, #1
 8000c20:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c22:	4b5c      	ldr	r3, [pc, #368]	@ (8000d94 <HAL_GPIO_Init+0x330>)
 8000c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c26:	f003 0301 	and.w	r3, r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c2e:	4a5a      	ldr	r2, [pc, #360]	@ (8000d98 <HAL_GPIO_Init+0x334>)
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	089b      	lsrs	r3, r3, #2
 8000c34:	3302      	adds	r3, #2
 8000c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	f003 0303 	and.w	r3, r3, #3
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	220f      	movs	r2, #15
 8000c46:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4a:	43db      	mvns	r3, r3
 8000c4c:	693a      	ldr	r2, [r7, #16]
 8000c4e:	4013      	ands	r3, r2
 8000c50:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000c58:	d025      	beq.n	8000ca6 <HAL_GPIO_Init+0x242>
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4a4f      	ldr	r2, [pc, #316]	@ (8000d9c <HAL_GPIO_Init+0x338>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d01f      	beq.n	8000ca2 <HAL_GPIO_Init+0x23e>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a4e      	ldr	r2, [pc, #312]	@ (8000da0 <HAL_GPIO_Init+0x33c>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d019      	beq.n	8000c9e <HAL_GPIO_Init+0x23a>
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	4a4d      	ldr	r2, [pc, #308]	@ (8000da4 <HAL_GPIO_Init+0x340>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d013      	beq.n	8000c9a <HAL_GPIO_Init+0x236>
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	4a4c      	ldr	r2, [pc, #304]	@ (8000da8 <HAL_GPIO_Init+0x344>)
 8000c76:	4293      	cmp	r3, r2
 8000c78:	d00d      	beq.n	8000c96 <HAL_GPIO_Init+0x232>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a4b      	ldr	r2, [pc, #300]	@ (8000dac <HAL_GPIO_Init+0x348>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d007      	beq.n	8000c92 <HAL_GPIO_Init+0x22e>
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	4a4a      	ldr	r2, [pc, #296]	@ (8000db0 <HAL_GPIO_Init+0x34c>)
 8000c86:	4293      	cmp	r3, r2
 8000c88:	d101      	bne.n	8000c8e <HAL_GPIO_Init+0x22a>
 8000c8a:	2306      	movs	r3, #6
 8000c8c:	e00c      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c8e:	2307      	movs	r3, #7
 8000c90:	e00a      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c92:	2305      	movs	r3, #5
 8000c94:	e008      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c96:	2304      	movs	r3, #4
 8000c98:	e006      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	e004      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	e002      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e000      	b.n	8000ca8 <HAL_GPIO_Init+0x244>
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	697a      	ldr	r2, [r7, #20]
 8000caa:	f002 0203 	and.w	r2, r2, #3
 8000cae:	0092      	lsls	r2, r2, #2
 8000cb0:	4093      	lsls	r3, r2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000cb8:	4937      	ldr	r1, [pc, #220]	@ (8000d98 <HAL_GPIO_Init+0x334>)
 8000cba:	697b      	ldr	r3, [r7, #20]
 8000cbc:	089b      	lsrs	r3, r3, #2
 8000cbe:	3302      	adds	r3, #2
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	43db      	mvns	r3, r3
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cd6:	683b      	ldr	r3, [r7, #0]
 8000cd8:	685b      	ldr	r3, [r3, #4]
 8000cda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d003      	beq.n	8000cea <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ce2:	693a      	ldr	r2, [r7, #16]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000cea:	4a32      	ldr	r2, [pc, #200]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000cec:	693b      	ldr	r3, [r7, #16]
 8000cee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000cf0:	4b30      	ldr	r3, [pc, #192]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	43db      	mvns	r3, r3
 8000cfa:	693a      	ldr	r2, [r7, #16]
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000d00:	683b      	ldr	r3, [r7, #0]
 8000d02:	685b      	ldr	r3, [r3, #4]
 8000d04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d003      	beq.n	8000d14 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000d0c:	693a      	ldr	r2, [r7, #16]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000d14:	4a27      	ldr	r2, [pc, #156]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000d1a:	4b26      	ldr	r3, [pc, #152]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	43db      	mvns	r3, r3
 8000d24:	693a      	ldr	r2, [r7, #16]
 8000d26:	4013      	ands	r3, r2
 8000d28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d003      	beq.n	8000d3e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000d36:	693a      	ldr	r2, [r7, #16]
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000d3e:	4a1d      	ldr	r2, [pc, #116]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d40:	693b      	ldr	r3, [r7, #16]
 8000d42:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000d44:	4b1b      	ldr	r3, [pc, #108]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	43db      	mvns	r3, r3
 8000d4e:	693a      	ldr	r2, [r7, #16]
 8000d50:	4013      	ands	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d003      	beq.n	8000d68 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000d60:	693a      	ldr	r2, [r7, #16]
 8000d62:	68fb      	ldr	r3, [r7, #12]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d68:	4a12      	ldr	r2, [pc, #72]	@ (8000db4 <HAL_GPIO_Init+0x350>)
 8000d6a:	693b      	ldr	r3, [r7, #16]
 8000d6c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	3301      	adds	r3, #1
 8000d72:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	697b      	ldr	r3, [r7, #20]
 8000d7a:	fa22 f303 	lsr.w	r3, r2, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f47f ae78 	bne.w	8000a74 <HAL_GPIO_Init+0x10>
  }
}
 8000d84:	bf00      	nop
 8000d86:	bf00      	nop
 8000d88:	371c      	adds	r7, #28
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	40021000 	.word	0x40021000
 8000d98:	40010000 	.word	0x40010000
 8000d9c:	48000400 	.word	0x48000400
 8000da0:	48000800 	.word	0x48000800
 8000da4:	48000c00 	.word	0x48000c00
 8000da8:	48001000 	.word	0x48001000
 8000dac:	48001400 	.word	0x48001400
 8000db0:	48001800 	.word	0x48001800
 8000db4:	40010400 	.word	0x40010400

08000db8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b085      	sub	sp, #20
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	460b      	mov	r3, r1
 8000dc2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	691a      	ldr	r2, [r3, #16]
 8000dc8:	887b      	ldrh	r3, [r7, #2]
 8000dca:	4013      	ands	r3, r2
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d002      	beq.n	8000dd6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	73fb      	strb	r3, [r7, #15]
 8000dd4:	e001      	b.n	8000dda <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000dda:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr

08000de8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	460b      	mov	r3, r1
 8000df2:	807b      	strh	r3, [r7, #2]
 8000df4:	4613      	mov	r3, r2
 8000df6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000df8:	787b      	ldrb	r3, [r7, #1]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d003      	beq.n	8000e06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000dfe:	887a      	ldrh	r2, [r7, #2]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e04:	e002      	b.n	8000e0c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e06:	887a      	ldrh	r2, [r7, #2]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr

08000e18 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	b085      	sub	sp, #20
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	460b      	mov	r3, r1
 8000e22:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	695b      	ldr	r3, [r3, #20]
 8000e28:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e2a:	887a      	ldrh	r2, [r7, #2]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	4013      	ands	r3, r2
 8000e30:	041a      	lsls	r2, r3, #16
 8000e32:	68fb      	ldr	r3, [r7, #12]
 8000e34:	43d9      	mvns	r1, r3
 8000e36:	887b      	ldrh	r3, [r7, #2]
 8000e38:	400b      	ands	r3, r1
 8000e3a:	431a      	orrs	r2, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	619a      	str	r2, [r3, #24]
}
 8000e40:	bf00      	nop
 8000e42:	3714      	adds	r7, #20
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	4603      	mov	r3, r0
 8000e54:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e56:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e58:	695a      	ldr	r2, [r3, #20]
 8000e5a:	88fb      	ldrh	r3, [r7, #6]
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d006      	beq.n	8000e70 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e62:	4a05      	ldr	r2, [pc, #20]	@ (8000e78 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e64:	88fb      	ldrh	r3, [r7, #6]
 8000e66:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e68:	88fb      	ldrh	r3, [r7, #6]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f001 ff72 	bl	8002d54 <HAL_GPIO_EXTI_Callback>
  }
}
 8000e70:	bf00      	nop
 8000e72:	3708      	adds	r7, #8
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40010400 	.word	0x40010400

08000e7c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e80:	4b04      	ldr	r3, [pc, #16]	@ (8000e94 <HAL_PWREx_GetVoltageRange+0x18>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	40007000 	.word	0x40007000

08000e98 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000ea6:	d130      	bne.n	8000f0a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ea8:	4b23      	ldr	r3, [pc, #140]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000eb4:	d038      	beq.n	8000f28 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eb6:	4b20      	ldr	r3, [pc, #128]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ec0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ec4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ec6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f3c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2232      	movs	r2, #50	@ 0x32
 8000ecc:	fb02 f303 	mul.w	r3, r2, r3
 8000ed0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f40 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed6:	0c9b      	lsrs	r3, r3, #18
 8000ed8:	3301      	adds	r3, #1
 8000eda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000edc:	e002      	b.n	8000ee4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ee4:	4b14      	ldr	r3, [pc, #80]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ee6:	695b      	ldr	r3, [r3, #20]
 8000ee8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ef0:	d102      	bne.n	8000ef8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1f2      	bne.n	8000ede <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f04:	d110      	bne.n	8000f28 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e00f      	b.n	8000f2a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000f12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f16:	d007      	beq.n	8000f28 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f18:	4b07      	ldr	r3, [pc, #28]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000f20:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f26:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	40007000 	.word	0x40007000
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	431bde83 	.word	0x431bde83

08000f44 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d101      	bne.n	8000f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	e3ca      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f56:	4b97      	ldr	r3, [pc, #604]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000f58:	689b      	ldr	r3, [r3, #8]
 8000f5a:	f003 030c 	and.w	r3, r3, #12
 8000f5e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f60:	4b94      	ldr	r3, [pc, #592]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000f62:	68db      	ldr	r3, [r3, #12]
 8000f64:	f003 0303 	and.w	r3, r3, #3
 8000f68:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f003 0310 	and.w	r3, r3, #16
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	f000 80e4 	beq.w	8001140 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d007      	beq.n	8000f8e <HAL_RCC_OscConfig+0x4a>
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	2b0c      	cmp	r3, #12
 8000f82:	f040 808b 	bne.w	800109c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	f040 8087 	bne.w	800109c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f8e:	4b89      	ldr	r3, [pc, #548]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d005      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x62>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	699b      	ldr	r3, [r3, #24]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d101      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e3a2      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	6a1a      	ldr	r2, [r3, #32]
 8000faa:	4b82      	ldr	r3, [pc, #520]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	f003 0308 	and.w	r3, r3, #8
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d004      	beq.n	8000fc0 <HAL_RCC_OscConfig+0x7c>
 8000fb6:	4b7f      	ldr	r3, [pc, #508]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fbe:	e005      	b.n	8000fcc <HAL_RCC_OscConfig+0x88>
 8000fc0:	4b7c      	ldr	r3, [pc, #496]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fc6:	091b      	lsrs	r3, r3, #4
 8000fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000fcc:	4293      	cmp	r3, r2
 8000fce:	d223      	bcs.n	8001018 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	6a1b      	ldr	r3, [r3, #32]
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f000 fd55 	bl	8001a84 <RCC_SetFlashLatencyFromMSIRange>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e383      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fe4:	4b73      	ldr	r3, [pc, #460]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4a72      	ldr	r2, [pc, #456]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000fea:	f043 0308 	orr.w	r3, r3, #8
 8000fee:	6013      	str	r3, [r2, #0]
 8000ff0:	4b70      	ldr	r3, [pc, #448]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6a1b      	ldr	r3, [r3, #32]
 8000ffc:	496d      	ldr	r1, [pc, #436]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8000ffe:	4313      	orrs	r3, r2
 8001000:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001002:	4b6c      	ldr	r3, [pc, #432]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001004:	685b      	ldr	r3, [r3, #4]
 8001006:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	69db      	ldr	r3, [r3, #28]
 800100e:	021b      	lsls	r3, r3, #8
 8001010:	4968      	ldr	r1, [pc, #416]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001012:	4313      	orrs	r3, r2
 8001014:	604b      	str	r3, [r1, #4]
 8001016:	e025      	b.n	8001064 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001018:	4b66      	ldr	r3, [pc, #408]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a65      	ldr	r2, [pc, #404]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 800101e:	f043 0308 	orr.w	r3, r3, #8
 8001022:	6013      	str	r3, [r2, #0]
 8001024:	4b63      	ldr	r3, [pc, #396]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6a1b      	ldr	r3, [r3, #32]
 8001030:	4960      	ldr	r1, [pc, #384]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001032:	4313      	orrs	r3, r2
 8001034:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001036:	4b5f      	ldr	r3, [pc, #380]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	69db      	ldr	r3, [r3, #28]
 8001042:	021b      	lsls	r3, r3, #8
 8001044:	495b      	ldr	r1, [pc, #364]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001046:	4313      	orrs	r3, r2
 8001048:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800104a:	69bb      	ldr	r3, [r7, #24]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d109      	bne.n	8001064 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a1b      	ldr	r3, [r3, #32]
 8001054:	4618      	mov	r0, r3
 8001056:	f000 fd15 	bl	8001a84 <RCC_SetFlashLatencyFromMSIRange>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e343      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001064:	f000 fc4a 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8001068:	4602      	mov	r2, r0
 800106a:	4b52      	ldr	r3, [pc, #328]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 800106c:	689b      	ldr	r3, [r3, #8]
 800106e:	091b      	lsrs	r3, r3, #4
 8001070:	f003 030f 	and.w	r3, r3, #15
 8001074:	4950      	ldr	r1, [pc, #320]	@ (80011b8 <HAL_RCC_OscConfig+0x274>)
 8001076:	5ccb      	ldrb	r3, [r1, r3]
 8001078:	f003 031f 	and.w	r3, r3, #31
 800107c:	fa22 f303 	lsr.w	r3, r2, r3
 8001080:	4a4e      	ldr	r2, [pc, #312]	@ (80011bc <HAL_RCC_OscConfig+0x278>)
 8001082:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001084:	4b4e      	ldr	r3, [pc, #312]	@ (80011c0 <HAL_RCC_OscConfig+0x27c>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	4618      	mov	r0, r3
 800108a:	f7ff fb1f 	bl	80006cc <HAL_InitTick>
 800108e:	4603      	mov	r3, r0
 8001090:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d052      	beq.n	800113e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	e327      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d032      	beq.n	800110a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80010a4:	4b43      	ldr	r3, [pc, #268]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a42      	ldr	r2, [pc, #264]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80010b0:	f7ff fb5c 	bl	800076c <HAL_GetTick>
 80010b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010b6:	e008      	b.n	80010ca <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010b8:	f7ff fb58 	bl	800076c <HAL_GetTick>
 80010bc:	4602      	mov	r2, r0
 80010be:	693b      	ldr	r3, [r7, #16]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b02      	cmp	r3, #2
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e310      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010ca:	4b3a      	ldr	r3, [pc, #232]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f003 0302 	and.w	r3, r3, #2
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d0f0      	beq.n	80010b8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010d6:	4b37      	ldr	r3, [pc, #220]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a36      	ldr	r2, [pc, #216]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010dc:	f043 0308 	orr.w	r3, r3, #8
 80010e0:	6013      	str	r3, [r2, #0]
 80010e2:	4b34      	ldr	r3, [pc, #208]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6a1b      	ldr	r3, [r3, #32]
 80010ee:	4931      	ldr	r1, [pc, #196]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010f0:	4313      	orrs	r3, r2
 80010f2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010f4:	4b2f      	ldr	r3, [pc, #188]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	69db      	ldr	r3, [r3, #28]
 8001100:	021b      	lsls	r3, r3, #8
 8001102:	492c      	ldr	r1, [pc, #176]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001104:	4313      	orrs	r3, r2
 8001106:	604b      	str	r3, [r1, #4]
 8001108:	e01a      	b.n	8001140 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800110a:	4b2a      	ldr	r3, [pc, #168]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a29      	ldr	r2, [pc, #164]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001110:	f023 0301 	bic.w	r3, r3, #1
 8001114:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001116:	f7ff fb29 	bl	800076c <HAL_GetTick>
 800111a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800111c:	e008      	b.n	8001130 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800111e:	f7ff fb25 	bl	800076c <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b02      	cmp	r3, #2
 800112a:	d901      	bls.n	8001130 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800112c:	2303      	movs	r3, #3
 800112e:	e2dd      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001130:	4b20      	ldr	r3, [pc, #128]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d1f0      	bne.n	800111e <HAL_RCC_OscConfig+0x1da>
 800113c:	e000      	b.n	8001140 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800113e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f003 0301 	and.w	r3, r3, #1
 8001148:	2b00      	cmp	r3, #0
 800114a:	d074      	beq.n	8001236 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	2b08      	cmp	r3, #8
 8001150:	d005      	beq.n	800115e <HAL_RCC_OscConfig+0x21a>
 8001152:	69bb      	ldr	r3, [r7, #24]
 8001154:	2b0c      	cmp	r3, #12
 8001156:	d10e      	bne.n	8001176 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	2b03      	cmp	r3, #3
 800115c:	d10b      	bne.n	8001176 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800115e:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d064      	beq.n	8001234 <HAL_RCC_OscConfig+0x2f0>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d160      	bne.n	8001234 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e2ba      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800117e:	d106      	bne.n	800118e <HAL_RCC_OscConfig+0x24a>
 8001180:	4b0c      	ldr	r3, [pc, #48]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a0b      	ldr	r2, [pc, #44]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 8001186:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	e026      	b.n	80011dc <HAL_RCC_OscConfig+0x298>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001196:	d115      	bne.n	80011c4 <HAL_RCC_OscConfig+0x280>
 8001198:	4b06      	ldr	r3, [pc, #24]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a05      	ldr	r2, [pc, #20]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 800119e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	4b03      	ldr	r3, [pc, #12]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a02      	ldr	r2, [pc, #8]	@ (80011b4 <HAL_RCC_OscConfig+0x270>)
 80011aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	e014      	b.n	80011dc <HAL_RCC_OscConfig+0x298>
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	08003e24 	.word	0x08003e24
 80011bc:	20000000 	.word	0x20000000
 80011c0:	20000004 	.word	0x20000004
 80011c4:	4ba0      	ldr	r3, [pc, #640]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a9f      	ldr	r2, [pc, #636]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80011ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	4b9d      	ldr	r3, [pc, #628]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	4a9c      	ldr	r2, [pc, #624]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80011d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d013      	beq.n	800120c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011e4:	f7ff fac2 	bl	800076c <HAL_GetTick>
 80011e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011ea:	e008      	b.n	80011fe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011ec:	f7ff fabe 	bl	800076c <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b64      	cmp	r3, #100	@ 0x64
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e276      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011fe:	4b92      	ldr	r3, [pc, #584]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d0f0      	beq.n	80011ec <HAL_RCC_OscConfig+0x2a8>
 800120a:	e014      	b.n	8001236 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800120c:	f7ff faae 	bl	800076c <HAL_GetTick>
 8001210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001214:	f7ff faaa 	bl	800076c <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b64      	cmp	r3, #100	@ 0x64
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e262      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001226:	4b88      	ldr	r3, [pc, #544]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1f0      	bne.n	8001214 <HAL_RCC_OscConfig+0x2d0>
 8001232:	e000      	b.n	8001236 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d060      	beq.n	8001304 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	2b04      	cmp	r3, #4
 8001246:	d005      	beq.n	8001254 <HAL_RCC_OscConfig+0x310>
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	2b0c      	cmp	r3, #12
 800124c:	d119      	bne.n	8001282 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	2b02      	cmp	r3, #2
 8001252:	d116      	bne.n	8001282 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001254:	4b7c      	ldr	r3, [pc, #496]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800125c:	2b00      	cmp	r3, #0
 800125e:	d005      	beq.n	800126c <HAL_RCC_OscConfig+0x328>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e23f      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126c:	4b76      	ldr	r3, [pc, #472]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	061b      	lsls	r3, r3, #24
 800127a:	4973      	ldr	r1, [pc, #460]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800127c:	4313      	orrs	r3, r2
 800127e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001280:	e040      	b.n	8001304 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d023      	beq.n	80012d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800128a:	4b6f      	ldr	r3, [pc, #444]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a6e      	ldr	r2, [pc, #440]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001290:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001294:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001296:	f7ff fa69 	bl	800076c <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800129c:	e008      	b.n	80012b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800129e:	f7ff fa65 	bl	800076c <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e21d      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012b0:	4b65      	ldr	r3, [pc, #404]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f0      	beq.n	800129e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012bc:	4b62      	ldr	r3, [pc, #392]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	691b      	ldr	r3, [r3, #16]
 80012c8:	061b      	lsls	r3, r3, #24
 80012ca:	495f      	ldr	r1, [pc, #380]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80012cc:	4313      	orrs	r3, r2
 80012ce:	604b      	str	r3, [r1, #4]
 80012d0:	e018      	b.n	8001304 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a5c      	ldr	r2, [pc, #368]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80012d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80012dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012de:	f7ff fa45 	bl	800076c <HAL_GetTick>
 80012e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012e4:	e008      	b.n	80012f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012e6:	f7ff fa41 	bl	800076c <HAL_GetTick>
 80012ea:	4602      	mov	r2, r0
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e1f9      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012f8:	4b53      	ldr	r3, [pc, #332]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f0      	bne.n	80012e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0308 	and.w	r3, r3, #8
 800130c:	2b00      	cmp	r3, #0
 800130e:	d03c      	beq.n	800138a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	695b      	ldr	r3, [r3, #20]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d01c      	beq.n	8001352 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001318:	4b4b      	ldr	r3, [pc, #300]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800131a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800131e:	4a4a      	ldr	r2, [pc, #296]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001328:	f7ff fa20 	bl	800076c <HAL_GetTick>
 800132c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800132e:	e008      	b.n	8001342 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001330:	f7ff fa1c 	bl	800076c <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b02      	cmp	r3, #2
 800133c:	d901      	bls.n	8001342 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e1d4      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001342:	4b41      	ldr	r3, [pc, #260]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001344:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0ef      	beq.n	8001330 <HAL_RCC_OscConfig+0x3ec>
 8001350:	e01b      	b.n	800138a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001352:	4b3d      	ldr	r3, [pc, #244]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001354:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001358:	4a3b      	ldr	r2, [pc, #236]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800135a:	f023 0301 	bic.w	r3, r3, #1
 800135e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001362:	f7ff fa03 	bl	800076c <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800136a:	f7ff f9ff 	bl	800076c <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e1b7      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800137c:	4b32      	ldr	r3, [pc, #200]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800137e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1ef      	bne.n	800136a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0304 	and.w	r3, r3, #4
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 80a6 	beq.w	80014e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001398:	2300      	movs	r3, #0
 800139a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800139c:	4b2a      	ldr	r3, [pc, #168]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800139e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d10d      	bne.n	80013c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013a8:	4b27      	ldr	r3, [pc, #156]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80013aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ac:	4a26      	ldr	r2, [pc, #152]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80013ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80013b4:	4b24      	ldr	r3, [pc, #144]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 80013b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013c0:	2301      	movs	r3, #1
 80013c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013c4:	4b21      	ldr	r3, [pc, #132]	@ (800144c <HAL_RCC_OscConfig+0x508>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d118      	bne.n	8001402 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013d0:	4b1e      	ldr	r3, [pc, #120]	@ (800144c <HAL_RCC_OscConfig+0x508>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a1d      	ldr	r2, [pc, #116]	@ (800144c <HAL_RCC_OscConfig+0x508>)
 80013d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013dc:	f7ff f9c6 	bl	800076c <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013e4:	f7ff f9c2 	bl	800076c <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e17a      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013f6:	4b15      	ldr	r3, [pc, #84]	@ (800144c <HAL_RCC_OscConfig+0x508>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d0f0      	beq.n	80013e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d108      	bne.n	800141c <HAL_RCC_OscConfig+0x4d8>
 800140a:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800140c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001410:	4a0d      	ldr	r2, [pc, #52]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800141a:	e029      	b.n	8001470 <HAL_RCC_OscConfig+0x52c>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	2b05      	cmp	r3, #5
 8001422:	d115      	bne.n	8001450 <HAL_RCC_OscConfig+0x50c>
 8001424:	4b08      	ldr	r3, [pc, #32]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800142a:	4a07      	ldr	r2, [pc, #28]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001434:	4b04      	ldr	r3, [pc, #16]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 8001436:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800143a:	4a03      	ldr	r2, [pc, #12]	@ (8001448 <HAL_RCC_OscConfig+0x504>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001444:	e014      	b.n	8001470 <HAL_RCC_OscConfig+0x52c>
 8001446:	bf00      	nop
 8001448:	40021000 	.word	0x40021000
 800144c:	40007000 	.word	0x40007000
 8001450:	4b9c      	ldr	r3, [pc, #624]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001452:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001456:	4a9b      	ldr	r2, [pc, #620]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001458:	f023 0301 	bic.w	r3, r3, #1
 800145c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001460:	4b98      	ldr	r3, [pc, #608]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001466:	4a97      	ldr	r2, [pc, #604]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001468:	f023 0304 	bic.w	r3, r3, #4
 800146c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d016      	beq.n	80014a6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001478:	f7ff f978 	bl	800076c <HAL_GetTick>
 800147c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800147e:	e00a      	b.n	8001496 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001480:	f7ff f974 	bl	800076c <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800148e:	4293      	cmp	r3, r2
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e12a      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001496:	4b8b      	ldr	r3, [pc, #556]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0ed      	beq.n	8001480 <HAL_RCC_OscConfig+0x53c>
 80014a4:	e015      	b.n	80014d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014a6:	f7ff f961 	bl	800076c <HAL_GetTick>
 80014aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014ac:	e00a      	b.n	80014c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ae:	f7ff f95d 	bl	800076c <HAL_GetTick>
 80014b2:	4602      	mov	r2, r0
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014bc:	4293      	cmp	r3, r2
 80014be:	d901      	bls.n	80014c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80014c0:	2303      	movs	r3, #3
 80014c2:	e113      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014c4:	4b7f      	ldr	r3, [pc, #508]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80014c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1ed      	bne.n	80014ae <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014d2:	7ffb      	ldrb	r3, [r7, #31]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d105      	bne.n	80014e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014d8:	4b7a      	ldr	r3, [pc, #488]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80014da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014dc:	4a79      	ldr	r2, [pc, #484]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80014de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014e2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	f000 80fe 	beq.w	80016ea <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	f040 80d0 	bne.w	8001698 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80014f8:	4b72      	ldr	r3, [pc, #456]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80014fe:	697b      	ldr	r3, [r7, #20]
 8001500:	f003 0203 	and.w	r2, r3, #3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001508:	429a      	cmp	r2, r3
 800150a:	d130      	bne.n	800156e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	3b01      	subs	r3, #1
 8001518:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800151a:	429a      	cmp	r2, r3
 800151c:	d127      	bne.n	800156e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800151e:	697b      	ldr	r3, [r7, #20]
 8001520:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001528:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800152a:	429a      	cmp	r2, r3
 800152c:	d11f      	bne.n	800156e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001534:	687a      	ldr	r2, [r7, #4]
 8001536:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001538:	2a07      	cmp	r2, #7
 800153a:	bf14      	ite	ne
 800153c:	2201      	movne	r2, #1
 800153e:	2200      	moveq	r2, #0
 8001540:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001542:	4293      	cmp	r3, r2
 8001544:	d113      	bne.n	800156e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001550:	085b      	lsrs	r3, r3, #1
 8001552:	3b01      	subs	r3, #1
 8001554:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001556:	429a      	cmp	r2, r3
 8001558:	d109      	bne.n	800156e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001564:	085b      	lsrs	r3, r3, #1
 8001566:	3b01      	subs	r3, #1
 8001568:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800156a:	429a      	cmp	r2, r3
 800156c:	d06e      	beq.n	800164c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	2b0c      	cmp	r3, #12
 8001572:	d069      	beq.n	8001648 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001574:	4b53      	ldr	r3, [pc, #332]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800157c:	2b00      	cmp	r3, #0
 800157e:	d105      	bne.n	800158c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001580:	4b50      	ldr	r3, [pc, #320]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e0ad      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001590:	4b4c      	ldr	r3, [pc, #304]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a4b      	ldr	r2, [pc, #300]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001596:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800159a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800159c:	f7ff f8e6 	bl	800076c <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a4:	f7ff f8e2 	bl	800076c <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e09a      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015b6:	4b43      	ldr	r3, [pc, #268]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d1f0      	bne.n	80015a4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015c2:	4b40      	ldr	r3, [pc, #256]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80015c4:	68da      	ldr	r2, [r3, #12]
 80015c6:	4b40      	ldr	r3, [pc, #256]	@ (80016c8 <HAL_RCC_OscConfig+0x784>)
 80015c8:	4013      	ands	r3, r2
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80015d2:	3a01      	subs	r2, #1
 80015d4:	0112      	lsls	r2, r2, #4
 80015d6:	4311      	orrs	r1, r2
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80015dc:	0212      	lsls	r2, r2, #8
 80015de:	4311      	orrs	r1, r2
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80015e4:	0852      	lsrs	r2, r2, #1
 80015e6:	3a01      	subs	r2, #1
 80015e8:	0552      	lsls	r2, r2, #21
 80015ea:	4311      	orrs	r1, r2
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80015f0:	0852      	lsrs	r2, r2, #1
 80015f2:	3a01      	subs	r2, #1
 80015f4:	0652      	lsls	r2, r2, #25
 80015f6:	4311      	orrs	r1, r2
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80015fc:	0912      	lsrs	r2, r2, #4
 80015fe:	0452      	lsls	r2, r2, #17
 8001600:	430a      	orrs	r2, r1
 8001602:	4930      	ldr	r1, [pc, #192]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001604:	4313      	orrs	r3, r2
 8001606:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001608:	4b2e      	ldr	r3, [pc, #184]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	4a2d      	ldr	r2, [pc, #180]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800160e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001612:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001614:	4b2b      	ldr	r3, [pc, #172]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001616:	68db      	ldr	r3, [r3, #12]
 8001618:	4a2a      	ldr	r2, [pc, #168]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800161a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800161e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001620:	f7ff f8a4 	bl	800076c <HAL_GetTick>
 8001624:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001626:	e008      	b.n	800163a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001628:	f7ff f8a0 	bl	800076c <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d901      	bls.n	800163a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001636:	2303      	movs	r3, #3
 8001638:	e058      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800163a:	4b22      	ldr	r3, [pc, #136]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d0f0      	beq.n	8001628 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001646:	e050      	b.n	80016ea <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e04f      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800164c:	4b1d      	ldr	r3, [pc, #116]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001654:	2b00      	cmp	r3, #0
 8001656:	d148      	bne.n	80016ea <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001658:	4b1a      	ldr	r3, [pc, #104]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a19      	ldr	r2, [pc, #100]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800165e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001662:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001664:	4b17      	ldr	r3, [pc, #92]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	4a16      	ldr	r2, [pc, #88]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800166a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800166e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001670:	f7ff f87c 	bl	800076c <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001678:	f7ff f878 	bl	800076c <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e030      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800168a:	4b0e      	ldr	r3, [pc, #56]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f0      	beq.n	8001678 <HAL_RCC_OscConfig+0x734>
 8001696:	e028      	b.n	80016ea <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	2b0c      	cmp	r3, #12
 800169c:	d023      	beq.n	80016e6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800169e:	4b09      	ldr	r3, [pc, #36]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a08      	ldr	r2, [pc, #32]	@ (80016c4 <HAL_RCC_OscConfig+0x780>)
 80016a4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016aa:	f7ff f85f 	bl	800076c <HAL_GetTick>
 80016ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016b0:	e00c      	b.n	80016cc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016b2:	f7ff f85b 	bl	800076c <HAL_GetTick>
 80016b6:	4602      	mov	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	2b02      	cmp	r3, #2
 80016be:	d905      	bls.n	80016cc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80016c0:	2303      	movs	r3, #3
 80016c2:	e013      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
 80016c4:	40021000 	.word	0x40021000
 80016c8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016cc:	4b09      	ldr	r3, [pc, #36]	@ (80016f4 <HAL_RCC_OscConfig+0x7b0>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1ec      	bne.n	80016b2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80016d8:	4b06      	ldr	r3, [pc, #24]	@ (80016f4 <HAL_RCC_OscConfig+0x7b0>)
 80016da:	68da      	ldr	r2, [r3, #12]
 80016dc:	4905      	ldr	r1, [pc, #20]	@ (80016f4 <HAL_RCC_OscConfig+0x7b0>)
 80016de:	4b06      	ldr	r3, [pc, #24]	@ (80016f8 <HAL_RCC_OscConfig+0x7b4>)
 80016e0:	4013      	ands	r3, r2
 80016e2:	60cb      	str	r3, [r1, #12]
 80016e4:	e001      	b.n	80016ea <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e000      	b.n	80016ec <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3720      	adds	r7, #32
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	40021000 	.word	0x40021000
 80016f8:	feeefffc 	.word	0xfeeefffc

080016fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b084      	sub	sp, #16
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e0e7      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001710:	4b75      	ldr	r3, [pc, #468]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0307 	and.w	r3, r3, #7
 8001718:	683a      	ldr	r2, [r7, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	d910      	bls.n	8001740 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800171e:	4b72      	ldr	r3, [pc, #456]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f023 0207 	bic.w	r2, r3, #7
 8001726:	4970      	ldr	r1, [pc, #448]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	4313      	orrs	r3, r2
 800172c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800172e:	4b6e      	ldr	r3, [pc, #440]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	683a      	ldr	r2, [r7, #0]
 8001738:	429a      	cmp	r2, r3
 800173a:	d001      	beq.n	8001740 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800173c:	2301      	movs	r3, #1
 800173e:	e0cf      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	f003 0302 	and.w	r3, r3, #2
 8001748:	2b00      	cmp	r3, #0
 800174a:	d010      	beq.n	800176e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	689a      	ldr	r2, [r3, #8]
 8001750:	4b66      	ldr	r3, [pc, #408]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001758:	429a      	cmp	r2, r3
 800175a:	d908      	bls.n	800176e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800175c:	4b63      	ldr	r3, [pc, #396]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	4960      	ldr	r1, [pc, #384]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 800176a:	4313      	orrs	r3, r2
 800176c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	2b00      	cmp	r3, #0
 8001778:	d04c      	beq.n	8001814 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	2b03      	cmp	r3, #3
 8001780:	d107      	bne.n	8001792 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001782:	4b5a      	ldr	r3, [pc, #360]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d121      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e0a6      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b02      	cmp	r3, #2
 8001798:	d107      	bne.n	80017aa <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800179a:	4b54      	ldr	r3, [pc, #336]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d115      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017a6:	2301      	movs	r3, #1
 80017a8:	e09a      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d107      	bne.n	80017c2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80017b2:	4b4e      	ldr	r3, [pc, #312]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0302 	and.w	r3, r3, #2
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d109      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e08e      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017c2:	4b4a      	ldr	r3, [pc, #296]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d101      	bne.n	80017d2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80017ce:	2301      	movs	r3, #1
 80017d0:	e086      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80017d2:	4b46      	ldr	r3, [pc, #280]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	f023 0203 	bic.w	r2, r3, #3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	4943      	ldr	r1, [pc, #268]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 80017e0:	4313      	orrs	r3, r2
 80017e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80017e4:	f7fe ffc2 	bl	800076c <HAL_GetTick>
 80017e8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ea:	e00a      	b.n	8001802 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017ec:	f7fe ffbe 	bl	800076c <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e06e      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001802:	4b3a      	ldr	r3, [pc, #232]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f003 020c 	and.w	r2, r3, #12
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	429a      	cmp	r2, r3
 8001812:	d1eb      	bne.n	80017ec <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d010      	beq.n	8001842 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	4b31      	ldr	r3, [pc, #196]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800182c:	429a      	cmp	r2, r3
 800182e:	d208      	bcs.n	8001842 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001830:	4b2e      	ldr	r3, [pc, #184]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	492b      	ldr	r1, [pc, #172]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 800183e:	4313      	orrs	r3, r2
 8001840:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001842:	4b29      	ldr	r3, [pc, #164]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	683a      	ldr	r2, [r7, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d210      	bcs.n	8001872 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001850:	4b25      	ldr	r3, [pc, #148]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f023 0207 	bic.w	r2, r3, #7
 8001858:	4923      	ldr	r1, [pc, #140]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	4313      	orrs	r3, r2
 800185e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001860:	4b21      	ldr	r3, [pc, #132]	@ (80018e8 <HAL_RCC_ClockConfig+0x1ec>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0307 	and.w	r3, r3, #7
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d001      	beq.n	8001872 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800186e:	2301      	movs	r3, #1
 8001870:	e036      	b.n	80018e0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0304 	and.w	r3, r3, #4
 800187a:	2b00      	cmp	r3, #0
 800187c:	d008      	beq.n	8001890 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800187e:	4b1b      	ldr	r3, [pc, #108]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	68db      	ldr	r3, [r3, #12]
 800188a:	4918      	ldr	r1, [pc, #96]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 800188c:	4313      	orrs	r3, r2
 800188e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	2b00      	cmp	r3, #0
 800189a:	d009      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800189c:	4b13      	ldr	r3, [pc, #76]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	691b      	ldr	r3, [r3, #16]
 80018a8:	00db      	lsls	r3, r3, #3
 80018aa:	4910      	ldr	r1, [pc, #64]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018b0:	f000 f824 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 80018b4:	4602      	mov	r2, r0
 80018b6:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <HAL_RCC_ClockConfig+0x1f0>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	091b      	lsrs	r3, r3, #4
 80018bc:	f003 030f 	and.w	r3, r3, #15
 80018c0:	490b      	ldr	r1, [pc, #44]	@ (80018f0 <HAL_RCC_ClockConfig+0x1f4>)
 80018c2:	5ccb      	ldrb	r3, [r1, r3]
 80018c4:	f003 031f 	and.w	r3, r3, #31
 80018c8:	fa22 f303 	lsr.w	r3, r2, r3
 80018cc:	4a09      	ldr	r2, [pc, #36]	@ (80018f4 <HAL_RCC_ClockConfig+0x1f8>)
 80018ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80018d0:	4b09      	ldr	r3, [pc, #36]	@ (80018f8 <HAL_RCC_ClockConfig+0x1fc>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fef9 	bl	80006cc <HAL_InitTick>
 80018da:	4603      	mov	r3, r0
 80018dc:	72fb      	strb	r3, [r7, #11]

  return status;
 80018de:	7afb      	ldrb	r3, [r7, #11]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40022000 	.word	0x40022000
 80018ec:	40021000 	.word	0x40021000
 80018f0:	08003e24 	.word	0x08003e24
 80018f4:	20000000 	.word	0x20000000
 80018f8:	20000004 	.word	0x20000004

080018fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b089      	sub	sp, #36	@ 0x24
 8001900:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001902:	2300      	movs	r3, #0
 8001904:	61fb      	str	r3, [r7, #28]
 8001906:	2300      	movs	r3, #0
 8001908:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800190a:	4b3e      	ldr	r3, [pc, #248]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800190c:	689b      	ldr	r3, [r3, #8]
 800190e:	f003 030c 	and.w	r3, r3, #12
 8001912:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001914:	4b3b      	ldr	r3, [pc, #236]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d005      	beq.n	8001930 <HAL_RCC_GetSysClockFreq+0x34>
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	2b0c      	cmp	r3, #12
 8001928:	d121      	bne.n	800196e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d11e      	bne.n	800196e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001930:	4b34      	ldr	r3, [pc, #208]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0308 	and.w	r3, r3, #8
 8001938:	2b00      	cmp	r3, #0
 800193a:	d107      	bne.n	800194c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800193c:	4b31      	ldr	r3, [pc, #196]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800193e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001942:	0a1b      	lsrs	r3, r3, #8
 8001944:	f003 030f 	and.w	r3, r3, #15
 8001948:	61fb      	str	r3, [r7, #28]
 800194a:	e005      	b.n	8001958 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800194c:	4b2d      	ldr	r3, [pc, #180]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	091b      	lsrs	r3, r3, #4
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001958:	4a2b      	ldr	r2, [pc, #172]	@ (8001a08 <HAL_RCC_GetSysClockFreq+0x10c>)
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001960:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d10d      	bne.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800196c:	e00a      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	2b04      	cmp	r3, #4
 8001972:	d102      	bne.n	800197a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001974:	4b25      	ldr	r3, [pc, #148]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0x110>)
 8001976:	61bb      	str	r3, [r7, #24]
 8001978:	e004      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	2b08      	cmp	r3, #8
 800197e:	d101      	bne.n	8001984 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001980:	4b23      	ldr	r3, [pc, #140]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x114>)
 8001982:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	2b0c      	cmp	r3, #12
 8001988:	d134      	bne.n	80019f4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800198a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	2b02      	cmp	r3, #2
 8001998:	d003      	beq.n	80019a2 <HAL_RCC_GetSysClockFreq+0xa6>
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	2b03      	cmp	r3, #3
 800199e:	d003      	beq.n	80019a8 <HAL_RCC_GetSysClockFreq+0xac>
 80019a0:	e005      	b.n	80019ae <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80019a2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a0c <HAL_RCC_GetSysClockFreq+0x110>)
 80019a4:	617b      	str	r3, [r7, #20]
      break;
 80019a6:	e005      	b.n	80019b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80019a8:	4b19      	ldr	r3, [pc, #100]	@ (8001a10 <HAL_RCC_GetSysClockFreq+0x114>)
 80019aa:	617b      	str	r3, [r7, #20]
      break;
 80019ac:	e002      	b.n	80019b4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	617b      	str	r3, [r7, #20]
      break;
 80019b2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019b4:	4b13      	ldr	r3, [pc, #76]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80019b6:	68db      	ldr	r3, [r3, #12]
 80019b8:	091b      	lsrs	r3, r3, #4
 80019ba:	f003 0307 	and.w	r3, r3, #7
 80019be:	3301      	adds	r3, #1
 80019c0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80019c2:	4b10      	ldr	r3, [pc, #64]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	0a1b      	lsrs	r3, r3, #8
 80019c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	fb03 f202 	mul.w	r2, r3, r2
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80019da:	4b0a      	ldr	r3, [pc, #40]	@ (8001a04 <HAL_RCC_GetSysClockFreq+0x108>)
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	0e5b      	lsrs	r3, r3, #25
 80019e0:	f003 0303 	and.w	r3, r3, #3
 80019e4:	3301      	adds	r3, #1
 80019e6:	005b      	lsls	r3, r3, #1
 80019e8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80019ea:	697a      	ldr	r2, [r7, #20]
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80019f4:	69bb      	ldr	r3, [r7, #24]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3724      	adds	r7, #36	@ 0x24
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000
 8001a08:	08003e3c 	.word	0x08003e3c
 8001a0c:	00f42400 	.word	0x00f42400
 8001a10:	007a1200 	.word	0x007a1200

08001a14 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a18:	4b03      	ldr	r3, [pc, #12]	@ (8001a28 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000000 	.word	0x20000000

08001a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001a30:	f7ff fff0 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a34:	4602      	mov	r2, r0
 8001a36:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	0a1b      	lsrs	r3, r3, #8
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	4904      	ldr	r1, [pc, #16]	@ (8001a54 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a42:	5ccb      	ldrb	r3, [r1, r3]
 8001a44:	f003 031f 	and.w	r3, r3, #31
 8001a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	40021000 	.word	0x40021000
 8001a54:	08003e34 	.word	0x08003e34

08001a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001a5c:	f7ff ffda 	bl	8001a14 <HAL_RCC_GetHCLKFreq>
 8001a60:	4602      	mov	r2, r0
 8001a62:	4b06      	ldr	r3, [pc, #24]	@ (8001a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	0adb      	lsrs	r3, r3, #11
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	4904      	ldr	r1, [pc, #16]	@ (8001a80 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001a6e:	5ccb      	ldrb	r3, [r1, r3]
 8001a70:	f003 031f 	and.w	r3, r3, #31
 8001a74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	bd80      	pop	{r7, pc}
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	08003e34 	.word	0x08003e34

08001a84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001a90:	4b2a      	ldr	r3, [pc, #168]	@ (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d003      	beq.n	8001aa4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001a9c:	f7ff f9ee 	bl	8000e7c <HAL_PWREx_GetVoltageRange>
 8001aa0:	6178      	str	r0, [r7, #20]
 8001aa2:	e014      	b.n	8001ace <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001aa4:	4b25      	ldr	r3, [pc, #148]	@ (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aa8:	4a24      	ldr	r2, [pc, #144]	@ (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aae:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ab0:	4b22      	ldr	r3, [pc, #136]	@ (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001abc:	f7ff f9de 	bl	8000e7c <HAL_PWREx_GetVoltageRange>
 8001ac0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac6:	4a1d      	ldr	r2, [pc, #116]	@ (8001b3c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001ac8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001acc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ad4:	d10b      	bne.n	8001aee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b80      	cmp	r3, #128	@ 0x80
 8001ada:	d919      	bls.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2ba0      	cmp	r3, #160	@ 0xa0
 8001ae0:	d902      	bls.n	8001ae8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	613b      	str	r3, [r7, #16]
 8001ae6:	e013      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ae8:	2301      	movs	r3, #1
 8001aea:	613b      	str	r3, [r7, #16]
 8001aec:	e010      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2b80      	cmp	r3, #128	@ 0x80
 8001af2:	d902      	bls.n	8001afa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001af4:	2303      	movs	r3, #3
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	e00a      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2b80      	cmp	r3, #128	@ 0x80
 8001afe:	d102      	bne.n	8001b06 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001b00:	2302      	movs	r3, #2
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	e004      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2b70      	cmp	r3, #112	@ 0x70
 8001b0a:	d101      	bne.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001b10:	4b0b      	ldr	r3, [pc, #44]	@ (8001b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f023 0207 	bic.w	r2, r3, #7
 8001b18:	4909      	ldr	r1, [pc, #36]	@ (8001b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b1a:	693b      	ldr	r3, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001b20:	4b07      	ldr	r3, [pc, #28]	@ (8001b40 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d001      	beq.n	8001b32 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	3718      	adds	r7, #24
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	40022000 	.word	0x40022000

08001b44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d101      	bne.n	8001b56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e043      	b.n	8001bde <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d106      	bne.n	8001b70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2200      	movs	r2, #0
 8001b66:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b6a:	6878      	ldr	r0, [r7, #4]
 8001b6c:	f001 fb22 	bl	80031b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2224      	movs	r2, #36	@ 0x24
 8001b74:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f022 0201 	bic.w	r2, r2, #1
 8001b86:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f000 fabb 	bl	8002104 <UART_SetConfig>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d101      	bne.n	8001b98 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e022      	b.n	8001bde <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001ba0:	6878      	ldr	r0, [r7, #4]
 8001ba2:	f000 fe4b 	bl	800283c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685a      	ldr	r2, [r3, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001bb4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001bc4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f042 0201 	orr.w	r2, r2, #1
 8001bd4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f000 fed2 	bl	8002980 <UART_CheckIdleState>
 8001bdc:	4603      	mov	r3, r0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b088      	sub	sp, #32
 8001bea:	af02      	add	r7, sp, #8
 8001bec:	60f8      	str	r0, [r7, #12]
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	603b      	str	r3, [r7, #0]
 8001bf2:	4613      	mov	r3, r2
 8001bf4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b20      	cmp	r3, #32
 8001c04:	d176      	bne.n	8001cf4 <HAL_UART_Transmit+0x10e>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c06:	68bb      	ldr	r3, [r7, #8]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d002      	beq.n	8001c12 <HAL_UART_Transmit+0x2c>
 8001c0c:	88fb      	ldrh	r3, [r7, #6]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e06f      	b.n	8001cf6 <HAL_UART_Transmit+0x110>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d101      	bne.n	8001c24 <HAL_UART_Transmit+0x3e>
 8001c20:	2302      	movs	r3, #2
 8001c22:	e068      	b.n	8001cf6 <HAL_UART_Transmit+0x110>
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	2221      	movs	r2, #33	@ 0x21
 8001c36:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001c3a:	f7fe fd97 	bl	800076c <HAL_GetTick>
 8001c3e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	88fa      	ldrh	r2, [r7, #6]
 8001c44:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	88fa      	ldrh	r2, [r7, #6]
 8001c4c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    while (huart->TxXferCount > 0U)
 8001c50:	e033      	b.n	8001cba <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	9300      	str	r3, [sp, #0]
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	2180      	movs	r1, #128	@ 0x80
 8001c5c:	68f8      	ldr	r0, [r7, #12]
 8001c5e:	f000 fed8 	bl	8002a12 <UART_WaitOnFlagUntilTimeout>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d001      	beq.n	8001c6c <HAL_UART_Transmit+0x86>
      {
        return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e044      	b.n	8001cf6 <HAL_UART_Transmit+0x110>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001c74:	d111      	bne.n	8001c9a <HAL_UART_Transmit+0xb4>
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d10d      	bne.n	8001c9a <HAL_UART_Transmit+0xb4>
      {
        tmp = (uint16_t *) pData;
 8001c7e:	68bb      	ldr	r3, [r7, #8]
 8001c80:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	881a      	ldrh	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c8e:	b292      	uxth	r2, r2
 8001c90:	851a      	strh	r2, [r3, #40]	@ 0x28
        pData += 2U;
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	3302      	adds	r3, #2
 8001c96:	60bb      	str	r3, [r7, #8]
 8001c98:	e006      	b.n	8001ca8 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	1c5a      	adds	r2, r3, #1
 8001c9e:	60ba      	str	r2, [r7, #8]
 8001ca0:	781a      	ldrb	r2, [r3, #0]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }
      huart->TxXferCount--;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	3b01      	subs	r3, #1
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d1c5      	bne.n	8001c52 <HAL_UART_Transmit+0x6c>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2140      	movs	r1, #64	@ 0x40
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	f000 fe9e 	bl	8002a12 <UART_WaitOnFlagUntilTimeout>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <HAL_UART_Transmit+0xfa>
    {
      return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e00a      	b.n	8001cf6 <HAL_UART_Transmit+0x110>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	2220      	movs	r2, #32
 8001ce4:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

    return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	e000      	b.n	8001cf6 <HAL_UART_Transmit+0x110>
  }
  else
  {
    return HAL_BUSY;
 8001cf4:	2302      	movs	r3, #2
  }
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3718      	adds	r7, #24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	b08a      	sub	sp, #40	@ 0x28
 8001d02:	af02      	add	r7, sp, #8
 8001d04:	60f8      	str	r0, [r7, #12]
 8001d06:	60b9      	str	r1, [r7, #8]
 8001d08:	603b      	str	r3, [r7, #0]
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	61fb      	str	r3, [r7, #28]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b20      	cmp	r3, #32
 8001d1c:	f040 80ad 	bne.w	8001e7a <HAL_UART_Receive+0x17c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d002      	beq.n	8001d2c <HAL_UART_Receive+0x2e>
 8001d26:	88fb      	ldrh	r3, [r7, #6]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d101      	bne.n	8001d30 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	e0a5      	b.n	8001e7c <HAL_UART_Receive+0x17e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d101      	bne.n	8001d3e <HAL_UART_Receive+0x40>
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	e09e      	b.n	8001e7c <HAL_UART_Receive+0x17e>
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	675a      	str	r2, [r3, #116]	@ 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2222      	movs	r2, #34	@ 0x22
 8001d50:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8001d54:	f7fe fd0a 	bl	800076c <HAL_GetTick>
 8001d58:	61f8      	str	r0, [r7, #28]

    huart->RxXferSize  = Size;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	88fa      	ldrh	r2, [r7, #6]
 8001d5e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	88fa      	ldrh	r2, [r7, #6]
 8001d66:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001d72:	d10e      	bne.n	8001d92 <HAL_UART_Receive+0x94>
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d105      	bne.n	8001d88 <HAL_UART_Receive+0x8a>
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001d82:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001d86:	e028      	b.n	8001dda <HAL_UART_Receive+0xdc>
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	22ff      	movs	r2, #255	@ 0xff
 8001d8c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001d90:	e023      	b.n	8001dda <HAL_UART_Receive+0xdc>
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d10d      	bne.n	8001db6 <HAL_UART_Receive+0xb8>
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d104      	bne.n	8001dac <HAL_UART_Receive+0xae>
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	22ff      	movs	r2, #255	@ 0xff
 8001da6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001daa:	e016      	b.n	8001dda <HAL_UART_Receive+0xdc>
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	227f      	movs	r2, #127	@ 0x7f
 8001db0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001db4:	e011      	b.n	8001dda <HAL_UART_Receive+0xdc>
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	689b      	ldr	r3, [r3, #8]
 8001dba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001dbe:	d10c      	bne.n	8001dda <HAL_UART_Receive+0xdc>
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	691b      	ldr	r3, [r3, #16]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d104      	bne.n	8001dd2 <HAL_UART_Receive+0xd4>
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	227f      	movs	r2, #127	@ 0x7f
 8001dcc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8001dd0:	e003      	b.n	8001dda <HAL_UART_Receive+0xdc>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	223f      	movs	r2, #63	@ 0x3f
 8001dd6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8001de0:	837b      	strh	r3, [r7, #26]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8001de2:	e03a      	b.n	8001e5a <HAL_UART_Receive+0x15c>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	9300      	str	r3, [sp, #0]
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	2200      	movs	r2, #0
 8001dec:	2120      	movs	r1, #32
 8001dee:	68f8      	ldr	r0, [r7, #12]
 8001df0:	f000 fe0f 	bl	8002a12 <UART_WaitOnFlagUntilTimeout>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <HAL_UART_Receive+0x100>
      {
        return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e03e      	b.n	8001e7c <HAL_UART_Receive+0x17e>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e06:	d112      	bne.n	8001e2e <HAL_UART_Receive+0x130>
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	691b      	ldr	r3, [r3, #16]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d10e      	bne.n	8001e2e <HAL_UART_Receive+0x130>
      {
        tmp = (uint16_t *) pData ;
 8001e10:	68bb      	ldr	r3, [r7, #8]
 8001e12:	617b      	str	r3, [r7, #20]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	8b7b      	ldrh	r3, [r7, #26]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	b29a      	uxth	r2, r3
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	801a      	strh	r2, [r3, #0]
        pData += 2U;
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	3302      	adds	r3, #2
 8001e2a:	60bb      	str	r3, [r7, #8]
 8001e2c:	e00c      	b.n	8001e48 <HAL_UART_Receive+0x14a>
      }
      else
      {
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	b2d9      	uxtb	r1, r3
 8001e38:	8b7b      	ldrh	r3, [r7, #26]
 8001e3a:	b2da      	uxtb	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	1c58      	adds	r0, r3, #1
 8001e40:	60b8      	str	r0, [r7, #8]
 8001e42:	400a      	ands	r2, r1
 8001e44:	b2d2      	uxtb	r2, r2
 8001e46:	701a      	strb	r2, [r3, #0]
      }
      huart->RxXferCount--;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	3b01      	subs	r3, #1
 8001e52:	b29a      	uxth	r2, r3
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d1be      	bne.n	8001de4 <HAL_UART_Receive+0xe6>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2220      	movs	r2, #32
 8001e6a:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

    return HAL_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	e000      	b.n	8001e7c <HAL_UART_Receive+0x17e>
  }
  else
  {
    return HAL_BUSY;
 8001e7a:	2302      	movs	r3, #2
  }
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3720      	adds	r7, #32
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	69db      	ldr	r3, [r3, #28]
 8001e92:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 8001eac:	68bb      	ldr	r3, [r7, #8]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d113      	bne.n	8001eda <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != RESET)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
            || ((cr3its & USART_CR3_RXFTIE) != RESET)))
#else
    if (((isrflags & USART_ISR_RXNE) != RESET)
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	f003 0320 	and.w	r3, r3, #32
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d00e      	beq.n	8001eda <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	f003 0320 	and.w	r3, r3, #32
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d009      	beq.n	8001eda <HAL_UART_IRQHandler+0x56>
#endif
    {
      if (huart->RxISR != NULL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f000 80fc 	beq.w	80020c8 <HAL_UART_IRQHandler+0x244>
      {
        huart->RxISR(huart);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	4798      	blx	r3
      }
      return;
 8001ed8:	e0f6      	b.n	80020c8 <HAL_UART_IRQHandler+0x244>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != RESET)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != RESET))))
#else
  if ((errorflags != RESET)
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	f000 80bf 	beq.w	8002060 <HAL_UART_IRQHandler+0x1dc>
      && (((cr3its & USART_CR3_EIE) != RESET)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d105      	bne.n	8001ef8 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f000 80b4 	beq.w	8002060 <HAL_UART_IRQHandler+0x1dc>
#endif
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d00e      	beq.n	8001f20 <HAL_UART_IRQHandler+0x9c>
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d009      	beq.n	8001f20 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2201      	movs	r2, #1
 8001f12:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f18:	f043 0201 	orr.w	r2, r3, #1
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	f003 0302 	and.w	r3, r3, #2
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d00e      	beq.n	8001f48 <HAL_UART_IRQHandler+0xc4>
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	f003 0301 	and.w	r3, r3, #1
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d009      	beq.n	8001f48 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	2202      	movs	r2, #2
 8001f3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f40:	f043 0204 	orr.w	r2, r3, #4
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	f003 0304 	and.w	r3, r3, #4
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d00e      	beq.n	8001f70 <HAL_UART_IRQHandler+0xec>
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f003 0301 	and.w	r3, r3, #1
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d009      	beq.n	8001f70 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2204      	movs	r2, #4
 8001f62:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f68:	f043 0202 	orr.w	r2, r3, #2
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	675a      	str	r2, [r3, #116]	@ 0x74
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != RESET)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != RESET)))
#else
    if (((isrflags & USART_ISR_ORE) != RESET)
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	f003 0308 	and.w	r3, r3, #8
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d013      	beq.n	8001fa2 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != RESET) ||
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	f003 0320 	and.w	r3, r3, #32
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d104      	bne.n	8001f8e <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != RESET)))
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != RESET) ||
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d009      	beq.n	8001fa2 <HAL_UART_IRQHandler+0x11e>
#endif
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	2208      	movs	r2, #8
 8001f94:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001f9a:	f043 0208 	orr.w	r2, r3, #8
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f000 8090 	beq.w	80020cc <HAL_UART_IRQHandler+0x248>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != RESET)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != RESET)
              || ((cr3its & USART_CR3_RXFTIE) != RESET)))
#else
      if (((isrflags & USART_ISR_RXNE) != RESET)
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00c      	beq.n	8001fd0 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f003 0320 	and.w	r3, r3, #32
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d007      	beq.n	8001fd0 <HAL_UART_IRQHandler+0x14c>
#endif
      {
        if (huart->RxISR != NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d003      	beq.n	8001fd0 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001fd4:	f003 0308 	and.w	r3, r3, #8
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d106      	bne.n	8001fea <HAL_UART_IRQHandler+0x166>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	689b      	ldr	r3, [r3, #8]
 8001fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8001fe6:	2b40      	cmp	r3, #64	@ 0x40
 8001fe8:	d131      	bne.n	800204e <HAL_UART_IRQHandler+0x1ca>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 fd5b 	bl	8002aa6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ffa:	2b40      	cmp	r3, #64	@ 0x40
 8001ffc:	d123      	bne.n	8002046 <HAL_UART_IRQHandler+0x1c2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800200c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002012:	2b00      	cmp	r3, #0
 8002014:	d013      	beq.n	800203e <HAL_UART_IRQHandler+0x1ba>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800201a:	4a2f      	ldr	r2, [pc, #188]	@ (80020d8 <HAL_UART_IRQHandler+0x254>)
 800201c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fcdc 	bl	80009e0 <HAL_DMA_Abort_IT>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d016      	beq.n	800205c <HAL_UART_IRQHandler+0x1d8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8002038:	4610      	mov	r0, r2
 800203a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800203c:	e00e      	b.n	800205c <HAL_UART_IRQHandler+0x1d8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 f856 	bl	80020f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002044:	e00a      	b.n	800205c <HAL_UART_IRQHandler+0x1d8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f000 f852 	bl	80020f0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800204c:	e006      	b.n	800205c <HAL_UART_IRQHandler+0x1d8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f84e 	bl	80020f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	675a      	str	r2, [r3, #116]	@ 0x74
      }
    }
    return;
 800205a:	e037      	b.n	80020cc <HAL_UART_IRQHandler+0x248>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800205c:	bf00      	nop
    return;
 800205e:	e035      	b.n	80020cc <HAL_UART_IRQHandler+0x248>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002066:	2b00      	cmp	r3, #0
 8002068:	d00d      	beq.n	8002086 <HAL_UART_IRQHandler+0x202>
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002070:	2b00      	cmp	r3, #0
 8002072:	d008      	beq.n	8002086 <HAL_UART_IRQHandler+0x202>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800207c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 fd62 	bl	8002b48 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002084:	e025      	b.n	80020d2 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != RESET)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != RESET)
          || ((cr3its & USART_CR3_TXFTIE) != RESET)))
#else
  if (((isrflags & USART_ISR_TXE) != RESET)
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800208c:	2b00      	cmp	r3, #0
 800208e:	d00d      	beq.n	80020ac <HAL_UART_IRQHandler+0x228>
      && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002096:	2b00      	cmp	r3, #0
 8002098:	d008      	beq.n	80020ac <HAL_UART_IRQHandler+0x228>
#endif
  {
    if (huart->TxISR != NULL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d016      	beq.n	80020d0 <HAL_UART_IRQHandler+0x24c>
    {
      huart->TxISR(huart);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	4798      	blx	r3
    }
    return;
 80020aa:	e011      	b.n	80020d0 <HAL_UART_IRQHandler+0x24c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d00d      	beq.n	80020d2 <HAL_UART_IRQHandler+0x24e>
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d008      	beq.n	80020d2 <HAL_UART_IRQHandler+0x24e>
  {
    UART_EndTransmit_IT(huart);
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f000 fd27 	bl	8002b14 <UART_EndTransmit_IT>
    return;
 80020c6:	e004      	b.n	80020d2 <HAL_UART_IRQHandler+0x24e>
      return;
 80020c8:	bf00      	nop
 80020ca:	e002      	b.n	80020d2 <HAL_UART_IRQHandler+0x24e>
    return;
 80020cc:	bf00      	nop
 80020ce:	e000      	b.n	80020d2 <HAL_UART_IRQHandler+0x24e>
    return;
 80020d0:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif
}
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	08002ae9 	.word	0x08002ae9

080020dc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <HAL_UART_ErrorCallback>:
  * @brief UART error callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80020f8:	bf00      	nop
 80020fa:	370c      	adds	r7, #12
 80020fc:	46bd      	mov	sp, r7
 80020fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002102:	4770      	bx	lr

08002104 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002104:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002108:	b09e      	sub	sp, #120	@ 0x78
 800210a:	af00      	add	r7, sp, #0
 800210c:	65f8      	str	r0, [r7, #92]	@ 0x5c
  uint32_t tmpreg                     = 0x00000000U;
 800210e:	2300      	movs	r3, #0
 8002110:	677b      	str	r3, [r7, #116]	@ 0x74
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 8002112:	2310      	movs	r3, #16
 8002114:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  uint16_t brrtemp                    = 0x0000U;
 8002118:	2300      	movs	r3, #0
 800211a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
  uint32_t usartdiv                   = 0x00000000U;
 800211e:	2300      	movs	r3, #0
 8002120:	66fb      	str	r3, [r7, #108]	@ 0x6c
  HAL_StatusTypeDef ret               = HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8002128:	2300      	movs	r3, #0
 800212a:	667b      	str	r3, [r7, #100]	@ 0x64
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800212c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800212e:	689a      	ldr	r2, [r3, #8]
 8002130:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	431a      	orrs	r2, r3
 8002136:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	431a      	orrs	r2, r3
 800213c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800213e:	69db      	ldr	r3, [r3, #28]
 8002140:	4313      	orrs	r3, r2
 8002142:	677b      	str	r3, [r7, #116]	@ 0x74
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002144:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	49a2      	ldr	r1, [pc, #648]	@ (80023d4 <UART_SetConfig+0x2d0>)
 800214c:	4019      	ands	r1, r3
 800214e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002154:	430b      	orrs	r3, r1
 8002156:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002158:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002162:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002164:	68d9      	ldr	r1, [r3, #12]
 8002166:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	ea40 0301 	orr.w	r3, r0, r1
 800216e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002170:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	677b      	str	r3, [r7, #116]	@ 0x74

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002176:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	4b97      	ldr	r3, [pc, #604]	@ (80023d8 <UART_SetConfig+0x2d4>)
 800217c:	429a      	cmp	r2, r3
 800217e:	d004      	beq.n	800218a <UART_SetConfig+0x86>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002180:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002182:	6a1a      	ldr	r2, [r3, #32]
 8002184:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002186:	4313      	orrs	r3, r2
 8002188:	677b      	str	r3, [r7, #116]	@ 0x74
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800218a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002194:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800219a:	430b      	orrs	r3, r1
 800219c:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800219e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	4b8e      	ldr	r3, [pc, #568]	@ (80023dc <UART_SetConfig+0x2d8>)
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d125      	bne.n	80021f4 <UART_SetConfig+0xf0>
 80021a8:	4b8d      	ldr	r3, [pc, #564]	@ (80023e0 <UART_SetConfig+0x2dc>)
 80021aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ae:	f003 0303 	and.w	r3, r3, #3
 80021b2:	2b03      	cmp	r3, #3
 80021b4:	d81a      	bhi.n	80021ec <UART_SetConfig+0xe8>
 80021b6:	a201      	add	r2, pc, #4	@ (adr r2, 80021bc <UART_SetConfig+0xb8>)
 80021b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021bc:	080021cd 	.word	0x080021cd
 80021c0:	080021dd 	.word	0x080021dd
 80021c4:	080021d5 	.word	0x080021d5
 80021c8:	080021e5 	.word	0x080021e5
 80021cc:	2301      	movs	r3, #1
 80021ce:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80021d2:	e112      	b.n	80023fa <UART_SetConfig+0x2f6>
 80021d4:	2302      	movs	r3, #2
 80021d6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80021da:	e10e      	b.n	80023fa <UART_SetConfig+0x2f6>
 80021dc:	2304      	movs	r3, #4
 80021de:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80021e2:	e10a      	b.n	80023fa <UART_SetConfig+0x2f6>
 80021e4:	2308      	movs	r3, #8
 80021e6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80021ea:	e106      	b.n	80023fa <UART_SetConfig+0x2f6>
 80021ec:	2310      	movs	r3, #16
 80021ee:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80021f2:	e102      	b.n	80023fa <UART_SetConfig+0x2f6>
 80021f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b7a      	ldr	r3, [pc, #488]	@ (80023e4 <UART_SetConfig+0x2e0>)
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d138      	bne.n	8002270 <UART_SetConfig+0x16c>
 80021fe:	4b78      	ldr	r3, [pc, #480]	@ (80023e0 <UART_SetConfig+0x2dc>)
 8002200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002204:	f003 030c 	and.w	r3, r3, #12
 8002208:	2b0c      	cmp	r3, #12
 800220a:	d82d      	bhi.n	8002268 <UART_SetConfig+0x164>
 800220c:	a201      	add	r2, pc, #4	@ (adr r2, 8002214 <UART_SetConfig+0x110>)
 800220e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002212:	bf00      	nop
 8002214:	08002249 	.word	0x08002249
 8002218:	08002269 	.word	0x08002269
 800221c:	08002269 	.word	0x08002269
 8002220:	08002269 	.word	0x08002269
 8002224:	08002259 	.word	0x08002259
 8002228:	08002269 	.word	0x08002269
 800222c:	08002269 	.word	0x08002269
 8002230:	08002269 	.word	0x08002269
 8002234:	08002251 	.word	0x08002251
 8002238:	08002269 	.word	0x08002269
 800223c:	08002269 	.word	0x08002269
 8002240:	08002269 	.word	0x08002269
 8002244:	08002261 	.word	0x08002261
 8002248:	2300      	movs	r3, #0
 800224a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800224e:	e0d4      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002250:	2302      	movs	r3, #2
 8002252:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8002256:	e0d0      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002258:	2304      	movs	r3, #4
 800225a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800225e:	e0cc      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002260:	2308      	movs	r3, #8
 8002262:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8002266:	e0c8      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002268:	2310      	movs	r3, #16
 800226a:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800226e:	e0c4      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002270:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b5c      	ldr	r3, [pc, #368]	@ (80023e8 <UART_SetConfig+0x2e4>)
 8002276:	429a      	cmp	r2, r3
 8002278:	d125      	bne.n	80022c6 <UART_SetConfig+0x1c2>
 800227a:	4b59      	ldr	r3, [pc, #356]	@ (80023e0 <UART_SetConfig+0x2dc>)
 800227c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002280:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002284:	2b30      	cmp	r3, #48	@ 0x30
 8002286:	d016      	beq.n	80022b6 <UART_SetConfig+0x1b2>
 8002288:	2b30      	cmp	r3, #48	@ 0x30
 800228a:	d818      	bhi.n	80022be <UART_SetConfig+0x1ba>
 800228c:	2b20      	cmp	r3, #32
 800228e:	d00a      	beq.n	80022a6 <UART_SetConfig+0x1a2>
 8002290:	2b20      	cmp	r3, #32
 8002292:	d814      	bhi.n	80022be <UART_SetConfig+0x1ba>
 8002294:	2b00      	cmp	r3, #0
 8002296:	d002      	beq.n	800229e <UART_SetConfig+0x19a>
 8002298:	2b10      	cmp	r3, #16
 800229a:	d008      	beq.n	80022ae <UART_SetConfig+0x1aa>
 800229c:	e00f      	b.n	80022be <UART_SetConfig+0x1ba>
 800229e:	2300      	movs	r3, #0
 80022a0:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80022a4:	e0a9      	b.n	80023fa <UART_SetConfig+0x2f6>
 80022a6:	2302      	movs	r3, #2
 80022a8:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80022ac:	e0a5      	b.n	80023fa <UART_SetConfig+0x2f6>
 80022ae:	2304      	movs	r3, #4
 80022b0:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80022b4:	e0a1      	b.n	80023fa <UART_SetConfig+0x2f6>
 80022b6:	2308      	movs	r3, #8
 80022b8:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80022bc:	e09d      	b.n	80023fa <UART_SetConfig+0x2f6>
 80022be:	2310      	movs	r3, #16
 80022c0:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80022c4:	e099      	b.n	80023fa <UART_SetConfig+0x2f6>
 80022c6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	4b48      	ldr	r3, [pc, #288]	@ (80023ec <UART_SetConfig+0x2e8>)
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d125      	bne.n	800231c <UART_SetConfig+0x218>
 80022d0:	4b43      	ldr	r3, [pc, #268]	@ (80023e0 <UART_SetConfig+0x2dc>)
 80022d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80022da:	2bc0      	cmp	r3, #192	@ 0xc0
 80022dc:	d016      	beq.n	800230c <UART_SetConfig+0x208>
 80022de:	2bc0      	cmp	r3, #192	@ 0xc0
 80022e0:	d818      	bhi.n	8002314 <UART_SetConfig+0x210>
 80022e2:	2b80      	cmp	r3, #128	@ 0x80
 80022e4:	d00a      	beq.n	80022fc <UART_SetConfig+0x1f8>
 80022e6:	2b80      	cmp	r3, #128	@ 0x80
 80022e8:	d814      	bhi.n	8002314 <UART_SetConfig+0x210>
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d002      	beq.n	80022f4 <UART_SetConfig+0x1f0>
 80022ee:	2b40      	cmp	r3, #64	@ 0x40
 80022f0:	d008      	beq.n	8002304 <UART_SetConfig+0x200>
 80022f2:	e00f      	b.n	8002314 <UART_SetConfig+0x210>
 80022f4:	2300      	movs	r3, #0
 80022f6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80022fa:	e07e      	b.n	80023fa <UART_SetConfig+0x2f6>
 80022fc:	2302      	movs	r3, #2
 80022fe:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8002302:	e07a      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002304:	2304      	movs	r3, #4
 8002306:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800230a:	e076      	b.n	80023fa <UART_SetConfig+0x2f6>
 800230c:	2308      	movs	r3, #8
 800230e:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8002312:	e072      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002314:	2310      	movs	r3, #16
 8002316:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800231a:	e06e      	b.n	80023fa <UART_SetConfig+0x2f6>
 800231c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4b33      	ldr	r3, [pc, #204]	@ (80023f0 <UART_SetConfig+0x2ec>)
 8002322:	429a      	cmp	r2, r3
 8002324:	d12a      	bne.n	800237c <UART_SetConfig+0x278>
 8002326:	4b2e      	ldr	r3, [pc, #184]	@ (80023e0 <UART_SetConfig+0x2dc>)
 8002328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002330:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002334:	d01a      	beq.n	800236c <UART_SetConfig+0x268>
 8002336:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800233a:	d81b      	bhi.n	8002374 <UART_SetConfig+0x270>
 800233c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002340:	d00c      	beq.n	800235c <UART_SetConfig+0x258>
 8002342:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002346:	d815      	bhi.n	8002374 <UART_SetConfig+0x270>
 8002348:	2b00      	cmp	r3, #0
 800234a:	d003      	beq.n	8002354 <UART_SetConfig+0x250>
 800234c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002350:	d008      	beq.n	8002364 <UART_SetConfig+0x260>
 8002352:	e00f      	b.n	8002374 <UART_SetConfig+0x270>
 8002354:	2300      	movs	r3, #0
 8002356:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800235a:	e04e      	b.n	80023fa <UART_SetConfig+0x2f6>
 800235c:	2302      	movs	r3, #2
 800235e:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8002362:	e04a      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002364:	2304      	movs	r3, #4
 8002366:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800236a:	e046      	b.n	80023fa <UART_SetConfig+0x2f6>
 800236c:	2308      	movs	r3, #8
 800236e:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 8002372:	e042      	b.n	80023fa <UART_SetConfig+0x2f6>
 8002374:	2310      	movs	r3, #16
 8002376:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 800237a:	e03e      	b.n	80023fa <UART_SetConfig+0x2f6>
 800237c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	4b15      	ldr	r3, [pc, #84]	@ (80023d8 <UART_SetConfig+0x2d4>)
 8002382:	429a      	cmp	r2, r3
 8002384:	d139      	bne.n	80023fa <UART_SetConfig+0x2f6>
 8002386:	4b16      	ldr	r3, [pc, #88]	@ (80023e0 <UART_SetConfig+0x2dc>)
 8002388:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800238c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002390:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002394:	d01a      	beq.n	80023cc <UART_SetConfig+0x2c8>
 8002396:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800239a:	d82b      	bhi.n	80023f4 <UART_SetConfig+0x2f0>
 800239c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023a0:	d00c      	beq.n	80023bc <UART_SetConfig+0x2b8>
 80023a2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80023a6:	d825      	bhi.n	80023f4 <UART_SetConfig+0x2f0>
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <UART_SetConfig+0x2b0>
 80023ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023b0:	d008      	beq.n	80023c4 <UART_SetConfig+0x2c0>
 80023b2:	e01f      	b.n	80023f4 <UART_SetConfig+0x2f0>
 80023b4:	2300      	movs	r3, #0
 80023b6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80023ba:	e01e      	b.n	80023fa <UART_SetConfig+0x2f6>
 80023bc:	2302      	movs	r3, #2
 80023be:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80023c2:	e01a      	b.n	80023fa <UART_SetConfig+0x2f6>
 80023c4:	2304      	movs	r3, #4
 80023c6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80023ca:	e016      	b.n	80023fa <UART_SetConfig+0x2f6>
 80023cc:	2308      	movs	r3, #8
 80023ce:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
 80023d2:	e012      	b.n	80023fa <UART_SetConfig+0x2f6>
 80023d4:	efff69f3 	.word	0xefff69f3
 80023d8:	40008000 	.word	0x40008000
 80023dc:	40013800 	.word	0x40013800
 80023e0:	40021000 	.word	0x40021000
 80023e4:	40004400 	.word	0x40004400
 80023e8:	40004800 	.word	0x40004800
 80023ec:	40004c00 	.word	0x40004c00
 80023f0:	40005000 	.word	0x40005000
 80023f4:	2310      	movs	r3, #16
 80023f6:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80023fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4bba      	ldr	r3, [pc, #744]	@ (80026e8 <UART_SetConfig+0x5e4>)
 8002400:	429a      	cmp	r2, r3
 8002402:	f040 810a 	bne.w	800261a <UART_SetConfig+0x516>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002406:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800240a:	2b08      	cmp	r3, #8
 800240c:	d823      	bhi.n	8002456 <UART_SetConfig+0x352>
 800240e:	a201      	add	r2, pc, #4	@ (adr r2, 8002414 <UART_SetConfig+0x310>)
 8002410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002414:	08002439 	.word	0x08002439
 8002418:	08002457 	.word	0x08002457
 800241c:	08002441 	.word	0x08002441
 8002420:	08002457 	.word	0x08002457
 8002424:	08002447 	.word	0x08002447
 8002428:	08002457 	.word	0x08002457
 800242c:	08002457 	.word	0x08002457
 8002430:	08002457 	.word	0x08002457
 8002434:	0800244f 	.word	0x0800244f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8002438:	f7ff faf8 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 800243c:	6678      	str	r0, [r7, #100]	@ 0x64
#endif
        break;
 800243e:	e00e      	b.n	800245e <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002440:	4baa      	ldr	r3, [pc, #680]	@ (80026ec <UART_SetConfig+0x5e8>)
 8002442:	667b      	str	r3, [r7, #100]	@ 0x64
#endif
        break;
 8002444:	e00b      	b.n	800245e <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8002446:	f7ff fa59 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 800244a:	6678      	str	r0, [r7, #100]	@ 0x64
#endif
        break;
 800244c:	e007      	b.n	800245e <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800244e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002452:	667b      	str	r3, [r7, #100]	@ 0x64
#endif
        break;
 8002454:	e003      	b.n	800245e <UART_SetConfig+0x35a>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        break;
 800245c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 800245e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002460:	2b00      	cmp	r3, #0
 8002462:	f000 81de 	beq.w	8002822 <UART_SetConfig+0x71e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002466:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	4613      	mov	r3, r2
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	441a      	add	r2, r3
 8002470:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002472:	4293      	cmp	r3, r2
 8002474:	d305      	bcc.n	8002482 <UART_SetConfig+0x37e>
          (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate)))
 8002476:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800247c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800247e:	4293      	cmp	r3, r2
 8002480:	d903      	bls.n	800248a <UART_SetConfig+0x386>
      {
        ret = HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 8002488:	e1cb      	b.n	8002822 <UART_SetConfig+0x71e>
      }
      else
      {
        switch (clocksource)
 800248a:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800248e:	2b08      	cmp	r3, #8
 8002490:	f200 80ae 	bhi.w	80025f0 <UART_SetConfig+0x4ec>
 8002494:	a201      	add	r2, pc, #4	@ (adr r2, 800249c <UART_SetConfig+0x398>)
 8002496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800249a:	bf00      	nop
 800249c:	080024c1 	.word	0x080024c1
 80024a0:	080025f1 	.word	0x080025f1
 80024a4:	0800251f 	.word	0x0800251f
 80024a8:	080025f1 	.word	0x080025f1
 80024ac:	0800255f 	.word	0x0800255f
 80024b0:	080025f1 	.word	0x080025f1
 80024b4:	080025f1 	.word	0x080025f1
 80024b8:	080025f1 	.word	0x080025f1
 80024bc:	080025b9 	.word	0x080025b9
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80024c0:	f7ff fab4 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2200      	movs	r2, #0
 80024c8:	4698      	mov	r8, r3
 80024ca:	4691      	mov	r9, r2
 80024cc:	f04f 0200 	mov.w	r2, #0
 80024d0:	f04f 0300 	mov.w	r3, #0
 80024d4:	ea4f 2309 	mov.w	r3, r9, lsl #8
 80024d8:	ea43 6318 	orr.w	r3, r3, r8, lsr #24
 80024dc:	ea4f 2208 	mov.w	r2, r8, lsl #8
 80024e0:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80024e2:	6849      	ldr	r1, [r1, #4]
 80024e4:	0849      	lsrs	r1, r1, #1
 80024e6:	2000      	movs	r0, #0
 80024e8:	6539      	str	r1, [r7, #80]	@ 0x50
 80024ea:	6578      	str	r0, [r7, #84]	@ 0x54
 80024ec:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80024f0:	4621      	mov	r1, r4
 80024f2:	1851      	adds	r1, r2, r1
 80024f4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80024f6:	4629      	mov	r1, r5
 80024f8:	eb43 0101 	adc.w	r1, r3, r1
 80024fc:	64f9      	str	r1, [r7, #76]	@ 0x4c
 80024fe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2200      	movs	r2, #0
 8002504:	643b      	str	r3, [r7, #64]	@ 0x40
 8002506:	647a      	str	r2, [r7, #68]	@ 0x44
 8002508:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800250c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8002510:	f7fd fe5a 	bl	80001c8 <__aeabi_uldivmod>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4613      	mov	r3, r2
 800251a:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
            break;
 800251c:	e06c      	b.n	80025f8 <UART_SetConfig+0x4f4>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 800251e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002520:	685b      	ldr	r3, [r3, #4]
 8002522:	085b      	lsrs	r3, r3, #1
 8002524:	2200      	movs	r2, #0
 8002526:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002528:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800252a:	4b71      	ldr	r3, [pc, #452]	@ (80026f0 <UART_SetConfig+0x5ec>)
 800252c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8002530:	4602      	mov	r2, r0
 8002532:	18d3      	adds	r3, r2, r3
 8002534:	633b      	str	r3, [r7, #48]	@ 0x30
 8002536:	460b      	mov	r3, r1
 8002538:	f143 0300 	adc.w	r3, r3, #0
 800253c:	637b      	str	r3, [r7, #52]	@ 0x34
 800253e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002546:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002548:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800254c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8002550:	f7fd fe3a 	bl	80001c8 <__aeabi_uldivmod>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	4613      	mov	r3, r2
 800255a:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
            break;
 800255c:	e04c      	b.n	80025f8 <UART_SetConfig+0x4f4>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800255e:	f7ff f9cd 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8002562:	4603      	mov	r3, r0
 8002564:	2200      	movs	r2, #0
 8002566:	461c      	mov	r4, r3
 8002568:	4615      	mov	r5, r2
 800256a:	f04f 0200 	mov.w	r2, #0
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	022b      	lsls	r3, r5, #8
 8002574:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002578:	0222      	lsls	r2, r4, #8
 800257a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800257c:	6849      	ldr	r1, [r1, #4]
 800257e:	0849      	lsrs	r1, r1, #1
 8002580:	2000      	movs	r0, #0
 8002582:	6239      	str	r1, [r7, #32]
 8002584:	6278      	str	r0, [r7, #36]	@ 0x24
 8002586:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800258a:	4621      	mov	r1, r4
 800258c:	1851      	adds	r1, r2, r1
 800258e:	61b9      	str	r1, [r7, #24]
 8002590:	4629      	mov	r1, r5
 8002592:	eb43 0101 	adc.w	r1, r3, r1
 8002596:	61f9      	str	r1, [r7, #28]
 8002598:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	613b      	str	r3, [r7, #16]
 80025a0:	617a      	str	r2, [r7, #20]
 80025a2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025a6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80025aa:	f7fd fe0d 	bl	80001c8 <__aeabi_uldivmod>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	4613      	mov	r3, r2
 80025b4:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
            break;
 80025b6:	e01f      	b.n	80025f8 <UART_SetConfig+0x4f4>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80025b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	085b      	lsrs	r3, r3, #1
 80025be:	2200      	movs	r2, #0
 80025c0:	469a      	mov	sl, r3
 80025c2:	4693      	mov	fp, r2
 80025c4:	f51a 0300 	adds.w	r3, sl, #8388608	@ 0x800000
 80025c8:	60bb      	str	r3, [r7, #8]
 80025ca:	f14b 0300 	adc.w	r3, fp, #0
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	603b      	str	r3, [r7, #0]
 80025d8:	607a      	str	r2, [r7, #4]
 80025da:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025de:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80025e2:	f7fd fdf1 	bl	80001c8 <__aeabi_uldivmod>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	4613      	mov	r3, r2
 80025ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
            break;
 80025ee:	e003      	b.n	80025f8 <UART_SetConfig+0x4f4>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
            break;
 80025f6:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80025f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80025fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80025fe:	d308      	bcc.n	8002612 <UART_SetConfig+0x50e>
 8002600:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002602:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002606:	d204      	bcs.n	8002612 <UART_SetConfig+0x50e>
        {
          huart->Instance->BRR = usartdiv;
 8002608:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800260e:	60da      	str	r2, [r3, #12]
 8002610:	e107      	b.n	8002822 <UART_SetConfig+0x71e>
        }
        else
        {
          ret = HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 8002618:	e103      	b.n	8002822 <UART_SetConfig+0x71e>
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800261a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002622:	f040 808d 	bne.w	8002740 <UART_SetConfig+0x63c>
  {
    switch (clocksource)
 8002626:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800262a:	2b08      	cmp	r3, #8
 800262c:	d862      	bhi.n	80026f4 <UART_SetConfig+0x5f0>
 800262e:	a201      	add	r2, pc, #4	@ (adr r2, 8002634 <UART_SetConfig+0x530>)
 8002630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002634:	08002659 	.word	0x08002659
 8002638:	08002677 	.word	0x08002677
 800263c:	08002695 	.word	0x08002695
 8002640:	080026f5 	.word	0x080026f5
 8002644:	080026b1 	.word	0x080026b1
 8002648:	080026f5 	.word	0x080026f5
 800264c:	080026f5 	.word	0x080026f5
 8002650:	080026f5 	.word	0x080026f5
 8002654:	080026cf 	.word	0x080026cf
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002658:	f7ff f9e8 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 800265c:	4603      	mov	r3, r0
 800265e:	005a      	lsls	r2, r3, #1
 8002660:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	085b      	lsrs	r3, r3, #1
 8002666:	441a      	add	r2, r3
 8002668:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002670:	b29b      	uxth	r3, r3
 8002672:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 8002674:	e042      	b.n	80026fc <UART_SetConfig+0x5f8>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002676:	f7ff f9ef 	bl	8001a58 <HAL_RCC_GetPCLK2Freq>
 800267a:	4603      	mov	r3, r0
 800267c:	005a      	lsls	r2, r3, #1
 800267e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	085b      	lsrs	r3, r3, #1
 8002684:	441a      	add	r2, r3
 8002686:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	fbb2 f3f3 	udiv	r3, r2, r3
 800268e:	b29b      	uxth	r3, r3
 8002690:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 8002692:	e033      	b.n	80026fc <UART_SetConfig+0x5f8>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002694:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	085b      	lsrs	r3, r3, #1
 800269a:	f103 73f4 	add.w	r3, r3, #31981568	@ 0x1e80000
 800269e:	f503 4390 	add.w	r3, r3, #18432	@ 0x4800
 80026a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80026a4:	6852      	ldr	r2, [r2, #4]
 80026a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 80026ae:	e025      	b.n	80026fc <UART_SetConfig+0x5f8>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80026b0:	f7ff f924 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 80026b4:	4603      	mov	r3, r0
 80026b6:	005a      	lsls	r2, r3, #1
 80026b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	085b      	lsrs	r3, r3, #1
 80026be:	441a      	add	r2, r3
 80026c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026c2:	685b      	ldr	r3, [r3, #4]
 80026c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 80026cc:	e016      	b.n	80026fc <UART_SetConfig+0x5f8>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80026ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	085b      	lsrs	r3, r3, #1
 80026d4:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 80026d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 80026e4:	e00a      	b.n	80026fc <UART_SetConfig+0x5f8>
 80026e6:	bf00      	nop
 80026e8:	40008000 	.word	0x40008000
 80026ec:	00f42400 	.word	0x00f42400
 80026f0:	f4240000 	.word	0xf4240000
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        break;
 80026fa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026fe:	2b0f      	cmp	r3, #15
 8002700:	d91a      	bls.n	8002738 <UART_SetConfig+0x634>
 8002702:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002708:	d216      	bcs.n	8002738 <UART_SetConfig+0x634>
    {
      brrtemp = usartdiv & 0xFFF0U;
 800270a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800270c:	b29b      	uxth	r3, r3
 800270e:	f023 030f 	bic.w	r3, r3, #15
 8002712:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002716:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002718:	085b      	lsrs	r3, r3, #1
 800271a:	b29b      	uxth	r3, r3
 800271c:	f003 0307 	and.w	r3, r3, #7
 8002720:	b29a      	uxth	r2, r3
 8002722:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8002726:	4313      	orrs	r3, r2
 8002728:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
      huart->Instance->BRR = brrtemp;
 800272c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f8b7 2062 	ldrh.w	r2, [r7, #98]	@ 0x62
 8002734:	60da      	str	r2, [r3, #12]
 8002736:	e074      	b.n	8002822 <UART_SetConfig+0x71e>
    }
    else
    {
      ret = HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
 800273e:	e070      	b.n	8002822 <UART_SetConfig+0x71e>
    }
  }
  else
  {
    switch (clocksource)
 8002740:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 8002744:	2b08      	cmp	r3, #8
 8002746:	d859      	bhi.n	80027fc <UART_SetConfig+0x6f8>
 8002748:	a201      	add	r2, pc, #4	@ (adr r2, 8002750 <UART_SetConfig+0x64c>)
 800274a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800274e:	bf00      	nop
 8002750:	08002775 	.word	0x08002775
 8002754:	08002791 	.word	0x08002791
 8002758:	080027ad 	.word	0x080027ad
 800275c:	080027fd 	.word	0x080027fd
 8002760:	080027c9 	.word	0x080027c9
 8002764:	080027fd 	.word	0x080027fd
 8002768:	080027fd 	.word	0x080027fd
 800276c:	080027fd 	.word	0x080027fd
 8002770:	080027e5 	.word	0x080027e5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002774:	f7ff f95a 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 8002778:	4602      	mov	r2, r0
 800277a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	085b      	lsrs	r3, r3, #1
 8002780:	441a      	add	r2, r3
 8002782:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	fbb2 f3f3 	udiv	r3, r2, r3
 800278a:	b29b      	uxth	r3, r3
 800278c:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 800278e:	e039      	b.n	8002804 <UART_SetConfig+0x700>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002790:	f7ff f962 	bl	8001a58 <HAL_RCC_GetPCLK2Freq>
 8002794:	4602      	mov	r2, r0
 8002796:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	085b      	lsrs	r3, r3, #1
 800279c:	441a      	add	r2, r3
 800279e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 80027aa:	e02b      	b.n	8002804 <UART_SetConfig+0x700>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80027ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	085b      	lsrs	r3, r3, #1
 80027b2:	f503 0374 	add.w	r3, r3, #15990784	@ 0xf40000
 80027b6:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 80027ba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80027bc:	6852      	ldr	r2, [r2, #4]
 80027be:	fbb3 f3f2 	udiv	r3, r3, r2
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 80027c6:	e01d      	b.n	8002804 <UART_SetConfig+0x700>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80027c8:	f7ff f898 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 80027cc:	4602      	mov	r2, r0
 80027ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	085b      	lsrs	r3, r3, #1
 80027d4:	441a      	add	r2, r3
 80027d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	fbb2 f3f3 	udiv	r3, r2, r3
 80027de:	b29b      	uxth	r3, r3
 80027e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 80027e2:	e00f      	b.n	8002804 <UART_SetConfig+0x700>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80027e4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	085b      	lsrs	r3, r3, #1
 80027ea:	f503 4200 	add.w	r2, r3, #32768	@ 0x8000
 80027ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
#endif
        break;
 80027fa:	e003      	b.n	8002804 <UART_SetConfig+0x700>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        break;
 8002802:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002804:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002806:	2b0f      	cmp	r3, #15
 8002808:	d908      	bls.n	800281c <UART_SetConfig+0x718>
 800280a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800280c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002810:	d204      	bcs.n	800281c <UART_SetConfig+0x718>
    {
      huart->Instance->BRR = usartdiv;
 8002812:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	e002      	b.n	8002822 <UART_SetConfig+0x71e>
    }
    else
    {
      ret = HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002822:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002824:	2200      	movs	r2, #0
 8002826:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->TxISR = NULL;
 8002828:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800282a:	2200      	movs	r2, #0
 800282c:	665a      	str	r2, [r3, #100]	@ 0x64

  return ret;
 800282e:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
}
 8002832:	4618      	mov	r0, r3
 8002834:	3778      	adds	r7, #120	@ 0x78
 8002836:	46bd      	mov	sp, r7
 8002838:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800283c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800283c:	b480      	push	{r7}
 800283e:	b083      	sub	sp, #12
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002848:	f003 0301 	and.w	r3, r3, #1
 800284c:	2b00      	cmp	r3, #0
 800284e:	d00a      	beq.n	8002866 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b00      	cmp	r3, #0
 8002870:	d00a      	beq.n	8002888 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	430a      	orrs	r2, r1
 8002886:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d00a      	beq.n	80028aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ae:	f003 0308 	and.w	r3, r3, #8
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00a      	beq.n	80028cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	430a      	orrs	r2, r1
 80028ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d00a      	beq.n	80028ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	430a      	orrs	r2, r1
 80028ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f2:	f003 0320 	and.w	r3, r3, #32
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00a      	beq.n	8002910 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	430a      	orrs	r2, r1
 800290e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002918:	2b00      	cmp	r3, #0
 800291a:	d01a      	beq.n	8002952 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	430a      	orrs	r2, r1
 8002930:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800293a:	d10a      	bne.n	8002952 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	430a      	orrs	r2, r1
 8002950:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002956:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800295a:	2b00      	cmp	r3, #0
 800295c:	d00a      	beq.n	8002974 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	430a      	orrs	r2, r1
 8002972:	605a      	str	r2, [r3, #4]
  }
}
 8002974:	bf00      	nop
 8002976:	370c      	adds	r7, #12
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af02      	add	r7, sp, #8
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002988:	2300      	movs	r3, #0
 800298a:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002992:	f7fd feeb 	bl	800076c <HAL_GetTick>
 8002996:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d10e      	bne.n	80029c4 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	f000 f82c 	bl	8002a12 <UART_WaitOnFlagUntilTimeout>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e022      	b.n	8002a0a <UART_CheckIdleState+0x8a>
    }
  }
  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0304 	and.w	r3, r3, #4
 80029ce:	2b04      	cmp	r3, #4
 80029d0:	d10e      	bne.n	80029f0 <UART_CheckIdleState+0x70>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029d2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80029d6:	9300      	str	r3, [sp, #0]
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2200      	movs	r2, #0
 80029dc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 f816 	bl	8002a12 <UART_WaitOnFlagUntilTimeout>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <UART_CheckIdleState+0x70>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e00c      	b.n	8002a0a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2220      	movs	r2, #32
 80029f4:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
  huart->RxState = HAL_UART_STATE_READY;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2220      	movs	r2, #32
 80029fc:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	3710      	adds	r7, #16
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	bd80      	pop	{r7, pc}

08002a12 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002a12:	b580      	push	{r7, lr}
 8002a14:	b084      	sub	sp, #16
 8002a16:	af00      	add	r7, sp, #0
 8002a18:	60f8      	str	r0, [r7, #12]
 8002a1a:	60b9      	str	r1, [r7, #8]
 8002a1c:	603b      	str	r3, [r7, #0]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a22:	e02c      	b.n	8002a7e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a24:	69bb      	ldr	r3, [r7, #24]
 8002a26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a2a:	d028      	beq.n	8002a7e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a2c:	69bb      	ldr	r3, [r7, #24]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d007      	beq.n	8002a42 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a32:	f7fd fe9b 	bl	800076c <HAL_GetTick>
 8002a36:	4602      	mov	r2, r0
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	1ad3      	subs	r3, r2, r3
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d21d      	bcs.n	8002a7e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f422 72d0 	bic.w	r2, r2, #416	@ 0x1a0
 8002a50:	601a      	str	r2, [r3, #0]
#endif
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689a      	ldr	r2, [r3, #8]
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f022 0201 	bic.w	r2, r2, #1
 8002a60:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2220      	movs	r2, #32
 8002a66:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2220      	movs	r2, #32
 8002a6e:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70

        return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e00f      	b.n	8002a9e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	69da      	ldr	r2, [r3, #28]
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	4013      	ands	r3, r2
 8002a88:	68ba      	ldr	r2, [r7, #8]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	bf0c      	ite	eq
 8002a8e:	2301      	moveq	r3, #1
 8002a90:	2300      	movne	r3, #0
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	461a      	mov	r2, r3
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d0c3      	beq.n	8002a24 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3710      	adds	r7, #16
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002aa6:	b480      	push	{r7}
 8002aa8:	b083      	sub	sp, #12
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 8002abc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	689a      	ldr	r2, [r3, #8]
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f022 0201 	bic.w	r2, r2, #1
 8002acc:	609a      	str	r2, [r3, #8]
#endif

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	661a      	str	r2, [r3, #96]	@ 0x60
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b084      	sub	sp, #16
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002af4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2200      	movs	r2, #0
 8002b02:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002b06:	68f8      	ldr	r0, [r7, #12]
 8002b08:	f7ff faf2 	bl	80020f0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b0c:	bf00      	nop
 8002b0e:	3710      	adds	r7, #16
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <UART_EndTransmit_IT>:
  * @param huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b2a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f7ff face 	bl	80020dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b40:	bf00      	nop
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8002b50:	bf00      	nop
 8002b52:	370c      	adds	r7, #12
 8002b54:	46bd      	mov	sp, r7
 8002b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5a:	4770      	bx	lr

08002b5c <BEEP_Init>:
 * @param   void
 *
 * @return  void
 */
void BEEP_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b086      	sub	sp, #24
 8002b60:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOB_CLK_ENABLE();	//ʹGPIOBʱ
 8002b62:	4b11      	ldr	r3, [pc, #68]	@ (8002ba8 <BEEP_Init+0x4c>)
 8002b64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b66:	4a10      	ldr	r2, [pc, #64]	@ (8002ba8 <BEEP_Init+0x4c>)
 8002b68:	f043 0302 	orr.w	r3, r3, #2
 8002b6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba8 <BEEP_Init+0x4c>)
 8002b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	603b      	str	r3, [r7, #0]
 8002b78:	683b      	ldr	r3, [r7, #0]

    //PB2
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002b7a:	2304      	movs	r3, #4
 8002b7c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b82:	2302      	movs	r3, #2
 8002b84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b86:	2302      	movs	r3, #2
 8002b88:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b8a:	1d3b      	adds	r3, r7, #4
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4807      	ldr	r0, [pc, #28]	@ (8002bac <BEEP_Init+0x50>)
 8002b90:	f7fd ff68 	bl	8000a64 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8002b94:	2200      	movs	r2, #0
 8002b96:	2104      	movs	r1, #4
 8002b98:	4804      	ldr	r0, [pc, #16]	@ (8002bac <BEEP_Init+0x50>)
 8002b9a:	f7fe f925 	bl	8000de8 <HAL_GPIO_WritePin>
}
 8002b9e:	bf00      	nop
 8002ba0:	3718      	adds	r7, #24
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	40021000 	.word	0x40021000
 8002bac:	48000400 	.word	0x48000400

08002bb0 <delay_init>:
 * @param   SYSCLK	ϵͳʱƵ
 *
 * @return  void
 */
void delay_init(u8 SYSCLK)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	71fb      	strb	r3, [r7, #7]
#if SYSTEM_SUPPORT_OS 						//Ҫ֧OS.
    u32 reload;
#endif
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickƵΪHCLK
 8002bba:	2004      	movs	r0, #4
 8002bbc:	f7fd fef4 	bl	80009a8 <HAL_SYSTICK_CLKSourceConfig>
    fac_us = SYSCLK;						//ǷʹOS,fac_usҪʹ
 8002bc0:	79fb      	ldrb	r3, [r7, #7]
 8002bc2:	4a03      	ldr	r2, [pc, #12]	@ (8002bd0 <delay_init+0x20>)
 8002bc4:	6013      	str	r3, [r2, #0]
    SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk; //SYSTICKж
    SysTick->LOAD = reload; 					//ÿ1/OS_TICKS_PER_SECжһ
    SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk; //SYSTICK
#else
#endif
}
 8002bc6:	bf00      	nop
 8002bc8:	3708      	adds	r7, #8
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	2000008c 	.word	0x2000008c

08002bd4 <delay_us>:
 * @param   nus		Ҫʱ΢
 *
 * @return  void
 */
void delay_us(u32 nus)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b089      	sub	sp, #36	@ 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
    u32 ticks;
    u32 told, tnow, tcnt = 0;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	61bb      	str	r3, [r7, #24]
    u32 reload = SysTick->LOAD;				//LOADֵ
 8002be0:	4b19      	ldr	r3, [pc, #100]	@ (8002c48 <delay_us+0x74>)
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	617b      	str	r3, [r7, #20]
    ticks = nus * fac_us; 						//ҪĽ
 8002be6:	4b19      	ldr	r3, [pc, #100]	@ (8002c4c <delay_us+0x78>)
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	fb02 f303 	mul.w	r3, r2, r3
 8002bf0:	613b      	str	r3, [r7, #16]
    told = SysTick->VAL;        				//սʱļֵ
 8002bf2:	4b15      	ldr	r3, [pc, #84]	@ (8002c48 <delay_us+0x74>)
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	61fb      	str	r3, [r7, #28]

    while(1)
    {
        tnow = SysTick->VAL;
 8002bf8:	4b13      	ldr	r3, [pc, #76]	@ (8002c48 <delay_us+0x74>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	60fb      	str	r3, [r7, #12]

        if(tnow != told)
 8002bfe:	68fa      	ldr	r2, [r7, #12]
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d0f8      	beq.n	8002bf8 <delay_us+0x24>
        {
            if(tnow < told)tcnt += told - tnow;	//עһSYSTICKһݼļͿ.
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	69fb      	ldr	r3, [r7, #28]
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d206      	bcs.n	8002c1c <delay_us+0x48>
 8002c0e:	69fa      	ldr	r2, [r7, #28]
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	69ba      	ldr	r2, [r7, #24]
 8002c16:	4413      	add	r3, r2
 8002c18:	61bb      	str	r3, [r7, #24]
 8002c1a:	e007      	b.n	8002c2c <delay_us+0x58>
            else tcnt += reload - tnow + told;
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	1ad2      	subs	r2, r2, r3
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	4413      	add	r3, r2
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	4413      	add	r3, r2
 8002c2a:	61bb      	str	r3, [r7, #24]
			
            told = tnow;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	61fb      	str	r3, [r7, #28]
            if(tcnt >= ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	d200      	bcs.n	8002c3a <delay_us+0x66>
        tnow = SysTick->VAL;
 8002c38:	e7de      	b.n	8002bf8 <delay_us+0x24>
            if(tcnt >= ticks)break;			//ʱ䳬/Ҫӳٵʱ,˳.
 8002c3a:	bf00      	nop
        }
    }
}
 8002c3c:	bf00      	nop
 8002c3e:	3724      	adds	r7, #36	@ 0x24
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr
 8002c48:	e000e010 	.word	0xe000e010
 8002c4c:	2000008c 	.word	0x2000008c

08002c50 <delay_ms>:
 * @param   nms		Ҫʱٺ
 *
 * @return  void
 */
void delay_ms(u16 nms)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	4603      	mov	r3, r0
 8002c58:	80fb      	strh	r3, [r7, #6]
    u32 i;

    for(i = 0; i < nms; i++) delay_us(1000);
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	60fb      	str	r3, [r7, #12]
 8002c5e:	e006      	b.n	8002c6e <delay_ms+0x1e>
 8002c60:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c64:	f7ff ffb6 	bl	8002bd4 <delay_us>
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	60fb      	str	r3, [r7, #12]
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	68fa      	ldr	r2, [r7, #12]
 8002c72:	429a      	cmp	r2, r3
 8002c74:	d3f4      	bcc.n	8002c60 <delay_ms+0x10>
}
 8002c76:	bf00      	nop
 8002c78:	bf00      	nop
 8002c7a:	3710      	adds	r7, #16
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}

08002c80 <EXTI_Init>:
 * @param   void
 *
 * @return  void
 */
void EXTI_Init(void)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b088      	sub	sp, #32
 8002c84:	af00      	add	r7, sp, #0
		KEY2 	- PD8
		WK_UP 	- PC13
	*/
    GPIO_InitTypeDef GPIO_Initure;
    
    __HAL_RCC_GPIOC_CLK_ENABLE();               //GPIOCʱ
 8002c86:	4b24      	ldr	r3, [pc, #144]	@ (8002d18 <EXTI_Init+0x98>)
 8002c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c8a:	4a23      	ldr	r2, [pc, #140]	@ (8002d18 <EXTI_Init+0x98>)
 8002c8c:	f043 0304 	orr.w	r3, r3, #4
 8002c90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c92:	4b21      	ldr	r3, [pc, #132]	@ (8002d18 <EXTI_Init+0x98>)
 8002c94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c96:	f003 0304 	and.w	r3, r3, #4
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();               //GPIODʱ
 8002c9e:	4b1e      	ldr	r3, [pc, #120]	@ (8002d18 <EXTI_Init+0x98>)
 8002ca0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca2:	4a1d      	ldr	r2, [pc, #116]	@ (8002d18 <EXTI_Init+0x98>)
 8002ca4:	f043 0308 	orr.w	r3, r3, #8
 8002ca8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002caa:	4b1b      	ldr	r3, [pc, #108]	@ (8002d18 <EXTI_Init+0x98>)
 8002cac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cae:	f003 0308 	and.w	r3, r3, #8
 8002cb2:	607b      	str	r3, [r7, #4]
 8002cb4:	687b      	ldr	r3, [r7, #4]
    
    GPIO_Initure.Pin=GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 ;	//PD8.9.10
 8002cb6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002cba:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Mode=GPIO_MODE_IT_FALLING;     //½شGPIO_MODE_IT_FALLING
 8002cbc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002cc0:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Pull=GPIO_PULLUP;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOD,&GPIO_Initure);
 8002cc6:	f107 030c 	add.w	r3, r7, #12
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4813      	ldr	r0, [pc, #76]	@ (8002d1c <EXTI_Init+0x9c>)
 8002cce:	f7fd fec9 	bl	8000a64 <HAL_GPIO_Init>
	
	GPIO_Initure.Pin=GPIO_PIN_13;                //PC13
 8002cd2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002cd6:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Mode=GPIO_MODE_IT_RISING;      //ش
 8002cd8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002cdc:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Pull=GPIO_PULLDOWN;
 8002cde:	2302      	movs	r3, #2
 8002ce0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC,&GPIO_Initure);
 8002ce2:	f107 030c 	add.w	r3, r7, #12
 8002ce6:	4619      	mov	r1, r3
 8002ce8:	480d      	ldr	r0, [pc, #52]	@ (8002d20 <EXTI_Init+0xa0>)
 8002cea:	f7fd febb 	bl	8000a64 <HAL_GPIO_Init>
    
    //ж8,9
    HAL_NVIC_SetPriority(EXTI9_5_IRQn,2,0);       //ռȼΪ2ȼΪ0
 8002cee:	2200      	movs	r2, #0
 8002cf0:	2102      	movs	r1, #2
 8002cf2:	2017      	movs	r0, #23
 8002cf4:	f7fd fe21 	bl	800093a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);             //ʹж0
 8002cf8:	2017      	movs	r0, #23
 8002cfa:	f7fd fe3a 	bl	8000972 <HAL_NVIC_EnableIRQ>

    //ж10,13
    HAL_NVIC_SetPriority(EXTI15_10_IRQn,2,1);   //ռȼΪ2ȼΪ1
 8002cfe:	2201      	movs	r2, #1
 8002d00:	2102      	movs	r1, #2
 8002d02:	2028      	movs	r0, #40	@ 0x28
 8002d04:	f7fd fe19 	bl	800093a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);         //ʹж13  
 8002d08:	2028      	movs	r0, #40	@ 0x28
 8002d0a:	f7fd fe32 	bl	8000972 <HAL_NVIC_EnableIRQ>
}
 8002d0e:	bf00      	nop
 8002d10:	3720      	adds	r7, #32
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	48000c00 	.word	0x48000c00
 8002d20:	48000800 	.word	0x48000800

08002d24 <EXTI9_5_IRQHandler>:
 * @param   void
 *
 * @return  void
 */
void EXTI9_5_IRQHandler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);//жϴú
 8002d28:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002d2c:	f7fe f88e 	bl	8000e4c <HAL_GPIO_EXTI_IRQHandler>
	
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);//жϴú
 8002d30:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002d34:	f7fe f88a 	bl	8000e4c <HAL_GPIO_EXTI_IRQHandler>
}
 8002d38:	bf00      	nop
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <EXTI15_10_IRQHandler>:
 * @param   void
 *
 * @return  void
 */
void EXTI15_10_IRQHandler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);//жϴú
 8002d40:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002d44:	f7fe f882 	bl	8000e4c <HAL_GPIO_EXTI_IRQHandler>
	
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);//жϴú
 8002d48:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002d4c:	f7fe f87e 	bl	8000e4c <HAL_GPIO_EXTI_IRQHandler>
}
 8002d50:	bf00      	nop
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_GPIO_EXTI_Callback>:
 * @param   GPIO_Pin	жź
 *
 * @return  void
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	80fb      	strh	r3, [r7, #6]
    delay_ms(50);      //
 8002d5e:	2032      	movs	r0, #50	@ 0x32
 8002d60:	f7ff ff76 	bl	8002c50 <delay_ms>
    switch(GPIO_Pin)
 8002d64:	88fb      	ldrh	r3, [r7, #6]
 8002d66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d6a:	d00f      	beq.n	8002d8c <HAL_GPIO_EXTI_Callback+0x38>
 8002d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d70:	dc42      	bgt.n	8002df8 <HAL_GPIO_EXTI_Callback+0xa4>
 8002d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d76:	d032      	beq.n	8002dde <HAL_GPIO_EXTI_Callback+0x8a>
 8002d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d7c:	dc3c      	bgt.n	8002df8 <HAL_GPIO_EXTI_Callback+0xa4>
 8002d7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d82:	d010      	beq.n	8002da6 <HAL_GPIO_EXTI_Callback+0x52>
 8002d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d88:	d01b      	beq.n	8002dc2 <HAL_GPIO_EXTI_Callback+0x6e>
		case  GPIO_PIN_10:		//LED_R״̬ת
			if( KEY0 == 0)
				LED_R_TogglePin;
			break;
		default:
			break;
 8002d8a:	e035      	b.n	8002df8 <HAL_GPIO_EXTI_Callback+0xa4>
			if( WK_UP == 1)
 8002d8c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002d90:	4820      	ldr	r0, [pc, #128]	@ (8002e14 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002d92:	f7fe f811 	bl	8000db8 <HAL_GPIO_ReadPin>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d12f      	bne.n	8002dfc <HAL_GPIO_EXTI_Callback+0xa8>
				BEEP_TogglePin;
 8002d9c:	2104      	movs	r1, #4
 8002d9e:	481e      	ldr	r0, [pc, #120]	@ (8002e18 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002da0:	f7fe f83a 	bl	8000e18 <HAL_GPIO_TogglePin>
			break;
 8002da4:	e02a      	b.n	8002dfc <HAL_GPIO_EXTI_Callback+0xa8>
			if( KEY2 == 0)
 8002da6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002daa:	481c      	ldr	r0, [pc, #112]	@ (8002e1c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002dac:	f7fe f804 	bl	8000db8 <HAL_GPIO_ReadPin>
 8002db0:	4603      	mov	r3, r0
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d124      	bne.n	8002e00 <HAL_GPIO_EXTI_Callback+0xac>
				LED_B_TogglePin;
 8002db6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002dba:	4819      	ldr	r0, [pc, #100]	@ (8002e20 <HAL_GPIO_EXTI_Callback+0xcc>)
 8002dbc:	f7fe f82c 	bl	8000e18 <HAL_GPIO_TogglePin>
			break;
 8002dc0:	e01e      	b.n	8002e00 <HAL_GPIO_EXTI_Callback+0xac>
			if( KEY1 == 0)
 8002dc2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002dc6:	4815      	ldr	r0, [pc, #84]	@ (8002e1c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002dc8:	f7fd fff6 	bl	8000db8 <HAL_GPIO_ReadPin>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d118      	bne.n	8002e04 <HAL_GPIO_EXTI_Callback+0xb0>
			LED_G_TogglePin;
 8002dd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002dd6:	4812      	ldr	r0, [pc, #72]	@ (8002e20 <HAL_GPIO_EXTI_Callback+0xcc>)
 8002dd8:	f7fe f81e 	bl	8000e18 <HAL_GPIO_TogglePin>
			break;
 8002ddc:	e012      	b.n	8002e04 <HAL_GPIO_EXTI_Callback+0xb0>
			if( KEY0 == 0)
 8002dde:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002de2:	480e      	ldr	r0, [pc, #56]	@ (8002e1c <HAL_GPIO_EXTI_Callback+0xc8>)
 8002de4:	f7fd ffe8 	bl	8000db8 <HAL_GPIO_ReadPin>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d10c      	bne.n	8002e08 <HAL_GPIO_EXTI_Callback+0xb4>
				LED_R_TogglePin;
 8002dee:	2180      	movs	r1, #128	@ 0x80
 8002df0:	480b      	ldr	r0, [pc, #44]	@ (8002e20 <HAL_GPIO_EXTI_Callback+0xcc>)
 8002df2:	f7fe f811 	bl	8000e18 <HAL_GPIO_TogglePin>
			break;
 8002df6:	e007      	b.n	8002e08 <HAL_GPIO_EXTI_Callback+0xb4>
			break;
 8002df8:	bf00      	nop
 8002dfa:	e006      	b.n	8002e0a <HAL_GPIO_EXTI_Callback+0xb6>
			break;
 8002dfc:	bf00      	nop
 8002dfe:	e004      	b.n	8002e0a <HAL_GPIO_EXTI_Callback+0xb6>
			break;
 8002e00:	bf00      	nop
 8002e02:	e002      	b.n	8002e0a <HAL_GPIO_EXTI_Callback+0xb6>
			break;
 8002e04:	bf00      	nop
 8002e06:	e000      	b.n	8002e0a <HAL_GPIO_EXTI_Callback+0xb6>
			break;
 8002e08:	bf00      	nop
	}
}
 8002e0a:	bf00      	nop
 8002e0c:	3708      	adds	r7, #8
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	48000800 	.word	0x48000800
 8002e18:	48000400 	.word	0x48000400
 8002e1c:	48000c00 	.word	0x48000c00
 8002e20:	48001000 	.word	0x48001000

08002e24 <KEY_Init>:
 * @param   void
 *
 * @return  void
 */
void KEY_Init(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b088      	sub	sp, #32
 8002e28:	af00      	add	r7, sp, #0
		WK_UP 	- PC13
	*/
	
    GPIO_InitTypeDef GPIO_Initure;

    __HAL_RCC_GPIOC_CLK_ENABLE();           //GPIOCʱ
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea0 <KEY_Init+0x7c>)
 8002e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e2e:	4a1c      	ldr	r2, [pc, #112]	@ (8002ea0 <KEY_Init+0x7c>)
 8002e30:	f043 0304 	orr.w	r3, r3, #4
 8002e34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e36:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea0 <KEY_Init+0x7c>)
 8002e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e3a:	f003 0304 	and.w	r3, r3, #4
 8002e3e:	60bb      	str	r3, [r7, #8]
 8002e40:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();           //GPIODʱ
 8002e42:	4b17      	ldr	r3, [pc, #92]	@ (8002ea0 <KEY_Init+0x7c>)
 8002e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e46:	4a16      	ldr	r2, [pc, #88]	@ (8002ea0 <KEY_Init+0x7c>)
 8002e48:	f043 0308 	orr.w	r3, r3, #8
 8002e4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e4e:	4b14      	ldr	r3, [pc, #80]	@ (8002ea0 <KEY_Init+0x7c>)
 8002e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e52:	f003 0308 	and.w	r3, r3, #8
 8002e56:	607b      	str	r3, [r7, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]

    GPIO_Initure.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 ;	//PD8.9.10
 8002e5a:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8002e5e:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Mode = GPIO_MODE_INPUT;    //
 8002e60:	2300      	movs	r3, #0
 8002e62:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Pull = GPIO_PULLDOWN;      //
 8002e64:	2302      	movs	r3, #2
 8002e66:	617b      	str	r3, [r7, #20]
    GPIO_Initure.Speed = GPIO_SPEED_HIGH;   //
 8002e68:	2303      	movs	r3, #3
 8002e6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_Initure);
 8002e6c:	f107 030c 	add.w	r3, r7, #12
 8002e70:	4619      	mov	r1, r3
 8002e72:	480c      	ldr	r0, [pc, #48]	@ (8002ea4 <KEY_Init+0x80>)
 8002e74:	f7fd fdf6 	bl	8000a64 <HAL_GPIO_Init>

    GPIO_Initure.Pin = GPIO_PIN_13;         //PC13
 8002e78:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002e7c:	60fb      	str	r3, [r7, #12]
    GPIO_Initure.Mode = GPIO_MODE_INPUT;    //
 8002e7e:	2300      	movs	r3, #0
 8002e80:	613b      	str	r3, [r7, #16]
    GPIO_Initure.Pull = GPIO_PULLUP;        //
 8002e82:	2301      	movs	r3, #1
 8002e84:	617b      	str	r3, [r7, #20]
    GPIO_Initure.Speed = GPIO_SPEED_HIGH;   //
 8002e86:	2303      	movs	r3, #3
 8002e88:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_Initure);
 8002e8a:	f107 030c 	add.w	r3, r7, #12
 8002e8e:	4619      	mov	r1, r3
 8002e90:	4805      	ldr	r0, [pc, #20]	@ (8002ea8 <KEY_Init+0x84>)
 8002e92:	f7fd fde7 	bl	8000a64 <HAL_GPIO_Init>
}
 8002e96:	bf00      	nop
 8002e98:	3720      	adds	r7, #32
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40021000 	.word	0x40021000
 8002ea4:	48000c00 	.word	0x48000c00
 8002ea8:	48000800 	.word	0x48000800

08002eac <LED_Init>:
 * @param   void
 *
 * @return  void
 */
void LED_Init(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b086      	sub	sp, #24
 8002eb0:	af00      	add	r7, sp, #0
		LED-G	PE8
		LED-R	PE7	
	*/
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002eb2:	4b12      	ldr	r3, [pc, #72]	@ (8002efc <LED_Init+0x50>)
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	4a11      	ldr	r2, [pc, #68]	@ (8002efc <LED_Init+0x50>)
 8002eb8:	f043 0310 	orr.w	r3, r3, #16
 8002ebc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ebe:	4b0f      	ldr	r3, [pc, #60]	@ (8002efc <LED_Init+0x50>)
 8002ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec2:	f003 0310 	and.w	r3, r3, #16
 8002ec6:	603b      	str	r3, [r7, #0]
 8002ec8:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Pin = GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 8002eca:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8002ece:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002edc:	1d3b      	adds	r3, r7, #4
 8002ede:	4619      	mov	r1, r3
 8002ee0:	4807      	ldr	r0, [pc, #28]	@ (8002f00 <LED_Init+0x54>)
 8002ee2:	f7fd fdbf 	bl	8000a64 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9, GPIO_PIN_SET);
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8002eec:	4804      	ldr	r0, [pc, #16]	@ (8002f00 <LED_Init+0x54>)
 8002eee:	f7fd ff7b 	bl	8000de8 <HAL_GPIO_WritePin>
}
 8002ef2:	bf00      	nop
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	40021000 	.word	0x40021000
 8002f00:	48001000 	.word	0x48001000

08002f04 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2
 
UART_HandleTypeDef *gHuart;
 
void RetargetInit(UART_HandleTypeDef *huart) {
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b082      	sub	sp, #8
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8002f0c:	4a07      	ldr	r2, [pc, #28]	@ (8002f2c <RetargetInit+0x28>)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6013      	str	r3, [r2, #0]
 
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8002f12:	4b07      	ldr	r3, [pc, #28]	@ (8002f30 <RetargetInit+0x2c>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6898      	ldr	r0, [r3, #8]
 8002f18:	2300      	movs	r3, #0
 8002f1a:	2202      	movs	r2, #2
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	f000 fb09 	bl	8003534 <setvbuf>
}
 8002f22:	bf00      	nop
 8002f24:	3708      	adds	r7, #8
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20000090 	.word	0x20000090
 8002f30:	20000018 	.word	0x20000018

08002f34 <_isatty>:
 
int _isatty(int fd) {
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	db04      	blt.n	8002f4c <_isatty+0x18>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b02      	cmp	r3, #2
 8002f46:	dc01      	bgt.n	8002f4c <_isatty+0x18>
    return 1;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e005      	b.n	8002f58 <_isatty+0x24>
 
  errno = EBADF;
 8002f4c:	f000 fccc 	bl	80038e8 <__errno>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2209      	movs	r2, #9
 8002f54:	601a      	str	r2, [r3, #0]
  return 0;
 8002f56:	2300      	movs	r3, #0
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3708      	adds	r7, #8
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <_write>:
 
int _write(int fd, char* ptr, int len) {
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;
 
  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b01      	cmp	r3, #1
 8002f70:	d002      	beq.n	8002f78 <_write+0x18>
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d111      	bne.n	8002f9c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8002f78:	4b0e      	ldr	r3, [pc, #56]	@ (8002fb4 <_write+0x54>)
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	b29a      	uxth	r2, r3
 8002f80:	f04f 33ff 	mov.w	r3, #4294967295
 8002f84:	68b9      	ldr	r1, [r7, #8]
 8002f86:	f7fe fe2e 	bl	8001be6 <HAL_UART_Transmit>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8002f8e:	7dfb      	ldrb	r3, [r7, #23]
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d101      	bne.n	8002f98 <_write+0x38>
      return len;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	e008      	b.n	8002faa <_write+0x4a>
    else
      return EIO;
 8002f98:	2305      	movs	r3, #5
 8002f9a:	e006      	b.n	8002faa <_write+0x4a>
  }
  errno = EBADF;
 8002f9c:	f000 fca4 	bl	80038e8 <__errno>
 8002fa0:	4603      	mov	r3, r0
 8002fa2:	2209      	movs	r2, #9
 8002fa4:	601a      	str	r2, [r3, #0]
  return -1;
 8002fa6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000090 	.word	0x20000090

08002fb8 <_close>:
 
int _close(int fd) {
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	db04      	blt.n	8002fd0 <_close+0x18>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b02      	cmp	r3, #2
 8002fca:	dc01      	bgt.n	8002fd0 <_close+0x18>
    return 0;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	e006      	b.n	8002fde <_close+0x26>
 
  errno = EBADF;
 8002fd0:	f000 fc8a 	bl	80038e8 <__errno>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2209      	movs	r2, #9
 8002fd8:	601a      	str	r2, [r3, #0]
  return -1;
 8002fda:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <_lseek>:
 
int _lseek(int fd, int ptr, int dir) {
 8002fe6:	b580      	push	{r7, lr}
 8002fe8:	b084      	sub	sp, #16
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	60f8      	str	r0, [r7, #12]
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;
 
  errno = EBADF;
 8002ff2:	f000 fc79 	bl	80038e8 <__errno>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2209      	movs	r2, #9
 8002ffa:	601a      	str	r2, [r3, #0]
  return -1;
 8002ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003000:	4618      	mov	r0, r3
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}

08003008 <_read>:
 
int _read(int fd, char* ptr, int len) {
 8003008:	b580      	push	{r7, lr}
 800300a:	b086      	sub	sp, #24
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;
 
  if (fd == STDIN_FILENO) {
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d110      	bne.n	800303c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800301a:	4b0e      	ldr	r3, [pc, #56]	@ (8003054 <_read+0x4c>)
 800301c:	6818      	ldr	r0, [r3, #0]
 800301e:	f04f 33ff 	mov.w	r3, #4294967295
 8003022:	2201      	movs	r2, #1
 8003024:	68b9      	ldr	r1, [r7, #8]
 8003026:	f7fe fe6a 	bl	8001cfe <HAL_UART_Receive>
 800302a:	4603      	mov	r3, r0
 800302c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800302e:	7dfb      	ldrb	r3, [r7, #23]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <_read+0x30>
      return 1;
 8003034:	2301      	movs	r3, #1
 8003036:	e008      	b.n	800304a <_read+0x42>
    else
      return EIO;
 8003038:	2305      	movs	r3, #5
 800303a:	e006      	b.n	800304a <_read+0x42>
  }
  errno = EBADF;
 800303c:	f000 fc54 	bl	80038e8 <__errno>
 8003040:	4603      	mov	r3, r0
 8003042:	2209      	movs	r2, #9
 8003044:	601a      	str	r2, [r3, #0]
  return -1;
 8003046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800304a:	4618      	mov	r0, r3
 800304c:	3718      	adds	r7, #24
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
 8003052:	bf00      	nop
 8003054:	20000090 	.word	0x20000090

08003058 <_fstat>:
 
int _fstat(int fd, struct stat* st) {
 8003058:	b580      	push	{r7, lr}
 800305a:	b082      	sub	sp, #8
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	db08      	blt.n	800307a <_fstat+0x22>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2b02      	cmp	r3, #2
 800306c:	dc05      	bgt.n	800307a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003074:	605a      	str	r2, [r3, #4]
    return 0;
 8003076:	2300      	movs	r3, #0
 8003078:	e005      	b.n	8003086 <_fstat+0x2e>
  }
 
  errno = EBADF;
 800307a:	f000 fc35 	bl	80038e8 <__errno>
 800307e:	4603      	mov	r3, r0
 8003080:	2209      	movs	r2, #9
 8003082:	601a      	str	r2, [r3, #0]
  return 0;
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
	...

08003090 <SystemClock_Config>:
#include "sys.h"

void SystemClock_Config(void)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b098      	sub	sp, #96	@ 0x60
 8003094:	af00      	add	r7, sp, #0
    HAL_StatusTypeDef	ret = HAL_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    RCC_OscInitTypeDef RCC_OscInitStruct;
    RCC_ClkInitTypeDef RCC_ClkInitStruct;

    __HAL_RCC_PWR_CLK_ENABLE(); //ʹ��PWRʱ��
 800309c:	4b2a      	ldr	r3, [pc, #168]	@ (8003148 <SystemClock_Config+0xb8>)
 800309e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030a0:	4a29      	ldr	r2, [pc, #164]	@ (8003148 <SystemClock_Config+0xb8>)
 80030a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80030a8:	4b27      	ldr	r3, [pc, #156]	@ (8003148 <SystemClock_Config+0xb8>)
 80030aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030b0:	603b      	str	r3, [r7, #0]
 80030b2:	683b      	ldr	r3, [r7, #0]

    /*Initializes the CPU, AHB and APB busses clocks*/
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80030b4:	2301      	movs	r3, #1
 80030b6:	61bb      	str	r3, [r7, #24]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80030b8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80030bc:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80030be:	2302      	movs	r3, #2
 80030c0:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80030c2:	2303      	movs	r3, #3
 80030c4:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLM = 1;
 80030c6:	2301      	movs	r3, #1
 80030c8:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLN = 20;
 80030ca:	2314      	movs	r3, #20
 80030cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80030ce:	2307      	movs	r3, #7
 80030d0:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80030d2:	2302      	movs	r3, #2
 80030d4:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80030d6:	2302      	movs	r3, #2
 80030d8:	65bb      	str	r3, [r7, #88]	@ 0x58

    ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
 80030da:	f107 0318 	add.w	r3, r7, #24
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fd ff30 	bl	8000f44 <HAL_RCC_OscConfig>
 80030e4:	4603      	mov	r3, r0
 80030e6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if(ret != HAL_OK)	while(1);
 80030ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <SystemClock_Config+0x66>
 80030f2:	bf00      	nop
 80030f4:	e7fd      	b.n	80030f2 <SystemClock_Config+0x62>

    /*Initializes the CPU, AHB and APB busses clocks*/
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80030f6:	230f      	movs	r3, #15
 80030f8:	607b      	str	r3, [r7, #4]
                                  | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030fa:	2303      	movs	r3, #3
 80030fc:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030fe:	2300      	movs	r3, #0
 8003100:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003102:	2300      	movs	r3, #0
 8003104:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003106:	2300      	movs	r3, #0
 8003108:	617b      	str	r3, [r7, #20]


    ret	= HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
 800310a:	1d3b      	adds	r3, r7, #4
 800310c:	2104      	movs	r1, #4
 800310e:	4618      	mov	r0, r3
 8003110:	f7fe faf4 	bl	80016fc <HAL_RCC_ClockConfig>
 8003114:	4603      	mov	r3, r0
 8003116:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if(ret != HAL_OK)	while(1);
 800311a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <SystemClock_Config+0x96>
 8003122:	bf00      	nop
 8003124:	e7fd      	b.n	8003122 <SystemClock_Config+0x92>

    /*Configure the main internal regulator output voltage*/
    ret = HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003126:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800312a:	f7fd feb5 	bl	8000e98 <HAL_PWREx_ControlVoltageScaling>
 800312e:	4603      	mov	r3, r0
 8003130:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if(ret != HAL_OK)	while(1);
 8003134:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003138:	2b00      	cmp	r3, #0
 800313a:	d001      	beq.n	8003140 <SystemClock_Config+0xb0>
 800313c:	bf00      	nop
 800313e:	e7fd      	b.n	800313c <SystemClock_Config+0xac>
}
 8003140:	bf00      	nop
 8003142:	3760      	adds	r7, #96	@ 0x60
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}
 8003148:	40021000 	.word	0x40021000

0800314c <uart_init>:
 * @param	bound	ڲ
 *
 * @return  void
 */
void uart_init(u32 bound)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b082      	sub	sp, #8
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
    //UART ʼ
    UART1_Handler.Instance = USART1;					  //USART1
 8003154:	4b15      	ldr	r3, [pc, #84]	@ (80031ac <uart_init+0x60>)
 8003156:	4a16      	ldr	r2, [pc, #88]	@ (80031b0 <uart_init+0x64>)
 8003158:	601a      	str	r2, [r3, #0]
    UART1_Handler.Init.BaudRate = bound;				  //
 800315a:	4a14      	ldr	r2, [pc, #80]	@ (80031ac <uart_init+0x60>)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	6053      	str	r3, [r2, #4]
    UART1_Handler.Init.WordLength = UART_WORDLENGTH_8B; //ֳΪ8λݸʽ
 8003160:	4b12      	ldr	r3, [pc, #72]	@ (80031ac <uart_init+0x60>)
 8003162:	2200      	movs	r2, #0
 8003164:	609a      	str	r2, [r3, #8]
    UART1_Handler.Init.StopBits = UART_STOPBITS_1;	  //һֹͣλ
 8003166:	4b11      	ldr	r3, [pc, #68]	@ (80031ac <uart_init+0x60>)
 8003168:	2200      	movs	r2, #0
 800316a:	60da      	str	r2, [r3, #12]
    UART1_Handler.Init.Parity = UART_PARITY_NONE;		  //żУλ
 800316c:	4b0f      	ldr	r3, [pc, #60]	@ (80031ac <uart_init+0x60>)
 800316e:	2200      	movs	r2, #0
 8003170:	611a      	str	r2, [r3, #16]
    UART1_Handler.Init.HwFlowCtl = UART_HWCONTROL_NONE; //Ӳ
 8003172:	4b0e      	ldr	r3, [pc, #56]	@ (80031ac <uart_init+0x60>)
 8003174:	2200      	movs	r2, #0
 8003176:	619a      	str	r2, [r3, #24]
    UART1_Handler.Init.Mode = UART_MODE_TX_RX;		  //շģʽ
 8003178:	4b0c      	ldr	r3, [pc, #48]	@ (80031ac <uart_init+0x60>)
 800317a:	220c      	movs	r2, #12
 800317c:	615a      	str	r2, [r3, #20]
    HAL_UART_Init(&UART1_Handler);					    //HAL_UART_Init()ʹUART1
 800317e:	480b      	ldr	r0, [pc, #44]	@ (80031ac <uart_init+0x60>)
 8003180:	f7fe fce0 	bl	8001b44 <HAL_UART_Init>

    __HAL_UART_ENABLE_IT(&UART1_Handler, UART_IT_RXNE); //ж
 8003184:	4b09      	ldr	r3, [pc, #36]	@ (80031ac <uart_init+0x60>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	4b08      	ldr	r3, [pc, #32]	@ (80031ac <uart_init+0x60>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0220 	orr.w	r2, r2, #32
 8003192:	601a      	str	r2, [r3, #0]
    HAL_NVIC_EnableIRQ(USART1_IRQn);					//ʹUSART1жͨ
 8003194:	2025      	movs	r0, #37	@ 0x25
 8003196:	f7fd fbec 	bl	8000972 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 3);				//ռȼ3ȼ3
 800319a:	2203      	movs	r2, #3
 800319c:	2103      	movs	r1, #3
 800319e:	2025      	movs	r0, #37	@ 0x25
 80031a0:	f7fd fbcb 	bl	800093a <HAL_NVIC_SetPriority>
}
 80031a4:	bf00      	nop
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}
 80031ac:	20000160 	.word	0x20000160
 80031b0:	40013800 	.word	0x40013800

080031b4 <HAL_UART_MspInit>:
 * @param	huart	ھ
 *
 * @return  void
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b08a      	sub	sp, #40	@ 0x28
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
    //GPIO˿
    GPIO_InitTypeDef GPIO_Initure;

    if(huart->Instance == USART1) //Ǵ1д1 MSPʼ
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003238 <HAL_UART_MspInit+0x84>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d133      	bne.n	800322e <HAL_UART_MspInit+0x7a>
    {
        __HAL_RCC_GPIOA_CLK_ENABLE();				//ʹGPIOAʱ
 80031c6:	4b1d      	ldr	r3, [pc, #116]	@ (800323c <HAL_UART_MspInit+0x88>)
 80031c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031ca:	4a1c      	ldr	r2, [pc, #112]	@ (800323c <HAL_UART_MspInit+0x88>)
 80031cc:	f043 0301 	orr.w	r3, r3, #1
 80031d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80031d2:	4b1a      	ldr	r3, [pc, #104]	@ (800323c <HAL_UART_MspInit+0x88>)
 80031d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	613b      	str	r3, [r7, #16]
 80031dc:	693b      	ldr	r3, [r7, #16]
        __HAL_RCC_USART1_CLK_ENABLE();				//ʹUSART1ʱ
 80031de:	4b17      	ldr	r3, [pc, #92]	@ (800323c <HAL_UART_MspInit+0x88>)
 80031e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e2:	4a16      	ldr	r2, [pc, #88]	@ (800323c <HAL_UART_MspInit+0x88>)
 80031e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031e8:	6613      	str	r3, [r2, #96]	@ 0x60
 80031ea:	4b14      	ldr	r3, [pc, #80]	@ (800323c <HAL_UART_MspInit+0x88>)
 80031ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	68fb      	ldr	r3, [r7, #12]

        GPIO_Initure.Pin = GPIO_PIN_9;				//PA9
 80031f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031fa:	617b      	str	r3, [r7, #20]
        GPIO_Initure.Mode = GPIO_MODE_AF_PP;		//
 80031fc:	2302      	movs	r3, #2
 80031fe:	61bb      	str	r3, [r7, #24]
        GPIO_Initure.Pull = GPIO_PULLUP;			//
 8003200:	2301      	movs	r3, #1
 8003202:	61fb      	str	r3, [r7, #28]
        GPIO_Initure.Speed = GPIO_SPEED_FAST;		//
 8003204:	2302      	movs	r3, #2
 8003206:	623b      	str	r3, [r7, #32]
        GPIO_Initure.Alternate = GPIO_AF7_USART1;	//ΪUSART1
 8003208:	2307      	movs	r3, #7
 800320a:	627b      	str	r3, [r7, #36]	@ 0x24
        HAL_GPIO_Init(GPIOA, &GPIO_Initure);	   	//ʼPA9
 800320c:	f107 0314 	add.w	r3, r7, #20
 8003210:	4619      	mov	r1, r3
 8003212:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003216:	f7fd fc25 	bl	8000a64 <HAL_GPIO_Init>

        GPIO_Initure.Pin = GPIO_PIN_10;				//PA10
 800321a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800321e:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(GPIOA, &GPIO_Initure);	   	//ʼPA10
 8003220:	f107 0314 	add.w	r3, r7, #20
 8003224:	4619      	mov	r1, r3
 8003226:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800322a:	f7fd fc1b 	bl	8000a64 <HAL_GPIO_Init>
    }

}
 800322e:	bf00      	nop
 8003230:	3728      	adds	r7, #40	@ 0x28
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	40013800 	.word	0x40013800
 800323c:	40021000 	.word	0x40021000

08003240 <USART1_IRQHandler>:
 * @param   void
 *
 * @return  void
 */
void USART1_IRQHandler(void)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
    u8 Res;

    if((__HAL_UART_GET_FLAG(&UART1_Handler, UART_FLAG_RXNE) != RESET)) //ж(յݱ0x0d 0x0aβ)
 8003246:	4b28      	ldr	r3, [pc, #160]	@ (80032e8 <USART1_IRQHandler+0xa8>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	69db      	ldr	r3, [r3, #28]
 800324c:	f003 0320 	and.w	r3, r3, #32
 8003250:	2b20      	cmp	r3, #32
 8003252:	d141      	bne.n	80032d8 <USART1_IRQHandler+0x98>
    {
        HAL_UART_Receive(&UART1_Handler, &Res, 1, 1000);
 8003254:	1df9      	adds	r1, r7, #7
 8003256:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800325a:	2201      	movs	r2, #1
 800325c:	4822      	ldr	r0, [pc, #136]	@ (80032e8 <USART1_IRQHandler+0xa8>)
 800325e:	f7fe fd4e 	bl	8001cfe <HAL_UART_Receive>

        if((USART_RX_STA & 0x8000) == 0) //δ
 8003262:	4b22      	ldr	r3, [pc, #136]	@ (80032ec <USART1_IRQHandler+0xac>)
 8003264:	881b      	ldrh	r3, [r3, #0]
 8003266:	b21b      	sxth	r3, r3
 8003268:	2b00      	cmp	r3, #0
 800326a:	db35      	blt.n	80032d8 <USART1_IRQHandler+0x98>
        {
            if(USART_RX_STA & 0x4000) //յ0x0d
 800326c:	4b1f      	ldr	r3, [pc, #124]	@ (80032ec <USART1_IRQHandler+0xac>)
 800326e:	881b      	ldrh	r3, [r3, #0]
 8003270:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003274:	2b00      	cmp	r3, #0
 8003276:	d010      	beq.n	800329a <USART1_IRQHandler+0x5a>
            {
                if(Res != 0x0a)USART_RX_STA = 0; //մ,¿ʼ
 8003278:	79fb      	ldrb	r3, [r7, #7]
 800327a:	2b0a      	cmp	r3, #10
 800327c:	d003      	beq.n	8003286 <USART1_IRQHandler+0x46>
 800327e:	4b1b      	ldr	r3, [pc, #108]	@ (80032ec <USART1_IRQHandler+0xac>)
 8003280:	2200      	movs	r2, #0
 8003282:	801a      	strh	r2, [r3, #0]
 8003284:	e028      	b.n	80032d8 <USART1_IRQHandler+0x98>

                else USART_RX_STA |= 0x8000;	//
 8003286:	4b19      	ldr	r3, [pc, #100]	@ (80032ec <USART1_IRQHandler+0xac>)
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800328e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003292:	b29a      	uxth	r2, r3
 8003294:	4b15      	ldr	r3, [pc, #84]	@ (80032ec <USART1_IRQHandler+0xac>)
 8003296:	801a      	strh	r2, [r3, #0]
 8003298:	e01e      	b.n	80032d8 <USART1_IRQHandler+0x98>
            }
            else //ûյ0X0D
            {
                if(Res == 0x0d)USART_RX_STA |= 0x4000;
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	2b0d      	cmp	r3, #13
 800329e:	d107      	bne.n	80032b0 <USART1_IRQHandler+0x70>
 80032a0:	4b12      	ldr	r3, [pc, #72]	@ (80032ec <USART1_IRQHandler+0xac>)
 80032a2:	881b      	ldrh	r3, [r3, #0]
 80032a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	4b10      	ldr	r3, [pc, #64]	@ (80032ec <USART1_IRQHandler+0xac>)
 80032ac:	801a      	strh	r2, [r3, #0]
 80032ae:	e013      	b.n	80032d8 <USART1_IRQHandler+0x98>
                else
                {
                    USART_RX_BUF[USART_RX_STA & 0X3FFF] = Res ;
 80032b0:	4b0e      	ldr	r3, [pc, #56]	@ (80032ec <USART1_IRQHandler+0xac>)
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80032b8:	79f9      	ldrb	r1, [r7, #7]
 80032ba:	4a0d      	ldr	r2, [pc, #52]	@ (80032f0 <USART1_IRQHandler+0xb0>)
 80032bc:	54d1      	strb	r1, [r2, r3]
                    USART_RX_STA++;
 80032be:	4b0b      	ldr	r3, [pc, #44]	@ (80032ec <USART1_IRQHandler+0xac>)
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	3301      	adds	r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	4b09      	ldr	r3, [pc, #36]	@ (80032ec <USART1_IRQHandler+0xac>)
 80032c8:	801a      	strh	r2, [r3, #0]

                    if(USART_RX_STA > (USART_REC_LEN - 1))USART_RX_STA = 0; //ݴ,¿ʼ
 80032ca:	4b08      	ldr	r3, [pc, #32]	@ (80032ec <USART1_IRQHandler+0xac>)
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	2bc7      	cmp	r3, #199	@ 0xc7
 80032d0:	d902      	bls.n	80032d8 <USART1_IRQHandler+0x98>
 80032d2:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <USART1_IRQHandler+0xac>)
 80032d4:	2200      	movs	r2, #0
 80032d6:	801a      	strh	r2, [r3, #0]
                }
            }
        }
    }
    HAL_UART_IRQHandler(&UART1_Handler);
 80032d8:	4803      	ldr	r0, [pc, #12]	@ (80032e8 <USART1_IRQHandler+0xa8>)
 80032da:	f7fe fdd3 	bl	8001e84 <HAL_UART_IRQHandler>
}
 80032de:	bf00      	nop
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}
 80032e6:	bf00      	nop
 80032e8:	20000160 	.word	0x20000160
 80032ec:	2000015c 	.word	0x2000015c
 80032f0:	20000094 	.word	0x20000094

080032f4 <std>:
 80032f4:	2300      	movs	r3, #0
 80032f6:	b510      	push	{r4, lr}
 80032f8:	4604      	mov	r4, r0
 80032fa:	e9c0 3300 	strd	r3, r3, [r0]
 80032fe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003302:	6083      	str	r3, [r0, #8]
 8003304:	8181      	strh	r1, [r0, #12]
 8003306:	6643      	str	r3, [r0, #100]	@ 0x64
 8003308:	81c2      	strh	r2, [r0, #14]
 800330a:	6183      	str	r3, [r0, #24]
 800330c:	4619      	mov	r1, r3
 800330e:	2208      	movs	r2, #8
 8003310:	305c      	adds	r0, #92	@ 0x5c
 8003312:	f000 fa9b 	bl	800384c <memset>
 8003316:	4b0d      	ldr	r3, [pc, #52]	@ (800334c <std+0x58>)
 8003318:	6263      	str	r3, [r4, #36]	@ 0x24
 800331a:	4b0d      	ldr	r3, [pc, #52]	@ (8003350 <std+0x5c>)
 800331c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800331e:	4b0d      	ldr	r3, [pc, #52]	@ (8003354 <std+0x60>)
 8003320:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003322:	4b0d      	ldr	r3, [pc, #52]	@ (8003358 <std+0x64>)
 8003324:	6323      	str	r3, [r4, #48]	@ 0x30
 8003326:	4b0d      	ldr	r3, [pc, #52]	@ (800335c <std+0x68>)
 8003328:	6224      	str	r4, [r4, #32]
 800332a:	429c      	cmp	r4, r3
 800332c:	d006      	beq.n	800333c <std+0x48>
 800332e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003332:	4294      	cmp	r4, r2
 8003334:	d002      	beq.n	800333c <std+0x48>
 8003336:	33d0      	adds	r3, #208	@ 0xd0
 8003338:	429c      	cmp	r4, r3
 800333a:	d105      	bne.n	8003348 <std+0x54>
 800333c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003340:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003344:	f000 bafa 	b.w	800393c <__retarget_lock_init_recursive>
 8003348:	bd10      	pop	{r4, pc}
 800334a:	bf00      	nop
 800334c:	0800369d 	.word	0x0800369d
 8003350:	080036bf 	.word	0x080036bf
 8003354:	080036f7 	.word	0x080036f7
 8003358:	0800371b 	.word	0x0800371b
 800335c:	200001d8 	.word	0x200001d8

08003360 <stdio_exit_handler>:
 8003360:	4a02      	ldr	r2, [pc, #8]	@ (800336c <stdio_exit_handler+0xc>)
 8003362:	4903      	ldr	r1, [pc, #12]	@ (8003370 <stdio_exit_handler+0x10>)
 8003364:	4803      	ldr	r0, [pc, #12]	@ (8003374 <stdio_exit_handler+0x14>)
 8003366:	f000 b869 	b.w	800343c <_fwalk_sglue>
 800336a:	bf00      	nop
 800336c:	2000000c 	.word	0x2000000c
 8003370:	08003c4d 	.word	0x08003c4d
 8003374:	2000001c 	.word	0x2000001c

08003378 <cleanup_stdio>:
 8003378:	6841      	ldr	r1, [r0, #4]
 800337a:	4b0c      	ldr	r3, [pc, #48]	@ (80033ac <cleanup_stdio+0x34>)
 800337c:	4299      	cmp	r1, r3
 800337e:	b510      	push	{r4, lr}
 8003380:	4604      	mov	r4, r0
 8003382:	d001      	beq.n	8003388 <cleanup_stdio+0x10>
 8003384:	f000 fc62 	bl	8003c4c <_fflush_r>
 8003388:	68a1      	ldr	r1, [r4, #8]
 800338a:	4b09      	ldr	r3, [pc, #36]	@ (80033b0 <cleanup_stdio+0x38>)
 800338c:	4299      	cmp	r1, r3
 800338e:	d002      	beq.n	8003396 <cleanup_stdio+0x1e>
 8003390:	4620      	mov	r0, r4
 8003392:	f000 fc5b 	bl	8003c4c <_fflush_r>
 8003396:	68e1      	ldr	r1, [r4, #12]
 8003398:	4b06      	ldr	r3, [pc, #24]	@ (80033b4 <cleanup_stdio+0x3c>)
 800339a:	4299      	cmp	r1, r3
 800339c:	d004      	beq.n	80033a8 <cleanup_stdio+0x30>
 800339e:	4620      	mov	r0, r4
 80033a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033a4:	f000 bc52 	b.w	8003c4c <_fflush_r>
 80033a8:	bd10      	pop	{r4, pc}
 80033aa:	bf00      	nop
 80033ac:	200001d8 	.word	0x200001d8
 80033b0:	20000240 	.word	0x20000240
 80033b4:	200002a8 	.word	0x200002a8

080033b8 <global_stdio_init.part.0>:
 80033b8:	b510      	push	{r4, lr}
 80033ba:	4b0b      	ldr	r3, [pc, #44]	@ (80033e8 <global_stdio_init.part.0+0x30>)
 80033bc:	4c0b      	ldr	r4, [pc, #44]	@ (80033ec <global_stdio_init.part.0+0x34>)
 80033be:	4a0c      	ldr	r2, [pc, #48]	@ (80033f0 <global_stdio_init.part.0+0x38>)
 80033c0:	601a      	str	r2, [r3, #0]
 80033c2:	4620      	mov	r0, r4
 80033c4:	2200      	movs	r2, #0
 80033c6:	2104      	movs	r1, #4
 80033c8:	f7ff ff94 	bl	80032f4 <std>
 80033cc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80033d0:	2201      	movs	r2, #1
 80033d2:	2109      	movs	r1, #9
 80033d4:	f7ff ff8e 	bl	80032f4 <std>
 80033d8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80033dc:	2202      	movs	r2, #2
 80033de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033e2:	2112      	movs	r1, #18
 80033e4:	f7ff bf86 	b.w	80032f4 <std>
 80033e8:	20000310 	.word	0x20000310
 80033ec:	200001d8 	.word	0x200001d8
 80033f0:	08003361 	.word	0x08003361

080033f4 <__sfp_lock_acquire>:
 80033f4:	4801      	ldr	r0, [pc, #4]	@ (80033fc <__sfp_lock_acquire+0x8>)
 80033f6:	f000 baa2 	b.w	800393e <__retarget_lock_acquire_recursive>
 80033fa:	bf00      	nop
 80033fc:	20000319 	.word	0x20000319

08003400 <__sfp_lock_release>:
 8003400:	4801      	ldr	r0, [pc, #4]	@ (8003408 <__sfp_lock_release+0x8>)
 8003402:	f000 ba9d 	b.w	8003940 <__retarget_lock_release_recursive>
 8003406:	bf00      	nop
 8003408:	20000319 	.word	0x20000319

0800340c <__sinit>:
 800340c:	b510      	push	{r4, lr}
 800340e:	4604      	mov	r4, r0
 8003410:	f7ff fff0 	bl	80033f4 <__sfp_lock_acquire>
 8003414:	6a23      	ldr	r3, [r4, #32]
 8003416:	b11b      	cbz	r3, 8003420 <__sinit+0x14>
 8003418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800341c:	f7ff bff0 	b.w	8003400 <__sfp_lock_release>
 8003420:	4b04      	ldr	r3, [pc, #16]	@ (8003434 <__sinit+0x28>)
 8003422:	6223      	str	r3, [r4, #32]
 8003424:	4b04      	ldr	r3, [pc, #16]	@ (8003438 <__sinit+0x2c>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1f5      	bne.n	8003418 <__sinit+0xc>
 800342c:	f7ff ffc4 	bl	80033b8 <global_stdio_init.part.0>
 8003430:	e7f2      	b.n	8003418 <__sinit+0xc>
 8003432:	bf00      	nop
 8003434:	08003379 	.word	0x08003379
 8003438:	20000310 	.word	0x20000310

0800343c <_fwalk_sglue>:
 800343c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003440:	4607      	mov	r7, r0
 8003442:	4688      	mov	r8, r1
 8003444:	4614      	mov	r4, r2
 8003446:	2600      	movs	r6, #0
 8003448:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800344c:	f1b9 0901 	subs.w	r9, r9, #1
 8003450:	d505      	bpl.n	800345e <_fwalk_sglue+0x22>
 8003452:	6824      	ldr	r4, [r4, #0]
 8003454:	2c00      	cmp	r4, #0
 8003456:	d1f7      	bne.n	8003448 <_fwalk_sglue+0xc>
 8003458:	4630      	mov	r0, r6
 800345a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800345e:	89ab      	ldrh	r3, [r5, #12]
 8003460:	2b01      	cmp	r3, #1
 8003462:	d907      	bls.n	8003474 <_fwalk_sglue+0x38>
 8003464:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003468:	3301      	adds	r3, #1
 800346a:	d003      	beq.n	8003474 <_fwalk_sglue+0x38>
 800346c:	4629      	mov	r1, r5
 800346e:	4638      	mov	r0, r7
 8003470:	47c0      	blx	r8
 8003472:	4306      	orrs	r6, r0
 8003474:	3568      	adds	r5, #104	@ 0x68
 8003476:	e7e9      	b.n	800344c <_fwalk_sglue+0x10>

08003478 <_puts_r>:
 8003478:	6a03      	ldr	r3, [r0, #32]
 800347a:	b570      	push	{r4, r5, r6, lr}
 800347c:	6884      	ldr	r4, [r0, #8]
 800347e:	4605      	mov	r5, r0
 8003480:	460e      	mov	r6, r1
 8003482:	b90b      	cbnz	r3, 8003488 <_puts_r+0x10>
 8003484:	f7ff ffc2 	bl	800340c <__sinit>
 8003488:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800348a:	07db      	lsls	r3, r3, #31
 800348c:	d405      	bmi.n	800349a <_puts_r+0x22>
 800348e:	89a3      	ldrh	r3, [r4, #12]
 8003490:	0598      	lsls	r0, r3, #22
 8003492:	d402      	bmi.n	800349a <_puts_r+0x22>
 8003494:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003496:	f000 fa52 	bl	800393e <__retarget_lock_acquire_recursive>
 800349a:	89a3      	ldrh	r3, [r4, #12]
 800349c:	0719      	lsls	r1, r3, #28
 800349e:	d502      	bpl.n	80034a6 <_puts_r+0x2e>
 80034a0:	6923      	ldr	r3, [r4, #16]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d135      	bne.n	8003512 <_puts_r+0x9a>
 80034a6:	4621      	mov	r1, r4
 80034a8:	4628      	mov	r0, r5
 80034aa:	f000 f979 	bl	80037a0 <__swsetup_r>
 80034ae:	b380      	cbz	r0, 8003512 <_puts_r+0x9a>
 80034b0:	f04f 35ff 	mov.w	r5, #4294967295
 80034b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80034b6:	07da      	lsls	r2, r3, #31
 80034b8:	d405      	bmi.n	80034c6 <_puts_r+0x4e>
 80034ba:	89a3      	ldrh	r3, [r4, #12]
 80034bc:	059b      	lsls	r3, r3, #22
 80034be:	d402      	bmi.n	80034c6 <_puts_r+0x4e>
 80034c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80034c2:	f000 fa3d 	bl	8003940 <__retarget_lock_release_recursive>
 80034c6:	4628      	mov	r0, r5
 80034c8:	bd70      	pop	{r4, r5, r6, pc}
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	da04      	bge.n	80034d8 <_puts_r+0x60>
 80034ce:	69a2      	ldr	r2, [r4, #24]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	dc17      	bgt.n	8003504 <_puts_r+0x8c>
 80034d4:	290a      	cmp	r1, #10
 80034d6:	d015      	beq.n	8003504 <_puts_r+0x8c>
 80034d8:	6823      	ldr	r3, [r4, #0]
 80034da:	1c5a      	adds	r2, r3, #1
 80034dc:	6022      	str	r2, [r4, #0]
 80034de:	7019      	strb	r1, [r3, #0]
 80034e0:	68a3      	ldr	r3, [r4, #8]
 80034e2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80034e6:	3b01      	subs	r3, #1
 80034e8:	60a3      	str	r3, [r4, #8]
 80034ea:	2900      	cmp	r1, #0
 80034ec:	d1ed      	bne.n	80034ca <_puts_r+0x52>
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	da11      	bge.n	8003516 <_puts_r+0x9e>
 80034f2:	4622      	mov	r2, r4
 80034f4:	210a      	movs	r1, #10
 80034f6:	4628      	mov	r0, r5
 80034f8:	f000 f913 	bl	8003722 <__swbuf_r>
 80034fc:	3001      	adds	r0, #1
 80034fe:	d0d7      	beq.n	80034b0 <_puts_r+0x38>
 8003500:	250a      	movs	r5, #10
 8003502:	e7d7      	b.n	80034b4 <_puts_r+0x3c>
 8003504:	4622      	mov	r2, r4
 8003506:	4628      	mov	r0, r5
 8003508:	f000 f90b 	bl	8003722 <__swbuf_r>
 800350c:	3001      	adds	r0, #1
 800350e:	d1e7      	bne.n	80034e0 <_puts_r+0x68>
 8003510:	e7ce      	b.n	80034b0 <_puts_r+0x38>
 8003512:	3e01      	subs	r6, #1
 8003514:	e7e4      	b.n	80034e0 <_puts_r+0x68>
 8003516:	6823      	ldr	r3, [r4, #0]
 8003518:	1c5a      	adds	r2, r3, #1
 800351a:	6022      	str	r2, [r4, #0]
 800351c:	220a      	movs	r2, #10
 800351e:	701a      	strb	r2, [r3, #0]
 8003520:	e7ee      	b.n	8003500 <_puts_r+0x88>
	...

08003524 <puts>:
 8003524:	4b02      	ldr	r3, [pc, #8]	@ (8003530 <puts+0xc>)
 8003526:	4601      	mov	r1, r0
 8003528:	6818      	ldr	r0, [r3, #0]
 800352a:	f7ff bfa5 	b.w	8003478 <_puts_r>
 800352e:	bf00      	nop
 8003530:	20000018 	.word	0x20000018

08003534 <setvbuf>:
 8003534:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003538:	461d      	mov	r5, r3
 800353a:	4b57      	ldr	r3, [pc, #348]	@ (8003698 <setvbuf+0x164>)
 800353c:	681f      	ldr	r7, [r3, #0]
 800353e:	4604      	mov	r4, r0
 8003540:	460e      	mov	r6, r1
 8003542:	4690      	mov	r8, r2
 8003544:	b127      	cbz	r7, 8003550 <setvbuf+0x1c>
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	b913      	cbnz	r3, 8003550 <setvbuf+0x1c>
 800354a:	4638      	mov	r0, r7
 800354c:	f7ff ff5e 	bl	800340c <__sinit>
 8003550:	f1b8 0f02 	cmp.w	r8, #2
 8003554:	d006      	beq.n	8003564 <setvbuf+0x30>
 8003556:	f1b8 0f01 	cmp.w	r8, #1
 800355a:	f200 809a 	bhi.w	8003692 <setvbuf+0x15e>
 800355e:	2d00      	cmp	r5, #0
 8003560:	f2c0 8097 	blt.w	8003692 <setvbuf+0x15e>
 8003564:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003566:	07d9      	lsls	r1, r3, #31
 8003568:	d405      	bmi.n	8003576 <setvbuf+0x42>
 800356a:	89a3      	ldrh	r3, [r4, #12]
 800356c:	059a      	lsls	r2, r3, #22
 800356e:	d402      	bmi.n	8003576 <setvbuf+0x42>
 8003570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003572:	f000 f9e4 	bl	800393e <__retarget_lock_acquire_recursive>
 8003576:	4621      	mov	r1, r4
 8003578:	4638      	mov	r0, r7
 800357a:	f000 fb67 	bl	8003c4c <_fflush_r>
 800357e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003580:	b141      	cbz	r1, 8003594 <setvbuf+0x60>
 8003582:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003586:	4299      	cmp	r1, r3
 8003588:	d002      	beq.n	8003590 <setvbuf+0x5c>
 800358a:	4638      	mov	r0, r7
 800358c:	f000 f9da 	bl	8003944 <_free_r>
 8003590:	2300      	movs	r3, #0
 8003592:	6363      	str	r3, [r4, #52]	@ 0x34
 8003594:	2300      	movs	r3, #0
 8003596:	61a3      	str	r3, [r4, #24]
 8003598:	6063      	str	r3, [r4, #4]
 800359a:	89a3      	ldrh	r3, [r4, #12]
 800359c:	061b      	lsls	r3, r3, #24
 800359e:	d503      	bpl.n	80035a8 <setvbuf+0x74>
 80035a0:	6921      	ldr	r1, [r4, #16]
 80035a2:	4638      	mov	r0, r7
 80035a4:	f000 f9ce 	bl	8003944 <_free_r>
 80035a8:	89a3      	ldrh	r3, [r4, #12]
 80035aa:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 80035ae:	f023 0303 	bic.w	r3, r3, #3
 80035b2:	f1b8 0f02 	cmp.w	r8, #2
 80035b6:	81a3      	strh	r3, [r4, #12]
 80035b8:	d061      	beq.n	800367e <setvbuf+0x14a>
 80035ba:	ab01      	add	r3, sp, #4
 80035bc:	466a      	mov	r2, sp
 80035be:	4621      	mov	r1, r4
 80035c0:	4638      	mov	r0, r7
 80035c2:	f000 fb6b 	bl	8003c9c <__swhatbuf_r>
 80035c6:	89a3      	ldrh	r3, [r4, #12]
 80035c8:	4318      	orrs	r0, r3
 80035ca:	81a0      	strh	r0, [r4, #12]
 80035cc:	bb2d      	cbnz	r5, 800361a <setvbuf+0xe6>
 80035ce:	9d00      	ldr	r5, [sp, #0]
 80035d0:	4628      	mov	r0, r5
 80035d2:	f000 fa01 	bl	80039d8 <malloc>
 80035d6:	4606      	mov	r6, r0
 80035d8:	2800      	cmp	r0, #0
 80035da:	d152      	bne.n	8003682 <setvbuf+0x14e>
 80035dc:	f8dd 9000 	ldr.w	r9, [sp]
 80035e0:	45a9      	cmp	r9, r5
 80035e2:	d140      	bne.n	8003666 <setvbuf+0x132>
 80035e4:	f04f 35ff 	mov.w	r5, #4294967295
 80035e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035ec:	f043 0202 	orr.w	r2, r3, #2
 80035f0:	81a2      	strh	r2, [r4, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	60a2      	str	r2, [r4, #8]
 80035f6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 80035fa:	6022      	str	r2, [r4, #0]
 80035fc:	6122      	str	r2, [r4, #16]
 80035fe:	2201      	movs	r2, #1
 8003600:	6162      	str	r2, [r4, #20]
 8003602:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003604:	07d6      	lsls	r6, r2, #31
 8003606:	d404      	bmi.n	8003612 <setvbuf+0xde>
 8003608:	0598      	lsls	r0, r3, #22
 800360a:	d402      	bmi.n	8003612 <setvbuf+0xde>
 800360c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800360e:	f000 f997 	bl	8003940 <__retarget_lock_release_recursive>
 8003612:	4628      	mov	r0, r5
 8003614:	b003      	add	sp, #12
 8003616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800361a:	2e00      	cmp	r6, #0
 800361c:	d0d8      	beq.n	80035d0 <setvbuf+0x9c>
 800361e:	6a3b      	ldr	r3, [r7, #32]
 8003620:	b913      	cbnz	r3, 8003628 <setvbuf+0xf4>
 8003622:	4638      	mov	r0, r7
 8003624:	f7ff fef2 	bl	800340c <__sinit>
 8003628:	f1b8 0f01 	cmp.w	r8, #1
 800362c:	bf08      	it	eq
 800362e:	89a3      	ldrheq	r3, [r4, #12]
 8003630:	6026      	str	r6, [r4, #0]
 8003632:	bf04      	itt	eq
 8003634:	f043 0301 	orreq.w	r3, r3, #1
 8003638:	81a3      	strheq	r3, [r4, #12]
 800363a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800363e:	f013 0208 	ands.w	r2, r3, #8
 8003642:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8003646:	d01e      	beq.n	8003686 <setvbuf+0x152>
 8003648:	07d9      	lsls	r1, r3, #31
 800364a:	bf41      	itttt	mi
 800364c:	2200      	movmi	r2, #0
 800364e:	426d      	negmi	r5, r5
 8003650:	60a2      	strmi	r2, [r4, #8]
 8003652:	61a5      	strmi	r5, [r4, #24]
 8003654:	bf58      	it	pl
 8003656:	60a5      	strpl	r5, [r4, #8]
 8003658:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800365a:	07d2      	lsls	r2, r2, #31
 800365c:	d401      	bmi.n	8003662 <setvbuf+0x12e>
 800365e:	059b      	lsls	r3, r3, #22
 8003660:	d513      	bpl.n	800368a <setvbuf+0x156>
 8003662:	2500      	movs	r5, #0
 8003664:	e7d5      	b.n	8003612 <setvbuf+0xde>
 8003666:	4648      	mov	r0, r9
 8003668:	f000 f9b6 	bl	80039d8 <malloc>
 800366c:	4606      	mov	r6, r0
 800366e:	2800      	cmp	r0, #0
 8003670:	d0b8      	beq.n	80035e4 <setvbuf+0xb0>
 8003672:	89a3      	ldrh	r3, [r4, #12]
 8003674:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003678:	81a3      	strh	r3, [r4, #12]
 800367a:	464d      	mov	r5, r9
 800367c:	e7cf      	b.n	800361e <setvbuf+0xea>
 800367e:	2500      	movs	r5, #0
 8003680:	e7b2      	b.n	80035e8 <setvbuf+0xb4>
 8003682:	46a9      	mov	r9, r5
 8003684:	e7f5      	b.n	8003672 <setvbuf+0x13e>
 8003686:	60a2      	str	r2, [r4, #8]
 8003688:	e7e6      	b.n	8003658 <setvbuf+0x124>
 800368a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800368c:	f000 f958 	bl	8003940 <__retarget_lock_release_recursive>
 8003690:	e7e7      	b.n	8003662 <setvbuf+0x12e>
 8003692:	f04f 35ff 	mov.w	r5, #4294967295
 8003696:	e7bc      	b.n	8003612 <setvbuf+0xde>
 8003698:	20000018 	.word	0x20000018

0800369c <__sread>:
 800369c:	b510      	push	{r4, lr}
 800369e:	460c      	mov	r4, r1
 80036a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036a4:	f000 f8fc 	bl	80038a0 <_read_r>
 80036a8:	2800      	cmp	r0, #0
 80036aa:	bfab      	itete	ge
 80036ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80036ae:	89a3      	ldrhlt	r3, [r4, #12]
 80036b0:	181b      	addge	r3, r3, r0
 80036b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80036b6:	bfac      	ite	ge
 80036b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80036ba:	81a3      	strhlt	r3, [r4, #12]
 80036bc:	bd10      	pop	{r4, pc}

080036be <__swrite>:
 80036be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036c2:	461f      	mov	r7, r3
 80036c4:	898b      	ldrh	r3, [r1, #12]
 80036c6:	05db      	lsls	r3, r3, #23
 80036c8:	4605      	mov	r5, r0
 80036ca:	460c      	mov	r4, r1
 80036cc:	4616      	mov	r6, r2
 80036ce:	d505      	bpl.n	80036dc <__swrite+0x1e>
 80036d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036d4:	2302      	movs	r3, #2
 80036d6:	2200      	movs	r2, #0
 80036d8:	f000 f8d0 	bl	800387c <_lseek_r>
 80036dc:	89a3      	ldrh	r3, [r4, #12]
 80036de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036e6:	81a3      	strh	r3, [r4, #12]
 80036e8:	4632      	mov	r2, r6
 80036ea:	463b      	mov	r3, r7
 80036ec:	4628      	mov	r0, r5
 80036ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036f2:	f000 b8e7 	b.w	80038c4 <_write_r>

080036f6 <__sseek>:
 80036f6:	b510      	push	{r4, lr}
 80036f8:	460c      	mov	r4, r1
 80036fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036fe:	f000 f8bd 	bl	800387c <_lseek_r>
 8003702:	1c43      	adds	r3, r0, #1
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	bf15      	itete	ne
 8003708:	6560      	strne	r0, [r4, #84]	@ 0x54
 800370a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800370e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003712:	81a3      	strheq	r3, [r4, #12]
 8003714:	bf18      	it	ne
 8003716:	81a3      	strhne	r3, [r4, #12]
 8003718:	bd10      	pop	{r4, pc}

0800371a <__sclose>:
 800371a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800371e:	f000 b89d 	b.w	800385c <_close_r>

08003722 <__swbuf_r>:
 8003722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003724:	460e      	mov	r6, r1
 8003726:	4614      	mov	r4, r2
 8003728:	4605      	mov	r5, r0
 800372a:	b118      	cbz	r0, 8003734 <__swbuf_r+0x12>
 800372c:	6a03      	ldr	r3, [r0, #32]
 800372e:	b90b      	cbnz	r3, 8003734 <__swbuf_r+0x12>
 8003730:	f7ff fe6c 	bl	800340c <__sinit>
 8003734:	69a3      	ldr	r3, [r4, #24]
 8003736:	60a3      	str	r3, [r4, #8]
 8003738:	89a3      	ldrh	r3, [r4, #12]
 800373a:	071a      	lsls	r2, r3, #28
 800373c:	d501      	bpl.n	8003742 <__swbuf_r+0x20>
 800373e:	6923      	ldr	r3, [r4, #16]
 8003740:	b943      	cbnz	r3, 8003754 <__swbuf_r+0x32>
 8003742:	4621      	mov	r1, r4
 8003744:	4628      	mov	r0, r5
 8003746:	f000 f82b 	bl	80037a0 <__swsetup_r>
 800374a:	b118      	cbz	r0, 8003754 <__swbuf_r+0x32>
 800374c:	f04f 37ff 	mov.w	r7, #4294967295
 8003750:	4638      	mov	r0, r7
 8003752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003754:	6823      	ldr	r3, [r4, #0]
 8003756:	6922      	ldr	r2, [r4, #16]
 8003758:	1a98      	subs	r0, r3, r2
 800375a:	6963      	ldr	r3, [r4, #20]
 800375c:	b2f6      	uxtb	r6, r6
 800375e:	4283      	cmp	r3, r0
 8003760:	4637      	mov	r7, r6
 8003762:	dc05      	bgt.n	8003770 <__swbuf_r+0x4e>
 8003764:	4621      	mov	r1, r4
 8003766:	4628      	mov	r0, r5
 8003768:	f000 fa70 	bl	8003c4c <_fflush_r>
 800376c:	2800      	cmp	r0, #0
 800376e:	d1ed      	bne.n	800374c <__swbuf_r+0x2a>
 8003770:	68a3      	ldr	r3, [r4, #8]
 8003772:	3b01      	subs	r3, #1
 8003774:	60a3      	str	r3, [r4, #8]
 8003776:	6823      	ldr	r3, [r4, #0]
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	6022      	str	r2, [r4, #0]
 800377c:	701e      	strb	r6, [r3, #0]
 800377e:	6962      	ldr	r2, [r4, #20]
 8003780:	1c43      	adds	r3, r0, #1
 8003782:	429a      	cmp	r2, r3
 8003784:	d004      	beq.n	8003790 <__swbuf_r+0x6e>
 8003786:	89a3      	ldrh	r3, [r4, #12]
 8003788:	07db      	lsls	r3, r3, #31
 800378a:	d5e1      	bpl.n	8003750 <__swbuf_r+0x2e>
 800378c:	2e0a      	cmp	r6, #10
 800378e:	d1df      	bne.n	8003750 <__swbuf_r+0x2e>
 8003790:	4621      	mov	r1, r4
 8003792:	4628      	mov	r0, r5
 8003794:	f000 fa5a 	bl	8003c4c <_fflush_r>
 8003798:	2800      	cmp	r0, #0
 800379a:	d0d9      	beq.n	8003750 <__swbuf_r+0x2e>
 800379c:	e7d6      	b.n	800374c <__swbuf_r+0x2a>
	...

080037a0 <__swsetup_r>:
 80037a0:	b538      	push	{r3, r4, r5, lr}
 80037a2:	4b29      	ldr	r3, [pc, #164]	@ (8003848 <__swsetup_r+0xa8>)
 80037a4:	4605      	mov	r5, r0
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	460c      	mov	r4, r1
 80037aa:	b118      	cbz	r0, 80037b4 <__swsetup_r+0x14>
 80037ac:	6a03      	ldr	r3, [r0, #32]
 80037ae:	b90b      	cbnz	r3, 80037b4 <__swsetup_r+0x14>
 80037b0:	f7ff fe2c 	bl	800340c <__sinit>
 80037b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037b8:	0719      	lsls	r1, r3, #28
 80037ba:	d422      	bmi.n	8003802 <__swsetup_r+0x62>
 80037bc:	06da      	lsls	r2, r3, #27
 80037be:	d407      	bmi.n	80037d0 <__swsetup_r+0x30>
 80037c0:	2209      	movs	r2, #9
 80037c2:	602a      	str	r2, [r5, #0]
 80037c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037c8:	81a3      	strh	r3, [r4, #12]
 80037ca:	f04f 30ff 	mov.w	r0, #4294967295
 80037ce:	e033      	b.n	8003838 <__swsetup_r+0x98>
 80037d0:	0758      	lsls	r0, r3, #29
 80037d2:	d512      	bpl.n	80037fa <__swsetup_r+0x5a>
 80037d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037d6:	b141      	cbz	r1, 80037ea <__swsetup_r+0x4a>
 80037d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037dc:	4299      	cmp	r1, r3
 80037de:	d002      	beq.n	80037e6 <__swsetup_r+0x46>
 80037e0:	4628      	mov	r0, r5
 80037e2:	f000 f8af 	bl	8003944 <_free_r>
 80037e6:	2300      	movs	r3, #0
 80037e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80037ea:	89a3      	ldrh	r3, [r4, #12]
 80037ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80037f0:	81a3      	strh	r3, [r4, #12]
 80037f2:	2300      	movs	r3, #0
 80037f4:	6063      	str	r3, [r4, #4]
 80037f6:	6923      	ldr	r3, [r4, #16]
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	89a3      	ldrh	r3, [r4, #12]
 80037fc:	f043 0308 	orr.w	r3, r3, #8
 8003800:	81a3      	strh	r3, [r4, #12]
 8003802:	6923      	ldr	r3, [r4, #16]
 8003804:	b94b      	cbnz	r3, 800381a <__swsetup_r+0x7a>
 8003806:	89a3      	ldrh	r3, [r4, #12]
 8003808:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800380c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003810:	d003      	beq.n	800381a <__swsetup_r+0x7a>
 8003812:	4621      	mov	r1, r4
 8003814:	4628      	mov	r0, r5
 8003816:	f000 fa67 	bl	8003ce8 <__smakebuf_r>
 800381a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800381e:	f013 0201 	ands.w	r2, r3, #1
 8003822:	d00a      	beq.n	800383a <__swsetup_r+0x9a>
 8003824:	2200      	movs	r2, #0
 8003826:	60a2      	str	r2, [r4, #8]
 8003828:	6962      	ldr	r2, [r4, #20]
 800382a:	4252      	negs	r2, r2
 800382c:	61a2      	str	r2, [r4, #24]
 800382e:	6922      	ldr	r2, [r4, #16]
 8003830:	b942      	cbnz	r2, 8003844 <__swsetup_r+0xa4>
 8003832:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003836:	d1c5      	bne.n	80037c4 <__swsetup_r+0x24>
 8003838:	bd38      	pop	{r3, r4, r5, pc}
 800383a:	0799      	lsls	r1, r3, #30
 800383c:	bf58      	it	pl
 800383e:	6962      	ldrpl	r2, [r4, #20]
 8003840:	60a2      	str	r2, [r4, #8]
 8003842:	e7f4      	b.n	800382e <__swsetup_r+0x8e>
 8003844:	2000      	movs	r0, #0
 8003846:	e7f7      	b.n	8003838 <__swsetup_r+0x98>
 8003848:	20000018 	.word	0x20000018

0800384c <memset>:
 800384c:	4402      	add	r2, r0
 800384e:	4603      	mov	r3, r0
 8003850:	4293      	cmp	r3, r2
 8003852:	d100      	bne.n	8003856 <memset+0xa>
 8003854:	4770      	bx	lr
 8003856:	f803 1b01 	strb.w	r1, [r3], #1
 800385a:	e7f9      	b.n	8003850 <memset+0x4>

0800385c <_close_r>:
 800385c:	b538      	push	{r3, r4, r5, lr}
 800385e:	4d06      	ldr	r5, [pc, #24]	@ (8003878 <_close_r+0x1c>)
 8003860:	2300      	movs	r3, #0
 8003862:	4604      	mov	r4, r0
 8003864:	4608      	mov	r0, r1
 8003866:	602b      	str	r3, [r5, #0]
 8003868:	f7ff fba6 	bl	8002fb8 <_close>
 800386c:	1c43      	adds	r3, r0, #1
 800386e:	d102      	bne.n	8003876 <_close_r+0x1a>
 8003870:	682b      	ldr	r3, [r5, #0]
 8003872:	b103      	cbz	r3, 8003876 <_close_r+0x1a>
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	bd38      	pop	{r3, r4, r5, pc}
 8003878:	20000314 	.word	0x20000314

0800387c <_lseek_r>:
 800387c:	b538      	push	{r3, r4, r5, lr}
 800387e:	4d07      	ldr	r5, [pc, #28]	@ (800389c <_lseek_r+0x20>)
 8003880:	4604      	mov	r4, r0
 8003882:	4608      	mov	r0, r1
 8003884:	4611      	mov	r1, r2
 8003886:	2200      	movs	r2, #0
 8003888:	602a      	str	r2, [r5, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	f7ff fbab 	bl	8002fe6 <_lseek>
 8003890:	1c43      	adds	r3, r0, #1
 8003892:	d102      	bne.n	800389a <_lseek_r+0x1e>
 8003894:	682b      	ldr	r3, [r5, #0]
 8003896:	b103      	cbz	r3, 800389a <_lseek_r+0x1e>
 8003898:	6023      	str	r3, [r4, #0]
 800389a:	bd38      	pop	{r3, r4, r5, pc}
 800389c:	20000314 	.word	0x20000314

080038a0 <_read_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	4d07      	ldr	r5, [pc, #28]	@ (80038c0 <_read_r+0x20>)
 80038a4:	4604      	mov	r4, r0
 80038a6:	4608      	mov	r0, r1
 80038a8:	4611      	mov	r1, r2
 80038aa:	2200      	movs	r2, #0
 80038ac:	602a      	str	r2, [r5, #0]
 80038ae:	461a      	mov	r2, r3
 80038b0:	f7ff fbaa 	bl	8003008 <_read>
 80038b4:	1c43      	adds	r3, r0, #1
 80038b6:	d102      	bne.n	80038be <_read_r+0x1e>
 80038b8:	682b      	ldr	r3, [r5, #0]
 80038ba:	b103      	cbz	r3, 80038be <_read_r+0x1e>
 80038bc:	6023      	str	r3, [r4, #0]
 80038be:	bd38      	pop	{r3, r4, r5, pc}
 80038c0:	20000314 	.word	0x20000314

080038c4 <_write_r>:
 80038c4:	b538      	push	{r3, r4, r5, lr}
 80038c6:	4d07      	ldr	r5, [pc, #28]	@ (80038e4 <_write_r+0x20>)
 80038c8:	4604      	mov	r4, r0
 80038ca:	4608      	mov	r0, r1
 80038cc:	4611      	mov	r1, r2
 80038ce:	2200      	movs	r2, #0
 80038d0:	602a      	str	r2, [r5, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	f7ff fb44 	bl	8002f60 <_write>
 80038d8:	1c43      	adds	r3, r0, #1
 80038da:	d102      	bne.n	80038e2 <_write_r+0x1e>
 80038dc:	682b      	ldr	r3, [r5, #0]
 80038de:	b103      	cbz	r3, 80038e2 <_write_r+0x1e>
 80038e0:	6023      	str	r3, [r4, #0]
 80038e2:	bd38      	pop	{r3, r4, r5, pc}
 80038e4:	20000314 	.word	0x20000314

080038e8 <__errno>:
 80038e8:	4b01      	ldr	r3, [pc, #4]	@ (80038f0 <__errno+0x8>)
 80038ea:	6818      	ldr	r0, [r3, #0]
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	20000018 	.word	0x20000018

080038f4 <__libc_init_array>:
 80038f4:	b570      	push	{r4, r5, r6, lr}
 80038f6:	4d0d      	ldr	r5, [pc, #52]	@ (800392c <__libc_init_array+0x38>)
 80038f8:	4c0d      	ldr	r4, [pc, #52]	@ (8003930 <__libc_init_array+0x3c>)
 80038fa:	1b64      	subs	r4, r4, r5
 80038fc:	10a4      	asrs	r4, r4, #2
 80038fe:	2600      	movs	r6, #0
 8003900:	42a6      	cmp	r6, r4
 8003902:	d109      	bne.n	8003918 <__libc_init_array+0x24>
 8003904:	4d0b      	ldr	r5, [pc, #44]	@ (8003934 <__libc_init_array+0x40>)
 8003906:	4c0c      	ldr	r4, [pc, #48]	@ (8003938 <__libc_init_array+0x44>)
 8003908:	f000 fa5c 	bl	8003dc4 <_init>
 800390c:	1b64      	subs	r4, r4, r5
 800390e:	10a4      	asrs	r4, r4, #2
 8003910:	2600      	movs	r6, #0
 8003912:	42a6      	cmp	r6, r4
 8003914:	d105      	bne.n	8003922 <__libc_init_array+0x2e>
 8003916:	bd70      	pop	{r4, r5, r6, pc}
 8003918:	f855 3b04 	ldr.w	r3, [r5], #4
 800391c:	4798      	blx	r3
 800391e:	3601      	adds	r6, #1
 8003920:	e7ee      	b.n	8003900 <__libc_init_array+0xc>
 8003922:	f855 3b04 	ldr.w	r3, [r5], #4
 8003926:	4798      	blx	r3
 8003928:	3601      	adds	r6, #1
 800392a:	e7f2      	b.n	8003912 <__libc_init_array+0x1e>
 800392c:	08003e74 	.word	0x08003e74
 8003930:	08003e74 	.word	0x08003e74
 8003934:	08003e74 	.word	0x08003e74
 8003938:	08003e78 	.word	0x08003e78

0800393c <__retarget_lock_init_recursive>:
 800393c:	4770      	bx	lr

0800393e <__retarget_lock_acquire_recursive>:
 800393e:	4770      	bx	lr

08003940 <__retarget_lock_release_recursive>:
 8003940:	4770      	bx	lr
	...

08003944 <_free_r>:
 8003944:	b538      	push	{r3, r4, r5, lr}
 8003946:	4605      	mov	r5, r0
 8003948:	2900      	cmp	r1, #0
 800394a:	d041      	beq.n	80039d0 <_free_r+0x8c>
 800394c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003950:	1f0c      	subs	r4, r1, #4
 8003952:	2b00      	cmp	r3, #0
 8003954:	bfb8      	it	lt
 8003956:	18e4      	addlt	r4, r4, r3
 8003958:	f000 f8e8 	bl	8003b2c <__malloc_lock>
 800395c:	4a1d      	ldr	r2, [pc, #116]	@ (80039d4 <_free_r+0x90>)
 800395e:	6813      	ldr	r3, [r2, #0]
 8003960:	b933      	cbnz	r3, 8003970 <_free_r+0x2c>
 8003962:	6063      	str	r3, [r4, #4]
 8003964:	6014      	str	r4, [r2, #0]
 8003966:	4628      	mov	r0, r5
 8003968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800396c:	f000 b8e4 	b.w	8003b38 <__malloc_unlock>
 8003970:	42a3      	cmp	r3, r4
 8003972:	d908      	bls.n	8003986 <_free_r+0x42>
 8003974:	6820      	ldr	r0, [r4, #0]
 8003976:	1821      	adds	r1, r4, r0
 8003978:	428b      	cmp	r3, r1
 800397a:	bf01      	itttt	eq
 800397c:	6819      	ldreq	r1, [r3, #0]
 800397e:	685b      	ldreq	r3, [r3, #4]
 8003980:	1809      	addeq	r1, r1, r0
 8003982:	6021      	streq	r1, [r4, #0]
 8003984:	e7ed      	b.n	8003962 <_free_r+0x1e>
 8003986:	461a      	mov	r2, r3
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	b10b      	cbz	r3, 8003990 <_free_r+0x4c>
 800398c:	42a3      	cmp	r3, r4
 800398e:	d9fa      	bls.n	8003986 <_free_r+0x42>
 8003990:	6811      	ldr	r1, [r2, #0]
 8003992:	1850      	adds	r0, r2, r1
 8003994:	42a0      	cmp	r0, r4
 8003996:	d10b      	bne.n	80039b0 <_free_r+0x6c>
 8003998:	6820      	ldr	r0, [r4, #0]
 800399a:	4401      	add	r1, r0
 800399c:	1850      	adds	r0, r2, r1
 800399e:	4283      	cmp	r3, r0
 80039a0:	6011      	str	r1, [r2, #0]
 80039a2:	d1e0      	bne.n	8003966 <_free_r+0x22>
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	6053      	str	r3, [r2, #4]
 80039aa:	4408      	add	r0, r1
 80039ac:	6010      	str	r0, [r2, #0]
 80039ae:	e7da      	b.n	8003966 <_free_r+0x22>
 80039b0:	d902      	bls.n	80039b8 <_free_r+0x74>
 80039b2:	230c      	movs	r3, #12
 80039b4:	602b      	str	r3, [r5, #0]
 80039b6:	e7d6      	b.n	8003966 <_free_r+0x22>
 80039b8:	6820      	ldr	r0, [r4, #0]
 80039ba:	1821      	adds	r1, r4, r0
 80039bc:	428b      	cmp	r3, r1
 80039be:	bf04      	itt	eq
 80039c0:	6819      	ldreq	r1, [r3, #0]
 80039c2:	685b      	ldreq	r3, [r3, #4]
 80039c4:	6063      	str	r3, [r4, #4]
 80039c6:	bf04      	itt	eq
 80039c8:	1809      	addeq	r1, r1, r0
 80039ca:	6021      	streq	r1, [r4, #0]
 80039cc:	6054      	str	r4, [r2, #4]
 80039ce:	e7ca      	b.n	8003966 <_free_r+0x22>
 80039d0:	bd38      	pop	{r3, r4, r5, pc}
 80039d2:	bf00      	nop
 80039d4:	20000320 	.word	0x20000320

080039d8 <malloc>:
 80039d8:	4b02      	ldr	r3, [pc, #8]	@ (80039e4 <malloc+0xc>)
 80039da:	4601      	mov	r1, r0
 80039dc:	6818      	ldr	r0, [r3, #0]
 80039de:	f000 b825 	b.w	8003a2c <_malloc_r>
 80039e2:	bf00      	nop
 80039e4:	20000018 	.word	0x20000018

080039e8 <sbrk_aligned>:
 80039e8:	b570      	push	{r4, r5, r6, lr}
 80039ea:	4e0f      	ldr	r6, [pc, #60]	@ (8003a28 <sbrk_aligned+0x40>)
 80039ec:	460c      	mov	r4, r1
 80039ee:	6831      	ldr	r1, [r6, #0]
 80039f0:	4605      	mov	r5, r0
 80039f2:	b911      	cbnz	r1, 80039fa <sbrk_aligned+0x12>
 80039f4:	f000 f9d6 	bl	8003da4 <_sbrk_r>
 80039f8:	6030      	str	r0, [r6, #0]
 80039fa:	4621      	mov	r1, r4
 80039fc:	4628      	mov	r0, r5
 80039fe:	f000 f9d1 	bl	8003da4 <_sbrk_r>
 8003a02:	1c43      	adds	r3, r0, #1
 8003a04:	d103      	bne.n	8003a0e <sbrk_aligned+0x26>
 8003a06:	f04f 34ff 	mov.w	r4, #4294967295
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	bd70      	pop	{r4, r5, r6, pc}
 8003a0e:	1cc4      	adds	r4, r0, #3
 8003a10:	f024 0403 	bic.w	r4, r4, #3
 8003a14:	42a0      	cmp	r0, r4
 8003a16:	d0f8      	beq.n	8003a0a <sbrk_aligned+0x22>
 8003a18:	1a21      	subs	r1, r4, r0
 8003a1a:	4628      	mov	r0, r5
 8003a1c:	f000 f9c2 	bl	8003da4 <_sbrk_r>
 8003a20:	3001      	adds	r0, #1
 8003a22:	d1f2      	bne.n	8003a0a <sbrk_aligned+0x22>
 8003a24:	e7ef      	b.n	8003a06 <sbrk_aligned+0x1e>
 8003a26:	bf00      	nop
 8003a28:	2000031c 	.word	0x2000031c

08003a2c <_malloc_r>:
 8003a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a30:	1ccd      	adds	r5, r1, #3
 8003a32:	f025 0503 	bic.w	r5, r5, #3
 8003a36:	3508      	adds	r5, #8
 8003a38:	2d0c      	cmp	r5, #12
 8003a3a:	bf38      	it	cc
 8003a3c:	250c      	movcc	r5, #12
 8003a3e:	2d00      	cmp	r5, #0
 8003a40:	4606      	mov	r6, r0
 8003a42:	db01      	blt.n	8003a48 <_malloc_r+0x1c>
 8003a44:	42a9      	cmp	r1, r5
 8003a46:	d904      	bls.n	8003a52 <_malloc_r+0x26>
 8003a48:	230c      	movs	r3, #12
 8003a4a:	6033      	str	r3, [r6, #0]
 8003a4c:	2000      	movs	r0, #0
 8003a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a52:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b28 <_malloc_r+0xfc>
 8003a56:	f000 f869 	bl	8003b2c <__malloc_lock>
 8003a5a:	f8d8 3000 	ldr.w	r3, [r8]
 8003a5e:	461c      	mov	r4, r3
 8003a60:	bb44      	cbnz	r4, 8003ab4 <_malloc_r+0x88>
 8003a62:	4629      	mov	r1, r5
 8003a64:	4630      	mov	r0, r6
 8003a66:	f7ff ffbf 	bl	80039e8 <sbrk_aligned>
 8003a6a:	1c43      	adds	r3, r0, #1
 8003a6c:	4604      	mov	r4, r0
 8003a6e:	d158      	bne.n	8003b22 <_malloc_r+0xf6>
 8003a70:	f8d8 4000 	ldr.w	r4, [r8]
 8003a74:	4627      	mov	r7, r4
 8003a76:	2f00      	cmp	r7, #0
 8003a78:	d143      	bne.n	8003b02 <_malloc_r+0xd6>
 8003a7a:	2c00      	cmp	r4, #0
 8003a7c:	d04b      	beq.n	8003b16 <_malloc_r+0xea>
 8003a7e:	6823      	ldr	r3, [r4, #0]
 8003a80:	4639      	mov	r1, r7
 8003a82:	4630      	mov	r0, r6
 8003a84:	eb04 0903 	add.w	r9, r4, r3
 8003a88:	f000 f98c 	bl	8003da4 <_sbrk_r>
 8003a8c:	4581      	cmp	r9, r0
 8003a8e:	d142      	bne.n	8003b16 <_malloc_r+0xea>
 8003a90:	6821      	ldr	r1, [r4, #0]
 8003a92:	1a6d      	subs	r5, r5, r1
 8003a94:	4629      	mov	r1, r5
 8003a96:	4630      	mov	r0, r6
 8003a98:	f7ff ffa6 	bl	80039e8 <sbrk_aligned>
 8003a9c:	3001      	adds	r0, #1
 8003a9e:	d03a      	beq.n	8003b16 <_malloc_r+0xea>
 8003aa0:	6823      	ldr	r3, [r4, #0]
 8003aa2:	442b      	add	r3, r5
 8003aa4:	6023      	str	r3, [r4, #0]
 8003aa6:	f8d8 3000 	ldr.w	r3, [r8]
 8003aaa:	685a      	ldr	r2, [r3, #4]
 8003aac:	bb62      	cbnz	r2, 8003b08 <_malloc_r+0xdc>
 8003aae:	f8c8 7000 	str.w	r7, [r8]
 8003ab2:	e00f      	b.n	8003ad4 <_malloc_r+0xa8>
 8003ab4:	6822      	ldr	r2, [r4, #0]
 8003ab6:	1b52      	subs	r2, r2, r5
 8003ab8:	d420      	bmi.n	8003afc <_malloc_r+0xd0>
 8003aba:	2a0b      	cmp	r2, #11
 8003abc:	d917      	bls.n	8003aee <_malloc_r+0xc2>
 8003abe:	1961      	adds	r1, r4, r5
 8003ac0:	42a3      	cmp	r3, r4
 8003ac2:	6025      	str	r5, [r4, #0]
 8003ac4:	bf18      	it	ne
 8003ac6:	6059      	strne	r1, [r3, #4]
 8003ac8:	6863      	ldr	r3, [r4, #4]
 8003aca:	bf08      	it	eq
 8003acc:	f8c8 1000 	streq.w	r1, [r8]
 8003ad0:	5162      	str	r2, [r4, r5]
 8003ad2:	604b      	str	r3, [r1, #4]
 8003ad4:	4630      	mov	r0, r6
 8003ad6:	f000 f82f 	bl	8003b38 <__malloc_unlock>
 8003ada:	f104 000b 	add.w	r0, r4, #11
 8003ade:	1d23      	adds	r3, r4, #4
 8003ae0:	f020 0007 	bic.w	r0, r0, #7
 8003ae4:	1ac2      	subs	r2, r0, r3
 8003ae6:	bf1c      	itt	ne
 8003ae8:	1a1b      	subne	r3, r3, r0
 8003aea:	50a3      	strne	r3, [r4, r2]
 8003aec:	e7af      	b.n	8003a4e <_malloc_r+0x22>
 8003aee:	6862      	ldr	r2, [r4, #4]
 8003af0:	42a3      	cmp	r3, r4
 8003af2:	bf0c      	ite	eq
 8003af4:	f8c8 2000 	streq.w	r2, [r8]
 8003af8:	605a      	strne	r2, [r3, #4]
 8003afa:	e7eb      	b.n	8003ad4 <_malloc_r+0xa8>
 8003afc:	4623      	mov	r3, r4
 8003afe:	6864      	ldr	r4, [r4, #4]
 8003b00:	e7ae      	b.n	8003a60 <_malloc_r+0x34>
 8003b02:	463c      	mov	r4, r7
 8003b04:	687f      	ldr	r7, [r7, #4]
 8003b06:	e7b6      	b.n	8003a76 <_malloc_r+0x4a>
 8003b08:	461a      	mov	r2, r3
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	42a3      	cmp	r3, r4
 8003b0e:	d1fb      	bne.n	8003b08 <_malloc_r+0xdc>
 8003b10:	2300      	movs	r3, #0
 8003b12:	6053      	str	r3, [r2, #4]
 8003b14:	e7de      	b.n	8003ad4 <_malloc_r+0xa8>
 8003b16:	230c      	movs	r3, #12
 8003b18:	6033      	str	r3, [r6, #0]
 8003b1a:	4630      	mov	r0, r6
 8003b1c:	f000 f80c 	bl	8003b38 <__malloc_unlock>
 8003b20:	e794      	b.n	8003a4c <_malloc_r+0x20>
 8003b22:	6005      	str	r5, [r0, #0]
 8003b24:	e7d6      	b.n	8003ad4 <_malloc_r+0xa8>
 8003b26:	bf00      	nop
 8003b28:	20000320 	.word	0x20000320

08003b2c <__malloc_lock>:
 8003b2c:	4801      	ldr	r0, [pc, #4]	@ (8003b34 <__malloc_lock+0x8>)
 8003b2e:	f7ff bf06 	b.w	800393e <__retarget_lock_acquire_recursive>
 8003b32:	bf00      	nop
 8003b34:	20000318 	.word	0x20000318

08003b38 <__malloc_unlock>:
 8003b38:	4801      	ldr	r0, [pc, #4]	@ (8003b40 <__malloc_unlock+0x8>)
 8003b3a:	f7ff bf01 	b.w	8003940 <__retarget_lock_release_recursive>
 8003b3e:	bf00      	nop
 8003b40:	20000318 	.word	0x20000318

08003b44 <__sflush_r>:
 8003b44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b4c:	0716      	lsls	r6, r2, #28
 8003b4e:	4605      	mov	r5, r0
 8003b50:	460c      	mov	r4, r1
 8003b52:	d454      	bmi.n	8003bfe <__sflush_r+0xba>
 8003b54:	684b      	ldr	r3, [r1, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	dc02      	bgt.n	8003b60 <__sflush_r+0x1c>
 8003b5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	dd48      	ble.n	8003bf2 <__sflush_r+0xae>
 8003b60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b62:	2e00      	cmp	r6, #0
 8003b64:	d045      	beq.n	8003bf2 <__sflush_r+0xae>
 8003b66:	2300      	movs	r3, #0
 8003b68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003b6c:	682f      	ldr	r7, [r5, #0]
 8003b6e:	6a21      	ldr	r1, [r4, #32]
 8003b70:	602b      	str	r3, [r5, #0]
 8003b72:	d030      	beq.n	8003bd6 <__sflush_r+0x92>
 8003b74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003b76:	89a3      	ldrh	r3, [r4, #12]
 8003b78:	0759      	lsls	r1, r3, #29
 8003b7a:	d505      	bpl.n	8003b88 <__sflush_r+0x44>
 8003b7c:	6863      	ldr	r3, [r4, #4]
 8003b7e:	1ad2      	subs	r2, r2, r3
 8003b80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003b82:	b10b      	cbz	r3, 8003b88 <__sflush_r+0x44>
 8003b84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b86:	1ad2      	subs	r2, r2, r3
 8003b88:	2300      	movs	r3, #0
 8003b8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b8c:	6a21      	ldr	r1, [r4, #32]
 8003b8e:	4628      	mov	r0, r5
 8003b90:	47b0      	blx	r6
 8003b92:	1c43      	adds	r3, r0, #1
 8003b94:	89a3      	ldrh	r3, [r4, #12]
 8003b96:	d106      	bne.n	8003ba6 <__sflush_r+0x62>
 8003b98:	6829      	ldr	r1, [r5, #0]
 8003b9a:	291d      	cmp	r1, #29
 8003b9c:	d82b      	bhi.n	8003bf6 <__sflush_r+0xb2>
 8003b9e:	4a2a      	ldr	r2, [pc, #168]	@ (8003c48 <__sflush_r+0x104>)
 8003ba0:	410a      	asrs	r2, r1
 8003ba2:	07d6      	lsls	r6, r2, #31
 8003ba4:	d427      	bmi.n	8003bf6 <__sflush_r+0xb2>
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	6062      	str	r2, [r4, #4]
 8003baa:	04d9      	lsls	r1, r3, #19
 8003bac:	6922      	ldr	r2, [r4, #16]
 8003bae:	6022      	str	r2, [r4, #0]
 8003bb0:	d504      	bpl.n	8003bbc <__sflush_r+0x78>
 8003bb2:	1c42      	adds	r2, r0, #1
 8003bb4:	d101      	bne.n	8003bba <__sflush_r+0x76>
 8003bb6:	682b      	ldr	r3, [r5, #0]
 8003bb8:	b903      	cbnz	r3, 8003bbc <__sflush_r+0x78>
 8003bba:	6560      	str	r0, [r4, #84]	@ 0x54
 8003bbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003bbe:	602f      	str	r7, [r5, #0]
 8003bc0:	b1b9      	cbz	r1, 8003bf2 <__sflush_r+0xae>
 8003bc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003bc6:	4299      	cmp	r1, r3
 8003bc8:	d002      	beq.n	8003bd0 <__sflush_r+0x8c>
 8003bca:	4628      	mov	r0, r5
 8003bcc:	f7ff feba 	bl	8003944 <_free_r>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8003bd4:	e00d      	b.n	8003bf2 <__sflush_r+0xae>
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	4628      	mov	r0, r5
 8003bda:	47b0      	blx	r6
 8003bdc:	4602      	mov	r2, r0
 8003bde:	1c50      	adds	r0, r2, #1
 8003be0:	d1c9      	bne.n	8003b76 <__sflush_r+0x32>
 8003be2:	682b      	ldr	r3, [r5, #0]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d0c6      	beq.n	8003b76 <__sflush_r+0x32>
 8003be8:	2b1d      	cmp	r3, #29
 8003bea:	d001      	beq.n	8003bf0 <__sflush_r+0xac>
 8003bec:	2b16      	cmp	r3, #22
 8003bee:	d11e      	bne.n	8003c2e <__sflush_r+0xea>
 8003bf0:	602f      	str	r7, [r5, #0]
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	e022      	b.n	8003c3c <__sflush_r+0xf8>
 8003bf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bfa:	b21b      	sxth	r3, r3
 8003bfc:	e01b      	b.n	8003c36 <__sflush_r+0xf2>
 8003bfe:	690f      	ldr	r7, [r1, #16]
 8003c00:	2f00      	cmp	r7, #0
 8003c02:	d0f6      	beq.n	8003bf2 <__sflush_r+0xae>
 8003c04:	0793      	lsls	r3, r2, #30
 8003c06:	680e      	ldr	r6, [r1, #0]
 8003c08:	bf08      	it	eq
 8003c0a:	694b      	ldreq	r3, [r1, #20]
 8003c0c:	600f      	str	r7, [r1, #0]
 8003c0e:	bf18      	it	ne
 8003c10:	2300      	movne	r3, #0
 8003c12:	eba6 0807 	sub.w	r8, r6, r7
 8003c16:	608b      	str	r3, [r1, #8]
 8003c18:	f1b8 0f00 	cmp.w	r8, #0
 8003c1c:	dde9      	ble.n	8003bf2 <__sflush_r+0xae>
 8003c1e:	6a21      	ldr	r1, [r4, #32]
 8003c20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003c22:	4643      	mov	r3, r8
 8003c24:	463a      	mov	r2, r7
 8003c26:	4628      	mov	r0, r5
 8003c28:	47b0      	blx	r6
 8003c2a:	2800      	cmp	r0, #0
 8003c2c:	dc08      	bgt.n	8003c40 <__sflush_r+0xfc>
 8003c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c36:	81a3      	strh	r3, [r4, #12]
 8003c38:	f04f 30ff 	mov.w	r0, #4294967295
 8003c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c40:	4407      	add	r7, r0
 8003c42:	eba8 0800 	sub.w	r8, r8, r0
 8003c46:	e7e7      	b.n	8003c18 <__sflush_r+0xd4>
 8003c48:	dfbffffe 	.word	0xdfbffffe

08003c4c <_fflush_r>:
 8003c4c:	b538      	push	{r3, r4, r5, lr}
 8003c4e:	690b      	ldr	r3, [r1, #16]
 8003c50:	4605      	mov	r5, r0
 8003c52:	460c      	mov	r4, r1
 8003c54:	b913      	cbnz	r3, 8003c5c <_fflush_r+0x10>
 8003c56:	2500      	movs	r5, #0
 8003c58:	4628      	mov	r0, r5
 8003c5a:	bd38      	pop	{r3, r4, r5, pc}
 8003c5c:	b118      	cbz	r0, 8003c66 <_fflush_r+0x1a>
 8003c5e:	6a03      	ldr	r3, [r0, #32]
 8003c60:	b90b      	cbnz	r3, 8003c66 <_fflush_r+0x1a>
 8003c62:	f7ff fbd3 	bl	800340c <__sinit>
 8003c66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0f3      	beq.n	8003c56 <_fflush_r+0xa>
 8003c6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c70:	07d0      	lsls	r0, r2, #31
 8003c72:	d404      	bmi.n	8003c7e <_fflush_r+0x32>
 8003c74:	0599      	lsls	r1, r3, #22
 8003c76:	d402      	bmi.n	8003c7e <_fflush_r+0x32>
 8003c78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c7a:	f7ff fe60 	bl	800393e <__retarget_lock_acquire_recursive>
 8003c7e:	4628      	mov	r0, r5
 8003c80:	4621      	mov	r1, r4
 8003c82:	f7ff ff5f 	bl	8003b44 <__sflush_r>
 8003c86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c88:	07da      	lsls	r2, r3, #31
 8003c8a:	4605      	mov	r5, r0
 8003c8c:	d4e4      	bmi.n	8003c58 <_fflush_r+0xc>
 8003c8e:	89a3      	ldrh	r3, [r4, #12]
 8003c90:	059b      	lsls	r3, r3, #22
 8003c92:	d4e1      	bmi.n	8003c58 <_fflush_r+0xc>
 8003c94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c96:	f7ff fe53 	bl	8003940 <__retarget_lock_release_recursive>
 8003c9a:	e7dd      	b.n	8003c58 <_fflush_r+0xc>

08003c9c <__swhatbuf_r>:
 8003c9c:	b570      	push	{r4, r5, r6, lr}
 8003c9e:	460c      	mov	r4, r1
 8003ca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ca4:	2900      	cmp	r1, #0
 8003ca6:	b096      	sub	sp, #88	@ 0x58
 8003ca8:	4615      	mov	r5, r2
 8003caa:	461e      	mov	r6, r3
 8003cac:	da0d      	bge.n	8003cca <__swhatbuf_r+0x2e>
 8003cae:	89a3      	ldrh	r3, [r4, #12]
 8003cb0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003cb4:	f04f 0100 	mov.w	r1, #0
 8003cb8:	bf14      	ite	ne
 8003cba:	2340      	movne	r3, #64	@ 0x40
 8003cbc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	6031      	str	r1, [r6, #0]
 8003cc4:	602b      	str	r3, [r5, #0]
 8003cc6:	b016      	add	sp, #88	@ 0x58
 8003cc8:	bd70      	pop	{r4, r5, r6, pc}
 8003cca:	466a      	mov	r2, sp
 8003ccc:	f000 f848 	bl	8003d60 <_fstat_r>
 8003cd0:	2800      	cmp	r0, #0
 8003cd2:	dbec      	blt.n	8003cae <__swhatbuf_r+0x12>
 8003cd4:	9901      	ldr	r1, [sp, #4]
 8003cd6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003cda:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003cde:	4259      	negs	r1, r3
 8003ce0:	4159      	adcs	r1, r3
 8003ce2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003ce6:	e7eb      	b.n	8003cc0 <__swhatbuf_r+0x24>

08003ce8 <__smakebuf_r>:
 8003ce8:	898b      	ldrh	r3, [r1, #12]
 8003cea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003cec:	079d      	lsls	r5, r3, #30
 8003cee:	4606      	mov	r6, r0
 8003cf0:	460c      	mov	r4, r1
 8003cf2:	d507      	bpl.n	8003d04 <__smakebuf_r+0x1c>
 8003cf4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003cf8:	6023      	str	r3, [r4, #0]
 8003cfa:	6123      	str	r3, [r4, #16]
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	6163      	str	r3, [r4, #20]
 8003d00:	b003      	add	sp, #12
 8003d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d04:	ab01      	add	r3, sp, #4
 8003d06:	466a      	mov	r2, sp
 8003d08:	f7ff ffc8 	bl	8003c9c <__swhatbuf_r>
 8003d0c:	9f00      	ldr	r7, [sp, #0]
 8003d0e:	4605      	mov	r5, r0
 8003d10:	4639      	mov	r1, r7
 8003d12:	4630      	mov	r0, r6
 8003d14:	f7ff fe8a 	bl	8003a2c <_malloc_r>
 8003d18:	b948      	cbnz	r0, 8003d2e <__smakebuf_r+0x46>
 8003d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d1e:	059a      	lsls	r2, r3, #22
 8003d20:	d4ee      	bmi.n	8003d00 <__smakebuf_r+0x18>
 8003d22:	f023 0303 	bic.w	r3, r3, #3
 8003d26:	f043 0302 	orr.w	r3, r3, #2
 8003d2a:	81a3      	strh	r3, [r4, #12]
 8003d2c:	e7e2      	b.n	8003cf4 <__smakebuf_r+0xc>
 8003d2e:	89a3      	ldrh	r3, [r4, #12]
 8003d30:	6020      	str	r0, [r4, #0]
 8003d32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d36:	81a3      	strh	r3, [r4, #12]
 8003d38:	9b01      	ldr	r3, [sp, #4]
 8003d3a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003d3e:	b15b      	cbz	r3, 8003d58 <__smakebuf_r+0x70>
 8003d40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003d44:	4630      	mov	r0, r6
 8003d46:	f000 f81d 	bl	8003d84 <_isatty_r>
 8003d4a:	b128      	cbz	r0, 8003d58 <__smakebuf_r+0x70>
 8003d4c:	89a3      	ldrh	r3, [r4, #12]
 8003d4e:	f023 0303 	bic.w	r3, r3, #3
 8003d52:	f043 0301 	orr.w	r3, r3, #1
 8003d56:	81a3      	strh	r3, [r4, #12]
 8003d58:	89a3      	ldrh	r3, [r4, #12]
 8003d5a:	431d      	orrs	r5, r3
 8003d5c:	81a5      	strh	r5, [r4, #12]
 8003d5e:	e7cf      	b.n	8003d00 <__smakebuf_r+0x18>

08003d60 <_fstat_r>:
 8003d60:	b538      	push	{r3, r4, r5, lr}
 8003d62:	4d07      	ldr	r5, [pc, #28]	@ (8003d80 <_fstat_r+0x20>)
 8003d64:	2300      	movs	r3, #0
 8003d66:	4604      	mov	r4, r0
 8003d68:	4608      	mov	r0, r1
 8003d6a:	4611      	mov	r1, r2
 8003d6c:	602b      	str	r3, [r5, #0]
 8003d6e:	f7ff f973 	bl	8003058 <_fstat>
 8003d72:	1c43      	adds	r3, r0, #1
 8003d74:	d102      	bne.n	8003d7c <_fstat_r+0x1c>
 8003d76:	682b      	ldr	r3, [r5, #0]
 8003d78:	b103      	cbz	r3, 8003d7c <_fstat_r+0x1c>
 8003d7a:	6023      	str	r3, [r4, #0]
 8003d7c:	bd38      	pop	{r3, r4, r5, pc}
 8003d7e:	bf00      	nop
 8003d80:	20000314 	.word	0x20000314

08003d84 <_isatty_r>:
 8003d84:	b538      	push	{r3, r4, r5, lr}
 8003d86:	4d06      	ldr	r5, [pc, #24]	@ (8003da0 <_isatty_r+0x1c>)
 8003d88:	2300      	movs	r3, #0
 8003d8a:	4604      	mov	r4, r0
 8003d8c:	4608      	mov	r0, r1
 8003d8e:	602b      	str	r3, [r5, #0]
 8003d90:	f7ff f8d0 	bl	8002f34 <_isatty>
 8003d94:	1c43      	adds	r3, r0, #1
 8003d96:	d102      	bne.n	8003d9e <_isatty_r+0x1a>
 8003d98:	682b      	ldr	r3, [r5, #0]
 8003d9a:	b103      	cbz	r3, 8003d9e <_isatty_r+0x1a>
 8003d9c:	6023      	str	r3, [r4, #0]
 8003d9e:	bd38      	pop	{r3, r4, r5, pc}
 8003da0:	20000314 	.word	0x20000314

08003da4 <_sbrk_r>:
 8003da4:	b538      	push	{r3, r4, r5, lr}
 8003da6:	4d06      	ldr	r5, [pc, #24]	@ (8003dc0 <_sbrk_r+0x1c>)
 8003da8:	2300      	movs	r3, #0
 8003daa:	4604      	mov	r4, r0
 8003dac:	4608      	mov	r0, r1
 8003dae:	602b      	str	r3, [r5, #0]
 8003db0:	f7fc fc02 	bl	80005b8 <_sbrk>
 8003db4:	1c43      	adds	r3, r0, #1
 8003db6:	d102      	bne.n	8003dbe <_sbrk_r+0x1a>
 8003db8:	682b      	ldr	r3, [r5, #0]
 8003dba:	b103      	cbz	r3, 8003dbe <_sbrk_r+0x1a>
 8003dbc:	6023      	str	r3, [r4, #0]
 8003dbe:	bd38      	pop	{r3, r4, r5, pc}
 8003dc0:	20000314 	.word	0x20000314

08003dc4 <_init>:
 8003dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dc6:	bf00      	nop
 8003dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dca:	bc08      	pop	{r3}
 8003dcc:	469e      	mov	lr, r3
 8003dce:	4770      	bx	lr

08003dd0 <_fini>:
 8003dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dd2:	bf00      	nop
 8003dd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dd6:	bc08      	pop	{r3}
 8003dd8:	469e      	mov	lr, r3
 8003dda:	4770      	bx	lr
