{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 157 12/07/2004 SJ Full Version " "Info: Version 4.2 Build 157 12/07/2004 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 01:13:02 2019 " "Info: Processing started: Wed Apr 03 01:13:02 2019" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off MUX_4X1_3 -c MUX_4X1_3 --generate_functional_sim_netlist " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off MUX_4X1_3 -c MUX_4X1_3 --generate_functional_sim_netlist" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX_4X1_3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MUX_4X1_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4X1_3 " "Info: Found entity 1: MUX_4X1_3" {  } { { "MUX_4X1_3.v" "" { Text "C:/Users/yh080/LogicCircuitsProjects/Quartus/MUX_4X1_3/MUX_4X1_3.v" 2 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "out MUX_4X1_3.v(19) " "Warning: Verilog HDL Always Construct warning at MUX_4X1_3.v(19): variable out may not be assigned a new value in every possible path through the Always Construct.  Variable out holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "MUX_4X1_3.v" "" { Text "C:/Users/yh080/LogicCircuitsProjects/Quartus/MUX_4X1_3/MUX_4X1_3.v" 19 0 0 } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 01:13:02 2019 " "Info: Processing ended: Wed Apr 03 01:13:02 2019" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  