$date
	Sun Oct 23 08:57:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#887937
b10001 !
1"
#887938
b10001 &
b10001 %
1$
#887939
0"
#887942
b110100 &
b110100 %
#887946
b11010 &
b11010 %
#887950
b1101 &
b1101 %
#887954
b101000 &
b101000 %
#887958
b10100 &
b10100 %
#887962
b1010 &
b1010 %
#887966
b101 &
b101 %
#887970
b10000 &
b10000 %
#887974
b1000 &
b1000 %
#887978
b100 &
b100 %
#887982
b10 &
b10 %
#887986
b1 &
b1 %
1#
#887990
b0 &
0#
b0 %
0$
#1897866
b1 &
b1 %
1$
b1 !
1"
#1897867
0"
#1897870
1#
#1897874
b0 &
b0 %
0#
0$
#2856664
1"
#2856666
b1 &
b1 %
1$
#2856667
0"
#2856670
1#
#2856674
b0 &
b0 %
0#
0$
#4500012
