// Seed: 3976959634
module module_0 (
    output id_0,
    output logic id_1
);
  generate
    logic id_3;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_0 = id_2;
  assign id_0 = 1;
  assign id_0 = id_1;
  logic id_3;
  logic id_4;
endmodule
