// Seed: 1757586935
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  wire [1 : -1] id_3;
  module_2 modCall_1 ();
  parameter id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input supply0 id_4,
    output logic id_5,
    output supply0 id_6,
    output supply1 id_7
);
  always @(posedge 1 * -1 - -1) id_5 = -1;
  module_0 modCall_1 (
      id_2,
      id_6
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  module_3 modCall_1 ();
endmodule
module module_3 ();
endmodule
