     0 

     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0   5396  11885  10215   9701   3854   2312      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0  14262  16318  16318  16318  16318  15483  12720  12720  12720  12720  12720  12720  12720  12720  10922   3340      0      0      0      0      0      0      0 
     0      0      0      0      0   4304   7324   4625   7324  10472  14584  16318  14455  16318  16318  16318  16061  14712  16318  16318   8994      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   1092   4240    899   4304   4304   4304   3790   1349  15162  16318   6810      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   5332  16254  13427   1156      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   1413  14969  16383   5332      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   8287  16318  15290   2826      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   3790  15997  16318   3983      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   8544  16318  12014    321      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0    578  13170  15933   3726      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   8095  16318  11692      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   4818  16126  15419   3662      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   1220  14198  16318  10665      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0    192  13042  16318  14070   2248      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   2441  16318  16318   4947      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   1991  14391  16318   7388     64      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   8544  16318  16318   3340      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   3919  15547  16318  16318   3340      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   7773  16318  16318  14070   2569      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   7773  16318  13299   1156      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 



count :784

INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_network_top glbl -prj network.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s network -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_s_input_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_B_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_s_output_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_Out_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_Out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_network_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.network_AXILiteS_s_axi
Compiling module xil_defaultlib.network_MemBank_B_ram
Compiling module xil_defaultlib.network_MemBank_B(DataWidth=16,A...
Compiling module xil_defaultlib.network_MemBank_Out_ram
Compiling module xil_defaultlib.network_MemBank_Out(DataWidth=16...
Compiling module xil_defaultlib.network
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_data
Compiling module xil_defaultlib.AESL_axi_s_output_data
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_network_top
Compiling module work.glbl
Built simulation snapshot network

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.dir/network/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.dir/network/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec 26 16:09:45 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 26 16:09:45 2019...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/network/xsim_script.tcl
# xsim {network} -autoloadwcfg -tclbatch {network.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source network.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set output_data_group [add_wave_group output_data(axis) -into $coutputgroup]
## add_wave /apatb_network_top/AESL_inst_network/output_data_TDEST -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TID -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TLAST -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TUSER -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TSTRB -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TKEEP -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TREADY -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TVALID -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TDATA -into $output_data_group -radix hex
## set return__return_group [add_wave_group return__return(axi_slave) -into $coutputgroup]
## add_wave /apatb_network_top/AESL_inst_network/interrupt -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BRESP -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RRESP -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RDATA -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARADDR -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WSTRB -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WDATA -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWADDR -into $return__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_data_group [add_wave_group input_data(axis) -into $cinputgroup]
## add_wave /apatb_network_top/AESL_inst_network/input_data_TDEST -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TID -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TLAST -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TUSER -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TSTRB -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TKEEP -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TREADY -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TVALID -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TDATA -into $input_data_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_done -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_idle -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_ready -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_network_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_output_data_group [add_wave_group output_data(axis) -into $tbcoutputgroup]
## add_wave /apatb_network_top/output_data_TDEST -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TID -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TLAST -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TUSER -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TSTRB -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TKEEP -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TREADY -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TVALID -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TDATA -into $tb_output_data_group -radix hex
## set tb_return__return_group [add_wave_group return__return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_network_top/AXILiteS_INTERRUPT -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_BRESP -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_BREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_BVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_RRESP -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_RDATA -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_RREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_RVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARADDR -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WSTRB -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WDATA -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_WVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWADDR -into $tb_return__return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_data_group [add_wave_group input_data(axis) -into $tbcinputgroup]
## add_wave /apatb_network_top/input_data_TDEST -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TID -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TLAST -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TUSER -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TSTRB -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TKEEP -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TREADY -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TVALID -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TDATA -into $tb_input_data_group -radix hex
## save_wave_config network.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "150000"
// RTL Simulation : 1 / 1 [n/a] @ "39990000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 40070 ns : File "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.autotb.v" Line 495
## quit
INFO: [Common 17-206] Exiting xsim at Thu Dec 26 16:09:55 2019...
     0 

     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0   5396  11885  10215   9701   3854   2312      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0  14262  16318  16318  16318  16318  15483  12720  12720  12720  12720  12720  12720  12720  12720  10922   3340      0      0      0      0      0      0      0 
     0      0      0      0      0   4304   7324   4625   7324  10472  14584  16318  14455  16318  16318  16318  16061  14712  16318  16318   8994      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   1092   4240    899   4304   4304   4304   3790   1349  15162  16318   6810      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   5332  16254  13427   1156      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   1413  14969  16383   5332      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   8287  16318  15290   2826      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   3790  15997  16318   3983      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   8544  16318  12014    321      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0    578  13170  15933   3726      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   8095  16318  11692      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   4818  16126  15419   3662      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   1220  14198  16318  10665      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0    192  13042  16318  14070   2248      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   2441  16318  16318   4947      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   1991  14391  16318   7388     64      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   8544  16318  16318   3340      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   3919  15547  16318  16318   3340      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   7773  16318  16318  14070   2569      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   7773  16318  13299   1156      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 



count :784

