#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 27 13:58:04 2023
# Process ID: 84
# Current directory: C:/univercity/aps_processor/aps_lab/lab_7/lab_7.runs/synth_1
# Command line: vivado.exe -log riscv_unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_unit.tcl
# Log file: C:/univercity/aps_processor/aps_lab/lab_7/lab_7.runs/synth_1/riscv_unit.vds
# Journal file: C:/univercity/aps_processor/aps_lab/lab_7/lab_7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source riscv_unit.tcl -notrace
Command: synth_design -top riscv_unit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9316 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 693.262 ; gain = 179.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_unit' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:24]
	Parameter RAM_SIZE bound to: 256 - type: integer 
	Parameter RAM_INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6157] synthesizing module 'sys_clk_rst_gen' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sys_clk_rst_gen.v:1]
	Parameter DIV_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'sys_clk_rst_gen' (2#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sys_clk_rst_gen.v:1]
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:86]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:94]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000010 is unreachable [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:135]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000000011 is unreachable [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:136]
INFO: [Synth 8-6157] synthesizing module 'rf_riscv' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/rf_riscv.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'rf_riscv' (3#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/rf_riscv.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu_rscv' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/àlu_rsñv.sv:3]
INFO: [Synth 8-6157] synthesizing module 'fulladder32' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/fulladder32.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/fulladder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (4#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/fulladder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder32' (5#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/fulladder32.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_rscv' (6#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/àlu_rsñv.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_riscv' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:23]
INFO: [Synth 8-226] default block is never used [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:238]
WARNING: [Synth 8-87] always_comb on 'jalr_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:67]
WARNING: [Synth 8-87] always_comb on 'a_sel_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:76]
WARNING: [Synth 8-87] always_comb on 'b_sel_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:77]
WARNING: [Synth 8-87] always_comb on 'wb_sel_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:78]
WARNING: [Synth 8-87] always_comb on 'mem_req_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:79]
WARNING: [Synth 8-87] always_comb on 'mem_we_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:80]
WARNING: [Synth 8-87] always_comb on 'mem_size_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:81]
WARNING: [Synth 8-87] always_comb on 'gpr_we_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:82]
WARNING: [Synth 8-87] always_comb on 'branch_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:84]
WARNING: [Synth 8-87] always_comb on 'jal_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:85]
WARNING: [Synth 8-87] always_comb on 'alu_op_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'decoder_riscv' (7#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'jalr_o' does not match port width (2) of module 'decoder_riscv' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:186]
WARNING: [Synth 8-6104] Input port 'INT_RST_o' has an internal driver [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:188]
INFO: [Synth 8-6157] synthesizing module 'miriscv_lsu' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:82]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:111]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:64]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:139]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:165]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:123]
WARNING: [Synth 8-87] always_comb on 'data_wdata_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:67]
WARNING: [Synth 8-87] always_comb on 'data_be_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:70]
WARNING: [Synth 8-87] always_comb on 'lsu_data_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_lsu' (8#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'miriscv_csr' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_csr.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_csr.sv:52]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_csr.sv:84]
WARNING: [Synth 8-87] always_comb on 'RD_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_csr.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_csr' (9#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_csr.sv:3]
WARNING: [Synth 8-87] always_comb on 'alu_a_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:87]
WARNING: [Synth 8-87] always_comb on 'alu_b_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (10#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'miriscv_ram' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_ram.sv:1]
	Parameter RAM_SIZE bound to: 256 - type: integer 
	Parameter RAM_INIT_FILE bound to: program.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'program.txt' is read successfully [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_ram.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_ram' (11#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_ram.sv:1]
INFO: [Synth 8-6157] synthesizing module 'miriscv_ic' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_ic.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'miriscv_ic' (12#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_ic.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:134]
INFO: [Synth 8-6157] synthesizing module 'sw_sb_ctrl' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sw_sb_ctrl.sv:23]
WARNING: [Synth 8-87] always_comb on 'read_data_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sw_sb_ctrl.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'sw_sb_ctrl' (13#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sw_sb_ctrl.sv:23]
INFO: [Synth 8-6157] synthesizing module 'led_sb_ctrl' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/led_sb_ctrl.sv:23]
WARNING: [Synth 8-87] always_comb on 'read_data_o_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/led_sb_ctrl.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'led_sb_ctrl' (14#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/led_sb_ctrl.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:164]
WARNING: [Synth 8-6014] Unused sequential element stall_reg was removed.  [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:80]
WARNING: [Synth 8-87] always_comb on 'out_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:114]
WARNING: [Synth 8-87] always_comb on 'data_rdata_reg' did not result in combinational logic [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:100]
WARNING: [Synth 8-3848] Net INT_RST in module/entity riscv_unit does not have driver. [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'riscv_unit' (15#1) [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:24]
WARNING: [Synth 8-3331] design led_sb_ctrl has unconnected port rst_i
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port clk_i
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port rst_i
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[31]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[30]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[29]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[28]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[27]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[26]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[25]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[24]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[23]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[22]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[21]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[20]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[19]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[18]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[17]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[16]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[15]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[14]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[13]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[12]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[11]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[10]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[9]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[8]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[7]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[6]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[5]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[4]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[3]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[2]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[1]
WARNING: [Synth 8-3331] design sw_sb_ctrl has unconnected port write_data_i[0]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_be_i[3]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_be_i[2]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_be_i[1]
WARNING: [Synth 8-3331] design miriscv_ram has unconnected port data_be_i[0]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 756.871 ; gain = 242.977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 756.871 ; gain = 242.977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 756.871 ; gain = 242.977
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/constrs_1/new/nexys_a7_100t.xdc]
Finished Parsing XDC File [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/constrs_1/new/nexys_a7_100t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/constrs_1/new/nexys_a7_100t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_unit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_unit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 884.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 884.918 ; gain = 371.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 884.918 ; gain = 371.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 884.918 ; gain = 371.023
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "gpr_we_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:132]
WARNING: [Synth 8-327] inferring latch for variable 'a_sel_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:76]
WARNING: [Synth 8-327] inferring latch for variable 'b_sel_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:91]
WARNING: [Synth 8-327] inferring latch for variable 'mem_req_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:79]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:80]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:81]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_we_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:82]
WARNING: [Synth 8-327] inferring latch for variable 'wb_sel_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:78]
WARNING: [Synth 8-327] inferring latch for variable 'branch_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:84]
WARNING: [Synth 8-327] inferring latch for variable 'jal_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'jalr_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/decoder_riscv.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'lsu_data_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:128]
WARNING: [Synth 8-327] inferring latch for variable 'data_be_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:70]
WARNING: [Synth 8-327] inferring latch for variable 'data_wdata_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_lsu.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'RD_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/miriscv_csr.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'alu_a_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:87]
WARNING: [Synth 8-327] inferring latch for variable 'alu_b_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_core.sv:95]
WARNING: [Synth 8-327] inferring latch for variable 'read_data_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/sw_sb_ctrl.sv:39]
WARNING: [Synth 8-327] inferring latch for variable 'read_data_o_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/led_sb_ctrl.sv:94]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:114]
WARNING: [Synth 8-327] inferring latch for variable 'data_rdata_reg' [C:/univercity/aps_processor/aps_lab/lab_7/lab_7.srcs/sources_1/new/riscv_unit.sv:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 884.918 ; gain = 371.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 32    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  10 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 11    
	   7 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 14    
	  17 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sys_clk_rst_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rf_riscv 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module alu_rscv 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module decoder_riscv 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 14    
	  17 Input      1 Bit        Muxes := 2     
Module miriscv_lsu 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module miriscv_csr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 6     
Module riscv_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module miriscv_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module miriscv_ic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module led_sb_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[7]
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[20]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[28]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[21]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[29]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[18]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[19]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[16]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[17]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[26]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[27]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[24]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[25]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[22]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[30]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'led/read_data_o_reg[23]' (LDC) to 'led/read_data_o_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\led/read_data_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ic/INT_after_reg )
WARNING: [Synth 8-3332] Sequential element (core/decoder/jalr_o_reg[1]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (core/lsu/data_be_o_reg[3]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (core/lsu/data_be_o_reg[2]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (core/lsu/data_be_o_reg[1]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (core/lsu/data_be_o_reg[0]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (led/read_data_o_reg[31]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[255]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[254]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[253]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[252]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[251]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[250]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[249]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[248]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[247]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[246]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[245]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[244]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[243]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[242]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[241]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[240]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[239]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[238]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[237]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[236]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[235]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[234]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[233]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[232]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[231]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[230]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[229]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[228]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[227]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[226]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[225]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[224]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[223]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[222]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[221]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[220]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[219]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[218]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[217]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[216]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[215]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[214]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[213]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[212]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[211]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[210]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[209]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[208]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[207]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[206]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[205]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[204]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[203]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[202]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[201]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[200]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[199]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[198]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[197]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[196]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[195]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[194]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[193]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[192]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[191]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[190]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[189]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[188]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[187]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[186]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[185]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[184]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[183]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[182]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[181]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[180]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[179]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[178]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[177]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[176]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[175]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[174]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[173]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[172]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[171]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[170]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[169]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[168]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[167]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[166]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[165]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[164]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[163]) is unused and will be removed from module riscv_unit.
WARNING: [Synth 8-3332] Sequential element (out_reg[162]) is unused and will be removed from module riscv_unit.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 884.918 ; gain = 371.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------+-----------+----------------------+-----------------+
|riscv_unit  | core/reg_f/rf_mem_reg | Implied   | 32 x 32              | RAM32M x 12     | 
|riscv_unit  | rm/mem_reg            | Implied   | 64 x 32              | RAM64X1D x 32   | 
+------------+-----------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 884.918 ; gain = 371.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 884.918 ; gain = 371.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-----------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object            | Inference | Size (Depth x Width) | Primitives      | 
+------------+-----------------------+-----------+----------------------+-----------------+
|riscv_unit  | core/reg_f/rf_mem_reg | Implied   | 32 x 32              | RAM32M x 12     | 
|riscv_unit  | rm/mem_reg            | Implied   | 64 x 32              | RAM64X1D x 32   | 
+------------+-----------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 889.363 ; gain = 375.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     8|
|2     |CARRY4   |    42|
|3     |LUT1     |     3|
|4     |LUT2     |    96|
|5     |LUT3     |   127|
|6     |LUT4     |   212|
|7     |LUT5     |   262|
|8     |LUT6     |   444|
|9     |MUXF7    |     2|
|10    |RAM32M   |    12|
|11    |RAM64X1D |    32|
|12    |FDCE     |     9|
|13    |FDRE     |   276|
|14    |LD       |   226|
|15    |LDC      |    21|
|16    |IBUF     |    18|
|17    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |  1806|
|2     |  core      |riscv_core      |  1444|
|3     |    alu     |alu_rscv        |    20|
|4     |    csr_m   |miriscv_csr     |   267|
|5     |    decoder |decoder_riscv   |   514|
|6     |    lsu     |miriscv_lsu     |   155|
|7     |    reg_f   |rf_riscv        |   112|
|8     |  divider   |sys_clk_rst_gen |    18|
|9     |  led       |led_sb_ctrl     |    89|
|10    |  rm        |miriscv_ram     |   163|
|11    |  sw        |sw_sb_ctrl      |    16|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 295 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 895.570 ; gain = 253.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 895.570 ; gain = 381.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 903.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 291 instances were transformed.
  LD => LDCE: 226 instances
  LDC => LDCE: 21 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 217 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 903.930 ; gain = 610.641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 903.930 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/univercity/aps_processor/aps_lab/lab_7/lab_7.runs/synth_1/riscv_unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_unit_utilization_synth.rpt -pb riscv_unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 27 13:58:51 2023...
