# !!í•™ìŠµ ë‹¤ì‹œ í•´ì„œ ìˆ˜ì • í•„ìš”!!
# ğŸš€ FPGA-based CNN Accelerator: A Post-Training Quantization (PTQ) Approach

![Methodology](https://img.shields.io/badge/Method-PTQ-blueviolet) ![Framework](https://img.shields.io/badge/Train-PyTorch_Float32-orange) ![Hardware](https://img.shields.io/badge/Inference-Verilog_FixedPoint-blue) ![Performance](https://img.shields.io/badge/Freq-125MHz-green)

## ğŸ“– Project Abstract
ë³¸ í”„ë¡œì íŠ¸ëŠ” **PTQ(Post-Training Quantization)** ê¸°ë²•ì„ í™œìš©í•˜ì—¬ PyTorchë¡œ í•™ìŠµëœ CNN ëª¨ë¸ì„ FPGA í•˜ë“œì›¨ì–´ ê°€ì†ê¸°ë¡œ êµ¬í˜„í•œ ê²°ê³¼ë¬¼ì…ë‹ˆë‹¤.

ì¼ë°˜ì ì¸ Float32 ì •ë°€ë„ë¡œ í•™ìŠµëœ ëª¨ë¸ì„ **8-bit Integer ê¸°ë°˜ì˜ í•˜ë“œì›¨ì–´(Verilog)**ë¡œ ì´ì‹í•˜ëŠ” ê³¼ì •ì—ì„œ ë°œìƒí•˜ëŠ” ì •í™•ë„ ì°¨ì´(Accuracy Gap)ë¥¼ ë¶„ì„í•˜ê³ , **Software Simulation ê²°ê³¼ì™€ Hardware Implementation ê²°ê³¼ê°€ ì˜¤ì°¨ ë²”ìœ„ ë‚´ì—ì„œ ì¼ì¹˜**í•¨ì„ ì…ì¦í–ˆìŠµë‹ˆë‹¤.

íŠ¹íˆ, ì „ì²´ ì´ë¯¸ì§€ë¥¼ ë²„í¼ì— ì €ì¥í•˜ì§€ ì•Šê³  **Streaming Pipeline** êµ¬ì¡°ë¥¼ ì„¤ê³„í•˜ì—¬ Latencyë¥¼ ìµœì†Œí™”í•˜ê³  Throughputì„ ê·¹ëŒ€í™”í–ˆìŠµë‹ˆë‹¤.

---

## âš¡ Key Feature: Streaming Pipeline Architecture

ì´ í”„ë¡œì íŠ¸ì˜ í•µì‹¬ì€ ë°ì´í„°ê°€ ë©ˆì¶”ì§€ ì•Šê³  íë¥´ëŠ” **Fully Pipelined Structure**ì…ë‹ˆë‹¤.

<p align="center">
  <img width="1501" height="219" alt="image" src="https://github.com/user-attachments/assets/da564078-a193-4ba8-b41f-06c653d4f79f" />
</p>
*(Fig 1. Simulation Waveform showing the Data Flow)*

> **Waveform Analysis (The "Staircase" Effect):**
> ìœ„ íŒŒí˜•ì—ì„œ **ì‹ í˜¸ë“¤ì´ ìš°í•˜í–¥ ê³„ë‹¨(â†˜)**ì„ ê·¸ë¦¬ë©° ìˆœì°¨ì ìœ¼ë¡œ ì¼œì§€ëŠ” ê²ƒì„ ë³¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤.
> 1. `valid_in`: í”½ì…€ ë°ì´í„° ì…ë ¥ ì‹œì‘
> 2. `l1_win_valid`: Layer 1 Line Bufferê°€ ì±„ì›Œì§€ê³  ì—°ì‚° ì‹œì‘
> 3. `l1_pool_valid`: Layer 1 ê²°ê³¼ ì¶œë ¥ ë° Layer 2 ì…ë ¥
> 4. `l2_common_valid`: Layer 2 ì—°ì‚° ì‹œì‘
> 5. `fc_done`: ìµœì¢… ì¶”ë¡  ì™„ë£Œ
>
> ì´ëŠ” ë°ì´í„° ë³‘ëª©(Bottleneck) ì—†ì´ ê° ë ˆì´ì–´ê°€ íŒŒì´í”„ë¼ì¸ìœ¼ë¡œ ìœ ê¸°ì ìœ¼ë¡œ ë™ì‘í•˜ê³  ìˆìŒì„ ì‹œê°ì ìœ¼ë¡œ ì¦ëª…í•©ë‹ˆë‹¤.

---

## ğŸ— System Architecture & Design Choices

### 1. Model Structure (Software)
* **Architecture:** Conv(5x5) â†’ MaxPool â†’ Conv(5x5) â†’ MaxPool â†’ FC (Bias-Free)
* **Training:** PyTorch Framework (Float32)

### 2. Quantization Strategy (Technical Deep Dive)
ë³¸ í”„ë¡œì íŠ¸ëŠ” í•˜ë“œì›¨ì–´ íš¨ìœ¨ì„±ì„ ìœ„í•´ **Symmetric Quantization** ë°©ì‹ì„ ì±„íƒí–ˆìŠµë‹ˆë‹¤.

* **Why -19 ~ 127 Range? (Not -128 ~ 127)**
    * MNIST ë°ì´í„°ëŠ” ì •ê·œí™” í›„ `0`(ë°°ê²½) ~ `2.82`(ê¸€ì”¨)ë¡œ ì–‘ìˆ˜ ìª½ìœ¼ë¡œ ì¹˜ìš°ì¹œ ë¶„í¬(Asymmetry)ë¥¼ ê°€ì§‘ë‹ˆë‹¤.
    * ì´ë¥¼ `-128 ~ 127`ì— ê½‰ ì±„ì›Œ ë§¤í•‘í•˜ë ¤ë©´ **Zero Point Offset** ì—°ì‚°ì´ í•„ìš”í•˜ì—¬ í•˜ë“œì›¨ì–´ ë³µì¡ë„ê°€ ì¦ê°€í•©ë‹ˆë‹¤.
    * ë”°ë¼ì„œ `0`ì„ ê¸°ì¤€ìœ¼ë¡œ ëŒ€ì¹­ì ì¸ ìŠ¤ì¼€ì¼ë§ì„ ì ìš©í•˜ì—¬ ì—°ì‚°ì„ ë‹¨ìˆœí™”(Multiplier-only)í•˜ì˜€ìœ¼ë©°, ì´ë¡œ ì¸í•´ ìŒìˆ˜ ë²”ìœ„ëŠ” `-19`ê¹Œì§€ë§Œ ì‚¬ìš©ë˜ì—ˆìŠµë‹ˆë‹¤.
    
* **Shift Optimization (DSP Efficiency)**
    * ì¼ë°˜ì ì¸ SW í”„ë ˆì„ì›Œí¬ëŠ” ì •ë°€ë„ë¥¼ ìœ„í•´ í° Shift ê°’(ì˜ˆ: 31-bit)ì„ ì‚¬ìš©í•˜ì§€ë§Œ, FPGAì˜ 8-bit ì…ë ¥ íŠ¹ì„±ì„ ê³ ë ¤í•˜ì—¬ **Shift-16** ìˆ˜ì¤€ìœ¼ë¡œ ìµœì í™”í–ˆìŠµë‹ˆë‹¤.
    * ì´ë¥¼ í†µí•´ ì •í™•ë„ ì†ì‹¤ ì—†ì´ DSP ìì› ì‚¬ìš©ëŸ‰ì„ íšê¸°ì ìœ¼ë¡œ ì¤„ì˜€ìŠµë‹ˆë‹¤.

### 3. Hardware Design (Verilog)
* **Line Buffer Unit:** 5x5 Sliding Windowë¥¼ ì‹¤ì‹œê°„ ìƒì„±í•˜ì—¬ ë©”ëª¨ë¦¬ ì ‘ê·¼ ìµœì†Œí™”.
* **Intra-Module Pipelining:** 125MHz ë™ì‘ì„ ìœ„í•´ PE(Processing Element) ë‚´ë¶€ì˜ Critical Pathì— Pipeline Register ì‚½ì….

---

## ğŸ“‰ Experimental Results

### 1. Training & Verification (Python)
PyTorch í•™ìŠµ ê²°ê³¼ **97.22%**ì˜ ì •í™•ë„ë¥¼ ë‹¬ì„±í–ˆìœ¼ë©°, FPGA ë™ì‘ì„ ëª¨ì‚¬í•œ Quantized Simulation(Int8)ì—ì„œë„ **96.60%**ì˜ ë†’ì€ ì •í™•ë„ë¥¼ ìœ ì§€í–ˆìŠµë‹ˆë‹¤.

<p align="center">
  <img width="842" height="194" alt="Training Log" src="https://github.com/user-attachments/assets/b22f507b-6c67-4807-8a3d-eb17b35fc61a" />
</p>
*(Fig 2. Python Training Log showing 97.22% Test Accuracy)*

### 2. Accuracy Gap Analysis (Software vs Hardware)
í•˜ë“œì›¨ì–´ ì„¤ê³„ì˜ ë¬´ê²°ì„±ì„ ì¦ëª…í•˜ê¸° ìœ„í•´ Python ì‹œë®¬ë ˆì´ì…˜(Golden Ref)ê³¼ ì‹¤ì œ FPGA ì¶œë ¥ì„ ë¹„êµí–ˆìŠµë‹ˆë‹¤.

| Environment | Precision | Accuracy | Note |
| :--- | :--- | :--- | :--- |
| **Python Baseline** | Float32 | **97.22%** | Target Accuracy |
| **Python Sim (Quantized)** | Int8 | **96.60%** | **Golden Reference** |
| **FPGA Simulation** | Int8 | **96.20%** | **Final Result** |

<p align="center">
  <img width="654" height="61" alt="Python Verification" src="https://github.com/user-attachments/assets/f8b3a2a6-f2d7-4e22-a421-9b523d51b32f" />
  <br>
  <img width="301" height="88" alt="Python Stats" src="https://github.com/user-attachments/assets/fd12808e-e755-4751-94f5-7f865472dc9a" />
</p>
*(Fig 3. Python Simulation Verification)*

> **Detailed Analysis:**
> 1.  **Quantization Loss (97.2% â†’ 96.6%):**
>     * ì‹¤ìˆ˜(Float32)ë¥¼ 8-bit ì •ìˆ˜ë¡œ ë³€í™˜í•˜ëŠ” ê³¼ì •ì—ì„œ ë°œìƒí•œ ì¼ë°˜ì ì¸ í•´ìƒë„ ì†ì‹¤ì…ë‹ˆë‹¤.
> 2.  **Rounding vs Truncation (96.6% â†’ 96.2%):**
>     * Python ì‹œë®¬ë ˆì´ì…˜ì€ ì •ìˆ˜ ë³€í™˜ ì‹œ **ë°˜ì˜¬ë¦¼(Round-to-nearest)**ì„ ìˆ˜í–‰í–ˆìœ¼ë‚˜, FPGA í•˜ë“œì›¨ì–´ëŠ” ë¦¬ì†ŒìŠ¤ íš¨ìœ¨ì„±ì„ ìœ„í•´ **ë²„ë¦¼(Truncation)** ë°©ì‹ì„ ì±„íƒí–ˆìŠµë‹ˆë‹¤.
>     * ì´ë¡œ ì¸í•œ ì•½ **0.4%**ì˜ ì°¨ì´ëŠ” ì„¤ê³„ ì˜ë„ì— ë¶€í•©í•˜ëŠ” í—ˆìš© ê°€ëŠ¥í•œ ì˜¤ì°¨ ë²”ìœ„ì…ë‹ˆë‹¤.

### 3. FPGA Hardware Performance
ì‹¤ì œ FPGA Testbench ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼, 1000ê°œì˜ Test ì´ë¯¸ì§€ì— ëŒ€í•´ **96.2%**ì˜ ì •í™•ë„ë¥¼ ê¸°ë¡í–ˆìŠµë‹ˆë‹¤.

<p align="center">
<img width="379" height="87" alt="image" src="https://github.com/user-attachments/assets/8eb03604-ade8-4096-9622-fd6abb462763" />

</p>
*(Fig 4. FPGA Simulation Result: 96.2% Accuracy & Cycle Counts)*

* **Latency & Speed:**
    * **Clock Cycles:** 815 Cycles / Image
    * **Inference Time:** **6.52 Âµs** (@125MHz)

### 4. Resource Utilization
Implementation(Post-Route) ê²°ê³¼ì…ë‹ˆë‹¤. **DSPë¥¼ ë‹¨ 6ê°œ(3%)ë§Œ ì‚¬ìš©**í•˜ë©´ì„œë„ íš¨ìœ¨ì ì¸ CNN ê°€ì† ì„±ëŠ¥ì„ í™•ë³´í–ˆìŠµë‹ˆë‹¤.

<p align="center">
  <img width="577" height="275" alt="image" src="https://github.com/user-attachments/assets/ff48e2b6-efd9-4069-a4d8-2378b4cfb891" />
  <br>
  <img width="577" height="272" alt="image" src="https://github.com/user-attachments/assets/53089b45-74c0-44cb-9be8-81be13baa8e9" />
</p>
*(Fig 5. Vivado Implementation Report)*

| Resource | Used | Available | Utilization % |
| :--- | :--- | :--- | :--- |
| **LUT** | 14,668 | 53,200 | **27.57%** |
| **FF** | 12,136 | 106,400 | **11.41%** |
| **DSP** | **6** | 220 | **2.73%** (High Efficiency) |

---

## ğŸ”§ Troubleshooting & Challenges

### 1. Timing Violation at 125MHz (Intra-Module Pipelining)
* **ë¬¸ì œ:** ëª©í‘œ ë™ì‘ ì£¼íŒŒìˆ˜ì¸ 125MHz (Period 8ns)ì—ì„œ Conv PE ë° FC Layer ë‚´ë¶€ì˜ ê¸´ ì¡°í•© íšŒë¡œ(MAC ì—°ì‚° ë“±)ë¡œ ì¸í•´ Setup Time Violation ë°œìƒ.
* **ì›ì¸:** ë ˆì´ì–´ ê°„ ì—°ê²°ì´ ì•„ë‹Œ, **ë‹¨ì¼ ì—°ì‚° ëª¨ë“ˆ(PE, FC Unit) ë‚´ë¶€**ì˜ Critical Pathê°€ í•œ í´ëŸ­ ì£¼ê¸°ë¥¼ ì´ˆê³¼í•¨.
* **í•´ê²°:** ì—°ì‚°ê¸° ë‚´ë¶€ì˜ ê³±ì…ˆê³¼ ë§ì…ˆ, í™œì„±í™” í•¨ìˆ˜(ReLU) ì‚¬ì´ì— **Pipeline Register**ë¥¼ ì‚½ì…í•˜ì—¬ Critical Pathë¥¼ ë¶„í• í•¨(Retiming). ì´ë¥¼ í†µí•´ LatencyëŠ” ì†Œí­ ì¦ê°€í–ˆìœ¼ë‚˜ 125MHz ë™ì‘ íƒ€ì´ë°ì„ ì•ˆì •ì ìœ¼ë¡œ í™•ë³´í•¨.

### 2. Vivado Optimization Issue (Resource ~0%)
* **ë¬¸ì œ:** Behavioral Simulationì€ ì •ìƒì´ë‚˜, Implementation ì‹œ íšŒë¡œê°€ í†µì§¸ë¡œ ì‚­ì œë˜ì–´ ë¦¬ì†ŒìŠ¤ê°€ 0ì— ìˆ˜ë ´.
* **ì›ì¸:** FC Layer ì…ë ¥ë¶€ì—ì„œ ë°ì´í„° ê°œìˆ˜(48ê°œ)ë¥¼ ë„ˆë¬´ ì—„ê²©í•˜ê²Œ ì²´í¬í•˜ëŠ” ì¹´ìš´í„° ë¡œì§ ë•Œë¬¸ì— í•©ì„± íˆ´ì´ "ë„ë‹¬ ë¶ˆê°€ëŠ¥í•œ ë¡œì§"ìœ¼ë¡œ ì˜¤íŒí•¨.
* **í•´ê²°:** ì—„ê²©í•œ ì¹´ìš´í„° ì¡°ê±´ ëŒ€ì‹  **Data-driven(Valid ì‹ í˜¸ ê¸°ë°˜)** ë°©ì‹ìœ¼ë¡œ ì„¤ê³„ë¥¼ ì™„í™”(Relaxation)í•˜ì—¬ ì •ìƒ í•©ì„± ìœ ë„.

### 3. FC Layer Garbage Data Issue
* **ë¬¸ì œ:** Line Bufferê°€ ì±„ì›Œì§€ëŠ” ì´ˆê¸° êµ¬ê°„(Filling state)ì—ì„œ ë¶€ì •í™•í•œ Valid ì‹ í˜¸ë¡œ ì¸í•´ FC Layerì— ì“°ë ˆê¸° ê°’ì´ ìœ ì…ë¨.
* **í•´ê²°:** Valid ì‹ í˜¸ ìƒì„± ë¡œì§ì„ **Data-driven ë°©ì‹**ìœ¼ë¡œ ì¬ì„¤ê³„. Windowê°€ ìœ íš¨í•œ ë°ì´í„°ë¡œ ê½‰ ì°¼ì„ ë•Œë§Œ ì •í™•íˆ Validë¥¼ Highë¡œ ë„ìš°ë„ë¡ ìˆ˜ì •í•˜ì—¬ ì˜¤ë™ì‘ ë°©ì§€.
