
*** Running vivado
    with args -log croc_xilinx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source croc_xilinx.tcl


****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Wed Dec 17 21:58:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source croc_xilinx.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/fpga_aging_build/fpga_aging_build.srcs/utils_1/imports/synth_1/croc_xilinx.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/fpga_aging_build/fpga_aging_build.srcs/utils_1/imports/synth_1/croc_xilinx.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top croc_xilinx -part xcau15p-ffvb676-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-1-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 958795
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2434.797 ; gain = 451.859 ; free physical = 288 ; free virtual = 13666
---------------------------------------------------------------------------------
WARNING: [Synth 8-11067] parameter 'PMP_MAX_REGIONS' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:326]
WARNING: [Synth 8-11067] parameter 'PMP_CFG_W' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:327]
WARNING: [Synth 8-11067] parameter 'PMP_I' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:330]
WARNING: [Synth 8-11067] parameter 'PMP_I2' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:331]
WARNING: [Synth 8-11067] parameter 'PMP_D' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:332]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_CFG' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:530]
WARNING: [Synth 8-11067] parameter 'CSR_OFF_PMP_ADDR' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:531]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MIE_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:534]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPIE_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:535]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_LOW' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:536]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPP_BIT_HIGH' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:537]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_MPRV_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:538]
WARNING: [Synth 8-11067] parameter 'CSR_MSTATUS_TW_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:539]
WARNING: [Synth 8-11067] parameter 'CSR_MISA_MXL' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:542]
WARNING: [Synth 8-11067] parameter 'CSR_MSIX_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:545]
WARNING: [Synth 8-11067] parameter 'CSR_MTIX_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:546]
WARNING: [Synth 8-11067] parameter 'CSR_MEIX_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:547]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_LOW' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:548]
WARNING: [Synth 8-11067] parameter 'CSR_MFIX_BIT_HIGH' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:549]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MML_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:552]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_MMWP_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:553]
WARNING: [Synth 8-11067] parameter 'CSR_MSECCFG_RLB_BIT' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:554]
WARNING: [Synth 8-11067] parameter 'MVENDORID_OFFSET' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:557]
WARNING: [Synth 8-11067] parameter 'MVENDORID_BANK' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:558]
WARNING: [Synth 8-11067] parameter 'MARCHID' declared inside package 'cve2_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_pkg.sv:561]
WARNING: [Synth 8-11067] parameter 'BlockAw' declared inside package 'soc_ctrl_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv:10]
WARNING: [Synth 8-11067] parameter 'SOC_CTRL_BOOTADDR_OFFSET' declared inside package 'soc_ctrl_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv:62]
WARNING: [Synth 8-11067] parameter 'SOC_CTRL_FETCHEN_OFFSET' declared inside package 'soc_ctrl_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv:63]
WARNING: [Synth 8-11067] parameter 'SOC_CTRL_CORESTATUS_OFFSET' declared inside package 'soc_ctrl_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv:64]
WARNING: [Synth 8-11067] parameter 'SOC_CTRL_BOOTMODE_OFFSET' declared inside package 'soc_ctrl_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv:65]
WARNING: [Synth 8-11067] parameter 'SOC_CTRL_SRAM_DLY_OFFSET' declared inside package 'soc_ctrl_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv:66]
WARNING: [Synth 8-11067] parameter 'SOC_CTRL_PERMIT' declared inside package 'soc_ctrl_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_pkg.sv:78]
WARNING: [Synth 8-10940] macro 'ASSERT_I' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:8]
WARNING: [Synth 8-10940] macro 'ASSERT_INIT' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:9]
WARNING: [Synth 8-10940] macro 'ASSERT_FINAL' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:11]
WARNING: [Synth 8-10940] macro 'ASSERT' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:12]
WARNING: [Synth 8-10940] macro 'ASSERT_NEVER' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:13]
WARNING: [Synth 8-10940] macro 'ASSERT_KNOWN' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:14]
WARNING: [Synth 8-10940] macro 'COVER' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:15]
WARNING: [Synth 8-10940] macro 'ASSUME' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:16]
WARNING: [Synth 8-10940] macro 'ASSUME_I' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:17]
WARNING: [Synth 8-10940] macro 'ASSERT_PULSE' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert.svh:102]
WARNING: [Synth 8-10940] macro 'ASSERT_IF' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert.svh:107]
WARNING: [Synth 8-10940] macro 'ASSERT_KNOWN_IF' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert.svh:113]
WARNING: [Synth 8-10940] macro 'ASSUME_FPV' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert.svh:127]
WARNING: [Synth 8-10940] macro 'ASSUME_I_FPV' is redefined [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/include/lowrisc_prim/prim_assert.svh:134]
WARNING: [Synth 8-11067] parameter 'AddressWidth' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:13]
WARNING: [Synth 8-11067] parameter 'GPIO_DIR_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:51]
WARNING: [Synth 8-11067] parameter 'GPIO_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:52]
WARNING: [Synth 8-11067] parameter 'GPIO_IN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:53]
WARNING: [Synth 8-11067] parameter 'GPIO_OUT_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:54]
WARNING: [Synth 8-11067] parameter 'GPIO_TOGGLE_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:55]
WARNING: [Synth 8-11067] parameter 'GPIO_INTRPT_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:56]
WARNING: [Synth 8-11067] parameter 'GPIO_INTRPT_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:57]
WARNING: [Synth 8-11067] parameter 'GPIO_INTRPT_EDGE_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_pkg.sv:58]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'status_o' is not allowed [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/xilinx/hw/croc_xilinx_aging.sv:62]
INFO: [Synth 8-11241] undeclared symbol 'soc_rst', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/xilinx/hw/croc_xilinx_aging.sv:94]
INFO: [Synth 8-11241] undeclared symbol 'soc_gpio_out_en_o', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/xilinx/hw/croc_xilinx_aging.sv:235]
INFO: [Synth 8-6157] synthesizing module 'croc_xilinx' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/xilinx/hw/croc_xilinx_aging.sv:16]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:82819]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:82819]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/fpga_aging_build/fpga_aging_build.runs/synth_1/.Xil/Vivado-958421-dan-alencar/realtime/clk_wiz_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/fpga_aging_build/fpga_aging_build.runs/synth_1/.Xil/Vivado-958421-dan-alencar/realtime/clk_wiz_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rstgen' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'rstgen_bypass' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/rstgen_bypass.sv:15]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_mux2' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv:60]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2779]
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2779]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_mux2' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'rstgen_bypass' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/rstgen_bypass.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'rstgen' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/rstgen.sv:13]
INFO: [Synth 8-6157] synthesizing module 'uart_router' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/uart_router.sv:3]
	Parameter CLK_FREQ bound to: 32'sb00000001001100010010110100000000 
	Parameter BAUD_RATE bound to: 32'sb00000000000000011110100001001000 
	Parameter WATCHDOG_MS bound to: 32'sb00000000000000000000001111101000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/uart_router.sv:90]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/uart_router.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'uart_router' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/uart_router.sv:3]
INFO: [Synth 8-6157] synthesizing module 'croc_soc' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/croc_soc.sv:8]
	Parameter GpioCount bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'sync' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'sync' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/sync.sv:13]
INFO: [Synth 8-6157] synthesizing module 'croc_domain' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/croc_domain.sv:8]
	Parameter GpioCount bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'obi_sram_shim' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_sram_shim.sv:7]
	Parameter ObiCfg[UseRReady] bound to: 1'b0 
	Parameter ObiCfg[CombGnt] bound to: 1'b0 
	Parameter ObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000011 
	Parameter ObiCfg[Integrity] bound to: 1'b0 
	Parameter ObiCfg[BeFull] bound to: 1'b1 
	Parameter ObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'obi_sram_shim' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_sram_shim.sv:7]
INFO: [Synth 8-6157] synthesizing module 'tc_sram_impl' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/tc_sram_impl.sv:27]
	Parameter NumWords bound to: 32'b00000000000000000000001000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'tc_sram' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_sram_xilinx.sv:19]
	Parameter NumWords bound to: 32'b00000000000000000000001000000000 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ByteWidth bound to: 8 - type: integer 
	Parameter NumPorts bound to: 32'b00000000000000000000000000000001 
	Parameter Latency bound to: 32'b00000000000000000000000000000001 
	Parameter SimInit bound to: none - type: string 
	Parameter PrintSimCfg bound to: 1'b0 
	Parameter ImplKey bound to: none - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/home/dan-alencar/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9172]
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: ../../../sw/bin/helloworld.mem - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 1 - type: integer 
	Parameter WRITE_MODE_A bound to: no_change - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/home/dan-alencar/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/home/dan-alencar/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:522]
INFO: [Synth 8-3876] $readmem data file '../../../sw/bin/helloworld.mem' is read successfully [/home/dan-alencar/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:1211]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/home/dan-alencar/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (0#1) [/home/dan-alencar/2025.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:9172]
INFO: [Synth 8-6155] done synthesizing module 'tc_sram' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_sram_xilinx.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'tc_sram_impl' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/tc_sram_impl.sv:27]
INFO: [Synth 8-6157] synthesizing module 'core_wrap' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/core_wrap.sv:8]
INFO: [Synth 8-6157] synthesizing module 'cve2_core' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_core.sv:15]
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 0 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter DmHaltAddr bound to: 32'b00000000000000000000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00000000000000000000100000010000 
INFO: [Synth 8-6157] synthesizing module 'cve2_if_stage' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_if_stage.sv:15]
	Parameter DmHaltAddr bound to: 32'b00000000000000000000100000000000 
	Parameter DmExceptionAddr bound to: 32'b00000000000000000000100000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_if_stage.sv:123]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_if_stage.sv:123]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_if_stage.sv:137]
INFO: [Synth 8-6157] synthesizing module 'cve2_prefetch_buffer' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_prefetch_buffer.sv:12]
INFO: [Synth 8-6157] synthesizing module 'cve2_fetch_fifo' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_fetch_fifo.sv:15]
	Parameter NUM_REQS bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'cve2_fetch_fifo' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_fetch_fifo.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cve2_prefetch_buffer' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_prefetch_buffer.sv:12]
INFO: [Synth 8-6157] synthesizing module 'cve2_compressed_decoder' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:42]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:42]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:45]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:86]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:86]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:124]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:124]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:142]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:142]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:208]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:208]
INFO: [Synth 8-6155] done synthesizing module 'cve2_compressed_decoder' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_compressed_decoder.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'cve2_if_stage' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_if_stage.sv:15]
INFO: [Synth 8-6157] synthesizing module 'cve2_id_stage' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:19]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 0 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:263]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:263]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:277]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:325]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:325]
INFO: [Synth 8-6157] synthesizing module 'cve2_decoder' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:16]
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 0 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:231]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:271]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:300]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:317]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:348]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:348]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:357]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:373]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:398]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:450]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:560]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:586]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:622]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:678]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:720]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:795]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:795]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:965]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:1113]
INFO: [Synth 8-6155] done synthesizing module 'cve2_decoder' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_decoder.sv:16]
INFO: [Synth 8-6157] synthesizing module 'cve2_controller' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_controller.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_controller.sv:356]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_controller.sv:600]
INFO: [Synth 8-6155] done synthesizing module 'cve2_controller' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_controller.sv:12]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:633]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:633]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:635]
INFO: [Synth 8-6155] done synthesizing module 'cve2_id_stage' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_id_stage.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cve2_ex_block' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_ex_block.sv:11]
	Parameter RV32M bound to: 0 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cve2_alu' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:9]
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:60]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:85]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:97]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:120]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:160]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:305]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:372]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:392]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:1322]
INFO: [Synth 8-6155] done synthesizing module 'cve2_alu' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_alu.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'cve2_ex_block' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_ex_block.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_load_store_unit' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:16]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:110]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:110]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:113]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:113]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:121]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:121]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:133]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:133]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:147]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:147]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:167]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:167]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:220]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:220]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:235]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:235]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:274]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:274]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:313]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:313]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:347]
INFO: [Synth 8-6155] done synthesizing module 'cve2_load_store_unit' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_load_store_unit.sv:16]
INFO: [Synth 8-6157] synthesizing module 'cve2_wb' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_wb.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'cve2_wb' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_wb.sv:14]
INFO: [Synth 8-6157] synthesizing module 'cve2_register_file_ff' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_register_file_ff.sv:13]
	Parameter RV32E bound to: 1'b0 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter WordZeroVal bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cve2_register_file_ff' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_register_file_ff.sv:13]
INFO: [Synth 8-6157] synthesizing module 'cve2_cs_registers' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:15]
	Parameter DbgTriggerEn bound to: 1'b1 
	Parameter DbgHwBreakNum bound to: 32'b00000000000000000000000000000001 
	Parameter MHPMCounterNum bound to: 32'b00000000000000000000000000000000 
	Parameter MHPMCounterWidth bound to: 32'b00000000000000000000000000101000 
	Parameter PMPEnable bound to: 1'b0 
	Parameter PMPGranularity bound to: 32'b00000000000000000000000000000000 
	Parameter PMPNumRegions bound to: 32'b00000000000000000000000000000100 
	Parameter RV32E bound to: 1'b0 
	Parameter RV32M bound to: 0 - type: integer 
	Parameter RV32B bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cve2_csr' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000001 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_csr__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:267]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:522]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:623]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:626]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:719]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:719]
INFO: [Synth 8-6157] synthesizing module 'cve2_csr__parameterized1' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000110 
	Parameter ResetValue bound to: 6'b001100 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr__parameterized1' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_csr__parameterized2' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000010011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 19'b0000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr__parameterized2' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_csr__parameterized3' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000111 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 7'b0000000 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr__parameterized3' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_csr__parameterized4' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ResetValue bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr__parameterized4' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_csr__parameterized5' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000100000 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 32'b01000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr__parameterized5' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_csr__parameterized6' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
	Parameter Width bound to: 32'b00000000000000000000000000000011 
	Parameter ShadowCopy bound to: 1'b0 
	Parameter ResetValue bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'cve2_csr__parameterized6' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_csr.sv:11]
INFO: [Synth 8-6157] synthesizing module 'cve2_counter' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
INFO: [Synth 8-6155] done synthesizing module 'cve2_counter' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cve2_counter__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_counter.sv:1]
	Parameter CounterWidth bound to: 32'sb00000000000000000000000001000000 
	Parameter ProvideValUpd bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'cve2_counter__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'cve2_cs_registers' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'cve2_core' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_core.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'core_wrap' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/core_wrap.sv:8]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag.sv:19]
	Parameter IdcodeValue bound to: 32'b00001100000011000101110110110011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag.sv:156]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag.sv:182]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag.sv:213]
INFO: [Synth 8-6157] synthesizing module 'dmi_jtag_tap' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag_tap.sv:19]
	Parameter IrLength bound to: 32'b00000000000000000000000000000101 
	Parameter IdcodeValue bound to: 32'b00001100000011000101110110110011 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag_tap.sv:155]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag_tap.sv:176]
INFO: [Synth 8-6157] synthesizing module 'tc_clk_inverter' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv:51]
INFO: [Synth 8-6155] done synthesizing module 'tc_clk_inverter' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/tech_cells_generic/fpga/tc_clk_xilinx.sv:51]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag_tap.sv:229]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag_tap.sv:229]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag_tap' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag_tap.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dmi_cdc' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_cdc.sv:19]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_clearable' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:54]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src_clearable' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:199]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'sync__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'sync__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src_clearable' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:199]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst_clearable' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:269]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst_clearable' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:269]
INFO: [Synth 8-6157] synthesizing module 'cdc_reset_ctrlr' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr.sv:109]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'cdc_reset_ctrlr_half' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr.sv:187]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter CLEAR_ON_ASYNC_RESET bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'cdc_4phase_src' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_4phase.sv:92]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter DECOUPLED bound to: 1'b0 
	Parameter SEND_RESET_MSG bound to: 1'b1 
	Parameter RESET_MSG bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'sync__parameterized1' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/sync.sv:13]
	Parameter STAGES bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'sync__parameterized1' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/sync.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'cdc_4phase_src' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_4phase.sv:92]
INFO: [Synth 8-6157] synthesizing module 'cdc_4phase_dst' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_4phase.sv:205]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000010 
	Parameter DECOUPLED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'cdc_4phase_dst' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_4phase.sv:205]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr.sv:453]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'cdc_reset_ctrlr_half' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr.sv:187]
INFO: [Synth 8-6155] done synthesizing module 'cdc_reset_ctrlr' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_reset_ctrlr.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_clearable' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:54]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_clearable__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:54]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_src_clearable__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:199]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_src_clearable__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:199]
INFO: [Synth 8-6157] synthesizing module 'cdc_2phase_dst_clearable__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:269]
	Parameter SYNC_STAGES bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_dst_clearable__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:269]
INFO: [Synth 8-6155] done synthesizing module 'cdc_2phase_clearable__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/cdc_2phase_clearable.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'dmi_cdc' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_cdc.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dmi_jtag' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dmi_jtag.sv:19]
INFO: [Synth 8-6157] synthesizing module 'dm_obi_top' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_obi_top.sv:63]
	Parameter IdWidth bound to: 32'b00000000000000000000000000000011 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'dm_top' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_top.sv:20]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'dm_csrs' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_csrs.sv:18]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_csrs.sv:297]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_csrs.sv:371]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv:15]
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'dm_csrs' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_csrs.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_sba' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_sba.sv:18]
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ReadByteEnable bound to: 1'b1 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_sba.sv:75]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_sba.sv:114]
INFO: [Synth 8-6155] done synthesizing module 'dm_sba' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_sba.sv:18]
INFO: [Synth 8-6157] synthesizing module 'dm_mem' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv:19]
	Parameter NrHarts bound to: 32'b00000000000000000000000000000001 
	Parameter BusWidth bound to: 32'b00000000000000000000000000100000 
	Parameter SelectableHarts bound to: 1'b1 
	Parameter DmBaseAddress bound to: 32'b00000000000000000001000000000000 
INFO: [Synth 8-6157] synthesizing module 'debug_rom' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'debug_rom' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/debug_rom/debug_rom.sv:17]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv:145]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv:145]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv:249]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv:289]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv:372]
INFO: [Synth 8-6155] done synthesizing module 'dm_mem' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_mem.sv:19]
INFO: [Synth 8-6155] done synthesizing module 'dm_top' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_top.sv:20]
INFO: [Synth 8-6155] done synthesizing module 'dm_obi_top' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_obi_top.sv:63]
INFO: [Synth 8-6157] synthesizing module 'obi_xbar' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_xbar.sv:8]
	Parameter SbrPortObiCfg[UseRReady] bound to: 1'b0 
	Parameter SbrPortObiCfg[CombGnt] bound to: 1'b0 
	Parameter SbrPortObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter SbrPortObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter SbrPortObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000001 
	Parameter SbrPortObiCfg[Integrity] bound to: 1'b0 
	Parameter SbrPortObiCfg[BeFull] bound to: 1'b1 
	Parameter SbrPortObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[UseRReady] bound to: 1'b0 
	Parameter MgrPortObiCfg[CombGnt] bound to: 1'b0 
	Parameter MgrPortObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter MgrPortObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter MgrPortObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000011 
	Parameter MgrPortObiCfg[Integrity] bound to: 1'b0 
	Parameter MgrPortObiCfg[BeFull] bound to: 1'b1 
	Parameter MgrPortObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter NumSbrPorts bound to: 32'b00000000000000000000000000000100 
	Parameter NumMgrPorts bound to: 32'b00000000000000000000000000000101 
	Parameter NumMaxTrans bound to: 32'b00000000000000000000000000000010 
	Parameter NumAddrRules bound to: 32'b00000000000000000000000000000100 
	Parameter UseIdForRouting bound to: 1'b0 
	Parameter Connectivity bound to: 20'b11111111111111111111 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode.sv:35]
	Parameter NoIndices bound to: 32'b00000000000000000000000000000101 
	Parameter NoRules bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'addr_decode_dync' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode_dync.sv:40]
	Parameter NoIndices bound to: 32'b00000000000000000000000000000101 
	Parameter NoRules bound to: 32'b00000000000000000000000000000100 
	Parameter Napot bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode_dync' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode_dync.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode.sv:35]
INFO: [Synth 8-6157] synthesizing module 'obi_demux' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv:7]
	Parameter ObiCfg[UseRReady] bound to: 1'b0 
	Parameter ObiCfg[CombGnt] bound to: 1'b0 
	Parameter ObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000001 
	Parameter ObiCfg[Integrity] bound to: 1'b0 
	Parameter ObiCfg[BeFull] bound to: 1'b1 
	Parameter ObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter NumMgrPorts bound to: 32'b00000000000000000000000000000101 
	Parameter NumMaxTrans bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/delta_counter.sv:13]
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'obi_demux' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv:7]
INFO: [Synth 8-6157] synthesizing module 'obi_mux' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_mux.sv:10]
	Parameter SbrPortObiCfg[UseRReady] bound to: 1'b0 
	Parameter SbrPortObiCfg[CombGnt] bound to: 1'b0 
	Parameter SbrPortObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter SbrPortObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter SbrPortObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000001 
	Parameter SbrPortObiCfg[Integrity] bound to: 1'b0 
	Parameter SbrPortObiCfg[BeFull] bound to: 1'b1 
	Parameter SbrPortObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter SbrPortObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter SbrPortObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[UseRReady] bound to: 1'b0 
	Parameter MgrPortObiCfg[CombGnt] bound to: 1'b0 
	Parameter MgrPortObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter MgrPortObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter MgrPortObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000011 
	Parameter MgrPortObiCfg[Integrity] bound to: 1'b0 
	Parameter MgrPortObiCfg[BeFull] bound to: 1'b1 
	Parameter MgrPortObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter MgrPortObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter MgrPortObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter NumSbrPorts bound to: 32'b00000000000000000000000000000100 
	Parameter NumMaxTrans bound to: 32'b00000000000000000000000000000010 
	Parameter UseIdForRouting bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv:15]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000010 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv:15]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/rr_arb_tree.sv:49]
	Parameter NumIn bound to: 32'b00000000000000000000000000000100 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lzc' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/lzc.sv:17]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/lzc.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/rr_arb_tree.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'obi_mux' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_mux.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'obi_xbar' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_xbar.sv:8]
INFO: [Synth 8-6157] synthesizing module 'obi_err_sbr' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_err_sbr.sv:7]
	Parameter ObiCfg[UseRReady] bound to: 1'b0 
	Parameter ObiCfg[CombGnt] bound to: 1'b0 
	Parameter ObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000011 
	Parameter ObiCfg[Integrity] bound to: 1'b0 
	Parameter ObiCfg[BeFull] bound to: 1'b1 
	Parameter ObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter NumMaxTrans bound to: 32'b00000000000000000000000000000001 
	Parameter RspData bound to: -1159943394 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv:15]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'obi_err_sbr' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_err_sbr.sv:7]
INFO: [Synth 8-6157] synthesizing module 'addr_decode__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode.sv:35]
	Parameter NoIndices bound to: 32'b00000000000000000000000000000110 
	Parameter NoRules bound to: 32'b00000000000000000000000000000101 
	Parameter Napot bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'addr_decode_dync__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode_dync.sv:40]
	Parameter NoIndices bound to: 32'b00000000000000000000000000000110 
	Parameter NoRules bound to: 32'b00000000000000000000000000000101 
	Parameter Napot bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode_dync__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode_dync.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'addr_decode__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/addr_decode.sv:35]
INFO: [Synth 8-6157] synthesizing module 'obi_demux__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv:7]
	Parameter ObiCfg[UseRReady] bound to: 1'b0 
	Parameter ObiCfg[CombGnt] bound to: 1'b0 
	Parameter ObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000011 
	Parameter ObiCfg[Integrity] bound to: 1'b0 
	Parameter ObiCfg[BeFull] bound to: 1'b1 
	Parameter ObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter NumMgrPorts bound to: 32'b00000000000000000000000000000110 
	Parameter NumMaxTrans bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv:95]
INFO: [Synth 8-6155] done synthesizing module 'obi_demux__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv:7]
INFO: [Synth 8-6157] synthesizing module 'periph_to_reg' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/periph_to_reg.sv:13]
	Parameter AW bound to: 32'b00000000000000000000000000100000 
	Parameter DW bound to: 32'b00000000000000000000000000100000 
	Parameter BW bound to: 32'b00000000000000000000000000001000 
	Parameter IW bound to: 32'b00000000000000000000000000000011 
INFO: [Synth 8-6155] done synthesizing module 'periph_to_reg' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/periph_to_reg.sv:13]
INFO: [Synth 8-6157] synthesizing module 'soc_ctrl_reg_top' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_top.sv:10]
	Parameter BootAddrDefault bound to: 268435456 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 268435456 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: RW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg_arb.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000100000 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
	Parameter DW bound to: 32'sb00000000000000000000000000000001 
	Parameter SWACCESS bound to: RW - type: string 
	Parameter RESVAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/lowrisc_opentitan/prim_subreg.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_top.sv:266]
INFO: [Synth 8-6155] done synthesizing module 'soc_ctrl_reg_top' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/soc_ctrl/soc_ctrl_reg_top.sv:10]
INFO: [Synth 8-6157] synthesizing module 'reg_uart_wrap' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/reg_uart_wrap.sv:31]
	Parameter AddrWidth bound to: 32'b00000000000000000000000000100000 
INFO: [Synth 8-6157] synthesizing module 'reg_to_apb' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/reg_to_apb.sv:7]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/reg_to_apb.sv:52]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/reg_to_apb.sv:52]
INFO: [Synth 8-6155] done synthesizing module 'reg_to_apb' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/register_interface/reg_to_apb.sv:7]
INFO: [Synth 8-6157] synthesizing module 'apb_uart' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/apb_uart.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slib_input_sync' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_input_sync.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'slib_input_sync' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_input_sync.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slib_input_filter' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_input_filter.sv:35]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slib_input_filter' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_input_filter.sv:35]
INFO: [Synth 8-6157] synthesizing module 'uart_interrupt' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_interrupt.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'uart_interrupt' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_interrupt.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slib_edge_detect' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_edge_detect.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'slib_edge_detect' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_edge_detect.sv:35]
INFO: [Synth 8-6157] synthesizing module 'uart_baudgen' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_baudgen.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'uart_baudgen' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_baudgen.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slib_clock_div' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_clock_div.sv:35]
	Parameter RATIO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slib_clock_div' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_clock_div.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slib_fifo' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_fifo.sv:35]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slib_fifo' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_fifo.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slib_fifo__parameterized0' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_fifo.sv:35]
	Parameter WIDTH bound to: 11 - type: integer 
	Parameter SIZE_E bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slib_fifo__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_fifo.sv:35]
INFO: [Synth 8-6157] synthesizing module 'uart_transmitter' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_transmitter.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'uart_transmitter' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_transmitter.sv:35]
INFO: [Synth 8-6157] synthesizing module 'uart_receiver' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_receiver.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slib_counter' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_counter.sv:35]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slib_counter' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_counter.sv:35]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slib_mv_filter' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_mv_filter.sv:35]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'slib_input_filter__parameterized0' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/slib_input_filter.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'uart_receiver' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/uart_receiver.sv:35]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/apb_uart.sv:740]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/apb_uart.sv:787]
INFO: [Synth 8-226] default block is never used [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/apb_uart.sv:880]
INFO: [Synth 8-6155] done synthesizing module 'apb_uart' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/apb_uart.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'reg_uart_wrap' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/reg_uart_wrap.sv:31]
	Parameter ObiCfg[UseRReady] bound to: 1'b0 
	Parameter ObiCfg[CombGnt] bound to: 1'b0 
	Parameter ObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000011 
	Parameter ObiCfg[Integrity] bound to: 1'b0 
	Parameter ObiCfg[BeFull] bound to: 1'b1 
	Parameter ObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter GpioCount bound to: 32'b00000000000000000000000000000100 
	Parameter GpioCount bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_top' (0#1) [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_top.sv:12]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/timer_unit/timer_unit.sv:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/timer_unit/timer_unit.sv:285]
	Parameter GpioCount bound to: 32'b00000000000000000000000000000100 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000000 
	Parameter Napot bound to: 1'b0 
	Parameter NoIndices bound to: 32'b00000000000000000000000000000001 
	Parameter NoRules bound to: 32'b00000000000000000000000000000000 
	Parameter Napot bound to: 1'b0 
	Parameter ObiCfg[UseRReady] bound to: 1'b0 
	Parameter ObiCfg[CombGnt] bound to: 1'b0 
	Parameter ObiCfg[AddrWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[DataWidth] bound to: 32'b00000000000000000000000000100000 
	Parameter ObiCfg[IdWidth] bound to: 32'b00000000000000000000000000000011 
	Parameter ObiCfg[Integrity] bound to: 1'b0 
	Parameter ObiCfg[BeFull] bound to: 1'b1 
	Parameter ObiCfg[OptionalCfg][UseAtop] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseMemtype] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseProt] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][UseDbg] bound to: 1'b0 
	Parameter ObiCfg[OptionalCfg][AUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][WUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RUserWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][MidWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][AChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter ObiCfg[OptionalCfg][RChkWidth] bound to: 32'b00000000000000000000000000000000 
	Parameter NumMgrPorts bound to: 32'b00000000000000000000000000000001 
	Parameter NumMaxTrans bound to: 32'b00000000000000000000000000000010 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/obi/obi_demux.sv:95]
WARNING: [Synth 8-689] width (1) of port connection 'gpio_out_en_o' does not match port width (4) of module 'croc_soc' [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/xilinx/hw/croc_xilinx_aging.sv:235]
WARNING: [Synth 8-3936] Found unconnected internal register 'mhpmcounter_incr_reg' and it is trimmed from '32' to '3' bits. [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/cve2/cve2_cs_registers.sv:1168]
WARNING: [Synth 8-3936] Found unconnected internal register 'havereset_d_aligned_reg' and it is trimmed from '2' to '1' bits. [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/riscv-dbg/dm_csrs.sv:206]
WARNING: [Synth 8-6014] Unused sequential element read_pointer_q_reg was removed.  [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/common_cells/fifo_v3.sv:118]
WARNING: [Synth 8-6014] Unused sequential element iFCR_DMAMode_reg was removed.  [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/apb_uart/apb_uart.sv:361]
WARNING: [Synth 8-6014] Unused sequential element reg_q_reg[toggle] was removed.  [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/croc-main/rtl/gpio/gpio_reg_top.sv:106]
WARNING: [Synth 8-7129] Port testmode_i in module fifo_v3__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][31] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][30] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][29] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][28] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][27] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][26] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][25] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][24] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][23] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][22] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][21] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][20] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][19] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][18] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][17] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][16] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][15] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][14] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][13] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][12] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][11] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][10] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][9] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][8] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][7] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][6] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][5] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][4] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][3] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][2] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][1] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][addr][0] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][we] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][be][3] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][be][2] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][be][1] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][be][0] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][31] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][30] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][29] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][28] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][27] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][26] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][25] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][24] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][23] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][22] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][21] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][20] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][19] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][18] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][17] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][16] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][15] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][14] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][13] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][12] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][11] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][10] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][9] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][8] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][7] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][6] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][5] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][4] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][3] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][2] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][1] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][wdata][0] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port obi_req_i[a][a_optional] in module obi_err_sbr is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[31] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[30] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[29] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[28] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[27] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[26] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[25] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[24] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[23] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[22] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[21] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[20] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[19] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[18] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[17] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[16] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[15] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[14] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[13] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[12] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[11] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[10] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[9] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[8] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[7] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[6] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[5] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[4] in module addr_decode_dync__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module addr_decode_dync__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2636.734 ; gain = 653.797 ; free physical = 213 ; free virtual = 13471
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.672 ; gain = 659.734 ; free physical = 213 ; free virtual = 13470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2642.672 ; gain = 659.734 ; free physical = 213 ; free virtual = 13470
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2642.672 ; gain = 0.000 ; free physical = 212 ; free virtual = 13470
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/fpga_aging_build/fpga_aging_build.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'i_clkwiz'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2749.543 ; gain = 26.219 ; free physical = 359 ; free virtual = 13495
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/fpga_aging_build/fpga_aging_build.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'i_clkwiz'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/constraints/fpga_aging_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'fpga_button_IBUF_inst/O'. [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/constraints/fpga_aging_constraints.xdc:47]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/constraints/fpga_aging_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/constraints/fpga_aging_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/croc_xilinx_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/sources/constraints/fpga_aging_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/croc_xilinx_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/croc_xilinx_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2749.543 ; gain = 0.000 ; free physical = 359 ; free virtual = 13495
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 7 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2749.578 ; gain = 0.000 ; free physical = 359 ; free virtual = 13495
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2749.578 ; gain = 766.641 ; free physical = 248 ; free virtual = 13385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2757.547 ; gain = 774.609 ; free physical = 248 ; free virtual = 13385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2757.547 ; gain = 774.609 ; free physical = 246 ; free virtual = 13383
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'uart_router'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'uart_router'
INFO: [Synth 8-802] inferred FSM for state register 'ls_fsm_cs_reg' in module 'cve2_load_store_unit'
INFO: [Synth 8-802] inferred FSM for state register 'tap_state_q_reg' in module 'dmi_jtag_tap'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cdc_4phase_src'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'cdc_4phase_dst'
INFO: [Synth 8-802] inferred FSM for state register 'initiator_state_q_reg' in module 'cdc_reset_ctrlr_half'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dmi_jtag'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'dm_mem'
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'uart_receiver'
INFO: [Synth 8-802] inferred FSM for state register 'tx_State_reg' in module 'apb_uart'
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'timer_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                               00 |                               00
             TX_LOCK_STM |                               01 |                               10
            TX_LOCK_CROC |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'uart_router'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_IDLE |                               00 |                              000
                RX_START |                               01 |                              001
                 RX_DATA |                               10 |                              010
                 RX_STOP |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'uart_router'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
            WAIT_GNT_MIS |                              001 |                              001
         WAIT_RVALID_MIS |                              010 |                              010
WAIT_RVALID_MIS_GNTS_DONE |                              011 |                              100
                WAIT_GNT |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ls_fsm_cs_reg' using encoding 'sequential' in module 'cve2_load_store_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             RunTestIdle |                 0000000000000001 |                             0001
            SelectDrScan |                 0000000000000010 |                             0010
            SelectIrScan |                 0000000000000100 |                             1001
          TestLogicReset |                 0000000000001000 |                             0000
               CaptureIr |                 0000000000010000 |                             1010
                 ShiftIr |                 0000000000100000 |                             1011
                 Exit1Ir |                 0000000001000000 |                             1100
                 PauseIr |                 0000000010000000 |                             1101
                 Exit2Ir |                 0000000100000000 |                             1110
                UpdateIr |                 0000001000000000 |                             1111
               CaptureDr |                 0000010000000000 |                             0011
                 ShiftDr |                 0000100000000000 |                             0100
                 Exit1Dr |                 0001000000000000 |                             0101
                 PauseDr |                 0010000000000000 |                             0110
                 Exit2Dr |                 0100000000000000 |                             0111
                UpdateDr |                 1000000000000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tap_state_q_reg' using encoding 'one-hot' in module 'dmi_jtag_tap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
         WAIT_ACK_ASSERT |                              010 |                               01
       WAIT_ACK_DEASSERT |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'cdc_4phase_src'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
     WAIT_DOWNSTREAM_ACK |                               01 |                               01
       WAIT_REQ_DEASSERT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'cdc_4phase_dst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ISOLATE |                             0000 |                             0001
        WAIT_ISOLATE_ACK |                             0001 |                             0011
  WAIT_ISOLATE_PHASE_ACK |                             0010 |                             0010
                   CLEAR |                             0011 |                             0100
          WAIT_CLEAR_ACK |                             0100 |                             0110
    WAIT_CLEAR_PHASE_ACK |                             0101 |                             0101
              POST_CLEAR |                             0110 |                             0111
                FINISHED |                             0111 |                             1000
                    IDLE |                             1000 |                             0000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'initiator_state_q_reg' using encoding 'sequential' in module 'cdc_reset_ctrlr_half'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    Read |                              001 |                              001
           WaitReadValid |                              010 |                              010
                   Write |                              011 |                              011
          WaitWriteValid |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dmi_jtag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                  Resume |                               01 |                               10
                      Go |                               10 |                               01
            CmdExecuting |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'sequential' in module 'dm_mem'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                    0000000000001 |                             0000
                   START |                    0000000000010 |                             0001
                    BIT0 |                    0000000000100 |                             0010
                    BIT1 |                    0000000001000 |                             0011
                    BIT2 |                    0000000010000 |                             0100
                    BIT3 |                    0000000100000 |                             0101
                    BIT4 |                    0000001000000 |                             0110
                    BIT5 |                    0000010000000 |                             0111
                    BIT6 |                    0000100000000 |                             1000
                    BIT7 |                    0001000000000 |                             1001
                     PAR |                    0010000000000 |                             1010
                    STOP |                    0100000000000 |                             1011
                   STOP2 |                    1000000000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                   START |                           000010 |                              001
                    DATA |                           000100 |                              010
                     PAR |                           001000 |                              011
                    STOP |                           010000 |                              100
                   MWAIT |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'one-hot' in module 'uart_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  TXIDLE |                               00 |                               00
                 TXSTART |                               01 |                               01
                   TXRUN |                               10 |                               10
                   TXEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_State_reg' using encoding 'sequential' in module 'apb_uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              TRANS_IDLE |                                0 |                               00
               TRANS_RUN |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'timer_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2757.547 ; gain = 774.609 ; free physical = 480 ; free virtual = 13490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 2     
	   2 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 8     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 3     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 19    
	   3 Input    2 Bit       Adders := 6     
	   2 Input    1 Bit       Adders := 15    
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
	   5 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 5     
	               41 Bit    Registers := 1     
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 85    
	               31 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 66    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 75    
	                7 Bit    Registers := 11    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 74    
	                1 Bit    Registers := 193   
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 45    
	   8 Input   64 Bit        Muxes := 2     
	   4 Input   64 Bit        Muxes := 2     
	   5 Input   64 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   41 Bit        Muxes := 4     
	   2 Input   34 Bit        Muxes := 1     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 316   
	   4 Input   32 Bit        Muxes := 14    
	   5 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 5     
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	  16 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 17    
	   2 Input   14 Bit        Muxes := 2     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 11    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 27    
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 13    
	  11 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 15    
	   6 Input    6 Bit        Muxes := 1     
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   9 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 175   
	   6 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 87    
	   5 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 2     
	  32 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 118   
	   3 Input    2 Bit        Muxes := 20    
	   9 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 6     
	  11 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 833   
	   6 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 39    
	   4 Input    1 Bit        Muxes := 35    
	   8 Input    1 Bit        Muxes := 29    
	   9 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 26    
	  11 Input    1 Bit        Muxes := 24    
	  13 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[14]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[10]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[9]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[8]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[7]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[6]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[5]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[4]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[2]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_onehot_state_q_reg[2]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_onehot_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/FSM_onehot_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q_reg[3]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q_reg[2]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/FSM_sequential_initiator_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/FSM_onehot_state_q_reg[2]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/FSM_onehot_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/FSM_onehot_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q_reg[3]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q_reg[2]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/FSM_sequential_initiator_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_q_reg[2]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_q_reg[1]) is unused and will be removed from module dmi_jtag.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_q_reg[0]) is unused and will be removed from module dmi_jtag.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:53 ; elapsed = 00:01:54 . Memory (MB): peak = 2846.172 ; gain = 863.234 ; free physical = 466 ; free virtual = 13396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                       | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_croci_1/\gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_croci_1/\gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
+--------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:01:56 . Memory (MB): peak = 3039.035 ; gain = 1056.098 ; free physical = 376 ; free virtual = 13293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:12 . Memory (MB): peak = 3181.707 ; gain = 1198.770 ; free physical = 439 ; free virtual = 13222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                       | RTL Object                                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_croci_1/\gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
|i_croci_1/\gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst  | gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg | 512 x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      |                 | 
+--------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:14 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 229 ; free virtual = 13012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 231 ; free virtual = 13014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:16 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 231 ; free virtual = 13014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 232 ; free virtual = 13014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 232 ; free virtual = 13014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 231 ; free virtual = 13014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 231 ; free virtual = 13014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFGMUX  |     7|
|3     |CARRY8   |   122|
|4     |LUT1     |    77|
|5     |LUT2     |  1022|
|6     |LUT3     |   766|
|7     |LUT4     |   755|
|8     |LUT5     |  1280|
|9     |LUT6     |  3197|
|10    |MUXF7    |   444|
|11    |MUXF8    |    84|
|12    |RAMB36E2 |     2|
|13    |FDCE     |  4620|
|14    |FDPE     |    25|
|15    |FDRE     |   179|
|16    |IBUF     |     3|
|17    |IBUFDS   |     1|
|18    |OBUF     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 231 ; free virtual = 13014
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:09 ; elapsed = 00:02:11 . Memory (MB): peak = 3392.707 ; gain = 1302.863 ; free physical = 231 ; free virtual = 13014
Synthesis Optimization Complete : Time (s): cpu = 00:02:16 ; elapsed = 00:02:17 . Memory (MB): peak = 3392.707 ; gain = 1409.770 ; free physical = 231 ; free virtual = 13014
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3392.707 ; gain = 0.000 ; free physical = 392 ; free virtual = 13175
INFO: [Netlist 29-17] Analyzing 661 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.707 ; gain = 0.000 ; free physical = 392 ; free virtual = 13175
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 7 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Synth Design complete | Checksum: 8696afe2
INFO: [Common 17-83] Releasing license: Synthesis
367 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:02:21 . Memory (MB): peak = 3392.707 ; gain = 1769.020 ; free physical = 392 ; free virtual = 13175
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2486.346; main = 2464.687; forked = 282.933
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4176.953; main = 3357.188; forked = 995.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3392.707 ; gain = 0.000 ; free physical = 392 ; free virtual = 13175
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/CROC-TU_Graz/fpga-aging-project/fpga_aging_build/fpga_aging_build.runs/synth_1/croc_xilinx.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file croc_xilinx_utilization_synth.rpt -pb croc_xilinx_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 22:01:17 2025...
