Release 13.1 Drc O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Wed Sep 16 10:20:42 2015

drc -z top_level_test.ncd top_level_test.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net NESlatch_or0000 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
