#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Sep 23 10:11:52 2023
# Process ID: 21160
# Current directory: C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1
# Command line: vivado.exe -log medianblur_design_median_blur_accel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source medianblur_design_median_blur_accel_0_0.tcl
# Log file: C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1/medianblur_design_median_blur_accel_0_0.vds
# Journal file: C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1\vivado.jou
# Running On: Kamal-PC, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 34226 MB
#-----------------------------------------------------------
source medianblur_design_median_blur_accel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1461.230 ; gain = 160.609
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspaceHLS/medianblur'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: medianblur_design_median_blur_accel_0_0
Command: synth_design -top medianblur_design_median_blur_accel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2315.863 ; gain = 410.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'medianblur_design_median_blur_accel_0_0' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ip/medianblur_design_median_blur_accel_0_0/synth/medianblur_design_median_blur_accel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_control_s_axi' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_control_s_axi.v:209]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_control_s_axi' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_Block_entry1_proc' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_Block_entry1_proc' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_axis2xfMat_24_16_3840_2160_1_s' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_flow_control_loop_pipe_sequential_init' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_flow_control_loop_pipe_sequential_init' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_regslice_both' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_regslice_both' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_regslice_both__parameterized0' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_regslice_both__parameterized0' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_regslice_both__parameterized1' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_regslice_both__parameterized1' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_axis2xfMat_24_16_3840_2160_1_s' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_410_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_mux_3_2_24_1_1' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_mux_3_2_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_mux_3_2_24_1_1' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_mux_3_2_24_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_435_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xFMedianProc_3_1_16_3_9_s' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianProc_3_1_16_3_9_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xFMedianProc_3_1_16_3_9_s' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianProc_3_1_16_3_9_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_mux_3_2_2_1_1' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_mux_3_2_2_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_mux_3_2_2_1_1' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_mux_3_2_2_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xfMat2axis_24_16_3840_2160_1_s' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xfMat2axis_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_xfMat2axis_24_16_3840_2160_1_s' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_xfMat2axis_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_fifo_w32_d4_S' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_fifo_w32_d4_S_ShiftReg' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_fifo_w32_d4_S_ShiftReg' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_fifo_w32_d4_S' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_fifo_w32_d2_S' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_fifo_w32_d2_S_ShiftReg' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_fifo_w32_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_fifo_w32_d2_S' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_fifo_w24_d2_S' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_fifo_w24_d2_S_ShiftReg' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_fifo_w24_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w24_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_fifo_w24_d2_S' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_fifo_w24_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0_ShiftReg' [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'median_blur_accel' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel.v:9]
INFO: [Synth 8-6155] done synthesizing module 'medianblur_design_median_blur_accel_0_0' (0#1) [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ip/medianblur_design_median_blur_accel_0_0/synth/medianblur_design_median_blur_accel_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ipshared/d932/hdl/verilog/median_blur_accel_control_s_axi.v:274]
WARNING: [Synth 8-7129] Port reset in module median_blur_accel_start_for_medianBlur_3_1_16_3840_2160_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module median_blur_accel_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module median_blur_accel_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module median_blur_accel_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module median_blur_accel_xfMat2axis_24_16_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module median_blur_accel_xFMedianProc_3_1_16_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_VITIS_LOOP_423_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_buf_RAM_S2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module median_blur_accel_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[31] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[30] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[29] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[28] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[27] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[26] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[25] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[24] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[23] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[22] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[21] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[20] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[19] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[18] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[17] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[16] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[15] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[14] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[13] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_dout[12] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_num_data_valid[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_num_data_valid[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_fifo_cap[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_rows_fifo_cap[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[31] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[30] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[29] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[28] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[27] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[26] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[25] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[24] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[23] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[22] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[21] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[20] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[19] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[18] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[17] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[16] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[15] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[14] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[13] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_dout[12] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_num_data_valid[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_num_data_valid[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_fifo_cap[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port p_src_cols_fifo_cap[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_num_data_valid[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[1] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgOutput_data_fifo_cap[0] in module median_blur_accel_medianBlur_3_1_16_3840_2160_1_2_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[1] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_num_data_valid[0] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[1] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port imgInput_data_fifo_cap[0] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TKEEP[2] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TKEEP[1] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TKEEP[0] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TSTRB[2] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TSTRB[1] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_in_TSTRB[0] in module median_blur_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2450.285 ; gain = 544.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2468.207 ; gain = 562.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2468.207 ; gain = 562.910
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 2468.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ip/medianblur_design_median_blur_accel_0_0/constraints/median_blur_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/workspace/medianblur/medianblur.gen/sources_1/bd/medianblur_design/ip/medianblur_design_median_blur_accel_0_0/constraints/median_blur_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2580.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2580.930 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'median_blur_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'median_blur_accel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'median_blur_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'median_blur_accel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	               51 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 38    
	               13 Bit    Registers := 10    
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 78    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 33    
	                1 Bit    Registers := 166   
+---RAMs : 
	              50K Bit	(2160 X 24 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   2 Input   24 Bit        Muxes := 41    
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 169   
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 10    
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 126   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module median_blur_accel.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module median_blur_accel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg   | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst        | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst        | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:11 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg   | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst        | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
|inst        | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg | 2 K x 24(READ_FIRST)   | W |   | 2 K x 24(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------+--------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_1_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/buf_2_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name                                                                                                                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|median_blur_accel | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/icmp_ln181_reg_646_pp0_iter8_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|median_blur_accel | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/icmp_ln338_reg_676_pp0_iter8_reg_reg[0] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|median_blur_accel | medianBlur_3_1_16_3840_2160_1_2_2_U0/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_s_fu_44/grp_xFMedianNxN_3840_2160_3_16_1_2_2_0_2161_3_9_Pipeline_Col_Loop_fu_153/ap_loop_exit_ready_pp0_iter8_reg_reg    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   214|
|2     |LUT1     |    79|
|3     |LUT2     |   207|
|4     |LUT3     |   832|
|5     |LUT4     |   745|
|6     |LUT5     |   870|
|7     |LUT6     |   801|
|8     |RAMB36E1 |     9|
|9     |SRL16E   |    67|
|10    |FDRE     |  2239|
|11    |FDSE     |    34|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:01:35 . Memory (MB): peak = 2580.930 ; gain = 675.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 2580.930 ; gain = 562.910
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 2580.930 ; gain = 675.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2580.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2580.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 29aa6847
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:01:54 . Memory (MB): peak = 2580.930 ; gain = 1081.191
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1/medianblur_design_median_blur_accel_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP medianblur_design_median_blur_accel_0_0, cache-ID = a39846399f63e6eb
INFO: [Coretcl 2-1174] Renamed 43 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/medianblur/medianblur.runs/medianblur_design_median_blur_accel_0_0_synth_1/medianblur_design_median_blur_accel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file medianblur_design_median_blur_accel_0_0_utilization_synth.rpt -pb medianblur_design_median_blur_accel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 10:14:45 2023...
