[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3676203 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3676203 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3676203 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12705574 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22688472 heartbeat IPC: 1.002 cumulative IPC: 1.052 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33714811 heartbeat IPC: 0.9069 cumulative IPC: 0.9987 (Simulation time: 00 hr 03 min 15 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38925325 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 05 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38925325 cumulative IPC: 1.028 (Simulation time: 00 hr 04 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.028 instructions: 40000000 cycles: 38925325
CPU 0 Branch Prediction Accuracy: 96.22% MPKI: 10.56 Average ROB Occupancy at Mispredict: 36.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.013
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457625 HIT:     419901 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457625 HIT:     419901 MISS:      37724 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 309.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685262 HIT:     467191 MISS:     218071 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359610 HIT:     291902 MISS:      67708 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96866 HIT:       6358 MISS:      90508 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142886 HIT:     142561 MISS:        325 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85900 HIT:      26370 MISS:      59530 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6574917 HIT:    6490143 MISS:      84774 MSHR_MERGE:      27661
cpu0->cpu0_L1I LOAD         ACCESS:    6574917 HIT:    6490143 MISS:      84774 MSHR_MERGE:      27661
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.6 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13134608 HIT:   12120612 MISS:    1013996 MSHR_MERGE:     528726
cpu0->cpu0_L1D LOAD         ACCESS:    8048900 HIT:    7518803 MISS:     530097 MSHR_MERGE:     227595
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992066 HIT:    4595579 MISS:     396487 MSHR_MERGE:     299619
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93642 HIT:       6230 MISS:      87412 MSHR_MERGE:       1512
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.12 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5636593 HIT:    5524576 MISS:     112017 MSHR_MERGE:      50842
cpu0->cpu0_ITLB LOAD         ACCESS:    5636593 HIT:    5524576 MISS:     112017 MSHR_MERGE:      50842
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.378 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12433645 HIT:   11713862 MISS:     719783 MSHR_MERGE:     323333
cpu0->cpu0_DTLB LOAD         ACCESS:   12433645 HIT:   11713862 MISS:     719783 MSHR_MERGE:     323333
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.16 cycles
cpu0->LLC TOTAL        ACCESS:     335715 HIT:     194358 MISS:     141357 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67708 HIT:      36492 MISS:      31216 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90508 HIT:      10969 MISS:      79539 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117969 HIT:     117872 MISS:         97 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59530 HIT:      29025 MISS:      30505 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1334
  ROW_BUFFER_MISS:     139921
  AVG DBUS CONGESTED CYCLE: 11.46
Channel 0 WQ ROW_BUFFER_HIT:      11072
  ROW_BUFFER_MISS:      73968
  FULL:          0
Channel 0 REFRESHES ISSUED:       3244
