#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Joonyoung Seo
    tagline: Master candidate of CSDL, POSTECH in Korea
    avatar: KakaoTalk_20230804_142611177 (1).png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: jys2001@postech.ac.kr
    phone: 010 7740 0176
    citizenship: Korean
    website:
    linkedin:
    xing:
    github: knife200
    telegram: # add your nickname without '@' sign
    gitlab:
    bitbucket:
    twitter:
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe
    pdf:

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Normal

      - idiom: 
        level: 

    interests:
      - item: 
        link:

      - item: 
        link:

      - item:
        link:

career-profile:
    title: Career Profile
    summary: |
      Joonyoung Seo received the B.S. degree in Electrical Engineering in 2023 from POSTECH.
      He is currently the M.S. candidate in electrical engineering in 2023 from POSTECH.

education:
    - degree: BSc in Electrical Engineering
      university: POSTECH
      time: 2019 - 2023
      details: |

    - degree: MSc in Electrical Engineering
      university: POSTECH
      time: 2023
      details: |

experiences:
    - role: Intern
      time: 2022
      company: SK Hynix
      details: |
        Researched and developed verification of SRAM with UVM(Universal Verification Methodology).


projects:
    title: Projects
    intro: 

    assignments:
      - title: 3rd Prize in AIX Deep Learning Hardware Design Contest
        link: "https://ssai.snu.ac.kr/ko/board/eventFAQ/view/345"
        tagline: "July 2022"


publications:
    title: Publications
    intro: |

    papers:
      - title:
        link:
        authors:
        conference: 



skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python
        level: 30%

      - name: C++
        level: 30%
        
      - name: Matlab
        level: 30%

      - name: Verilog
        level: 20%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
