# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sumador.srcs/sources_1/new/Sum.vhd" \
"../../../../sumador.srcs/sim_1/new/Test_Bench_Fichero.vhd" \

# Do not sort compile order
nosort
