// Seed: 1559098271
module module_0 #(
    parameter id_1 = 32'd58
) ();
  parameter id_1 = -1'b0;
  assign module_1.id_4 = 0;
  wire [id_1 : id_1] id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd35,
    parameter id_4 = 32'd82
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  inout logic [7:0] id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire _id_2;
  inout wire id_1;
  logic [id_4 : 1] id_6;
  assign id_5[""] = id_2;
  module_0 modCall_1 ();
  wire [-1 : id_2] id_7;
endmodule
