# Solving-SAT-in-FPGA-UCSB
Creating a hardware solver in Verilog and then uploading to FPGA and connecting to a PC to solve SAT problems.

Ben editing test
