 
ANSYS Electronics Desktop Version 2021.1.0, Build: 2020-11-16 21:28:10
Location: /sw/apps/ansys/ansysEM/AnsysEM21.1/Linux64/ansysedt.exe
Batch Script: /beegfs/scratch/joelhoward/QSMSimulations/QSMSource/WendianValidationTesting/SWIFT500um/lumpedR1/YRestR1_ansysRunSimulator.py
Starting Batch Run: 12:40:30 PM  May 09, 2021
Temp directory: /tmp
Project directory: /u/eu/an/joelhoward/Ansoft
[info] Project:YRestR1, Design:Netlist, (info): Processing circuit for new analysis. (12:40:43 PM  May 09, 2021)
[warning] Project:YRestR1, Design:Netlist, omp(warning): The num_threads set in netlist is ignored. (12:40:43 PM  May 09, 2021)
[warning] Project:YRestR1, Design:Netlist, models:resistor(warning): rr1pad1_r1pad2 - Resistance value less than RESMIN, resetting value to 1e-05 (12:40:45 PM  May 09, 2021)
[warning] Project:YRestR1, Design:Netlist, diagnostics(warning): No DC path to ground from node net_q0pad1. (12:40:45 PM  May 09, 2021)
[info] Project:YRestR1, Design:Netlist, (info): See simulation logfile for a complete list of warning messages. (12:40:45 PM  May 09, 2021)
[warning] Project:YRestR1, Design:Netlist, diagnostics(warning): Only one connection for node net_r1pad1. (12:40:45 PM  May 09, 2021)
[info] Project:YRestR1, Design:Netlist, (info): Starting analysis type LNA. (12:40:45 PM  May 09, 2021)
[info] Project:YRestR1, Design:Netlist, (info): Simulation succeeded. Total simulator time: 0:00:01 (12:40:45 PM  May 09, 2021)
Stopping Batch Run: 12:40:48 PM  May 09, 2021
