// Seed: 1066762184
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_21, id_22;
  assign id_5[1] = 1'd0;
  assign id_17   = id_18;
  wire id_23;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_11;
  always id_9 = #1 1;
  wire id_12;
  logic [7:0] id_13;
  module_0(
      id_12,
      id_5,
      id_8,
      id_5,
      id_13,
      id_8,
      id_11,
      id_11,
      id_11,
      id_8,
      id_5,
      id_11,
      id_2,
      id_8,
      id_8,
      id_1,
      id_7,
      id_8,
      id_12,
      id_2
  );
  assign id_13[1] = {id_4};
endmodule
