//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31833905
// Cuda compilation tools, release 11.8, V11.8.89
// Based on NVVM 7.0.1
//

.version 7.8
.target sm_52
.address_size 64

	// .globl	groupnorm_forward_kernel2

.visible .entry groupnorm_forward_kernel2(
	.param .u64 groupnorm_forward_kernel2_param_0,
	.param .u64 groupnorm_forward_kernel2_param_1,
	.param .u64 groupnorm_forward_kernel2_param_2,
	.param .u64 groupnorm_forward_kernel2_param_3,
	.param .u64 groupnorm_forward_kernel2_param_4,
	.param .u64 groupnorm_forward_kernel2_param_5,
	.param .u32 groupnorm_forward_kernel2_param_6,
	.param .u32 groupnorm_forward_kernel2_param_7,
	.param .u32 groupnorm_forward_kernel2_param_8,
	.param .u32 groupnorm_forward_kernel2_param_9,
	.param .u32 groupnorm_forward_kernel2_param_10
)
{
	.reg .pred 	%p<24>;
	.reg .f32 	%f<122>;
	.reg .b32 	%r<74>;
	.reg .b64 	%rd<40>;


	ld.param.u64 	%rd20, [groupnorm_forward_kernel2_param_0];
	ld.param.u64 	%rd18, [groupnorm_forward_kernel2_param_1];
	ld.param.u64 	%rd19, [groupnorm_forward_kernel2_param_2];
	ld.param.u64 	%rd21, [groupnorm_forward_kernel2_param_3];
	ld.param.u64 	%rd22, [groupnorm_forward_kernel2_param_4];
	ld.param.u64 	%rd23, [groupnorm_forward_kernel2_param_5];
	ld.param.u32 	%r39, [groupnorm_forward_kernel2_param_6];
	ld.param.u32 	%r35, [groupnorm_forward_kernel2_param_7];
	ld.param.u32 	%r36, [groupnorm_forward_kernel2_param_8];
	ld.param.u32 	%r37, [groupnorm_forward_kernel2_param_9];
	ld.param.u32 	%r38, [groupnorm_forward_kernel2_param_10];
	cvta.to.global.u64 	%rd1, %rd20;
	cvta.to.global.u64 	%rd2, %rd23;
	cvta.to.global.u64 	%rd3, %rd22;
	cvta.to.global.u64 	%rd4, %rd21;
	mov.u32 	%r40, %nctaid.x;
	mov.u32 	%r41, %ctaid.y;
	mov.u32 	%r42, %ctaid.x;
	mad.lo.s32 	%r43, %r41, %r40, %r42;
	mov.u32 	%r44, %ntid.x;
	mov.u32 	%r45, %tid.x;
	mad.lo.s32 	%r1, %r43, %r44, %r45;
	setp.ge.s32 	%p1, %r1, %r39;
	@%p1 bra 	$L__BB0_32;

	mul.lo.s32 	%r2, %r37, %r36;
	setp.lt.s32 	%p2, %r38, 1;
	@%p2 bra 	$L__BB0_21;

	setp.gt.s32 	%p3, %r2, 0;
	mul.lo.s32 	%r3, %r1, %r38;
	cvt.rn.f32.s32 	%f1, %r2;
	@%p3 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_3;

$L__BB0_5:
	add.s32 	%r6, %r2, -1;
	and.b32  	%r7, %r2, 3;
	sub.s32 	%r8, %r2, %r7;
	mov.u32 	%r48, 0;
	mov.u32 	%r63, %r48;

$L__BB0_6:
	add.s32 	%r10, %r63, %r3;
	mul.lo.s32 	%r11, %r10, %r2;
	setp.lt.u32 	%p5, %r6, 3;
	mov.f32 	%f121, 0f00000000;
	mov.u32 	%r66, %r48;
	mov.f32 	%f120, %f121;
	@%p5 bra 	$L__BB0_9;

	mov.u32 	%r66, 0;
	mov.u32 	%r65, %r8;

$L__BB0_8:
	add.s32 	%r51, %r66, %r11;
	mul.wide.s32 	%rd27, %r51, 4;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.f32 	%f28, [%rd28];
	add.f32 	%f29, %f120, %f28;
	fma.rn.f32 	%f30, %f28, %f28, %f121;
	ld.global.f32 	%f31, [%rd28+4];
	add.f32 	%f32, %f29, %f31;
	fma.rn.f32 	%f33, %f31, %f31, %f30;
	ld.global.f32 	%f34, [%rd28+8];
	add.f32 	%f35, %f32, %f34;
	fma.rn.f32 	%f36, %f34, %f34, %f33;
	ld.global.f32 	%f37, [%rd28+12];
	add.f32 	%f120, %f35, %f37;
	fma.rn.f32 	%f121, %f37, %f37, %f36;
	add.s32 	%r66, %r66, 4;
	add.s32 	%r65, %r65, -4;
	setp.ne.s32 	%p6, %r65, 0;
	@%p6 bra 	$L__BB0_8;

$L__BB0_9:
	setp.eq.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB0_13;

	setp.eq.s32 	%p8, %r7, 1;
	add.s32 	%r52, %r66, %r11;
	mul.wide.s32 	%rd29, %r52, 4;
	add.s64 	%rd5, %rd1, %rd29;
	ld.global.f32 	%f38, [%rd5];
	add.f32 	%f120, %f120, %f38;
	fma.rn.f32 	%f121, %f38, %f38, %f121;
	@%p8 bra 	$L__BB0_13;

	setp.eq.s32 	%p9, %r7, 2;
	ld.global.f32 	%f39, [%rd5+4];
	add.f32 	%f120, %f120, %f39;
	fma.rn.f32 	%f121, %f39, %f39, %f121;
	@%p9 bra 	$L__BB0_13;

	ld.global.f32 	%f40, [%rd5+8];
	add.f32 	%f120, %f120, %f40;
	fma.rn.f32 	%f121, %f40, %f40, %f121;

$L__BB0_13:
	mul.wide.s32 	%rd30, %r10, 4;
	add.s64 	%rd31, %rd3, %rd30;
	div.rn.f32 	%f20, %f120, %f1;
	st.global.f32 	[%rd31], %f20;
	mul.f32 	%f41, %f20, %f20;
	div.rn.f32 	%f42, %f121, %f1;
	sub.f32 	%f43, %f42, %f41;
	add.s64 	%rd6, %rd2, %rd30;
	st.global.f32 	[%rd6], %f43;
	mov.u32 	%r69, 0;
	@%p5 bra 	$L__BB0_16;

	mov.u32 	%r68, %r8;

$L__BB0_15:
	add.s32 	%r55, %r69, %r11;
	mul.wide.s32 	%rd32, %r55, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.f32 	%f44, [%rd33];
	sub.f32 	%f45, %f44, %f20;
	ld.global.f32 	%f46, [%rd6];
	add.f32 	%f47, %f46, 0f3727C5AC;
	sqrt.rn.f32 	%f48, %f47;
	div.rn.f32 	%f49, %f45, %f48;
	add.s64 	%rd34, %rd4, %rd32;
	st.global.f32 	[%rd34], %f49;
	ld.global.f32 	%f50, [%rd33+4];
	sub.f32 	%f51, %f50, %f20;
	ld.global.f32 	%f52, [%rd6];
	add.f32 	%f53, %f52, 0f3727C5AC;
	sqrt.rn.f32 	%f54, %f53;
	div.rn.f32 	%f55, %f51, %f54;
	st.global.f32 	[%rd34+4], %f55;
	ld.global.f32 	%f56, [%rd33+8];
	sub.f32 	%f57, %f56, %f20;
	ld.global.f32 	%f58, [%rd6];
	add.f32 	%f59, %f58, 0f3727C5AC;
	sqrt.rn.f32 	%f60, %f59;
	div.rn.f32 	%f61, %f57, %f60;
	st.global.f32 	[%rd34+8], %f61;
	ld.global.f32 	%f62, [%rd33+12];
	sub.f32 	%f63, %f62, %f20;
	ld.global.f32 	%f64, [%rd6];
	add.f32 	%f65, %f64, 0f3727C5AC;
	sqrt.rn.f32 	%f66, %f65;
	div.rn.f32 	%f67, %f63, %f66;
	st.global.f32 	[%rd34+12], %f67;
	add.s32 	%r69, %r69, 4;
	add.s32 	%r68, %r68, -4;
	setp.ne.s32 	%p11, %r68, 0;
	@%p11 bra 	$L__BB0_15;

$L__BB0_16:
	@%p7 bra 	$L__BB0_20;

	setp.eq.s32 	%p13, %r7, 1;
	add.s32 	%r56, %r69, %r11;
	mul.wide.s32 	%rd35, %r56, 4;
	add.s64 	%rd7, %rd1, %rd35;
	ld.global.f32 	%f68, [%rd7];
	sub.f32 	%f69, %f68, %f20;
	ld.global.f32 	%f70, [%rd6];
	add.f32 	%f71, %f70, 0f3727C5AC;
	sqrt.rn.f32 	%f72, %f71;
	div.rn.f32 	%f73, %f69, %f72;
	add.s64 	%rd8, %rd4, %rd35;
	st.global.f32 	[%rd8], %f73;
	@%p13 bra 	$L__BB0_20;

	setp.eq.s32 	%p14, %r7, 2;
	ld.global.f32 	%f74, [%rd7+4];
	sub.f32 	%f75, %f74, %f20;
	ld.global.f32 	%f76, [%rd6];
	add.f32 	%f77, %f76, 0f3727C5AC;
	sqrt.rn.f32 	%f78, %f77;
	div.rn.f32 	%f79, %f75, %f78;
	st.global.f32 	[%rd8+4], %f79;
	@%p14 bra 	$L__BB0_20;

	ld.global.f32 	%f80, [%rd7+8];
	sub.f32 	%f81, %f80, %f20;
	ld.global.f32 	%f82, [%rd6];
	add.f32 	%f83, %f82, 0f3727C5AC;
	sqrt.rn.f32 	%f84, %f83;
	div.rn.f32 	%f85, %f81, %f84;
	st.global.f32 	[%rd8+8], %f85;

$L__BB0_20:
	add.s32 	%r63, %r63, 1;
	setp.lt.s32 	%p15, %r63, %r38;
	@%p15 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_21;

$L__BB0_3:
	mov.f32 	%f21, 0f00000000;
	div.rn.f32 	%f2, %f21, %f1;
	mul.f32 	%f22, %f2, %f2;
	sub.f32 	%f3, %f2, %f22;
	mov.u32 	%r62, 0;

$L__BB0_4:
	add.s32 	%r47, %r62, %r3;
	mul.wide.s32 	%rd24, %r47, 4;
	add.s64 	%rd25, %rd3, %rd24;
	st.global.f32 	[%rd25], %f2;
	add.s64 	%rd26, %rd2, %rd24;
	st.global.f32 	[%rd26], %f3;
	add.s32 	%r62, %r62, 1;
	setp.lt.s32 	%p4, %r62, %r38;
	@%p4 bra 	$L__BB0_4;

$L__BB0_21:
	setp.lt.s32 	%p16, %r35, 1;
	@%p16 bra 	$L__BB0_32;

	setp.lt.s32 	%p17, %r36, 1;
	@%p17 bra 	$L__BB0_32;

	add.s32 	%r23, %r36, -1;
	and.b32  	%r24, %r36, 3;
	sub.s32 	%r25, %r36, %r24;
	add.s64 	%rd9, %rd4, 8;
	cvta.to.global.u64 	%rd10, %rd19;
	cvta.to.global.u64 	%rd11, %rd18;
	mul.lo.s32 	%r26, %r1, %r35;
	mov.u32 	%r57, 0;
	mov.u32 	%r70, %r57;

$L__BB0_24:
	add.s32 	%r59, %r70, %r26;
	mul.lo.s32 	%r28, %r59, %r36;
	mul.wide.s32 	%rd36, %r70, 4;
	add.s64 	%rd12, %rd11, %rd36;
	add.s64 	%rd13, %rd10, %rd36;
	setp.lt.u32 	%p18, %r23, 3;
	mov.u32 	%r73, %r57;
	@%p18 bra 	$L__BB0_27;

	mul.wide.s32 	%rd37, %r28, 4;
	add.s64 	%rd39, %rd9, %rd37;
	mov.u32 	%r73, 0;
	mov.u32 	%r72, %r25;

$L__BB0_26:
	ld.global.f32 	%f86, [%rd12];
	ld.global.f32 	%f87, [%rd39+-8];
	ld.global.f32 	%f88, [%rd13];
	fma.rn.f32 	%f89, %f87, %f86, %f88;
	st.global.f32 	[%rd39+-8], %f89;
	ld.global.f32 	%f90, [%rd12];
	ld.global.f32 	%f91, [%rd39+-4];
	ld.global.f32 	%f92, [%rd13];
	fma.rn.f32 	%f93, %f91, %f90, %f92;
	st.global.f32 	[%rd39+-4], %f93;
	ld.global.f32 	%f94, [%rd12];
	ld.global.f32 	%f95, [%rd39];
	ld.global.f32 	%f96, [%rd13];
	fma.rn.f32 	%f97, %f95, %f94, %f96;
	st.global.f32 	[%rd39], %f97;
	ld.global.f32 	%f98, [%rd12];
	ld.global.f32 	%f99, [%rd39+4];
	ld.global.f32 	%f100, [%rd13];
	fma.rn.f32 	%f101, %f99, %f98, %f100;
	st.global.f32 	[%rd39+4], %f101;
	add.s32 	%r73, %r73, 4;
	add.s64 	%rd39, %rd39, 16;
	add.s32 	%r72, %r72, -4;
	setp.ne.s32 	%p19, %r72, 0;
	@%p19 bra 	$L__BB0_26;

$L__BB0_27:
	setp.eq.s32 	%p20, %r24, 0;
	@%p20 bra 	$L__BB0_31;

	setp.eq.s32 	%p21, %r24, 1;
	add.s32 	%r61, %r73, %r28;
	mul.wide.s32 	%rd38, %r61, 4;
	add.s64 	%rd17, %rd4, %rd38;
	ld.global.f32 	%f102, [%rd12];
	ld.global.f32 	%f103, [%rd17];
	ld.global.f32 	%f104, [%rd13];
	fma.rn.f32 	%f105, %f103, %f102, %f104;
	st.global.f32 	[%rd17], %f105;
	@%p21 bra 	$L__BB0_31;

	setp.eq.s32 	%p22, %r24, 2;
	ld.global.f32 	%f106, [%rd12];
	ld.global.f32 	%f107, [%rd17+4];
	ld.global.f32 	%f108, [%rd13];
	fma.rn.f32 	%f109, %f107, %f106, %f108;
	st.global.f32 	[%rd17+4], %f109;
	@%p22 bra 	$L__BB0_31;

	ld.global.f32 	%f110, [%rd12];
	ld.global.f32 	%f111, [%rd17+8];
	ld.global.f32 	%f112, [%rd13];
	fma.rn.f32 	%f113, %f111, %f110, %f112;
	st.global.f32 	[%rd17+8], %f113;

$L__BB0_31:
	add.s32 	%r70, %r70, 1;
	setp.lt.s32 	%p23, %r70, %r35;
	@%p23 bra 	$L__BB0_24;

$L__BB0_32:
	ret;

}

