# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/clk_wiz_0" --include "../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new" --include "../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/simulation_model" --include "../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/clk_wiz_for_cpu" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/clk_wiz_for_cpu/clk_wiz_for_cpu_sim_netlist.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/sd_mem/sim/sd_mem.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_mc.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ddr2_ram_mig_sim.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/ddr2_ram/ddr2_ram/user_design/rtl/ddr2_ram.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/ip/cache/sim/cache.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/ALU.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/CPU.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/ControlUnit.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/DIVU.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/DIV_m.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/ThreeLevelMem/DataBus.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/MDU.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/ThreeLevelMem/SD.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/SOPC.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/ctrl.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/data_ram.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/simulation_model/ddr2_model.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/ThreeLevelMem/ddr2_read_control.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/ThreeLevelMem/ddr2_wr.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/ThreeLevelMem/ddr2_write_control.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/ex.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/ex_mem.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/hilo_reg.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/id_ex.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/if_id.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/loadboard/io_sel.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/mem.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/mem_wb.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/mult.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/multu.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/pc_reg.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/regfile.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/ThreeLevelMem/sealedDDR.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/seg7x16.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sources_1/new/PipelineCpu/loadboard/sw_mem_sel.v" \
"../../../../Pipeline_with_ThreeLevelMem.srcs/sim_1/new/SOPC_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
