-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/full_rx_ip_src_Compare_To_Constant_block2.vhd
-- Created: 2024-10-04 16:56:23
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_rx_ip_src_Compare_To_Constant_block2
-- Source Path: HDLRx/full_rx/rx_demodulator_full/ofdm_symbol_sync/m_cox/Compare To Constant
-- Hierarchy Level: 4
-- Model version: 1.104
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_rx_ip_src_Compare_To_Constant_block2 IS
  PORT( u                                 :   IN    std_logic_vector(42 DOWNTO 0);  -- sfix43_En31
        y                                 :   OUT   std_logic
        );
END full_rx_ip_src_Compare_To_Constant_block2;


ARCHITECTURE rtl OF full_rx_ip_src_Compare_To_Constant_block2 IS

  -- Signals
  SIGNAL u_signed                         : signed(42 DOWNTO 0);  -- sfix43_En31
  SIGNAL Constant_out1                    : signed(42 DOWNTO 0);  -- sfix43_En31
  SIGNAL Compare_out1                     : std_logic;

BEGIN
  u_signed <= signed(u);

  Constant_out1 <= signed'("0000000000010000000000000000000000000000000");

  
  Compare_out1 <= '1' WHEN u_signed >= Constant_out1 ELSE
      '0';

  y <= Compare_out1;

END rtl;

