## What
- Short summary of the change

## Why
- Context / reason / issue link

## Tests
- [ ] ERC/DRC pass in CI
- [ ] Schematic sanity (no unconnected power pins unless intentional)
- [ ] PCB DRC clean (tracks/clearance per fab rules)

## Notes
- Screenshots/renders/logs if relevant
