$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ reset $end
  $var wire 8 % counter [7:0] $end
  $scope module top $end
   $var wire 1 # clk $end
   $var wire 1 $ reset $end
   $var wire 8 % counter [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b00000000 %
#5
0#
#10
1#
0$
b00000001 %
#15
0#
#20
1#
b00000010 %
#25
0#
#30
1#
b00000011 %
#35
0#
#40
1#
b00000100 %
#45
0#
#50
1#
b00000101 %
#55
0#
#60
1#
b00000110 %
#65
0#
#70
1#
b00000111 %
#75
0#
#80
1#
b00001000 %
#85
0#
#90
1#
b00001001 %
#95
0#
#100
1#
b00001010 %
#105
0#
#110
1#
b00001011 %
#115
0#
#120
1#
b00001100 %
#125
0#
#130
1#
b00001101 %
#135
0#
#140
1#
b00001110 %
#145
0#
#150
1#
b00001111 %
#155
0#
#160
1#
b00010000 %
#165
0#
#170
1#
b00010001 %
#175
0#
#180
1#
b00010010 %
#185
0#
#190
1#
b00010011 %
#195
0#
#200
1#
b00010100 %
#205
0#
#210
1#
b00010101 %
#215
0#
#220
1#
b00010110 %
#225
0#
#230
1#
b00010111 %
#235
0#
#240
1#
b00011000 %
#245
0#
#250
1#
b00011001 %
#255
0#
#260
1#
b00011010 %
#265
0#
#270
1#
b00011011 %
#275
0#
#280
1#
b00011100 %
#285
0#
#290
1#
b00011101 %
#295
0#
#300
1#
b00011110 %
#305
0#
#310
1#
b00011111 %
#315
0#
#320
1#
b00100000 %
#325
0#
#330
1#
b00100001 %
#335
0#
#340
1#
b00100010 %
#345
0#
#350
1#
b00100011 %
#355
0#
#360
1#
b00100100 %
#365
0#
#370
1#
b00100101 %
#375
0#
#380
1#
b00100110 %
#385
0#
#390
1#
b00100111 %
#395
0#
#400
1#
b00101000 %
#405
0#
#410
1#
b00101001 %
#415
0#
#420
1#
b00101010 %
#425
0#
#430
1#
b00101011 %
#435
0#
#440
1#
b00101100 %
#445
0#
#450
1#
b00101101 %
#455
0#
#460
1#
b00101110 %
#465
0#
#470
1#
b00101111 %
#475
0#
#480
1#
b00110000 %
#485
0#
#490
1#
b00110001 %
#495
0#
