# Loading project try
ls
# black.mif
# c5_pin_model_dump.txt
# control
# control OLD.v
# control.v
# control.v.bak
# datapath
# datapath.v
# datapath.v.bak
# db
# incremental_db
# onehot_bb.v
# onehot.qip
# onehot.v
# output_files
# part2.qpf
# part2.qsf
# part2.qws
# part2.v
# part2.v.bak
# proj.do
# ram40x32_bb.v
# ram40x32.qip
# ram40x32.v
# simulation
# transcript
# try.mpf
# vga_adapter.bsf
# vga_adapter.v
# vga_address_translator.v
# vga_controller.v
# vga_pll.v
# vsim.wlf
# white.mif
# work
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:29 on Apr 01,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module onehot
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 14:29:32 on Apr 01,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 14:29:32 on Apr 01,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:36:30 on Apr 01,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module onehot
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 14:36:30 on Apr 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:36:31 on Apr 01,2019, Elapsed time: 0:06:59
# Errors: 0, Warnings: 4
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 14:36:31 on Apr 01,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:23 on Apr 01,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module onehot
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 14:37:28 on Apr 01,2019, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# End time: 14:37:29 on Apr 01,2019, Elapsed time: 0:00:58
# Errors: 0, Warnings: 4
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 14:37:29 on Apr 01,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:34 on Apr 01,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module onehot
# -- Compiling module control
# ** Error: (vlog-13069) ** while parsing file included at part2.v(3)
# ** at control.v(288): near "else": syntax error, unexpected else.
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# End time: 14:48:35 on Apr 01,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./proj.do line 3
# /s/appspace/quartus-17.0.0.595/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -timescale 1ns/1ns part2.v"

do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:03 on Apr 01,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module onehot
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 14:49:06 on Apr 01,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# End time: 14:49:07 on Apr 01,2019, Elapsed time: 0:11:38
# Errors: 4, Warnings: 4
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 14:49:07 on Apr 01,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:42 on Apr 01,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module onehot
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 14:52:42 on Apr 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:52:43 on Apr 01,2019, Elapsed time: 0:03:36
# Errors: 0, Warnings: 4
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 14:52:43 on Apr 01,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
do proj.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:52 on Apr 01,2019
# vlog -reportprogress 300 -timescale 1ns/1ns part2.v 
# -- Compiling module datapath
# -- Compiling module counter4
# -- Compiling module counter17
# -- Compiling module ram40x32
# -- Compiling module onehot
# -- Compiling module control
# -- Compiling module counter16
# -- Compiling module counter40
# -- Compiling module counter30
# -- Compiling module rate_div
# -- Compiling module part2
# -- Compiling module try
# 
# Top level modules:
# 	part2
# 	try
# End time: 15:05:52 on Apr 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:05:52 on Apr 01,2019, Elapsed time: 0:13:09
# Errors: 0, Warnings: 4
# vsim -L altera_mf_ver -L lpm_ver try 
# Start time: 15:05:52 on Apr 01,2019
# Loading work.try
# Loading work.datapath
# Loading work.counter17
# Loading work.counter4
# Loading work.control
# Loading work.counter30
# Loading work.counter16
# Loading work.counter40
# Loading work.ram40x32
# Loading altera_mf_ver.altsyncram
# Loading work.rate_div
# Loading work.onehot
# Loading lpm_ver.lpm_decode
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r0/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./258/proj/lab7_part2/lab7_part2/white.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./258/proj/lab7_part2/lab7_part2/white.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./258/proj/lab7_part2/lab7_part2/white.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /try/c0/r1/altsyncram_component/m_default/altsyncram_inst
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
