

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Thu Dec  8 09:25:07 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.74|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|  100|    4|  101|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |   96|   96|        13|         12|          1|     8|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    444|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     25|
|Register         |        -|      -|      93|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      93|    469|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |proc_fu_270_p2          |     +    |      0|  0|    4|           4|           1|
    |sh_assign_fu_143_p2     |     +    |      0|  0|    9|           8|           9|
    |p_Val2_7_i_i_fu_244_p2  |     -    |      0|  0|   32|           1|          32|
    |tmp_1_i_i_fu_157_p2     |     -    |      0|  0|    8|           7|           8|
    |ap_sig_209              |    and   |      0|  0|    1|           1|           1|
    |cond_fu_258_p2          |   icmp   |      0|  0|   11|          32|           1|
    |exitcond_i_fu_264_p2    |   icmp   |      0|  0|    2|           4|           5|
    |tmp_3_i_i_fu_203_p2     |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_187              |    or    |      0|  0|    1|           1|           1|
    |ap_sig_210              |    or    |      0|  0|    1|           1|           1|
    |p_Val2_3_fu_237_p3      |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_250_p3      |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_167_p3   |  select  |      0|  0|    9|           1|           9|
    |tmp_5_i_i_fu_209_p2     |    shl   |      0|  0|  239|          78|          78|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0|  444|         164|         234|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  15|         17|    1|         17|
    |proc_i_phi_fu_114_p4  |   4|          2|    4|          8|
    |proc_i_reg_110        |   4|          2|    4|          8|
    |strm_in_V_blk_n       |   1|          2|    1|          2|
    |strm_out_V_blk_n      |   1|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  25|         25|   11|         37|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  16|   0|   16|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |cond_reg_297           |   1|   0|    1|          0|
    |exitcond_i_reg_301     |   1|   0|    1|          0|
    |isNeg_reg_286          |   1|   0|    1|          0|
    |loc_V_1_reg_281        |  23|   0|   23|          0|
    |p_Val2_s_reg_276       |  32|   0|   32|          0|
    |proc_i_reg_110         |   4|   0|    4|          0|
    |proc_reg_305           |   4|   0|    4|          0|
    |sh_assign_1_reg_291    |   9|   0|    9|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  93|   0|   93|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

