Ronald C. de Vries, Comment on Lawler's multilevel Boolean minimization, Communications of the ACM, v.13 n.4, p.265-266, April 1970
L. Diaz-Olavarrieta , S. G. Zaky, A new synthesis technique for multilevel combinational circuits, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
Maurizio Damiani , Jerry Chih-Yuan Yang , Giovanni De Micheli, Optimization of combinational logic circuits based on compatible gates, Proceedings of the 30th international conference on Design automation, p.631-636, June 14-18, 1993, Dallas, Texas, United States
Hirendu Vaishnav , Massoud Pedram, Minimizing the routing cost during logic extraction, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.70-75, June 12-16, 1995, San Francisco, California, United States
Tsutomu Sasao, An application of multiple-valued logic to a design of programmable logic arrays, Proceedings of the eighth international symposium on Multiple-valued logic, p.65-72, January 1978, Rosemont, Illinois, United States
Ronald C. De Vries, Minimal Sets of Distinct Literals for a Logically Passive Function, Journal of the ACM (JACM), v.18 n.3, p.431-443, July 1971
Neil C. Rowe, Absolute Bounds on Set Intersection and Union Sizes from Distribution Information, IEEE Transactions on Software Engineering, v.14 n.7, p.1033-1048, July 1988
Vivek V. Shende , Aditya K. Prasad , Igor L. Markov , John P. Hayes, Reversible logic circuit synthesis, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.353-360, November 10-14, 2002, San Jose, California
E. S. Davidson, An Algorithm for NAND Decomposition Under Network Constraints, IEEE Transactions on Computers, v.18 n.12, p.1098-1109, December 1969
Minos Garofalakis , Aristides Gionis , Rajeev Rastogi , S. Seshadri , Kyuseok Shim, XTRACT: Learning Document Type Descriptors from XML Document Collections, Data Mining and Knowledge Discovery, v.7 n.1, p.23-56, January 2003
Robert K. Brayton, The future of logic synthesis and verification, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
