#-----------------------------------------------------------
# Vivado v2017.1_sdx (64-bit)
# SW Build 1915620 on Thu Jun 22 17:54:59 MDT 2017
# IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
# Start of session at: Tue Mar  6 10:13:30 2018
# Process ID: 30507
# Current directory: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado
# Command line: vivado ./xillydemo.xpr
# Log file: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/vivado.log
# Journal file: /home/cho/hCODE_dev/hFPGA2/shell-kc705-xillybus-ap_fifo128/verilog/vivado/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/cho/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1460] Use of init.tcl in /opt2/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script '/opt2/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
start_gui
open_project ./xillydemo.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt2/Xilinx/SDx/2017.1/Vivado/data/ip'.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  6 10:18:33 2018...
