Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Apr 26 12:52:59 2017
| Host         : 2002-13 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file chip_8B_board_debug_control_sets_placed.rpt
| Design       : chip_8B_board_debug
| Device       : xc7a100t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   111 |
| Unused register locations in slices containing registers |   431 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              40 |           27 |
| No           | No                    | Yes                    |              50 |           40 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |             310 |          138 |
| Yes          | No                    | Yes                    |              58 |           28 |
| Yes          | Yes                   | No                     |             111 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|             Clock Signal             |               Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|  my_core/RAND_reg[0]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[0]__0_C       |                1 |              1 |
|  my_core/RAND_reg[10]__0_LDC_i_1_n_0 |                                           | my_mem_controller/RAND_reg[10]__0_C      |                1 |              1 |
|  my_core/RAND_reg[11]__0_LDC_i_1_n_0 |                                           | my_mem_controller/RAND_reg[11]__0_C      |                1 |              1 |
|  my_core/RAND_reg[12]__0_LDC_i_1_n_0 |                                           | my_mem_controller/RAND_reg[12]__0_C      |                1 |              1 |
|  my_core/RAND_reg[13]__0_LDC_i_1_n_0 |                                           | my_mem_controller/RAND_reg[13]__0_C      |                1 |              1 |
|  my_core/RAND_reg[14]__0_LDC_i_1_n_0 |                                           | my_mem_controller/RAND_reg[14]__0_C      |                1 |              1 |
|  my_core/RAND_reg[15]__0_LDC_i_1_n_0 |                                           | my_mem_controller/RAND_reg[15]__0_C      |                1 |              1 |
|  my_core/RAND_reg[1]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[1]__0_C       |                1 |              1 |
|  my_core/RAND_reg[2]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[2]__0_C       |                1 |              1 |
|  my_core/RAND_reg[3]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[3]__0_C       |                1 |              1 |
|  my_core/RAND_reg[4]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[4]__0_C       |                1 |              1 |
|  my_core/RAND_reg[5]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[5]__0_C       |                1 |              1 |
|  my_core/RAND_reg[6]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[6]__0_C       |                1 |              1 |
|  my_core/RAND_reg[7]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[7]__0_C       |                1 |              1 |
|  my_core/RAND_reg[8]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[8]__0_C       |                1 |              1 |
|  my_core/RAND_reg[9]__0_LDC_i_1_n_0  |                                           | my_mem_controller/RAND_reg[9]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | reset_IBUF                               |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[9]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[0]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[10]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[11]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[12]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[13]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[14]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[15]__0_LDC_i_1_n_0      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[1]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[2]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[3]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[4]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[5]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[6]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[7]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[8]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_core/RAND_reg[9]__0_LDC_i_1_n_0       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[10]__0_C      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[0]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[11]__0_C      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[12]__0_C      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[13]__0_C      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[14]__0_C      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[15]__0_C      |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[1]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[2]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[3]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[4]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[5]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[6]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[7]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/RAND_reg[8]__0_C       |                1 |              1 |
|  s_clock_BUFG                        |                                           | my_mem_controller/mem_valid_reg          |                2 |              2 |
|  s_clock_BUFG                        | my_core/graphic_addressA[7]_i_1_n_0       | my_core/graphic_addressA[11]_i_1_n_0     |                1 |              4 |
|  s_clock_BUFG                        | my_core/graphic_addressB[7]_i_1_n_0       | my_core/graphic_addressB[11]_i_1_n_0     |                1 |              4 |
|  s_clock_BUFG                        | my_core/key_counter0                      |                                          |                1 |              4 |
|  s_clock_BUFG                        | my_core/n0                                |                                          |                2 |              4 |
|  s_clock_BUFG                        | my_core/reg_copy_num[3]_i_1_n_0           |                                          |                1 |              4 |
|  s_clock_BUFG                        | my_core/x0                                |                                          |                2 |              4 |
|  s_clock_BUFG                        | my_core/y0                                |                                          |                1 |              4 |
|  s_clock_BUFG                        | my_mem_controller/memReturn[3]_i_1_n_0    |                                          |                3 |              4 |
|  s_clock_BUFG                        | my_mem_controller/current_state           | reset_IBUF                               |                4 |              5 |
|  s_clock_BUFG                        | my_core/SP0                               | my_core/SP[7]_i_1_n_0                    |                3 |              6 |
|  s_clock_BUFG                        | my_mem_controller/copy_start[15]_i_2_n_0  | my_mem_controller/copy_start[16]_i_1_n_0 |                2 |              6 |
|  s_clock_BUFG                        | my_core/mem_ret_state0                    |                                          |                5 |              6 |
|  s_clock_BUFG                        |                                           | my_mem_controller/s_sys_reset            |                2 |              7 |
|  s_clock_BUFG                        | my_core/cpu_REG[15][7]_i_1_n_0            |                                          |                6 |              7 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[2]0                   |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[3]0                   |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[5]0                   |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[6]0                   |                                          |                5 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[7]0                   |                                          |                6 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[8]0                   |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[9]0                   |                                          |                8 |              8 |
|  s_clock_BUFG                        | my_core/graphic_addressA[7]_i_1_n_0       |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/BCD_left[7]_i_1_n_0               |                                          |                5 |              8 |
|  s_clock_BUFG                        | my_core/graphic_addressB[7]_i_1_n_0       |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/BCD_total[7]_i_2_n_0              | my_core/BCD_total[7]_i_1_n_0             |                3 |              8 |
|  s_clock_BUFG                        | my_core/graphic_bufferA[7]_i_1_n_0        |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/graphic_bufferB[7]_i_1_n_0        |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/instruction_high[7]_i_1_n_0       |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[4]0                   |                                          |                1 |              8 |
|  s_clock_BUFG                        | my_core/kk0                               |                                          |                4 |              8 |
|  clk_IBUF_BUFG                       |                                           | reset_IBUF                               |                3 |              8 |
|  s_clock_BUFG                        | my_core/memWrite[7]_i_1_n_0               | my_mem_controller/mem_valid_reg          |                4 |              8 |
|  s_clock_BUFG                        | my_core/mem_ret_data0                     |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[0]0                   |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_core/multi_count0                      | my_core/multi_count[7]_i_1_n_0           |                3 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[10]0                  |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[11]0                  |                                          |                3 |              8 |
|  s_clock_BUFG                        | my_core/sprite_buffer[7]_i_1_n_0          |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[12]0                  |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[13]0                  |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_time_keeper/mem_ret_data[7]_i_1__0_n_0 |                                          |                1 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[14]0                  |                                          |                4 |              8 |
|  s_clock_BUFG                        | my_mem_controller/dataOut[15]_i_2_n_0     | my_mem_controller/dataOut[15]_i_1_n_0    |                1 |              8 |
|  s_clock_BUFG                        | my_mem_controller/dataOut[23]_i_2_n_0     | my_mem_controller/dataOut[23]_i_1_n_0    |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/init_times[7]_i_1_n_0   | reset_IBUF                               |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/mapped_out[7]_i_1_n_0   | reset_IBUF                               |                3 |              8 |
|  s_clock_BUFG                        | my_core/cpu_REG_reg[1]0                   |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_mem_controller/s_dataIn[7]_i_2_n_0     | my_mem_controller/s_dataIn[7]_i_1_n_0    |                3 |              8 |
|  s_clock_BUFG                        | my_mem_controller/s_dataOut[7]_i_1_n_0    |                                          |                2 |              8 |
|  s_clock_BUFG                        | my_time_keeper/memWrite[7]_i_1__0_n_0     | my_mem_controller/s_sys_reset            |                3 |              8 |
|  s_clock_BUFG                        | my_core/current_state                     | my_mem_controller/mem_valid_reg          |                4 |              9 |
|  s_clock_BUFG                        | my_core/PC0                               |                                          |                5 |             12 |
|  s_clock_BUFG                        | my_core/multi_address0                    |                                          |                7 |             12 |
|  s_clock_BUFG                        | my_core/addr0                             |                                          |                7 |             12 |
|  s_clock_BUFG                        | my_mem_controller/E[0]                    |                                          |                5 |             12 |
|  s_clock_BUFG                        | my_core/memAddress[11]_i_1_n_0            | my_mem_controller/mem_valid_reg          |                8 |             12 |
|  s_clock_BUFG                        | my_core/p_0_in2_out                       |                                          |                2 |             16 |
|  s_clock_BUFG                        | my_mem_controller/s_address[16]_i_1_n_0   |                                          |                5 |             17 |
|  s_clock_BUFG                        | my_time_keeper/counter60hz[23]_i_2_n_0    | my_time_keeper/counter60hz[23]_i_1_n_0   |                4 |             24 |
|  s_clock_BUFG                        | my_mem_controller/copy_start[15]_i_2_n_0  | my_mem_controller/copy_start[15]_i_1_n_0 |               10 |             27 |
|  s_clock_BUFG                        |                                           |                                          |               27 |             40 |
+--------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+


