### Hi there, I am Muhammed

- ðŸ”­ Iâ€™m currently working on pipelined RISC-V
- ðŸŒ± Iâ€™m currently learning UVM
- ðŸ’¬ Ask me about VHDL, Verilog, SystemVerilog, FPGA, RISC-V, C++
- ðŸ“« How to reach me: LinkedIn https://www.linkedin.com/in/muhammedkocaoglu/

<p align="center"> 
  Visitor count<br>
  <img src="https://profile-counter.glitch.me/muhammedkocaoglu/count.svg" />
</p>

<img src="https://github-readme-stats.vercel.app/api?username=muhammedkocaoglu&&show_icons=true&title_color=ffffff&icon_color=bb2acf&text_color=daf7dc&bg_color=151515">
