

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Fri Oct 28 23:20:04 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  6420|  83554|  6420|  83554|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |                 |    Latency   |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |- LOOP_PAD_0     |  5184|   5184|            1|          -|          -|    5184|    no    |
        |- LOOP_PAD_1     |  1234|  78368| 1234 ~ 4898 |          -|          -| 1 ~ 16 |    no    |
        | + LOOP_PAD_2    |  1232|   4896|  154 ~ 306  |          -|          -| 8 ~ 16 |    no    |
        |  ++ LOOP_PAD_3  |   152|    304|           19|          -|          -| 8 ~ 16 |    no    |
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      3|       0|    160|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     212|    244|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    145|
|Register         |        -|      -|     211|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     423|    549|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |dut_mux_4to1_sel32_1_1_U3        |dut_mux_4to1_sel32_1_1        |        0|      0|    0|    1|
    |dut_urem_12ns_12ns_12_16_seq_U1  |dut_urem_12ns_12ns_12_16_seq  |        0|      0|  108|  120|
    |dut_urem_13ns_12ns_13_17_seq_U2  |dut_urem_13ns_12ns_13_17_seq  |        0|      0|  104|  123|
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                            |                              |        0|      0|  212|  244|
    +---------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------------+----------------------------+-----------+
    |            Instance           |           Module           | Expression|
    +-------------------------------+----------------------------+-----------+
    |dut_mul_mul_12ns_14ns_26_1_U5  |dut_mul_mul_12ns_14ns_26_1  |  i0 * i1  |
    |dut_mul_mul_13ns_15ns_28_1_U4  |dut_mul_mul_13ns_15ns_28_1  |  i0 * i1  |
    +-------------------------------+----------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_511_p2       |     *    |      1|  0|   0|           5|           9|
    |tmp2_fu_490_p2       |     *    |      1|  0|   0|           6|           8|
    |tmp_4_fu_433_p2      |     *    |      1|  0|   5|           5|           5|
    |i_1_fu_350_p2        |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_504_p2    |     +    |      0|  0|  12|          12|          12|
    |m_1_fu_427_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul8_fu_409_p2  |     +    |      0|  0|   8|           8|           8|
    |next_mul_fu_356_p2   |     +    |      0|  0|  27|          27|          14|
    |next_urem_fu_380_p2  |     +    |      0|  0|  13|          13|           1|
    |o_index_fu_516_p2    |     +    |      0|  0|  13|          13|          13|
    |tmp9_fu_499_p2       |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_480_p2        |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_330_p2      |     +    |      0|  0|   5|           2|           5|
    |x_1_fu_451_p2        |     +    |      0|  0|   5|           5|           1|
    |y_1_fu_474_p2        |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_344_p2  |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_469_p2   |   icmp   |      0|  0|   3|           6|           6|
    |tmp_10_fu_386_p2     |   icmp   |      0|  0|   5|          13|          11|
    |tmp_2_fu_422_p2      |   icmp   |      0|  0|   3|           6|           6|
    |tmp_5_fu_446_p2      |   icmp   |      0|  0|   3|           6|           6|
    |idx_urem_fu_392_p3   |  select  |      0|  0|  13|           1|          13|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 160|         181|         151|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|         24|    1|         24|
    |i_reg_248          |  13|          2|   13|         26|
    |m_reg_281          |   5|          2|    5|         10|
    |output_0_address0  |  11|          3|   11|         33|
    |output_0_d0        |   1|          3|    1|          3|
    |output_1_address0  |  11|          3|   11|         33|
    |output_1_d0        |   1|          3|    1|          3|
    |output_2_address0  |  11|          3|   11|         33|
    |output_2_d0        |   1|          3|    1|          3|
    |output_3_address0  |  11|          3|   11|         33|
    |output_3_d0        |   1|          3|    1|          3|
    |phi_mul7_reg_292   |   8|          2|    8|         16|
    |phi_mul_reg_259    |  27|          2|   27|         54|
    |phi_urem_reg_270   |  13|          2|   13|         26|
    |x_reg_304          |   5|          2|    5|         10|
    |y_reg_315          |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 145|         62|  125|        320|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast6_reg_660         |   6|   0|    8|          2|
    |I_cast_reg_665          |   6|   0|   12|          6|
    |ap_CS_fsm               |  23|   0|   23|          0|
    |i_reg_248               |  13|   0|   13|          0|
    |m_1_reg_678             |   5|   0|    5|          0|
    |m_reg_281               |   5|   0|    5|          0|
    |next_mul8_reg_670       |   8|   0|    8|          0|
    |o_index_reg_729         |  13|   0|   13|          0|
    |phi_mul7_reg_292        |   8|   0|    8|          0|
    |phi_mul_reg_259         |  27|   0|   27|          0|
    |phi_urem_reg_270        |  13|   0|   13|          0|
    |tmp2_reg_714            |  12|   0|   12|          0|
    |tmp9_reg_719            |   9|   0|    9|          0|
    |tmp_11_reg_735          |   3|   0|    3|          0|
    |tmp_12_reg_740          |   4|   0|    4|          0|
    |tmp_4_reg_683           |   9|   0|    9|          0|
    |tmp_6_cast_reg_701      |   5|   0|   13|          8|
    |tmp_6_reg_765           |   1|   0|    1|          0|
    |tmp_8_reg_655           |   6|   0|    6|          0|
    |tmp_cast5_cast_reg_624  |   5|   0|   13|          8|
    |tmp_cast_cast_reg_629   |   5|   0|    9|          4|
    |x_1_reg_696             |   5|   0|    5|          0|
    |x_cast2_reg_688         |   5|   0|   12|          7|
    |x_reg_304               |   5|   0|    5|          0|
    |y_1_reg_709             |   5|   0|    5|          0|
    |y_reg_315               |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 211|   0|  246|         35|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|input_0_address0   | out |   11|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |    1|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |   11|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |    1|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |   11|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |    1|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |   11|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |    1|  ap_memory |    input_3   |     array    |
|output_0_address0  | out |   11|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |    1|  ap_memory |   output_0   |     array    |
|output_1_address0  | out |   11|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |    1|  ap_memory |   output_1   |     array    |
|output_2_address0  | out |   11|  ap_memory |   output_2   |     array    |
|output_2_ce0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_we0       | out |    1|  ap_memory |   output_2   |     array    |
|output_2_d0        | out |    1|  ap_memory |   output_2   |     array    |
|output_3_address0  | out |   11|  ap_memory |   output_3   |     array    |
|output_3_ce0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_we0       | out |    1|  ap_memory |   output_3   |     array    |
|output_3_d0        | out |    1|  ap_memory |   output_3   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (tmp_2)
4 --> 
	5  / (tmp_5)
	3  / (!tmp_5)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	5  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = trunc i6 %I_read to i5

ST_1: tmp_s [1/1] 1.72ns
:3  %tmp_s = add i5 2, %tmp_3

ST_1: tmp_cast5_cast [1/1] 0.00ns
:4  %tmp_cast5_cast = zext i5 %tmp_s to i13

ST_1: tmp_cast_cast [1/1] 0.00ns
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

ST_1: stg_30 [1/1] 1.57ns
:6  br label %1


 <State 2>: 5.51ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %3 ]

ST_2: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i27 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem [1/1] 0.00ns
:2  %phi_urem = phi i13 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: exitcond1 [1/1] 2.18ns
:3  %exitcond1 = icmp eq i13 %i, -3008

ST_2: empty [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

ST_2: i_1 [1/1] 1.96ns
:5  %i_1 = add i13 %i, 1

ST_2: stg_37 [1/1] 0.00ns
:6  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_2: stg_38 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_2: next_mul [1/1] 2.32ns
:1  %next_mul = add i27 %phi_mul, 12946

ST_2: tmp_9 [1/1] 0.00ns
:2  %tmp_9 = call i3 @_ssdm_op_PartSelect.i3.i27.i32.i32(i27 %phi_mul, i32 24, i32 26)

ST_2: newIndex2 [1/1] 0.00ns
:3  %newIndex2 = zext i13 %phi_urem to i64

ST_2: output_0_addr [1/1] 0.00ns
:4  %output_0_addr = getelementptr [1296 x i1]* %output_0, i64 0, i64 %newIndex2

ST_2: output_1_addr [1/1] 0.00ns
:5  %output_1_addr = getelementptr [1296 x i1]* %output_1, i64 0, i64 %newIndex2

ST_2: output_2_addr [1/1] 0.00ns
:6  %output_2_addr = getelementptr [1296 x i1]* %output_2, i64 0, i64 %newIndex2

ST_2: output_3_addr [1/1] 0.00ns
:7  %output_3_addr = getelementptr [1296 x i1]* %output_3, i64 0, i64 %newIndex2

ST_2: stg_46 [1/1] 1.88ns
:8  switch i3 %tmp_9, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]

ST_2: stg_47 [1/1] 2.71ns
branch6:0  store i1 false, i1* %output_2_addr, align 1

ST_2: stg_48 [1/1] 0.00ns
branch6:1  br label %3

ST_2: stg_49 [1/1] 2.71ns
branch5:0  store i1 false, i1* %output_1_addr, align 1

ST_2: stg_50 [1/1] 0.00ns
branch5:1  br label %3

ST_2: stg_51 [1/1] 2.71ns
branch4:0  store i1 false, i1* %output_0_addr, align 1

ST_2: stg_52 [1/1] 0.00ns
branch4:1  br label %3

ST_2: stg_53 [1/1] 2.71ns
branch7:0  store i1 false, i1* %output_3_addr, align 1

ST_2: stg_54 [1/1] 0.00ns
branch7:1  br label %3

ST_2: next_urem [1/1] 1.96ns
:0  %next_urem = add i13 %phi_urem, 1

ST_2: tmp_10 [1/1] 2.18ns
:1  %tmp_10 = icmp ult i13 %next_urem, 1296

ST_2: idx_urem [1/1] 1.37ns
:2  %idx_urem = select i1 %tmp_10, i13 %next_urem, i13 0

ST_2: stg_58 [1/1] 0.00ns
:3  br label %1

ST_2: tmp_8 [1/1] 0.00ns
.preheader.preheader:0  %tmp_8 = trunc i7 %M_read to i6

ST_2: I_cast6 [1/1] 0.00ns
.preheader.preheader:1  %I_cast6 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader.preheader:2  %I_cast = zext i6 %I_read to i12

ST_2: stg_62 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader


 <State 3>: 2.60ns
ST_3: m [1/1] 0.00ns
.preheader:0  %m = phi i5 [ %m_1, %11 ], [ 0, %.preheader.preheader ]

ST_3: phi_mul7 [1/1] 0.00ns
.preheader:1  %phi_mul7 = phi i8 [ %next_mul8, %11 ], [ 0, %.preheader.preheader ]

ST_3: next_mul8 [1/1] 1.72ns
.preheader:2  %next_mul8 = add i8 %phi_mul7, %I_cast6

ST_3: m_cast4_cast [1/1] 0.00ns
.preheader:3  %m_cast4_cast = zext i5 %m to i9

ST_3: m_cast [1/1] 0.00ns
.preheader:4  %m_cast = zext i5 %m to i6

ST_3: tmp_2 [1/1] 1.94ns
.preheader:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_8

ST_3: empty_14 [1/1] 0.00ns
.preheader:6  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_3: m_1 [1/1] 1.72ns
.preheader:7  %m_1 = add i5 %m, 1

ST_3: stg_71 [1/1] 0.00ns
.preheader:8  br i1 %tmp_2, label %4, label %12

ST_3: stg_72 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_3: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)

ST_3: tmp_4 [1/1] 2.60ns
:2  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

ST_3: stg_75 [1/1] 1.57ns
:3  br label %5

ST_3: stg_76 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.94ns
ST_4: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %4 ], [ %x_1, %10 ]

ST_4: x_cast2 [1/1] 0.00ns
:1  %x_cast2 = zext i5 %x to i12

ST_4: x_cast [1/1] 0.00ns
:2  %x_cast = zext i5 %x to i6

ST_4: tmp_5 [1/1] 1.94ns
:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

ST_4: empty_15 [1/1] 0.00ns
:4  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_4: x_1 [1/1] 1.72ns
:5  %x_1 = add i5 %x, 1

ST_4: stg_83 [1/1] 0.00ns
:6  br i1 %tmp_5, label %6, label %11

ST_4: stg_84 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind

ST_4: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)

ST_4: tmp_6_cast [1/1] 0.00ns
:2  %tmp_6_cast = zext i5 %x_1 to i13

ST_4: stg_87 [1/1] 1.57ns
:3  br label %7

ST_4: empty_18 [1/1] 0.00ns
:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_1)

ST_4: stg_89 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %6 ], [ %y_1, %9 ]

ST_5: y_cast1 [1/1] 0.00ns
:1  %y_cast1 = zext i5 %y to i8

ST_5: y_cast [1/1] 0.00ns
:2  %y_cast = zext i5 %y to i6

ST_5: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %y_cast, %I_read

ST_5: empty_16 [1/1] 0.00ns
:4  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_5: y_1 [1/1] 1.72ns
:5  %y_1 = add i5 %y, 1

ST_5: stg_96 [1/1] 0.00ns
:6  br i1 %exitcond, label %10, label %8

ST_5: tmp [1/1] 1.72ns
:1  %tmp = add i8 %phi_mul7, %y_cast1

ST_5: tmp_cast [1/1] 0.00ns
:2  %tmp_cast = zext i8 %tmp to i12

ST_5: tmp2 [1/1] 6.38ns
:3  %tmp2 = mul i12 %I_cast, %tmp_cast

ST_5: y_1_cast [1/1] 0.00ns
:5  %y_1_cast = zext i5 %y_1 to i9

ST_5: tmp9 [1/1] 1.84ns
:6  %tmp9 = add i9 %tmp_4, %y_1_cast

ST_5: empty_17 [1/1] 0.00ns
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_7)

ST_5: stg_103 [1/1] 0.00ns
:1  br label %5


 <State 6>: 8.34ns
ST_6: i_index [1/1] 1.84ns
:4  %i_index = add i12 %x_cast2, %tmp2

ST_6: tmp9_cast_cast [1/1] 0.00ns
:7  %tmp9_cast_cast = zext i9 %tmp9 to i13

ST_6: tmp1 [1/1] 6.38ns
:8  %tmp1 = mul i13 %tmp_cast5_cast, %tmp9_cast_cast

ST_6: o_index [1/1] 1.96ns
:9  %o_index = add i13 %tmp1, %tmp_6_cast

ST_6: zext4_cast [1/1] 0.00ns
:10  %zext4_cast = zext i12 %i_index to i26

ST_6: mul5 [1/1] 6.38ns
:11  %mul5 = mul i26 %zext4_cast, 6473

ST_6: tmp_11 [1/1] 0.00ns
:12  %tmp_11 = call i3 @_ssdm_op_PartSelect.i3.i26.i32.i32(i26 %mul5, i32 23, i32 25)

ST_6: newIndex [16/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296


 <State 7>: 6.38ns
ST_7: newIndex [15/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_7: zext1_cast [1/1] 0.00ns
:26  %zext1_cast = zext i13 %o_index to i28

ST_7: mul2 [1/1] 6.38ns
:27  %mul2 = mul i28 %zext1_cast, 12946

ST_7: tmp_12 [1/1] 0.00ns
:28  %tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i28.i32.i32(i28 %mul2, i32 24, i32 27)

ST_7: newIndex3 [17/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 8>: 4.45ns
ST_8: newIndex [14/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_8: newIndex3 [16/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 9>: 4.45ns
ST_9: newIndex [13/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_9: newIndex3 [15/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 10>: 4.45ns
ST_10: newIndex [12/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_10: newIndex3 [14/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 11>: 4.45ns
ST_11: newIndex [11/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_11: newIndex3 [13/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 12>: 4.45ns
ST_12: newIndex [10/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_12: newIndex3 [12/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 13>: 4.45ns
ST_13: newIndex [9/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_13: newIndex3 [11/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 14>: 4.45ns
ST_14: newIndex [8/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_14: newIndex3 [10/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 15>: 4.45ns
ST_15: newIndex [7/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_15: newIndex3 [9/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 16>: 4.45ns
ST_16: newIndex [6/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_16: newIndex3 [8/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 17>: 4.45ns
ST_17: newIndex [5/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_17: newIndex3 [7/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 18>: 4.45ns
ST_18: newIndex [4/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_18: newIndex3 [6/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 19>: 4.45ns
ST_19: newIndex [3/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_19: newIndex3 [5/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 20>: 4.45ns
ST_20: newIndex [2/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_20: newIndex3 [4/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 21>: 7.09ns
ST_21: newIndex [1/16] 4.38ns
:15  %newIndex = urem i12 %i_index, 1296

ST_21: newIndex7 [1/1] 0.00ns
:16  %newIndex7 = zext i12 %newIndex to i64

ST_21: input_0_addr [1/1] 0.00ns
:17  %input_0_addr = getelementptr [1296 x i1]* %input_0, i64 0, i64 %newIndex7

ST_21: input_0_load [2/2] 2.71ns
:18  %input_0_load = load i1* %input_0_addr, align 1

ST_21: input_1_addr [1/1] 0.00ns
:19  %input_1_addr = getelementptr [1296 x i1]* %input_1, i64 0, i64 %newIndex7

ST_21: input_1_load [2/2] 2.71ns
:20  %input_1_load = load i1* %input_1_addr, align 1

ST_21: input_2_addr [1/1] 0.00ns
:21  %input_2_addr = getelementptr [1296 x i1]* %input_2, i64 0, i64 %newIndex7

ST_21: input_2_load [2/2] 2.71ns
:22  %input_2_load = load i1* %input_2_addr, align 1

ST_21: input_3_addr [1/1] 0.00ns
:23  %input_3_addr = getelementptr [1296 x i1]* %input_3, i64 0, i64 %newIndex7

ST_21: input_3_load [2/2] 2.71ns
:24  %input_3_load = load i1* %input_3_addr, align 1

ST_21: newIndex3 [3/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 22>: 4.45ns
ST_22: arrayNo [1/1] 0.00ns
:13  %arrayNo = sext i3 %tmp_11 to i12

ST_22: arrayNo_cast [1/1] 0.00ns
:14  %arrayNo_cast = zext i12 %arrayNo to i32

ST_22: input_0_load [1/2] 2.71ns
:18  %input_0_load = load i1* %input_0_addr, align 1

ST_22: input_1_load [1/2] 2.71ns
:20  %input_1_load = load i1* %input_1_addr, align 1

ST_22: input_2_load [1/2] 2.71ns
:22  %input_2_load = load i1* %input_2_addr, align 1

ST_22: input_3_load [1/2] 2.71ns
:24  %input_3_load = load i1* %input_3_addr, align 1

ST_22: tmp_6 [1/1] 1.57ns
:25  %tmp_6 = call i1 @_ssdm_op_Mux.ap_auto.4i1.i32(i1 %input_0_load, i1 %input_1_load, i1 %input_2_load, i1 %input_3_load, i32 %arrayNo_cast)

ST_22: newIndex3 [2/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296


 <State 23>: 7.16ns
ST_23: stg_162 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_23: arrayNo2 [1/1] 0.00ns
:29  %arrayNo2 = sext i4 %tmp_12 to i13

ST_23: newIndex3 [1/17] 4.45ns
:30  %newIndex3 = urem i13 %o_index, 1296

ST_23: newIndex4 [1/1] 0.00ns
:31  %newIndex4 = zext i13 %newIndex3 to i64

ST_23: output_0_addr_512 [1/1] 0.00ns
:32  %output_0_addr_512 = getelementptr [1296 x i1]* %output_0, i64 0, i64 %newIndex4

ST_23: output_1_addr_1 [1/1] 0.00ns
:33  %output_1_addr_1 = getelementptr [1296 x i1]* %output_1, i64 0, i64 %newIndex4

ST_23: output_2_addr_1 [1/1] 0.00ns
:34  %output_2_addr_1 = getelementptr [1296 x i1]* %output_2, i64 0, i64 %newIndex4

ST_23: output_3_addr_1 [1/1] 0.00ns
:35  %output_3_addr_1 = getelementptr [1296 x i1]* %output_3, i64 0, i64 %newIndex4

ST_23: stg_170 [1/1] 1.88ns
:36  switch i13 %arrayNo2, label %branch3 [
    i13 0, label %branch0
    i13 1, label %branch1
    i13 2, label %branch2
  ]

ST_23: stg_171 [1/1] 2.71ns
branch2:0  store i1 %tmp_6, i1* %output_2_addr_1, align 1

ST_23: stg_172 [1/1] 0.00ns
branch2:1  br label %9

ST_23: stg_173 [1/1] 2.71ns
branch1:0  store i1 %tmp_6, i1* %output_1_addr_1, align 1

ST_23: stg_174 [1/1] 0.00ns
branch1:1  br label %9

ST_23: stg_175 [1/1] 2.71ns
branch0:0  store i1 %tmp_6, i1* %output_0_addr_512, align 1

ST_23: stg_176 [1/1] 0.00ns
branch0:1  br label %9

ST_23: stg_177 [1/1] 2.71ns
branch3:0  store i1 %tmp_6, i1* %output_3_addr_1, align 1

ST_23: stg_178 [1/1] 0.00ns
branch3:1  br label %9

ST_23: stg_179 [1/1] 0.00ns
:0  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read            (read             ) [ 001111111111111111111111]
M_read            (read             ) [ 001000000000000000000000]
tmp_3             (trunc            ) [ 000000000000000000000000]
tmp_s             (add              ) [ 000000000000000000000000]
tmp_cast5_cast    (zext             ) [ 001111111111111111111111]
tmp_cast_cast     (zext             ) [ 001111111111111111111111]
stg_30            (br               ) [ 011000000000000000000000]
i                 (phi              ) [ 001000000000000000000000]
phi_mul           (phi              ) [ 001000000000000000000000]
phi_urem          (phi              ) [ 001000000000000000000000]
exitcond1         (icmp             ) [ 001000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000]
i_1               (add              ) [ 011000000000000000000000]
stg_37            (br               ) [ 000000000000000000000000]
stg_38            (specloopname     ) [ 000000000000000000000000]
next_mul          (add              ) [ 011000000000000000000000]
tmp_9             (partselect       ) [ 001000000000000000000000]
newIndex2         (zext             ) [ 000000000000000000000000]
output_0_addr     (getelementptr    ) [ 000000000000000000000000]
output_1_addr     (getelementptr    ) [ 000000000000000000000000]
output_2_addr     (getelementptr    ) [ 000000000000000000000000]
output_3_addr     (getelementptr    ) [ 000000000000000000000000]
stg_46            (switch           ) [ 000000000000000000000000]
stg_47            (store            ) [ 000000000000000000000000]
stg_48            (br               ) [ 000000000000000000000000]
stg_49            (store            ) [ 000000000000000000000000]
stg_50            (br               ) [ 000000000000000000000000]
stg_51            (store            ) [ 000000000000000000000000]
stg_52            (br               ) [ 000000000000000000000000]
stg_53            (store            ) [ 000000000000000000000000]
stg_54            (br               ) [ 000000000000000000000000]
next_urem         (add              ) [ 000000000000000000000000]
tmp_10            (icmp             ) [ 000000000000000000000000]
idx_urem          (select           ) [ 011000000000000000000000]
stg_58            (br               ) [ 011000000000000000000000]
tmp_8             (trunc            ) [ 000111111111111111111111]
I_cast6           (zext             ) [ 000111111111111111111111]
I_cast            (zext             ) [ 000111111111111111111111]
stg_62            (br               ) [ 001111111111111111111111]
m                 (phi              ) [ 000100000000000000000000]
phi_mul7          (phi              ) [ 000101111111111111111111]
next_mul8         (add              ) [ 001111111111111111111111]
m_cast4_cast      (zext             ) [ 000000000000000000000000]
m_cast            (zext             ) [ 000000000000000000000000]
tmp_2             (icmp             ) [ 000111111111111111111111]
empty_14          (speclooptripcount) [ 000000000000000000000000]
m_1               (add              ) [ 001111111111111111111111]
stg_71            (br               ) [ 000000000000000000000000]
stg_72            (specloopname     ) [ 000000000000000000000000]
tmp_1             (specregionbegin  ) [ 000011111111111111111111]
tmp_4             (mul              ) [ 000011111111111111111111]
stg_75            (br               ) [ 000111111111111111111111]
stg_76            (ret              ) [ 000000000000000000000000]
x                 (phi              ) [ 000010000000000000000000]
x_cast2           (zext             ) [ 000001111111111111111111]
x_cast            (zext             ) [ 000000000000000000000000]
tmp_5             (icmp             ) [ 000111111111111111111111]
empty_15          (speclooptripcount) [ 000000000000000000000000]
x_1               (add              ) [ 000111111111111111111111]
stg_83            (br               ) [ 000000000000000000000000]
stg_84            (specloopname     ) [ 000000000000000000000000]
tmp_7             (specregionbegin  ) [ 000001111111111111111111]
tmp_6_cast        (zext             ) [ 000001111111111111111111]
stg_87            (br               ) [ 000111111111111111111111]
empty_18          (specregionend    ) [ 000000000000000000000000]
stg_89            (br               ) [ 001111111111111111111111]
y                 (phi              ) [ 000001000000000000000000]
y_cast1           (zext             ) [ 000000000000000000000000]
y_cast            (zext             ) [ 000000000000000000000000]
exitcond          (icmp             ) [ 000111111111111111111111]
empty_16          (speclooptripcount) [ 000000000000000000000000]
y_1               (add              ) [ 000111111111111111111111]
stg_96            (br               ) [ 000000000000000000000000]
tmp               (add              ) [ 000000000000000000000000]
tmp_cast          (zext             ) [ 000000000000000000000000]
tmp2              (mul              ) [ 000000100000000000000000]
y_1_cast          (zext             ) [ 000000000000000000000000]
tmp9              (add              ) [ 000000100000000000000000]
empty_17          (specregionend    ) [ 000000000000000000000000]
stg_103           (br               ) [ 000111111111111111111111]
i_index           (add              ) [ 000000011111111111111100]
tmp9_cast_cast    (zext             ) [ 000000000000000000000000]
tmp1              (mul              ) [ 000000000000000000000000]
o_index           (add              ) [ 000000011111111111111111]
zext4_cast        (zext             ) [ 000000000000000000000000]
mul5              (mul              ) [ 000000000000000000000000]
tmp_11            (partselect       ) [ 000000011111111111111110]
zext1_cast        (zext             ) [ 000000000000000000000000]
mul2              (mul              ) [ 000000000000000000000000]
tmp_12            (partselect       ) [ 000000001111111111111111]
newIndex          (urem             ) [ 000000000000000000000000]
newIndex7         (zext             ) [ 000000000000000000000000]
input_0_addr      (getelementptr    ) [ 000000000000000000000010]
input_1_addr      (getelementptr    ) [ 000000000000000000000010]
input_2_addr      (getelementptr    ) [ 000000000000000000000010]
input_3_addr      (getelementptr    ) [ 000000000000000000000010]
arrayNo           (sext             ) [ 000000000000000000000000]
arrayNo_cast      (zext             ) [ 000000000000000000000000]
input_0_load      (load             ) [ 000000000000000000000000]
input_1_load      (load             ) [ 000000000000000000000000]
input_2_load      (load             ) [ 000000000000000000000000]
input_3_load      (load             ) [ 000000000000000000000000]
tmp_6             (mux              ) [ 000000000000000000000001]
stg_162           (specloopname     ) [ 000000000000000000000000]
arrayNo2          (sext             ) [ 000111111111111111111111]
newIndex3         (urem             ) [ 000000000000000000000000]
newIndex4         (zext             ) [ 000000000000000000000000]
output_0_addr_512 (getelementptr    ) [ 000000000000000000000000]
output_1_addr_1   (getelementptr    ) [ 000000000000000000000000]
output_2_addr_1   (getelementptr    ) [ 000000000000000000000000]
output_3_addr_1   (getelementptr    ) [ 000000000000000000000000]
stg_170           (switch           ) [ 000000000000000000000000]
stg_171           (store            ) [ 000000000000000000000000]
stg_172           (br               ) [ 000000000000000000000000]
stg_173           (store            ) [ 000000000000000000000000]
stg_174           (br               ) [ 000000000000000000000000]
stg_175           (store            ) [ 000000000000000000000000]
stg_176           (br               ) [ 000000000000000000000000]
stg_177           (store            ) [ 000000000000000000000000]
stg_178           (br               ) [ 000000000000000000000000]
stg_179           (br               ) [ 000111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="M">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="I">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i1.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="I_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="6" slack="0"/>
<pin id="106" dir="0" index="1" bw="6" slack="0"/>
<pin id="107" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="M_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="7" slack="0"/>
<pin id="113" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="output_0_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="13" slack="0"/>
<pin id="120" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="output_1_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="13" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="output_2_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="13" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="output_3_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="13" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/2 stg_171/23 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_49/2 stg_173/23 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="11" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/2 stg_175/23 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/2 stg_177/23 "/>
</bind>
</comp>

<comp id="168" class="1004" name="input_0_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/21 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="11" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/21 "/>
</bind>
</comp>

<comp id="180" class="1004" name="input_1_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/21 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/21 "/>
</bind>
</comp>

<comp id="192" class="1004" name="input_2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/21 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/21 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_3_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="12" slack="0"/>
<pin id="208" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/21 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="214" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/21 "/>
</bind>
</comp>

<comp id="216" class="1004" name="output_0_addr_512_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="12" slack="0"/>
<pin id="220" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_512/23 "/>
</bind>
</comp>

<comp id="223" class="1004" name="output_1_addr_1_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr_1/23 "/>
</bind>
</comp>

<comp id="230" class="1004" name="output_2_addr_1_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="12" slack="0"/>
<pin id="234" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_2_addr_1/23 "/>
</bind>
</comp>

<comp id="237" class="1004" name="output_3_addr_1_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="12" slack="0"/>
<pin id="241" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_3_addr_1/23 "/>
</bind>
</comp>

<comp id="248" class="1005" name="i_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="1"/>
<pin id="250" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="13" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="259" class="1005" name="phi_mul_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="27" slack="1"/>
<pin id="261" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="phi_mul_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="27" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="270" class="1005" name="phi_urem_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="13" slack="1"/>
<pin id="272" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="phi_urem_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="13" slack="0"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="m_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="5" slack="1"/>
<pin id="283" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="m_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="1" slack="1"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="phi_mul7_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="1"/>
<pin id="294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul7 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="phi_mul7_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul7/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="x_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="x_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="315" class="1005" name="y_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="1"/>
<pin id="317" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="y_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_cast5_cast_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast5_cast/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_cast_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="exitcond1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="0"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="i_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="13" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="next_mul_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="27" slack="0"/>
<pin id="358" dir="0" index="1" bw="15" slack="0"/>
<pin id="359" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_9_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="0"/>
<pin id="364" dir="0" index="1" bw="27" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="6" slack="0"/>
<pin id="367" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="newIndex2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="next_urem_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="13" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_10_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="0"/>
<pin id="388" dir="0" index="1" bw="13" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="idx_urem_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="13" slack="0"/>
<pin id="395" dir="0" index="2" bw="13" slack="0"/>
<pin id="396" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_8_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="1"/>
<pin id="402" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="I_cast6_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast6/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="I_cast_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="1"/>
<pin id="408" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="next_mul8_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="1"/>
<pin id="412" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul8/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="m_cast4_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="m_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="0" index="1" bw="6" slack="1"/>
<pin id="425" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="m_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="5" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_4_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="5" slack="0"/>
<pin id="435" dir="0" index="1" bw="5" slack="2"/>
<pin id="436" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="x_cast2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast2/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="x_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/4 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="3"/>
<pin id="449" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="x_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_6_cast_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="y_cast1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="y_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="exitcond_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="4"/>
<pin id="472" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="y_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="5" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="2"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_cast_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="3"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="y_1_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_1_cast/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp9_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="9" slack="2"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="i_index_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="2"/>
<pin id="506" dir="0" index="1" bw="12" slack="1"/>
<pin id="507" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp9_cast_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="1"/>
<pin id="510" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast_cast/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="5"/>
<pin id="513" dir="0" index="1" bw="9" slack="0"/>
<pin id="514" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="o_index_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="13" slack="0"/>
<pin id="518" dir="0" index="1" bw="5" slack="2"/>
<pin id="519" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/6 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext4_cast_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext4_cast/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_11_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="0" index="1" bw="26" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="3" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="0"/>
<pin id="536" dir="0" index="1" bw="12" slack="0"/>
<pin id="537" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext1_cast_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="13" slack="1"/>
<pin id="542" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext1_cast/7 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_12_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="0"/>
<pin id="545" dir="0" index="1" bw="28" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="4" slack="16"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="13" slack="1"/>
<pin id="554" dir="0" index="1" bw="12" slack="0"/>
<pin id="555" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex3/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="newIndex7_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="12" slack="0"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex7/21 "/>
</bind>
</comp>

<comp id="565" class="1004" name="arrayNo_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="16"/>
<pin id="567" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo/22 "/>
</bind>
</comp>

<comp id="568" class="1004" name="arrayNo_cast_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/22 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_6_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="0" index="2" bw="1" slack="0"/>
<pin id="576" dir="0" index="3" bw="1" slack="0"/>
<pin id="577" dir="0" index="4" bw="1" slack="0"/>
<pin id="578" dir="0" index="5" bw="12" slack="0"/>
<pin id="579" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_6/22 "/>
</bind>
</comp>

<comp id="586" class="1004" name="arrayNo2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="16"/>
<pin id="588" dir="1" index="1" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="arrayNo2/23 "/>
</bind>
</comp>

<comp id="589" class="1004" name="newIndex4_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex4/23 "/>
</bind>
</comp>

<comp id="597" class="1007" name="mul2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="13" slack="0"/>
<pin id="599" dir="0" index="1" bw="15" slack="0"/>
<pin id="600" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2/7 "/>
</bind>
</comp>

<comp id="604" class="1007" name="mul5_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="0" index="1" bw="14" slack="0"/>
<pin id="607" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul5/6 "/>
</bind>
</comp>

<comp id="611" class="1005" name="I_read_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="1"/>
<pin id="613" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="I_read "/>
</bind>
</comp>

<comp id="619" class="1005" name="M_read_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="7" slack="1"/>
<pin id="621" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_cast5_cast_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="5"/>
<pin id="626" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast5_cast "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_cast_cast_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="2"/>
<pin id="631" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="637" class="1005" name="i_1_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="13" slack="0"/>
<pin id="639" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="642" class="1005" name="next_mul_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="27" slack="0"/>
<pin id="644" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="650" class="1005" name="idx_urem_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="13" slack="0"/>
<pin id="652" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="655" class="1005" name="tmp_8_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="6" slack="1"/>
<pin id="657" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="660" class="1005" name="I_cast6_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="I_cast6 "/>
</bind>
</comp>

<comp id="665" class="1005" name="I_cast_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="12" slack="3"/>
<pin id="667" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="670" class="1005" name="next_mul8_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul8 "/>
</bind>
</comp>

<comp id="678" class="1005" name="m_1_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="5" slack="0"/>
<pin id="680" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="683" class="1005" name="tmp_4_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="9" slack="2"/>
<pin id="685" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="688" class="1005" name="x_cast2_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="12" slack="2"/>
<pin id="690" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="x_cast2 "/>
</bind>
</comp>

<comp id="696" class="1005" name="x_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="0"/>
<pin id="698" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_6_cast_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="13" slack="2"/>
<pin id="703" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="709" class="1005" name="y_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="5" slack="0"/>
<pin id="711" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="12" slack="1"/>
<pin id="716" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="tmp9_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="9" slack="1"/>
<pin id="721" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="724" class="1005" name="i_index_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="12" slack="1"/>
<pin id="726" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_index "/>
</bind>
</comp>

<comp id="729" class="1005" name="o_index_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="13" slack="1"/>
<pin id="731" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_11_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="16"/>
<pin id="737" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_12_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="4" slack="16"/>
<pin id="742" dir="1" index="1" bw="4" slack="16"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="745" class="1005" name="input_0_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="1"/>
<pin id="747" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="input_1_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="11" slack="1"/>
<pin id="752" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="input_2_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="1"/>
<pin id="757" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="760" class="1005" name="input_3_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="1"/>
<pin id="762" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_6_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="50" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="58" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="149"><net_src comp="130" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="155"><net_src comp="123" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="161"><net_src comp="116" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="167"><net_src comp="137" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="230" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="245"><net_src comp="223" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="246"><net_src comp="216" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="247"><net_src comp="237" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="28" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="295"><net_src comp="64" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="62" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="104" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="330" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="252" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="30" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="252" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="263" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="44" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="263" pin="4"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="46" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="48" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="274" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="384"><net_src comp="274" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="36" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="413"><net_src comp="296" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="285" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="285" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="285" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="414" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="308" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="308" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="308" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="70" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="319" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="319" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="319" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="292" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="461" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="474" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="511" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="504" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="86" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="533"><net_src comp="88" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="504" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="90" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="549"><net_src comp="94" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="46" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="96" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="60" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="560"><net_src comp="534" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="571"><net_src comp="565" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="580"><net_src comp="98" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="175" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="187" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="583"><net_src comp="199" pin="2"/><net_sink comp="572" pin=3"/></net>

<net id="584"><net_src comp="211" pin="2"/><net_sink comp="572" pin=4"/></net>

<net id="585"><net_src comp="568" pin="1"/><net_sink comp="572" pin=5"/></net>

<net id="592"><net_src comp="552" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="601"><net_src comp="540" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="92" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="603"><net_src comp="597" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="608"><net_src comp="521" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="82" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="610"><net_src comp="604" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="614"><net_src comp="104" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="616"><net_src comp="611" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="618"><net_src comp="611" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="622"><net_src comp="110" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="627"><net_src comp="336" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="632"><net_src comp="340" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="640"><net_src comp="350" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="645"><net_src comp="356" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="653"><net_src comp="392" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="658"><net_src comp="400" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="663"><net_src comp="403" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="668"><net_src comp="406" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="673"><net_src comp="409" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="681"><net_src comp="427" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="686"><net_src comp="433" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="691"><net_src comp="438" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="699"><net_src comp="451" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="704"><net_src comp="457" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="712"><net_src comp="474" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="717"><net_src comp="490" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="722"><net_src comp="499" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="727"><net_src comp="504" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="732"><net_src comp="516" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="738"><net_src comp="525" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="743"><net_src comp="543" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="748"><net_src comp="168" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="753"><net_src comp="180" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="758"><net_src comp="192" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="763"><net_src comp="204" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="768"><net_src comp="572" pin="6"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="162" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {2 23 }
	Port: output_1 | {2 23 }
	Port: output_2 | {2 23 }
	Port: output_3 | {2 23 }
 - Input state : 
	Port: dut_pad : input_0 | {21 22 }
	Port: dut_pad : input_1 | {21 22 }
	Port: dut_pad : input_2 | {21 22 }
	Port: dut_pad : input_3 | {21 22 }
	Port: dut_pad : M | {1 }
	Port: dut_pad : I | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_cast5_cast : 2
		tmp_cast_cast : 2
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_37 : 2
		next_mul : 1
		tmp_9 : 1
		newIndex2 : 1
		output_0_addr : 2
		output_1_addr : 2
		output_2_addr : 2
		output_3_addr : 2
		stg_46 : 2
		stg_47 : 3
		stg_49 : 3
		stg_51 : 3
		stg_53 : 3
		next_urem : 1
		tmp_10 : 2
		idx_urem : 3
	State 3
		next_mul8 : 1
		m_cast4_cast : 1
		m_cast : 1
		tmp_2 : 2
		m_1 : 1
		stg_71 : 3
		tmp_4 : 2
	State 4
		x_cast2 : 1
		x_cast : 1
		tmp_5 : 2
		x_1 : 1
		stg_83 : 3
		tmp_6_cast : 2
	State 5
		y_cast1 : 1
		y_cast : 1
		exitcond : 2
		y_1 : 1
		stg_96 : 3
		tmp : 2
		tmp_cast : 3
		tmp2 : 4
		y_1_cast : 2
		tmp9 : 3
	State 6
		tmp1 : 1
		o_index : 2
		zext4_cast : 1
		mul5 : 2
		tmp_11 : 3
		newIndex : 1
	State 7
		mul2 : 1
		tmp_12 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		newIndex7 : 1
		input_0_addr : 2
		input_0_load : 3
		input_1_addr : 2
		input_1_load : 3
		input_2_addr : 2
		input_2_load : 3
		input_3_addr : 2
		input_3_load : 3
	State 22
		arrayNo_cast : 1
		tmp_6 : 2
	State 23
		newIndex4 : 1
		output_0_addr_512 : 2
		output_1_addr_1 : 2
		output_2_addr_1 : 2
		output_3_addr_1 : 2
		stg_170 : 1
		stg_171 : 3
		stg_173 : 3
		stg_175 : 3
		stg_177 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   urem   |       grp_fu_534      |    0    |   108   |   120   |
|          |       grp_fu_552      |    0    |   104   |   123   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_330     |    0    |    0    |    5    |
|          |       i_1_fu_350      |    0    |    0    |    13   |
|          |    next_mul_fu_356    |    0    |    0    |    27   |
|          |    next_urem_fu_380   |    0    |    0    |    13   |
|          |    next_mul8_fu_409   |    0    |    0    |    8    |
|    add   |       m_1_fu_427      |    0    |    0    |    5    |
|          |       x_1_fu_451      |    0    |    0    |    5    |
|          |       y_1_fu_474      |    0    |    0    |    5    |
|          |       tmp_fu_480      |    0    |    0    |    8    |
|          |      tmp9_fu_499      |    0    |    0    |    9    |
|          |     i_index_fu_504    |    0    |    0    |    12   |
|          |     o_index_fu_516    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond1_fu_344   |    0    |    0    |    5    |
|          |     tmp_10_fu_386     |    0    |    0    |    5    |
|   icmp   |      tmp_2_fu_422     |    0    |    0    |    3    |
|          |      tmp_5_fu_446     |    0    |    0    |    3    |
|          |    exitcond_fu_469    |    0    |    0    |    3    |
|----------|-----------------------|---------|---------|---------|
|  select  |    idx_urem_fu_392    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_433     |    1    |    0    |    5    |
|          |      tmp2_fu_490      |    1    |    0    |    0    |
|    mul   |      tmp1_fu_511      |    1    |    0    |    0    |
|          |      mul2_fu_597      |    1    |    0    |    0    |
|          |      mul5_fu_604      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    mux   |      tmp_6_fu_572     |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|   read   |   I_read_read_fu_104  |    0    |    0    |    0    |
|          |   M_read_read_fu_110  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      tmp_3_fu_326     |    0    |    0    |    0    |
|          |      tmp_8_fu_400     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | tmp_cast5_cast_fu_336 |    0    |    0    |    0    |
|          |  tmp_cast_cast_fu_340 |    0    |    0    |    0    |
|          |    newIndex2_fu_372   |    0    |    0    |    0    |
|          |     I_cast6_fu_403    |    0    |    0    |    0    |
|          |     I_cast_fu_406     |    0    |    0    |    0    |
|          |  m_cast4_cast_fu_414  |    0    |    0    |    0    |
|          |     m_cast_fu_418     |    0    |    0    |    0    |
|          |     x_cast2_fu_438    |    0    |    0    |    0    |
|          |     x_cast_fu_442     |    0    |    0    |    0    |
|   zext   |   tmp_6_cast_fu_457   |    0    |    0    |    0    |
|          |     y_cast1_fu_461    |    0    |    0    |    0    |
|          |     y_cast_fu_465     |    0    |    0    |    0    |
|          |    tmp_cast_fu_486    |    0    |    0    |    0    |
|          |    y_1_cast_fu_495    |    0    |    0    |    0    |
|          | tmp9_cast_cast_fu_508 |    0    |    0    |    0    |
|          |   zext4_cast_fu_521   |    0    |    0    |    0    |
|          |   zext1_cast_fu_540   |    0    |    0    |    0    |
|          |    newIndex7_fu_557   |    0    |    0    |    0    |
|          |  arrayNo_cast_fu_568  |    0    |    0    |    0    |
|          |    newIndex4_fu_589   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_9_fu_362     |    0    |    0    |    0    |
|partselect|     tmp_11_fu_525     |    0    |    0    |    0    |
|          |     tmp_12_fu_543     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |     arrayNo_fu_565    |    0    |    0    |    0    |
|          |    arrayNo2_fu_586    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   212   |   404   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    I_cast6_reg_660   |    8   |
|    I_cast_reg_665    |   12   |
|    I_read_reg_611    |    6   |
|    M_read_reg_619    |    7   |
|      i_1_reg_637     |   13   |
|    i_index_reg_724   |   12   |
|       i_reg_248      |   13   |
|   idx_urem_reg_650   |   13   |
| input_0_addr_reg_745 |   11   |
| input_1_addr_reg_750 |   11   |
| input_2_addr_reg_755 |   11   |
| input_3_addr_reg_760 |   11   |
|      m_1_reg_678     |    5   |
|       m_reg_281      |    5   |
|   next_mul8_reg_670  |    8   |
|   next_mul_reg_642   |   27   |
|    o_index_reg_729   |   13   |
|   phi_mul7_reg_292   |    8   |
|    phi_mul_reg_259   |   27   |
|   phi_urem_reg_270   |   13   |
|     tmp2_reg_714     |   12   |
|     tmp9_reg_719     |    9   |
|    tmp_11_reg_735    |    3   |
|    tmp_12_reg_740    |    4   |
|     tmp_4_reg_683    |    9   |
|  tmp_6_cast_reg_701  |   13   |
|     tmp_6_reg_765    |    1   |
|     tmp_8_reg_655    |    6   |
|tmp_cast5_cast_reg_624|   13   |
| tmp_cast_cast_reg_629|    9   |
|      x_1_reg_696     |    5   |
|    x_cast2_reg_688   |   12   |
|       x_reg_304      |    5   |
|      y_1_reg_709     |    5   |
|       y_reg_315      |    5   |
+----------------------+--------+
|         Total        |   345  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_144 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_144 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_150 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_150 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_156 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_156 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_162 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_162 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_175 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_187 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_199 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_211 |  p0  |   2  |  11  |   22   ||    11   |
|  phi_mul7_reg_292 |  p0  |   2  |   8  |   16   ||    8    |
|     grp_fu_534    |  p0  |   2  |  12  |   24   ||    12   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  ||  21.994 ||   112   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   212  |   404  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   21   |    -   |   112  |
|  Register |    -   |    -   |   345  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   21   |   557  |   516  |
+-----------+--------+--------+--------+--------+
