{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729026560938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729026560947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 00:09:20 2024 " "Processing started: Wed Oct 16 00:09:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729026560947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729026560947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_4 -c lab6_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_4 -c lab6_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729026560947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729026561858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729026561858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_1 " "Found entity 1: lab6_1" {  } { { "lab6_1.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729026571666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729026571666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_2 " "Found entity 1: lab6_2" {  } { { "lab6_2.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729026571671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729026571671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_4 " "Found entity 1: lab6_4" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729026571674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729026571674 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab6_4.sv(23) " "Verilog HDL Instantiation warning at lab6_4.sv(23): instance has no name" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1729026571674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_4 " "Elaborating entity \"lab6_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729026571713 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin a 2 6 " "Ignored chip_pin synthesis attribute for port \"a\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 3 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin b 2 6 " "Ignored chip_pin synthesis attribute for port \"b\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 4 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin c 2 6 " "Ignored chip_pin synthesis attribute for port \"c\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 5 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin d 2 6 " "Ignored chip_pin synthesis attribute for port \"d\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 6 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin min 2 6 " "Ignored chip_pin synthesis attribute for port \"min\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 9 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin midl 2 6 " "Ignored chip_pin synthesis attribute for port \"midl\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 10 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin midh 2 6 " "Ignored chip_pin synthesis attribute for port \"midh\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 11 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Warning" "WVRFX_TOO_FEW_OR_TOO_MANY_PIN_ASSIGNMENTS" "chip_pin max 2 6 " "Ignored chip_pin synthesis attribute for port \"max\" because the synthesis attribute's pin assignment list contains 2 assignment(s), which does not match port width of 6 bit(s)" {  } { { "lab6_4.sv" "" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 13 0 0 } }  } 0 10021 "Ignored %1!s! synthesis attribute for port \"%2!s!\" because the synthesis attribute's pin assignment list contains %3!d! assignment(s), which does not match port width of %4!d! bit(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab6_2 lab6_2:v2.l21 " "Elaborating entity \"lab6_2\" for hierarchy \"lab6_2:v2.l21\"" {  } { { "lab6_4.sv" "v2.l21" { Text "D:/repos/verilog/lab6/lab6_4/lab6_4.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729026571729 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "26 " "Ignored 26 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "26 " "Ignored 26 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1729026571907 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1729026571907 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729026572231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729026572724 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729026572724 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729026572762 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729026572762 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729026572762 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729026572762 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729026572778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 00:09:32 2024 " "Processing ended: Wed Oct 16 00:09:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729026572778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729026572778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729026572778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729026572778 ""}
