{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-220,-224",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_refclk -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD -left
preplace port qsfp0_clk -pg 1 -lvl 4 -x 1000 -y 420 -defaultsOSRD -right
preplace port qsfp0_gt -pg 1 -lvl 4 -x 1000 -y 400 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 4 -x 1000 -y 550 -defaultsOSRD
preplace port qsfp1_clk -pg 1 -lvl 4 -x 1000 -y 570 -defaultsOSRD -right
preplace port port-id_init_clk -pg 1 -lvl 4 -x 1000 -y 460 -defaultsOSRD -right
preplace portBus led_green_l -pg 1 -lvl 4 -x 1000 -y 280 -defaultsOSRD
preplace portBus led_orange_l -pg 1 -lvl 4 -x 1000 -y 300 -defaultsOSRD
preplace portBus qsfp_rst_l -pg 1 -lvl 4 -x 1000 -y 160 -defaultsOSRD
preplace portBus qsfp_lp -pg 1 -lvl 4 -x 1000 -y 180 -defaultsOSRD
preplace inst pcie -pg 1 -lvl 1 -x 160 -y 200 -defaultsOSRD -pinDir M_AXI_B right -pinY M_AXI_B 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt left -pinY pcie_mgt 0L -pinDir pcie_refclk left -pinY pcie_refclk 20L -pinDir S00_AXI right -pinY S00_AXI 220R -pinDir S01_AXI right -pinY S01_AXI 240R -pinDir axi_aclk right -pinY axi_aclk 260R -pinBusDir axi_aresetn right -pinBusY axi_aresetn 280R
preplace inst eth_0 -pg 1 -lvl 3 -x 830 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 22 21 23} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx right -pinY axis_rx 40R -pinDir sys_resetn left -pinY sys_resetn 20L -pinDir stream_clk left -pinY stream_clk 60L -pinDir aligned left -pinY aligned 40L -pinDir init_clk right -pinY init_clk 60R
preplace inst eth_1 -pg 1 -lvl 3 -x 830 -y 550 -swap {0 1 2 3 4 5 6 7 8 9 10 17 12 13 14 15 16 11 18 19 20 22 21 23} -defaultsOSRD -pinDir qsfp_gt right -pinY qsfp_gt 0R -pinDir axis_tx left -pinY axis_tx 0L -pinDir axis_rx right -pinY axis_rx 40R -pinDir qsfp_clk right -pinY qsfp_clk 20R -pinDir sys_resetn left -pinY sys_resetn 20L -pinDir stream_clk left -pinY stream_clk 80L -pinDir aligned left -pinY aligned 40L -pinDir init_clk right -pinY init_clk 60R
preplace inst smartconnect -pg 1 -lvl 2 -x 480 -y 60 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 99 98} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 140L -pinDir M00_AXI left -pinY M00_AXI 0L -pinDir M01_AXI left -pinY M01_AXI 160L -pinDir M02_AXI left -pinY M02_AXI 180L -pinDir aclk left -pinY aclk 220L -pinDir aresetn left -pinY aresetn 200L
preplace inst status_leds -pg 1 -lvl 3 -x 830 -y 280 -defaultsOSRD -pinDir qsfp0_up left -pinY qsfp0_up 0L -pinDir qsfp1_up left -pinY qsfp1_up 20L -pinBusDir led_green_l right -pinBusY led_green_l 0R -pinBusDir led_orange_l right -pinBusY led_orange_l 20R
preplace inst qsfp_pins -pg 1 -lvl 3 -x 830 -y 160 -defaultsOSRD -pinBusDir qsfp_rst_l right -pinBusY qsfp_rst_l 0R -pinBusDir qsfp_lp right -pinBusY qsfp_lp 20R
preplace inst abm_gen -pg 1 -lvl 2 -x 480 -y 400 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir AXIS_TX0 right -pinY AXIS_TX0 0R -pinDir SRC_AXI_PCI0 left -pinY SRC_AXI_PCI0 20L -pinDir AXIS_TX1 right -pinY AXIS_TX1 150R -pinDir SRC_AXI_PCI1 left -pinY SRC_AXI_PCI1 40L -pinDir src_clk left -pinY src_clk 60L -pinDir src_resetn left -pinY src_resetn 80L -pinDir rx_aligned0 right -pinY rx_aligned0 170R -pinDir rx_aligned1 right -pinY rx_aligned1 190R -pinDir eth0_clk right -pinY eth0_clk 210R -pinDir eth1_clk right -pinY eth1_clk 230R
preplace inst axi_revision -pg 1 -lvl 1 -x 160 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20} -defaultsOSRD -pinDir S_AXI right -pinY S_AXI 0R -pinDir AXI_ACLK right -pinY AXI_ACLK 40R -pinDir AXI_ARESETN right -pinY AXI_ARESETN 20R
preplace netloc eth_0_stat_rx_aligned_0 1 2 1 620 280n
preplace netloc eth_0_stream_clk 1 2 1 680 460n
preplace netloc eth_1_stat_rx_aligned_0 1 2 1 660 300n
preplace netloc eth_1_stream_clk 1 2 1 N 630
preplace netloc init_clk_0_1 1 3 1 980 460n
preplace netloc qsfp_pins_qsfp_lp 1 3 1 NJ 180
preplace netloc qsfp_pins_qsfp_rst_l 1 3 1 NJ 160
preplace netloc source_200Mhz_clk 1 1 1 300 100n
preplace netloc source_200Mhz_resetn 1 1 2 320 340 640
preplace netloc status_leds_led_green_l 1 3 1 NJ 280
preplace netloc status_leds_led_orange_l 1 3 1 NJ 300
preplace netloc cmac_usplus_0_gt_serial_port 1 3 1 NJ 400
preplace netloc eth_1_qsfp_gt 1 3 1 NJ 550
preplace netloc generate_abm0_SRC_AXI_PCI 1 1 1 NJ 420
preplace netloc generate_abm1_SRC_AXI_PCI 1 1 1 NJ 440
preplace netloc gt_ref_clk_0_1 1 3 1 NJ 420
preplace netloc gt_ref_clk_0_2 1 3 1 NJ 570
preplace netloc pcie_refclk_1 1 0 1 NJ 220
preplace netloc rdmx_xmit_0_AXIS_TX 1 2 1 N 400
preplace netloc rdmx_xmit_1_AXIS_TX 1 2 1 N 550
preplace netloc smartconnect_0_M01_AXI 1 1 1 N 220
preplace netloc smartconnect_M00_AXI 1 1 1 N 60
preplace netloc smartconnect_M02_AXI 1 1 1 340 240n
preplace netloc xdma_0_M_AXI_B 1 1 1 N 200
preplace netloc xdma_0_pcie_mgt 1 0 1 NJ 200
levelinfo -pg 1 0 160 480 830 1000
pagesize -pg 1 -db -bbox -sgen -130 0 1180 680
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-235,-3",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 60 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 80 -defaultsOSRD
preplace inst packet_gen -pg 1 -lvl 1 -x 190 -y 100 -defaultsOSRD
preplace netloc clk_1 1 0 1 N 60
preplace netloc resetn_1 1 0 1 N 80
levelinfo -pg 1 -10 190 380
pagesize -pg 1 -db -bbox -sgen -110 0 380 200
"
}
{
   "da_axi4_cnt":"4"
}
