// Seed: 2744342548
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  logic ["" : -1 'h0 ==  1] module_0;
  int id_7;
  assign id_5[-1'b0*-1'b0] = 1;
  bit id_8;
  wire [1 'd0 : -1 'b0] id_9;
  always @(posedge "") $unsigned(17);
  ;
  generate
    initial id_8 = 1'b0;
    assign id_8 = -1;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_4[1] = "";
  wire id_7;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_7,
      id_3,
      id_4
  );
endmodule
