
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106913                       # Number of seconds simulated
sim_ticks                                106912909041                       # Number of ticks simulated
final_tick                               636550626351                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142824                       # Simulator instruction rate (inst/s)
host_op_rate                                   187588                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7255591                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903872                       # Number of bytes of host memory used
host_seconds                                 14735.24                       # Real time elapsed on the host
sim_insts                                  2104550638                       # Number of instructions simulated
sim_ops                                    2764149564                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      5853696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2960000                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8816768                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1146752                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1146752                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        45732                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23125                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 68881                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            8959                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 8959                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54752004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27686086                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                82466824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11972                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16761                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28734                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10726039                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10726039                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10726039                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11972                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54752004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27686086                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               93192862                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               256385874                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21407087                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17430214                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1918059                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8853779                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136844                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2236331                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87070                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193728391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120508009                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21407087                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10373175                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25471771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5739701                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10497300                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11852025                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233487633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.624095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.990283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208015862     89.09%     89.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2725400      1.17%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139667      0.92%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2311398      0.99%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951881      0.84%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1109278      0.48%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          759298      0.33%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1928915      0.83%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12545934      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233487633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083496                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.470026                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191376258                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12888303                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25331120                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108320                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3783628                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3650342                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6543                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145442101                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51779                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3783628                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191633161                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        8827430                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2892827                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25182800                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1167775                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145220743                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5421                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        422734                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       570598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        53197                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203196485                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676823317                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676823317                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34745779                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34030                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17950                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3621591                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13982878                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7852618                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       294859                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1692989                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144708117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34030                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137416828                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83666                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20215776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41262430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1870                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233487633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.588540                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.293931                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175433416     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24513981     10.50%     85.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12388093      5.31%     90.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7981164      3.42%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6570327      2.81%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584965      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185148      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778164      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52375      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233487633                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962003     75.41%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        144733     11.35%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168999     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113925517     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2016478      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13652905      9.94%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7805848      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137416828                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.535977                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1275735                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009284                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    509680690                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164958616                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133601166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138692563                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153578                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1831278                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          695                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143052                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3783628                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        8032091                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       287891                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144742147                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          350                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13982878                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7852618                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17950                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        222516                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12554                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          695                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065529                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2214346                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134827739                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13519514                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2589089                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21324579                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19241873                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805065                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525878                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133602900                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133601166                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79390231                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213691335                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.521094                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371518                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22286137                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1942434                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229704005                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385923                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179928447     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23318312     10.15%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10833481      4.72%     93.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818725      2.10%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655428      1.59%     96.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543390      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533265      0.67%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096994      0.48%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2975963      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229704005                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2975963                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371480542                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293288694                       # The number of ROB writes
system.switch_cpus0.timesIdled                2871920                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22898241                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.563859                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.563859                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.390037                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.390037                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609637918                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184085217                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138151968                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               256385874                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19023037                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16888087                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1636643                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9973241                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9724339                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1210607                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        47348                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    204822813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             107668678                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19023037                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10934946                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21776600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5019134                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2416160                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12525911                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1630883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232389473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522211                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.772316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       210612873     90.63%     90.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          989683      0.43%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1839138      0.79%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1594805      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3222719      1.39%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3883870      1.67%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          933143      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          511143      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8802099      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232389473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074197                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.419948                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       203094533                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4159496                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21743274                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22663                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3369506                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1866377                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4394                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     121289434                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1313                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3369506                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       203350196                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2169816                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1174324                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21503376                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       822247                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     121164734                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           54                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78615                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       538058                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    160039256                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    547934344                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    547934344                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    132263664                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27775582                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16726                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8376                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2452989                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21045385                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3745144                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        67952                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       842340                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         120710930                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16726                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114652014                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        73142                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18281236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38179006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    232389473                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.493361                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.176335                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    183298104     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20607253      8.87%     87.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10559965      4.54%     92.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6057586      2.61%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6751860      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3379166      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1360356      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       314797      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        60386      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232389473                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         212327     47.83%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163964     36.93%     84.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        67675     15.24%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     90042219     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       910288      0.79%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8350      0.01%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19965259     17.41%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3725898      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114652014                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.447185                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             443966                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003872                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    462210609                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    139009161                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    112011915                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     115095980                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       204487                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3516790                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          269                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       101377                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3369506                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1516217                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        64383                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    120727656                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21045385                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3745144                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8376                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          269                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       738176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       986774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1724950                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    113639548                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19715411                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1012466                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23441276                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17557244                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3725865                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.443236                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             112042004                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            112011915                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         64062892                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        148053954                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.436888                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432700                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90039617                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    101495230                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19235830                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1640635                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229019967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.443172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293131                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    190974415     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14436474      6.30%     89.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11250563      4.91%     94.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2227229      0.97%     95.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2816725      1.23%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       954939      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4071372      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       899884      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1388366      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229019967                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90039617                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     101495230                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21172362                       # Number of memory references committed
system.switch_cpus1.commit.loads             17528595                       # Number of loads committed
system.switch_cpus1.commit.membars               8350                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16004222                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         88302957                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1286127                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1388366                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           348362661                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          244831686                       # The number of ROB writes
system.switch_cpus1.timesIdled                5419402                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23996401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90039617                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            101495230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90039617                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.847479                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.847479                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.351188                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.351188                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       526163268                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      146169926                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      128208765                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16700                       # number of misc regfile writes
system.l20.replacements                         45754                       # number of replacements
system.l20.tagsinuse                             1024                       # Cycle average of tags in use
system.l20.total_refs                           71508                       # Total number of references to valid blocks.
system.l20.sampled_refs                         46778                       # Sample count of references to valid blocks.
system.l20.avg_refs                          1.528667                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.125088                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.185784                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   977.698318                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            41.990810                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.004028                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000181                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.954784                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041007                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        51895                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  51895                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8734                       # number of Writeback hits
system.l20.Writeback_hits::total                 8734                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        51895                       # number of demand (read+write) hits
system.l20.demand_hits::total                   51895                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        51895                       # number of overall hits
system.l20.overall_hits::total                  51895                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        45732                       # number of ReadReq misses
system.l20.ReadReq_misses::total                45742                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        45732                       # number of demand (read+write) misses
system.l20.demand_misses::total                 45742                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        45732                       # number of overall misses
system.l20.overall_misses::total                45742                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1942348                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   9613170239                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     9615112587                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1942348                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   9613170239                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      9615112587                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1942348                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   9613170239                       # number of overall miss cycles
system.l20.overall_miss_latency::total     9615112587                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97627                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97637                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8734                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8734                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97627                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97637                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97627                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97637                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.468436                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.468490                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.468436                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.468490                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.468436                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.468490                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 194234.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 210206.643904                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 210203.152180                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 194234.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 210206.643904                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 210203.152180                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 194234.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 210206.643904                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 210203.152180                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6066                       # number of writebacks
system.l20.writebacks::total                     6066                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        45732                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           45742                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        45732                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            45742                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        45732                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           45742                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1342451                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6871789716                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6873132167                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1342451                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6871789716                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6873132167                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1342451                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6871789716                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6873132167                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.468436                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.468490                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.468436                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.468490                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.468436                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.468490                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 134245.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150262.173445                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 150258.671833                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 134245.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 150262.173445                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 150258.671833                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 134245.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 150262.173445                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 150258.671833                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         23156                       # number of replacements
system.l21.tagsinuse                             1024                       # Cycle average of tags in use
system.l21.total_refs                           43719                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24180                       # Sample count of references to valid blocks.
system.l21.avg_refs                          1.808065                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           12.647993                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.438868                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   940.446763                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            70.466376                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012352                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000429                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.918405                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.068815                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        22656                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  22656                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            5411                       # number of Writeback hits
system.l21.Writeback_hits::total                 5411                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        22656                       # number of demand (read+write) hits
system.l21.demand_hits::total                   22656                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        22656                       # number of overall hits
system.l21.overall_hits::total                  22656                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        23125                       # number of ReadReq misses
system.l21.ReadReq_misses::total                23139                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        23125                       # number of demand (read+write) misses
system.l21.demand_misses::total                 23139                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        23125                       # number of overall misses
system.l21.overall_misses::total                23139                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2694933                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4692555613                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4695250546                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2694933                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4692555613                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4695250546                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2694933                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4692555613                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4695250546                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45781                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45795                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         5411                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             5411                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45781                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45795                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45781                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45795                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.505122                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.505274                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.505122                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.505274                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.505122                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.505274                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192495.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 202921.323805                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 202915.015601                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192495.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 202921.323805                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 202915.015601                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192495.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 202921.323805                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 202915.015601                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2893                       # number of writebacks
system.l21.writebacks::total                     2893                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        23125                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           23139                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        23125                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            23139                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        23125                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           23139                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1850890                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3300608848                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3302459738                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1850890                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3300608848                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3302459738                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1850890                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3300608848                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3302459738                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.505122                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.505274                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.505122                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.505274                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.505122                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.505274                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132206.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142729.031265                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 142722.664679                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132206.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 142729.031265                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 142722.664679                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132206.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 142729.031265                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 142722.664679                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.756346                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011859664                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849834.851920                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.756346                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876212                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11852014                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11852014                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11852014                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11852014                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11852014                       # number of overall hits
system.cpu0.icache.overall_hits::total       11852014                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2295996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2295996                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2295996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2295996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2295996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2295996                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11852025                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11852025                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11852025                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11852025                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11852025                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11852025                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 208726.909091                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 208726.909091                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 208726.909091                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 208726.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 208726.909091                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 208726.909091                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2025348                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2025348                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2025348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2025348                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2025348                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2025348                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 202534.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 202534.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 202534.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 202534.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 202534.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 202534.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97627                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996266                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97883                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1951.271069                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.602802                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.397198                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916417                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083583                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411028                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411028                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677227                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677227                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17438                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17438                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088255                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088255                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088255                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088255                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402319                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402319                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402404                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402404                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402404                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402404                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  53110959767                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53110959767                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9701997                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9701997                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  53120661764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  53120661764                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  53120661764                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  53120661764                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10813347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10813347                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17438                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18490659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18490659                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18490659                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18490659                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037206                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037206                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021763                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021763                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021763                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021763                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 132012.059503                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 132012.059503                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 114141.141176                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 114141.141176                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 132008.284619                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 132008.284619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 132008.284619                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 132008.284619                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8734                       # number of writebacks
system.cpu0.dcache.writebacks::total             8734                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304692                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304692                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304777                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304777                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304777                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97627                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97627                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97627                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97627                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97627                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  13404552450                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13404552450                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  13404552450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13404552450                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  13404552450                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13404552450                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009028                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005280                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005280                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005280                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005280                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 137303.742305                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 137303.742305                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 137303.742305                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 137303.742305                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 137303.742305                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 137303.742305                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.984285                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927069028                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713621.123845                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.984285                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022411                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866962                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12525894                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12525894                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12525894                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12525894                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12525894                       # number of overall hits
system.cpu1.icache.overall_hits::total       12525894                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3359126                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3359126                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3359126                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3359126                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3359126                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3359126                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12525911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12525911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12525911                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12525911                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12525911                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12525911                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 197595.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 197595.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 197595.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 197595.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 197595.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 197595.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2811133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2811133                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2811133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2811133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2811133                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2811133                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200795.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200795.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200795.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200795.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200795.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200795.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45781                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227948299                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46037                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4951.415144                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.826336                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.173664                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.819634                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.180366                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17975783                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17975783                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3627018                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3627018                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8380                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8380                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8350                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8350                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21602801                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21602801                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21602801                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21602801                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       181403                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       181403                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       181403                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        181403                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       181403                       # number of overall misses
system.cpu1.dcache.overall_misses::total       181403                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  26951299391                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26951299391                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  26951299391                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  26951299391                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  26951299391                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  26951299391                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18157186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18157186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3627018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3627018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8350                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21784204                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21784204                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21784204                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21784204                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009991                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008327                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008327                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008327                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008327                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 148571.409464                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 148571.409464                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 148571.409464                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 148571.409464                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 148571.409464                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 148571.409464                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5411                       # number of writebacks
system.cpu1.dcache.writebacks::total             5411                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       135622                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       135622                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       135622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       135622                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       135622                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       135622                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45781                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45781                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45781                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45781                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45781                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6364310648                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6364310648                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6364310648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6364310648                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6364310648                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6364310648                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002521                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002102                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002102                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139016.418339                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 139016.418339                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 139016.418339                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 139016.418339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 139016.418339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 139016.418339                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
