Vwani P. Roychowdhury , Jehoshua Bruck, On finding non-intersecting paths in grids and its application in reconfiguring VLSI/WSI arrays, Proceedings of the first annual ACM-SIAM symposium on Discrete algorithms, p.454-464, January 22-24, 1990, San Francisco, California, United States
Wu Jigang , Srikanthan Thambipillai, A Run-time Reconfiguration Algorithm for VLSI Arrays, Proceedings of the 16th International Conference on VLSI Design, p.567, January 04-08, 2003
Wu Jigang , Thambipillai Srikanthan, An improved reconfiguration algorithm for degradable VLSI/WSI arrays, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.1-2, p.23-31, July 2003
Wu Jigang , Thambipillai Srikanthan , Xiaodong Wang, Integrated Row and Column Rerouting for Reconfiguration of VLSI Arrays with Four-Port Switches, IEEE Transactions on Computers, v.56 n.10, p.1387-1400, October 2007
Wu Jigang , Heiko Schröder , Srikanthan Thambipillai, New Architecture and Algorithms for Degradable VLSI/WSI Arrays, Proceedings of the 8th Annual International Conference on Computing and Combinatorics, p.181-190, August 15-17, 2002
P J Varman , I V Ramakrishnan, Synthesis of an Optimal Family of Matrix Multiplication Algorithms on Linear Arrays, IEEE Transactions on Computers, v.35 n.11, p.989-996, November 1986
Weiping Shi , Ming-Feng Chang , W. Kent Fuchs, Harvest Rate of Reconfigurable Pipelines, IEEE Transactions on Computers, v.45 n.10, p.1200-1203, October 1996
Jigang Wu , Srikanthan Thambipillai, On the reconfiguration algorithm for fault-tolerant VLSI arrays, Proceedings of the 2003 international conference on Computational science: PartIII, June 02-04, 2003, Melbourne, Australia
Wu Jigang , Thambipillai Srikanthan , Heiko Schröder, Efficient reconfigurable techniques for VLSI arrays with 6-port switches, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.8, p.976-979, August 2005
Bruno Codenotti , Roberto Tamassia, A Network Flow Approach to the Reconfiguration of VLSI Arrays, IEEE Transactions on Computers, v.40 n.1, p.118-121, January 1991
Israel Koren , Dhiraj K. Pradhan, Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems, IEEE Transactions on Computers, v.36 n.3, p.344-355, March 1987
E. H. -M. Sha , K. Steiglitz, Reconfigurability and Reliability of Systolic/Wavefront Arrays, IEEE Transactions on Computers, v.42 n.7, p.854-862, July 1993
R. V. Pelletier , R. D. McLeod, Loop based design for wafer scale systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.3, p.354-357, September 1994
John Lach , William H. Mangione-Smith , Miodrag Potkonjak, Efficiently supporting fault-tolerance in FPGAs, Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays, p.105-115, February 22-25, 1998, Monterey, California, USA
S.-Y. Kung , S.-N. Jean , C.-W. Chang, Fault-Tolerant Array Processors Using Single-Track Switches, IEEE Transactions on Computers, v.38 n.4, p.501-514, April 1989
Lisa M. Guerra , Miodrag Potkonjak , Jan M. Rabaey, Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.158-167, March 1998
Richard Cole , Bruce Maggs , Ramesh Sitaraman, Multi-scale self-simulation: a technique for reconfiguring arrays with faults, Proceedings of the twenty-fifth annual ACM symposium on Theory of computing, p.561-572, May 16-18, 1993, San Diego, California, United States
A. D. Singh, Interstitial Redundancy: An Area Efficient Fault Tolerance Scheme for Large Area VLSI Processor Arrays, IEEE Transactions on Computers, v.37 n.11, p.1398-1410, November 1988
Nobuo Tsuda, Fault-Tolerant Processor Arrays Using Additional Bypass Linking Allocated by Graph-Node Coloring, IEEE Transactions on Computers, v.49 n.5, p.431-442, May 2000
J. Hastad , T. Leighton , M. Newman, Reconfiguring a hypercube in the presence of faults, Proceedings of the nineteenth annual ACM conference on Theory of computing, p.274-284, January 1987, New York, New York, United States
Geng Lin, Fault tolerant planar communication networks, Proceedings of the twenty-fourth annual ACM symposium on Theory of computing, p.133-139, May 04-06, 1992, Victoria, British Columbia, Canada
Lenwood S. Heath , Arnold L. Rosenberg , Bruce T. Smith, The physical mapping problem for parallel architectures, Journal of the ACM (JACM), v.35 n.3, p.603-634, July 1988
Tadayoshi Horita , Itsuo Takanami, Fault-Tolerant Processor Arrays Based on the 1$\frac{1}{2}$-Track Switches with Flexible Spare Distributions, IEEE Transactions on Computers, v.49 n.6, p.542-552, June 2000
A. A. Bertossi , M. A. Bonuccelli, A Gracefully Degradable VLSI System for Linear Programming, IEEE Transactions on Computers, v.38 n.6, p.853-861, June 1989
I. V. Ramakrishnan , D. S. Fussell , A. Silberschatz, Mapping Homogeneous Graphs on Linear Arrays, IEEE Transactions on Computers, v.35 n.3, p.189-209, March 1986
Jason A. Cheatham , John M. Emmert , Stan Baumgart, A survey of fault tolerant methodologies for FPGAs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.501-533, April 2006
A.A. Bertossi , M.A. Bonuccelli , M. Roccetti, Reconfigurable Tree Architectures for Gracefully Degradable VLSI Systems, Journal of Parallel and Distributed Computing, v.23 n.3, p.264-277, Dec. 1994
Prithviraj Banerjee, The Cubical Ring Connected Cycles: A Fault Tolerant Parallel Computation Network, IEEE Transactions on Computers, v.37 n.5, p.632-636, May 1988
V. P. Roychowdhury , Jehoshua Bruck , Thomas Kailath, Efficient Algorithms for Reconfiguration in VLSI/WSI Arrays, IEEE Transactions on Computers, v.39 n.4, p.480-489, April 1990
Jai-Hoon Kim , F. Lombardi , N. H. Vaidya, An improved approach to fault tolerant rank order filtering on a SIMD mesh processor, Proceedings of the IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems, p.137, November 13-15, 1995
