// Seed: 1476076439
module module_0 (
    input  wand  id_0,
    output uwire id_1
    , id_3
);
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign module_1.id_2 = 0;
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri1  id_3,
    input  wand  id_4
);
  wire id_6 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  assign module_0.id_1 = 0;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_9 = {1{-1'd0}};
endmodule
