

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Sun Mar 24 03:10:27 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.84|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     870|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     215|       1|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     168|
|Register         |        0|      -|    1316|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|    1531|    1103|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |correlateTop_mul_bkb_U1  |correlateTop_mul_bkb  |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      4|  215|   1|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_3_7_i_fu_452_p2              |     +    |      0|  0|  32|          32|          32|
    |p_Val2_6_i_fu_430_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp10_fu_408_p2                     |     +    |      0|  0|  30|          23|          23|
    |tmp11_fu_398_p2                     |     +    |      0|  0|  29|          22|          22|
    |tmp1_fu_362_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp2_fu_426_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_374_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_380_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp5_fu_439_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp6_fu_386_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp7_fu_435_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp8_fu_447_p2                      |     +    |      0|  0|  32|          32|          32|
    |tmp9_fu_392_p2                      |     +    |      0|  0|  39|          32|          32|
    |tmp_6_fu_512_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_8_fu_414_p2                     |     +    |      0|  0|  13|           4|           1|
    |tmp_fu_368_p2                       |     +    |      0|  0|  32|          32|          32|
    |p_Val2_9_i_fu_469_p2                |     -    |      0|  0|  39|          32|          32|
    |p_Val2_i_fu_463_p2                  |     -    |      0|  0|  39|          32|          32|
    |ap_block_state11_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state12_io                 |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_440                    |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_A              |    and   |      0|  0|   8|           1|           1|
    |i_data_data_V_0_load_B              |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_A              |    and   |      0|  0|   8|           1|           1|
    |i_data_last_V_0_load_B              |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_A              |    and   |      0|  0|   8|           1|           1|
    |o_data_data_V_1_load_B              |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_A              |    and   |      0|  0|   8|           1|           1|
    |o_data_last_V_1_load_B              |    and   |      0|  0|   8|           1|           1|
    |cond_i_fu_190_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |i_data_data_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |i_data_last_V_0_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |o_data_data_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |o_data_last_V_1_state_cmp_full      |   icmp   |      0|  0|   8|           2|           1|
    |tmp_9_fu_524_p2                     |   icmp   |      0|  0|  18|          32|          25|
    |tmp_i_fu_457_p2                     |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |    or    |      0|  0|   8|           1|           1|
    |o_data_data_V_tmp_fu_529_p3         |  select  |      0|  0|  32|           1|          32|
    |tmp_1_i_fu_475_p3                   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 870|         623|         638|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_p_Val2_2_reg_112  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_123  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_p_Val2_2_reg_112  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter4_p_Val2_3_reg_123  |   9|          2|   32|         64|
    |i_data_TDATA_blk_n                     |   9|          2|    1|          2|
    |i_data_data_V_0_data_out               |   9|          2|   32|         64|
    |i_data_data_V_0_state                  |  15|          3|    2|          6|
    |i_data_last_V_0_data_out               |   9|          2|    1|          2|
    |i_data_last_V_0_state                  |  15|          3|    2|          6|
    |loadCount_V                            |   9|          2|   32|         64|
    |o_data_TDATA_blk_n                     |   9|          2|    1|          2|
    |o_data_data_V_1_data_out               |   9|          2|   32|         64|
    |o_data_data_V_1_state                  |  15|          3|    2|          6|
    |o_data_last_V_1_data_out               |   9|          2|    1|          2|
    |o_data_last_V_1_state                  |  15|          3|    2|          6|
    |phaseClass_V                           |   9|          2|    4|          8|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 168|         36|  240|        488|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_2_reg_112  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_p_Val2_3_reg_123  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_2_reg_112  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_p_Val2_3_reg_123  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_2_reg_112  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_p_Val2_3_reg_123  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_p_Val2_2_reg_112  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_p_Val2_3_reg_123  |  32|   0|   32|          0|
    |ap_reg_pp0_iter2_cond_i_reg_547        |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp10_reg_586         |  18|   0|   23|          5|
    |ap_reg_pp0_iter2_tmp9_reg_581          |  27|   0|   32|          5|
    |cond_i_reg_547                         |   1|   0|    1|          0|
    |cor_phaseClass0_V_0                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_1                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_10                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_10_reg_551           |  27|   0|   32|          5|
    |cor_phaseClass0_V_11                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_12                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_13                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_14                   |  27|   0|   32|          5|
    |cor_phaseClass0_V_2                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_3                    |  16|   0|   21|          5|
    |cor_phaseClass0_V_4                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_5                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_6                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_7                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_8                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_9                    |  27|   0|   32|          5|
    |cor_phaseClass0_V_9_s_reg_556          |  27|   0|   32|          5|
    |currentState                           |   1|   0|    1|          0|
    |currentState_load_reg_538              |   1|   0|    1|          0|
    |i_data_data_V_0_payload_A              |  32|   0|   32|          0|
    |i_data_data_V_0_payload_B              |  32|   0|   32|          0|
    |i_data_data_V_0_sel_rd                 |   1|   0|    1|          0|
    |i_data_data_V_0_sel_wr                 |   1|   0|    1|          0|
    |i_data_data_V_0_state                  |   2|   0|    2|          0|
    |i_data_last_V_0_payload_A              |   1|   0|    1|          0|
    |i_data_last_V_0_payload_B              |   1|   0|    1|          0|
    |i_data_last_V_0_sel_rd                 |   1|   0|    1|          0|
    |i_data_last_V_0_sel_wr                 |   1|   0|    1|          0|
    |i_data_last_V_0_state                  |   2|   0|    2|          0|
    |i_data_last_V_tmp_reg_542              |   1|   0|    1|          0|
    |loadCount_V                            |  32|   0|   32|          0|
    |o_data_data_V_1_payload_A              |  32|   0|   32|          0|
    |o_data_data_V_1_payload_B              |  32|   0|   32|          0|
    |o_data_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_data_V_1_state                  |   2|   0|    2|          0|
    |o_data_last_V_1_payload_A              |   1|   0|    1|          0|
    |o_data_last_V_1_payload_B              |   1|   0|    1|          0|
    |o_data_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_last_V_1_state                  |   2|   0|    2|          0|
    |p_Val2_6_i_reg_591                     |  27|   0|   32|          5|
    |phaseClass_V                           |   4|   0|    4|          0|
    |res_V_reg_617                          |  32|   0|   32|          0|
    |tmp10_reg_586                          |  18|   0|   23|          5|
    |tmp3_reg_566                           |  27|   0|   32|          5|
    |tmp4_reg_571                           |  27|   0|   32|          5|
    |tmp5_reg_596                           |  27|   0|   32|          5|
    |tmp6_reg_576                           |  27|   0|   32|          5|
    |tmp9_reg_581                           |  27|   0|   32|          5|
    |tmp_1_i_reg_606                        |  32|   0|   32|          0|
    |tmp_reg_561                            |  27|   0|   32|          5|
    |currentState_load_reg_538              |  64|  32|    1|          0|
    |i_data_last_V_tmp_reg_542              |  64|  32|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1316|  64| 1325|        135|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   | Source Object |    C Type    |
+---------------+-----+-----+--------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |  correlateTop | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |  correlateTop | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_last_V |    pointer   |
+---------------+-----+-----+--------------+---------------+--------------+

