# verilog
simple verilog example projects
