<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › spufs › hw_ops.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>hw_ops.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* hw_ops.c - query/set operations on active SPU context.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) IBM 2005</span>
<span class="cm"> * Author: Mark Nutter &lt;mnutter@us.ibm.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> * any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/poll.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/unistd.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/spu.h&gt;</span>
<span class="cp">#include &lt;asm/spu_priv1.h&gt;</span>
<span class="cp">#include &lt;asm/spu_csa.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &quot;spufs.h&quot;</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spu_hw_mbox_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spu_problem</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">prob</span> <span class="o">=</span> <span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mbox_stat</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">mbox_stat</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mb_stat_R</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mbox_stat</span> <span class="o">&amp;</span> <span class="mh">0x0000ff</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">pu_mb_R</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">spu_hw_mbox_stat_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">mb_stat_R</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">spu_hw_mbox_stat_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span>
					  <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">events</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">stat</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">stat</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">mb_stat_R</span><span class="p">);</span>

	<span class="cm">/* if the requested event is there, return the poll</span>
<span class="cm">	   mask, otherwise enable the interrupt to get notified,</span>
<span class="cm">	   but first mark any pending interrupts as done so</span>
<span class="cm">	   we don&#39;t get woken up unnecessarily */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">events</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">POLLIN</span> <span class="o">|</span> <span class="n">POLLRDNORM</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0xff0000</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">|=</span> <span class="n">POLLIN</span> <span class="o">|</span> <span class="n">POLLRDNORM</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">spu_int_stat_clear</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">CLASS2_MAILBOX_INTR</span><span class="p">);</span>
			<span class="n">spu_int_mask_or</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">CLASS2_ENABLE_MAILBOX_INTR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">events</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">POLLOUT</span> <span class="o">|</span> <span class="n">POLLWRNORM</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">stat</span> <span class="o">&amp;</span> <span class="mh">0x00ff00</span><span class="p">)</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">POLLOUT</span> <span class="o">|</span> <span class="n">POLLWRNORM</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">spu_int_stat_clear</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
					<span class="n">CLASS2_MAILBOX_THRESHOLD_INTR</span><span class="p">);</span>
			<span class="n">spu_int_mask_or</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span>
					<span class="n">CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spu_hw_ibox_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spu_problem</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">prob</span> <span class="o">=</span> <span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spu_priv2</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">priv2</span> <span class="o">=</span> <span class="n">spu</span><span class="o">-&gt;</span><span class="n">priv2</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mb_stat_R</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff0000</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read the first available word */</span>
		<span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">puint_mb_R</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* make sure we get woken up by the interrupt */</span>
		<span class="n">spu_int_mask_or</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">CLASS2_ENABLE_MAILBOX_INTR</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spu_hw_wbox_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spu_problem</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">prob</span> <span class="o">=</span> <span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mb_stat_R</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x00ff00</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* we have space to write wbox_data to */</span>
		<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">spu_mb_W</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* make sure we get woken up by the interrupt when space</span>
<span class="cm">		   becomes available */</span>
		<span class="n">spu_int_mask_or</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">CLASS2_ENABLE_MAILBOX_THRESHOLD_INTR</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_signal1_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">signal_notify1</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_signal2_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">signal_notify2</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_signal1_type_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spu_priv2</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">priv2</span> <span class="o">=</span> <span class="n">spu</span><span class="o">-&gt;</span><span class="n">priv2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">spu_cfg_RW</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">spu_cfg_RW</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">spu_hw_signal1_type_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">in_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">spu_cfg_RW</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_signal2_type_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spu_priv2</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">priv2</span> <span class="o">=</span> <span class="n">spu</span><span class="o">-&gt;</span><span class="n">priv2</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">in_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">spu_cfg_RW</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">spu_cfg_RW</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u64</span> <span class="nf">spu_hw_signal2_type_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">((</span><span class="n">in_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">spu_cfg_RW</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">spu_hw_npc_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">spu_npc_RW</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_npc_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">spu_npc_RW</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">spu_hw_status_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">spu_status_R</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">char</span> <span class="o">*</span><span class="nf">spu_hw_get_ls</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">local_store</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_privcntl_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">spu_privcntl_RW</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">spu_hw_runcntl_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">spu_runcntl_RW</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_runcntl_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">SPU_RUNCNTL_ISOLATE</span><span class="p">)</span>
		<span class="n">spu_hw_privcntl_write</span><span class="p">(</span><span class="n">ctx</span><span class="p">,</span>
			<span class="n">SPU_PRIVCNT_LOAD_REQUEST_ENABLE_MASK</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">spu_runcntl_RW</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_runcntl_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">spu_runcntl_RW</span><span class="p">,</span> <span class="n">SPU_RUNCNTL_STOP</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">spu_status_R</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SPU_STATUS_RUNNING</span><span class="p">)</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_master_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">sr1</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">sr1</span> <span class="o">=</span> <span class="n">spu_mfc_sr1_get</span><span class="p">(</span><span class="n">spu</span><span class="p">)</span> <span class="o">|</span> <span class="n">MFC_STATE1_MASTER_RUN_CONTROL_MASK</span><span class="p">;</span>
	<span class="n">spu_mfc_sr1_set</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">sr1</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_master_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu</span> <span class="o">*</span><span class="n">spu</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">sr1</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">sr1</span> <span class="o">=</span> <span class="n">spu_mfc_sr1_get</span><span class="p">(</span><span class="n">spu</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MFC_STATE1_MASTER_RUN_CONTROL_MASK</span><span class="p">;</span>
	<span class="n">spu_mfc_sr1_set</span><span class="p">(</span><span class="n">spu</span><span class="p">,</span> <span class="n">sr1</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spu_hw_set_mfc_query</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span> <span class="n">ctx</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu_problem</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">prob</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">dma_querytype_RW</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">dma_querymask_RW</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">dma_querytype_RW</span><span class="p">,</span> <span class="n">mode</span><span class="p">);</span>
<span class="nl">out:</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">spu_hw_read_mfc_tagstatus</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span> <span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">dma_tagstatus_R</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">spu_hw_get_mfc_free_elements</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="o">-&gt;</span><span class="n">dma_qstatus_R</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spu_hw_send_mfc_command</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">mfc_dma_command</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spu_problem</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">prob</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">problem</span><span class="p">;</span>

	<span class="n">spin_lock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mfc_lsa_W</span><span class="p">,</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">lsa</span><span class="p">);</span>
	<span class="n">out_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mfc_ea_W</span><span class="p">,</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">ea</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mfc_union_W</span><span class="p">.</span><span class="n">by32</span><span class="p">.</span><span class="n">mfc_size_tag32</span><span class="p">,</span>
				<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">tag</span><span class="p">);</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mfc_union_W</span><span class="p">.</span><span class="n">by32</span><span class="p">.</span><span class="n">mfc_class_cmd32</span><span class="p">,</span>
				<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">class</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span> <span class="o">|</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">cmd</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prob</span><span class="o">-&gt;</span><span class="n">mfc_union_W</span><span class="p">.</span><span class="n">by32</span><span class="p">.</span><span class="n">mfc_class_cmd32</span><span class="p">);</span>
	<span class="n">spin_unlock_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">register_lock</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spu_hw_restart_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">spu_context</span> <span class="o">*</span><span class="n">ctx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spu_priv2</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">priv2</span> <span class="o">=</span> <span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">priv2</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">SPU_CONTEXT_SWITCH_PENDING</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ctx</span><span class="o">-&gt;</span><span class="n">spu</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">))</span>
		<span class="n">out_be64</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv2</span><span class="o">-&gt;</span><span class="n">mfc_control_RW</span><span class="p">,</span> <span class="n">MFC_CNTL_RESTART_DMA_COMMAND</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">spu_context_ops</span> <span class="n">spu_hw_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mbox_read</span> <span class="o">=</span> <span class="n">spu_hw_mbox_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mbox_stat_read</span> <span class="o">=</span> <span class="n">spu_hw_mbox_stat_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mbox_stat_poll</span> <span class="o">=</span> <span class="n">spu_hw_mbox_stat_poll</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ibox_read</span> <span class="o">=</span> <span class="n">spu_hw_ibox_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">wbox_write</span> <span class="o">=</span> <span class="n">spu_hw_wbox_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">signal1_write</span> <span class="o">=</span> <span class="n">spu_hw_signal1_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">signal2_write</span> <span class="o">=</span> <span class="n">spu_hw_signal2_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">signal1_type_set</span> <span class="o">=</span> <span class="n">spu_hw_signal1_type_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">signal1_type_get</span> <span class="o">=</span> <span class="n">spu_hw_signal1_type_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">signal2_type_set</span> <span class="o">=</span> <span class="n">spu_hw_signal2_type_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">signal2_type_get</span> <span class="o">=</span> <span class="n">spu_hw_signal2_type_get</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npc_read</span> <span class="o">=</span> <span class="n">spu_hw_npc_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npc_write</span> <span class="o">=</span> <span class="n">spu_hw_npc_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">status_read</span> <span class="o">=</span> <span class="n">spu_hw_status_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ls</span> <span class="o">=</span> <span class="n">spu_hw_get_ls</span><span class="p">,</span>
	<span class="p">.</span><span class="n">privcntl_write</span> <span class="o">=</span> <span class="n">spu_hw_privcntl_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runcntl_read</span> <span class="o">=</span> <span class="n">spu_hw_runcntl_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runcntl_write</span> <span class="o">=</span> <span class="n">spu_hw_runcntl_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runcntl_stop</span> <span class="o">=</span> <span class="n">spu_hw_runcntl_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">master_start</span> <span class="o">=</span> <span class="n">spu_hw_master_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">master_stop</span> <span class="o">=</span> <span class="n">spu_hw_master_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_mfc_query</span> <span class="o">=</span> <span class="n">spu_hw_set_mfc_query</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_mfc_tagstatus</span> <span class="o">=</span> <span class="n">spu_hw_read_mfc_tagstatus</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_mfc_free_elements</span> <span class="o">=</span> <span class="n">spu_hw_get_mfc_free_elements</span><span class="p">,</span>
	<span class="p">.</span><span class="n">send_mfc_command</span> <span class="o">=</span> <span class="n">spu_hw_send_mfc_command</span><span class="p">,</span>
	<span class="p">.</span><span class="n">restart_dma</span> <span class="o">=</span> <span class="n">spu_hw_restart_dma</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
