Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 19:05:45 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_uart_stopwatch_control_sets_placed.rpt
| Design       : top_uart_stopwatch
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             272 |           90 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             122 |           50 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|              Clock Signal             |                      Enable Signal                      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                        | uuart/urx/data[6]_i_1_n_0                               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | uuart/urx/data[7]_i_1_n_0                               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | uuart/urx/data[4]_i_1_n_0                               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | uuart/urx/data[5]_i_1_n_0                               | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | u_uart_clock/u_uart_tx2/tx_next                         | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | uuart/urx/data_next[3]                                  | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | uuart/urx/data_next[1]                                  | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | uuart/urx/data_next[0]                                  | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        | uuart/urx/data_next[2]                                  | reset_IBUF       |                1 |              1 |         1.00 |
|  ustopwatch/U_counter/u_clock_div/CLK |                                                         | reset_IBUF       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                        | u_uart_clock/uclock_Tax/E[0]                            | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | uuart/u_uart_tx/E[0]                                    | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | uuart/u_uart_tx/data_count_next                         | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | uuart/u_uart_tx/tick_count_next                         | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | u_uart_clock/uclock_Tax/FSM_sequential_state[3]_i_1_n_0 | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | u_uart_clock/u_uart_tx2/tick_count_next                 | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | u_uart_clock/u_uart_tx2/data_count_next                 | reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                        | uuart/urxa/ufifo_cu/w_ptr[3]_i_1_n_0                    | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                        | uuart/urx/tick_count[4]_i_1_n_0                         | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                        | ustopwatch/u_clock_set/E[0]                             | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                        | ustopwatch/u_clock_set/tick_reg_reg[0]                  | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                        | ustopwatch/U_CU2/FSM_onehot_state_reg[2]_1[0]           | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | ustopwatch/U_CU2/FSM_onehot_state_reg[2]_2[0]           | reset_IBUF       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG                        | ustopwatch/U_CU2/FSM_onehot_state_reg[2]_3[0]           | reset_IBUF       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                        | ustopwatch/U_CU2/FSM_onehot_state_reg[2]_0[0]           | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                        | ustopwatch/dps/uclk_100/E[0]                            | reset_IBUF       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                        | uuart/utx/ufifo_cu/E[0]                                 | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                        | u_uart_clock/uclock_Tax/E[0]                            |                  |                1 |              8 |         8.00 |
|  ustopwatch/u_btn5/r_1khz_reg_n_0     |                                                         | reset_IBUF       |                3 |              8 |         2.67 |
|  ustopwatch/u_btn4/r_1khz_reg_n_0     |                                                         | reset_IBUF       |                3 |              8 |         2.67 |
|  ustopwatch/u_btn/r_1khz_reg_n_0      |                                                         | reset_IBUF       |                2 |              8 |         4.00 |
|  ustopwatch/u_btn2/r_1khz_reg_n_0     |                                                         | reset_IBUF       |                3 |              8 |         2.67 |
|  ustopwatch/u_btn3/r_1khz_reg_n_0     |                                                         | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                        | u_uart_clock/utx2/ufifo_cu/E[0]                         | reset_IBUF       |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                        | uuart/urx/I16                                           |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                        | ustopwatch/U_CU2/E[0]                                   | reset_IBUF       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                        |                                                         | reset_IBUF       |               74 |            229 |         3.09 |
+---------------------------------------+---------------------------------------------------------+------------------+------------------+----------------+--------------+


