strict digraph "" {
	node [label="\N"];
	"219:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f54e0905750>",
		fillcolor=turquoise,
		label="219:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"221:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f54e0905850>",
		fillcolor=springgreen,
		label="221:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"219:BL" -> "221:IF"	 [cond="[]",
		lineno=None];
	"218:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f54e0905cd0>",
		clk_sens=False,
		fillcolor=gold,
		label="218:AL",
		sens="['bitIn', 'bitN']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['bitN', 'bitIn']"];
	"218:AL" -> "219:BL"	 [cond="[]",
		lineno=None];
	"222:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f54e0905a90>",
		fillcolor=turquoise,
		label="222:BL
bitOut = ~bitIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f54e0905ad0>]",
		style=filled,
		typ=Block];
	"221:IF" -> "222:BL"	 [cond="['bitN']",
		label=bitN,
		lineno=221];
	"226:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f54e09058d0>",
		fillcolor=turquoise,
		label="226:BL
bitOut = bitIn;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f54e0905910>]",
		style=filled,
		typ=Block];
	"221:IF" -> "226:BL"	 [cond="['bitN']",
		label="!(bitN)",
		lineno=221];
	"Leaf_218:AL"	 [def_var="['bitOut']",
		label="Leaf_218:AL"];
	"222:BL" -> "Leaf_218:AL"	 [cond="[]",
		lineno=None];
	"226:BL" -> "Leaf_218:AL"	 [cond="[]",
		lineno=None];
}
