================================================================================ 
Commit: 928ec211e359c20271e2acb752800684f8a6eb2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:21:42 2024 +0530 
-------------------------------------------------------------------------------- 
Updated files: SiPkg.dec, Doxygen and LICENSE.txt
-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt

================================================================================ 
Commit: d050f52196cf014e6019d09072c08233af75f127 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:18:30 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4052_84

Hsd-es-id: N/A"
Original commit date: Thu Feb 15 21:49:53 2024 +0000
Original commit hash: 2388930382802bfdc25a4141a5c2140371da219e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a4c571c81fe43b2f221bca370f31925f89e70df8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:18:19 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4052_83

Hsd-es-id: N/A"
Original commit date: Thu Feb 15 17:11:15 2024 +0000
Original commit hash: 56db1451159f3582e98ad472174706cfbc759469

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: df16705e60560f6471a230c6471eeccb0307df8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:18:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4052_82

Hsd-es-id: N/A"
Original commit date: Fri Feb 9 08:31:40 2024 -0800
Original commit hash: a7f5a6e1505244e3c0e369c9f649d2de74953a10

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cda3716fc919471e8b119dcbe5128c98ed60220c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:17:59 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:47:53 2024 +0800
Change-Id: Ib1b46b6d087b61e1c3b1497df4c45b554dd97599
Original commit hash: 71460f68e192d3fb0f7f657f6935ec74885b8eb7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c7ee4eb37e7eb535a38fae6f71bfb20a50759df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:17:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:56 2024 +0800
Change-Id: I286921a0fe228a03096d43350b13338c2cb7c6cb
Original commit hash: 913ac144d5a74a5aa0a2e58154bfafbce7146f46

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4a350cae980834e1d2c5960403837c60132f4a8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:17:35 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Change Group B RttCs, RttCk to 60 ohms for 1DPC 2R CUDIMM

[Feature Description]
Change Group B RttCs & RttCk to 60 ohms for > 5600 to get balance and
margin improvement in CMDVREF in 6400G2G4 UDIMM

Update 1DPC 2R UDIMM B0+ SAGV to relies on POR/DIMM Frequency

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015281063
Original commit date: Fri Feb 2 16:40:18 2024 +0800
Change-Id: I084de092a6828e2d865f62eff1d9ea476832dbbf
Original commit hash: 7acbb1a5a02c2398026730fc2c5c2c15e198a036

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: cd680bb47377574a81303d09a7e8d12d61a45187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:17:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:42 2024 +0800
Change-Id: Iff7b5023de714a6bd67fef0cb5134360bb303792
Original commit hash: 09f89651279a0e856c42099ced5a4dd450fa69e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b40c814012a84637dfb12db6682d1ebbc226f435 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:17:13 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Change RttNomWr to 0 & RttPark value to 60 ohms

[Feature Description]
For 1DPC 2R SODIMM:
To gain good margins in RxDqsDelay, set RttPark to 60 ohms and
also set RttNomWr to 0 as we use ODT matrix disable.
This will be using the same Odt Table as UDIMM

Update ARL-HX B0+ 1DPC 2R Frequency to 3200G4 5600G4 5200G2 5600G2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015280946
Original commit date: Fri Feb 2 16:21:42 2024 +0800
Change-Id: Ia81d6c5e72171f538297b784377be7e9c6fae7ab
Original commit hash: a0ea28e0c9194fff3c39ee51547d01633dc0ae1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: f16557dcae4a15de84fc5b378c75e58044eff2b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:17:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:27 2024 +0800
Change-Id: Ia04095a9357633e0688a5209b0abca54e8784ca9
Original commit hash: ff25014f92333a928196265610dcec7e48b6d293

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 169a4c1901028a1d2500a326477b3185e1d88831 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:16:52 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-HX | DDR5] Sodimm SAGV point update and Safe mode removal

[Feature Description]
1. Update Default SAGV Points for SODIMM B0+:
2DPC 0R1R 3200G4 4400G4 4000G2 4400G4
2DPC 0R2R 3200G4 4400G4 4000G2 4400G4
2DPC 1R1R 3200G4 4400G4 4000G2 4400G4
2DPC 2R2R 3200G4 4000G4 4000G2 4000G4
2. DDR safemode for Hx to be the same as S: 0x1C0 -> 0x080

Additional changes:
Limit freqmax to 4400 for 2DPC (1R1R or 2R2R)

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015278065
Original commit date: Thu Feb 1 18:11:27 2024 +0800
Change-Id: I116e998e71b0eff9077bbadf16018b25cb62432f
Original commit hash: cee0144ca20613613f4846a3eaddfd67e552c356

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a0b5f06f68476b7f6dce722b4d8d11b8d8f138e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:16:41 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 17:29:12 2024 +0800
Change-Id: Icad6184b0a6be6daaf3e19a76db616c57e3f28b7
Original commit hash: 24b38677c19cbc62485e553fd698848837501725

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 251095ca5b06bcc25a4140c572c0fc8c15b090b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:16:31 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S | DDR5] Fix Margin Failed at VT

[Feature Description]
1. ODT Matrix disabled for 2DPC SODIMM
2. New ODT table added for SODIMM 2DPC (B0+) and A-die 2DPC (B0+).
3. RttCa Group A is change to 0 for 1R1R.
4. Add new SOC DFE table for SODIMM 2DPC B0+.
5. Use B0 UDIMM 2DPC RCOMP table for SODIMM 2DPC.
6. 4R SoC DFE initialized per rank for A/M die
7. DIMM ODT training is enabled for 4R A/M-die now with
DimmOdtParkNomTraining sweep disabled.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15015273910
Original commit date: Wed Jan 31 16:52:49 2024 +0800
Change-Id: Ib0ab8eaf43ddd1085c9d868edb3ec6b11e391e17
Original commit hash: aacf73d229abde02c387e8c357d1ec03503b322b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosserPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: dedf28c433069ec26459337923f74b19ebad6771 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:16:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:21:44 2024 +0800
Change-Id: Iea7f6b6948c6bbb06353a01363940ccb9c23a70c
Original commit hash: 03a5a86377d3b90964c775d8eebdd20c2e35735e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fbd528d6243a2c370b5f4ff187a7ddc4147e6e32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:16:10 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S | DDR5]SAGV Save TxVrefDq.

[Issue Description]
Vendor specific check was not saved to apply to other sagv points.
This check must be saved/restored for the vendor fix to apply
properly.

[Resolution]
Added member to the SPD static structure. This new structure member is
saved/restored in the relevant SPD static save/restore functions.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019415164
Original commit date: Mon Jan 29 08:35:03 2024 -0800
Change-Id: Icfcc36b35f2b86db6ef88e79725723650cbd4c9c
Original commit hash: cec5a606f5020c2eeb39b3c5ffe4dca78be3c99f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 4edc20ee996e71289bca25c599d2f83a217998bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:16:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:21:12 2024 +0800
Change-Id: I30d82a566c7826b0d80bf09a412d8a9f55224c8a
Original commit hash: 295efe12adc2bfc30e1a624e2629ead1d9aa70c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6775783368cfc40be41e4d9cbadf5acb32454289 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:15:48 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P MTL-S MTL-M | DDR5]Optimize Vendor TxVrefDq

[Feature Description]
Adjust the initial TX vref dq value to 72% only for vendor
specific changes. This change has been shown to mitigate
unmatched write centering failures via the vendors tests.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22019289844
Original commit date: Thu Jan 25 14:56:03 2024 -0800
Change-Id: I8f10ddc9a13b3595d631128c45280f8686d82580
Original commit hash: b90951ae3946440879dcad45a00455e53379051c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 6d4965511ca7efd652795ac81666cec717d1defc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:15:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:55 2024 +0800
Change-Id: If2429153ebc3bb6637647089858db1efe16748a2
Original commit hash: e7360dbdbdaa4ff24939985f186bce751d8899b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 02193f2849063bfbb2652e0806c2f50b7c08fe0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:15:26 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | LP5] MRC change the setting method for Force DLL Reset...

[Feature Description]
MRC code change the Toggle Force DLL Reset from using GetSet Mode to
write the register bit field using direct register access.

The reason for this change is because when running with SAGV Disabled
at any frequency higher than 5600-G2/G4 or with SAGV Enabled and
setting all points to same frequencies higher than 5600-G2/G4
the InitVref (RxVref) cache values get corrupted during
"Read Voltage Centering 2D" after writing the
DllControl1.ForceDLLReset bit using ForceWriteCached GSM Mode
to Force DLL Reset toggle.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019405611
Original commit date: Tue Jan 23 22:11:15 2024 -0800
Change-Id: If764531b2004c704dc766414b67cc5fecd3dd2aa
Original commit hash: f682a26bf650af4b57a9075987a75f202a39de60

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 5fe797ed769cb89d4654254c4dcba620bf096bf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:15:15 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:41 2024 +0800
Change-Id: Id50a0ae47a469fe16b06976befe04c09d7ded297
Original commit hash: c37386e40c4b9450b4dea3a1453ec7d9c8926c9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7c4481ab991caaf85636d0d8d344b5ad22ce1535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:15:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] Remove LP5 TAT +3 Offset WA Rd2Rd SG and DG

[Issue Description]
2667G4 is unstable.

[Resolution]
Allow WorkPoint 0 to achieve different frequency without any WA
and to cascade the change to ARL

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
M, P, H

Hsd-es-id: 22019386015
Original commit date: Mon Jan 22 12:57:49 2024 -0800
Change-Id: Ibe6eeb1face3cce40137071f10c90e2f81e524bc
Original commit hash: 87b84605502d79bc99dd1fde0284f7f6ea68d7a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: a52de3bd5f475b35db7ee59275ca1f7c697fe912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:14:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:20:16 2024 +0800
Change-Id: I492b665013d79bce56a1a6c3e2c9027568bfb8ab
Original commit hash: a0015d13f6194160945ae8767e36bfe832cb0505

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a7959d489124bf35cc600fbc45fb9dd8d56daea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:14:42 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] Count & print CPGC run/busy bit set iterations

[Feature Description]
Count and print CPGC run/busy bit set count at MRC task completion
on both debug & boot-time instrumented BIOS builds.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019173443
Original commit date: Tue Jan 9 08:51:21 2024 -0800
Change-Id: Ic333758044d9a1b5f4c4c6488be0f76db666f957
Original commit hash: 5164ae282879ac2914d1969c736cfae1149dfa15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: 57dd25555dbf3a84c55d7f3487da17417fbc55c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:14:29 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:42 2024 +0800
Change-Id: I74e23e415eedf7ec3076fde81a715aff60606a63
Original commit hash: 9dc0a46a941f30dfc1a7c1c6b46071e29a22f671

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 083d9053ca4b413a08f55d401e3cea5f9bbf2b02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:14:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P |LP5] Disable LP5 CA ODT Training by default

[Feature Description]
Disable LP5 CA ODT Training by default as a boot time optimization.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367934
Original commit date: Fri Jan 19 07:51:51 2024 -0800
Change-Id: Ieee9bbea62f0a7921cd32878b15db429ffa1160d
Original commit hash: 4cd63fd08aefb39e197d12e8affdbff07ba05f23

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7ab2b5f56d2c1276ff6e12fd403c9f8a7dfe7455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:14:04 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:30 2024 +0800
Change-Id: Iabdb8cb234b992cfc6506041bb279c1d62990ed3
Original commit hash: 9e517ed2a9c3f824cc807b1115313e35026ed11e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb4310e9b9bb438df51105a8f29a8db3f8c8eba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:13:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-S ARL-S| DDR5] RdEq Training is broken for config without Rank 0

[Feature Description]
When sweeping the SOC DFE for the config in which Rank0 does exists,
the RxV margin inside Read Equalization training does not change with
changing the DFE tap values.
This is due to in TrainDDROptParam, we call GetRankToStoreResults
using RankMask, whereas when we call MrcGetBERMargin, we pass in 0xFF.
To resolve this, do a check for ValidRankMask with Rank0 when pass in
0xFF in GetRankToStoreResults and return Rank = 0 only if Rank0 exist.

MarginRank should be FirstRank instead Rank0

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22019396783
Original commit date: Wed Jan 31 15:10:21 2024 +0800
Change-Id: I3639aaddb601d2eaaec78a1a443edb1afb443f47
Original commit hash: a5a91330515ec1dcfcac843efc07576fcf1d2c88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 074cd2ded16f68533e43131bfeacbf0bc85f9bc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:13:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:20 2024 +0800
Change-Id: Ia6d6246b7fdc1830c13b03055e1a744b0dc780a7
Original commit hash: 3b37d81c176072e20067ffd4878c8d9e92fab1f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c19b837c62ed333a29ec822eaf2162164cd624a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:13:29 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Add 2R feedback to CCC Training

[Issue Description]
Power Training Margin Rank Index Fix:
Power Training assumes that margin results are always stored in the
first rank index of the margin array. This assumption is incorrect in
the following conditions:

When IsSerializeRanks == TRUE, the margin results are stored in the
current rank loop (RankRepIndex) index.

When Pram == RdV, the margin results are always stored in rank index 0.

The incorrect margin data rank indexing causes some power training algos
to select final settings which negatively impact margins on ranks which
are not the first numerical rank index on the channel. This primarily
impacts:

1. Power trainings using the CmdT and CmdV margin
2. Power trainings using the OPT_SERIALIZE_RANKS flag and RdV test

[Resolution]
Updated power training (TrainDDROptParam) to use the correct rank index
based on the value of the Param and IsSerializeRanks variables.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22019368017
Original commit date: Fri Jan 12 13:39:34 2024 -0800
Change-Id: I53fa954bbc2e21fa4ee4826fa92bcff54ad221e9
Original commit hash: 07cc301eaecd36ab7f18b71766275a70301e0134

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 6a06be7d4aa3a27c9645192223b1a2952fad71f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:13:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:17:09 2024 +0800
Change-Id: I373cc03d49f90381b92551c6d4143dc1e792ebc8
Original commit hash: 72492ff9c6d07b9e5344289cbbf8c9d662ddb1e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c69c2c2fc1523eb7bd1af67c10c00caab69f2f6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:13:06 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | DDR5 LP5] CA Parity Boot Time Optimization Revert back to ...

[Feature Description]
CA Parity Boot Time Optimization Revert back to Pattern Rotation for
Mobile:
Set IsLegacyCaParityPointTest = TRUE on mobile platforms to revert back
to a higher stress CA Parity pattern with rotations. This is done to
resolve low and asymmetric ClkGrpPi margin issues observed on some
configs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
U, H

Hsd-es-id: 22019367969
Original commit date: Fri Jan 19 07:20:05 2024 -0800
Change-Id: Ie83ece1acbcb80f18ddc22c200f300a33582ed4a
Original commit hash: e040e2d923fd8275353b63622ceba5520a5d4802

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 9a3ed7388879ffd2cdcd9730e1a8184ab749aefd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:12:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:16:54 2024 +0800
Change-Id: I02aae359225567832c643fc55ef15ab8718f0b5e
Original commit hash: 277a4204a0d65e6b84d228abb3bb4d2b65f9f375

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0175e9227e80330b17a8514f8ce95ef53c971466 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:12:45 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-M MTL-P | DDR5 LP5] Duplication of memory cleaning in Cold Boot

[Issue Description]
MrcIbecc for cold boot is run after MrcEccClean, causing
MrcEccClean is still being triggered even though IsIbeccInitFsm is set.
This will add additional cold boot time.

[Resolution]
Separate MrcIbecc into cold boot flow and warm reset / fast boot flow.
Move MrcIbecc task for cold boot before MrcEccClean for cold boot.
MrcIbecc for warm reset / fast boot remain the same since MrcEccClean
for fast boot is run later.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14021341933
Original commit date: Wed Jan 10 14:07:03 2024 +0800
Change-Id: Ib92ba72bf0f45aec7b194c18b0d2043170c8eced
Original commit hash: b56cfb33e5c086a7d18a71390e18fc32aaaecee9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 34425bfc2611fc608de12894cb847a4a3ee0c537 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:12:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:15:39 2024 +0800
Change-Id: I9469b7928d891fbed4dc54ca32bf8064b802b204
Original commit hash: 1668fbc4f6c806a3e323a8c8dd5d1b769de18569

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b32228b61334d6036543f2f1982be4cf4c0747ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:12:21 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-P | LP5] Update Vendor 16GB P-die to 5600

[Feature Description]
Vendor requested that their 16Gb 1anm 2R DIMM be enabled at 5600.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
P

Hsd-es-id: 22019281431
Original commit date: Thu Jan 4 08:40:02 2024 -0800
Change-Id: Id7537f361c451cfcec477460d9b8fcbdc47895ca
Original commit hash: c045163fd4c44d4b4fb0920a58448960c89949af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: be25bf2ecd8da638f4399ec0f9b0cbe2b069784e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:12:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.3.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Feb 2 14:13:50 2024 +0800
Change-Id: I40cea1253a0a4a8f063d7a879f5ff99877b4f368
Original commit hash: 291755c2c5a3cd4eec9d588e35149a6abf597c6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c069e5c6746c08c6870ad66dc01ba1e4132093b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:11:56 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SPI-DMA BIOS Resiliency Top-Swap Support

[Issue Description]
SUT hang at PC-D055 after updating NIST Resiliency (BIOS / NIST)
corrupted Capsules.

[Resolution]
During resiliency test, BIOS recovery mechanism is invoked. Which
requires the older FV to be copied from FSP-S using Top-swap. This
happens transparently when FV copy uses SPI Controller. The Top-Swap
functionality doesn't exist for SPI DMA, which is used to copy FVs.
Hence, we observe the failure during resiliency. To avoid this, we will
use SPI controller instead of SPI-DMA when Top-Swap mode is detected.

Package/Module: ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib

[Impacted Platform]
MTL-S

Hsd-es-id: 15014993888
Original commit date: Tue Jan 23 23:41:09 2024 -0800
Change-Id: Ifada040d5d0c537d5da33a87159a77a926f19a11
Original commit hash: 80b91e227eb906d6551593a812867f8d0e236bac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDma.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiDmaLib/PeiSpiDmaLib.inf

================================================================================ 
Commit: e749487e17c1edad8d3d1fef9a1c299fe6aa61d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 17:11:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_arrowlake_s_program_platform_Daily Daily Updating Version/ID: MeteorLake_4052_81

Hsd-es-id: N/A"
Original commit date: Wed Jan 31 11:08:56 2024 -0800
Original commit hash: f13b97dc0a9c0dc7de3e993384602d086cc00349

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
