# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:38 on May 06,2022
# vlog -reportprogress 300 ./DE1_SoC1.sv 
# -- Compiling module DE1_SoC1
# -- Compiling module DE1_SoC1_testbench
# 
# Top level modules:
# 	DE1_SoC1
# 	DE1_SoC1_testbench
# End time: 09:56:38 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:56:38 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 09:56:38 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC1_testbench 
# Start time: 09:56:38 on May 06,2022
# Loading sv_std.std
# Loading work.DE1_SoC1_testbench
# Loading work.DE1_SoC
# Loading work.wind_reader
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlft3qd23t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3qd23t
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC1.sv(65)
#    Time: 1450 ps  Iteration: 1  Instance: /DE1_SoC1_testbench
# Break in Module DE1_SoC1_testbench at ./DE1_SoC1.sv line 65
add wave -position end  sim:/DE1_SoC1_testbench/SW[9]
add wave -position end  sim:/DE1_SoC1_testbench/SW[0]
add wave -position end  sim:/DE1_SoC1_testbench/LEDR[9]
add wave -position end  sim:/DE1_SoC1_testbench/LEDR[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab5/StarterFiles1/DE1_SoC1_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:15 on May 06,2022
# vlog -reportprogress 300 ./DE1_SoC1.sv 
# -- Compiling module DE1_SoC1
# -- Compiling module DE1_SoC1_testbench
# 
# Top level modules:
# 	DE1_SoC1
# 	DE1_SoC1_testbench
# End time: 09:58:15 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:58:15 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 09:58:15 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:58:17 on May 06,2022, Elapsed time: 0:01:39
# Errors: 21, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC1_testbench 
# Start time: 09:58:17 on May 06,2022
# Loading sv_std.std
# Loading work.DE1_SoC1_testbench
# Loading work.DE1_SoC
# Loading work.wind_reader
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlftycn8iq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftycn8iq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC1.sv(65)
#    Time: 1450 ps  Iteration: 1  Instance: /DE1_SoC1_testbench
# Break in Module DE1_SoC1_testbench at ./DE1_SoC1.sv line 65
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:00:27 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 10:00:27 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:00:28 on May 06,2022, Elapsed time: 0:02:11
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work simple_testbench 
# Start time: 10:00:28 on May 06,2022
# Loading sv_std.std
# Loading work.simple_testbench
# Loading work.simple
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlftf3smgw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf3smgw
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./simple.sv(62)
#    Time: 1350 ps  Iteration: 1  Instance: /simple_testbench
# Break in Module simple_testbench at ./simple.sv line 62
add wave -position end  sim:/simple_testbench/clk
add wave -position end  sim:/simple_testbench/reset
add wave -position end  sim:/simple_testbench/w
add wave -position end  sim:/simple_testbench/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab5/StarterFiles1/simple_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:17 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 10:01:17 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:18 on May 06,2022, Elapsed time: 0:00:50
# Errors: 21, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work simple_testbench 
# Start time: 10:01:18 on May 06,2022
# Loading sv_std.std
# Loading work.simple_testbench
# Loading work.simple
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlftgmmtw0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgmmtw0
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./simple.sv(62)
#    Time: 1350 ps  Iteration: 1  Instance: /simple_testbench
# Break in Module simple_testbench at ./simple.sv line 62
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:01:54 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 10:01:54 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:01:56 on May 06,2022, Elapsed time: 0:00:38
# Errors: 21, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work simple_testbench 
# Start time: 10:01:56 on May 06,2022
# Loading sv_std.std
# Loading work.simple_testbench
# Loading work.simple
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlftb40v4r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb40v4r
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./simple.sv(62)
#    Time: 1350 ps  Iteration: 1  Instance: /simple_testbench
# Break in Module simple_testbench at ./simple.sv line 62
add wave -position end  sim:/simple_testbench/clk
add wave -position end  sim:/simple_testbench/reset
add wave -position end  sim:/simple_testbench/w
add wave -position end  sim:/simple_testbench/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab5/StarterFiles1/simple_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:02:40 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 10:02:40 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:02:42 on May 06,2022, Elapsed time: 0:00:46
# Errors: 21, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work simple_testbench 
# Start time: 10:02:42 on May 06,2022
# Loading sv_std.std
# Loading work.simple_testbench
# Loading work.simple
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10# End time: 10:25:54 on May 06,2022, Elapsed time: 0:37:48
# Errors: 0, Warnings: 0
 ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts6nj61
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./simple.sv(62)
#    Time: 1350 ps  Iteration: 1  Instance: /simple_testbench
# Break in Module simple_testbench at ./simple.sv line 62
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:50 on May 06,2022
# vlog -reportprogress 300 ./DE1_SoC1.sv 
# -- Compiling module DE1_SoC1
# -- Compiling module DE1_SoC1_testbench
# 
# Top level modules:
# 	DE1_SoC1
# 	DE1_SoC1_testbench
# End time: 10:03:50 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:50 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 10:03:50 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:03:53 on May 06,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC1_testbench 
# Start time: 10:03:53 on May 06,2022
# Loading sv_std.std
# Loading work.DE1_SoC1_testbench
# Loading work.DE1_SoC
# Loading work.wind_reader
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlftsrqe8a".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsrqe8a
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i00'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i01'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i10'.
# Executing ONERROR command at macro ./wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/i11'.
# Executing ONERROR command at macro ./wave.do line 6
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel0'.
# Executing ONERROR command at macro ./wave.do line 7
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/sel1'.
# Executing ONERROR command at macro ./wave.do line 8
# ** Error: (vish-4014) No objects found matching '/mux4_1_testbench/out'.
# Executing ONERROR command at macro ./wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC1.sv(65)
#    Time: 1450 ps  Iteration: 1  Instance: /DE1_SoC1_testbench
# Break in Module DE1_SoC1_testbench at ./DE1_SoC1.sv line 65
add wave -position end  sim:/DE1_SoC1_testbench/SW[0]
add wave -position end  sim:/DE1_SoC1_testbench/LEDR[9]
add wave -position end  sim:/DE1_SoC1_testbench/LEDR[0]
add wave -position end  sim:/DE1_SoC1_testbench/SW[9]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/ewanl/OneDrive - UW/EE 271 Lab/Labs/Lab5/StarterFiles1/DE1_SoC1_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:35 on May 06,2022
# vlog -reportprogress 300 ./DE1_SoC1.sv 
# -- Compiling module DE1_SoC1
# -- Compiling module DE1_SoC1_testbench
# 
# Top level modules:
# 	DE1_SoC1
# 	DE1_SoC1_testbench
# End time: 10:05:35 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:05:35 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 10:05:35 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:05:38 on May 06,2022, Elapsed time: 0:01:45
# Errors: 21, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC1_testbench 
# Start time: 10:05:38 on May 06,2022
# Loading sv_std.std
# Loading work.DE1_SoC1_testbench
# Loading work.DE1_SoC
# Loading work.wind_reader
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlft4iw1be".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4iw1be
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC1.sv(65)
#    Time: 1450 ps  Iteration: 1  Instance: /DE1_SoC1_testbench
# Break in Module DE1_SoC1_testbench at ./DE1_SoC1.sv line 65
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:08:41 on May 06,2022
# vlog -reportprogress 300 ./simple.sv 
# -- Compiling module simple
# -- Compiling module simple_testbench
# 
# Top level modules:
# 	simple_testbench
# End time: 10:08:41 on May 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:08:43 on May 06,2022, Elapsed time: 0:03:05
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work simple_testbench 
# Start time: 10:08:43 on May 06,2022
# Loading sv_std.std
# Loading work.simple_testbench
# Loading work.simple
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ewanl  Hostname: EE-361PC10  ProcessID: 2168
#           Attempting to use alternate WLF file "./wlft8cr626".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8cr626
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./simple.sv(62)
#    Time: 1350 ps  Iteration: 1  Instance: /simple_testbench
# Break in Module simple_testbench at ./simple.sv line 62
# End time: 10:25:50 on May 06,2022, Elapsed time: 0:17:07
# Errors: 0, Warnings: 2
