// Seed: 3138703141
module module_0;
endmodule
module module_1 #(
    parameter id_10 = 32'd36,
    parameter id_12 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10[id_12 : id_10],
    id_11,
    _id_12,
    id_13
);
  output uwire id_13;
  input wire _id_12;
  inout wire id_11;
  output logic [7:0] _id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  assign id_13 = -1'h0 + 1;
endmodule
