// Seed: 41244626
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input wor id_2,
    input wand id_3
);
  wire id_5;
  xnor (id_1, id_2, id_3, id_5);
  module_2();
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input tri id_2,
    input wor id_3,
    output uwire id_4,
    output uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    output wor id_8
);
  wire id_10;
  module_0(
      id_6, id_5, id_1, id_1
  );
endmodule
module module_2;
  assign id_1 = id_1;
  initial begin
    id_1 <= 1;
  end
endmodule
