INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/pong/pong/pong.srcs/sources_1/new/adc_if.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adc_if'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/pong/pong/pong.srcs/sources_1/new/adc_if2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'adc_if2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/pong/pong/pong.srcs/sources_1/new/bat_n_ball.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bat_n_ball'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/pong/pong/pong.srcs/sources_1/new/clk_wiz_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/pong/pong/pong.srcs/sources_1/new/clk_wiz_0_clk_wiz.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clk_wiz_0_clk_wiz'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/pong/pong/pong.srcs/sources_1/new/vga_sync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado/pong/pong/pong.srcs/sources_1/new/pong.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pong'
WARNING: [VRFC 10-3093] actual for formal port 'red_in' is neither a static name nor a globally static expression [D:/Vivado/pong/pong/pong.srcs/sources_1/new/pong.vhd:142]
WARNING: [VRFC 10-3093] actual for formal port 'green_in' is neither a static name nor a globally static expression [D:/Vivado/pong/pong/pong.srcs/sources_1/new/pong.vhd:143]
WARNING: [VRFC 10-3093] actual for formal port 'blue_in' is neither a static name nor a globally static expression [D:/Vivado/pong/pong/pong.srcs/sources_1/new/pong.vhd:144]
