

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_8_4_5_3_0_16u_config15_s'
================================================================
* Date:           Thu Jun 26 22:59:16 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1159|     1159| 5.795 us | 5.795 us |  1159|  1159|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth     |       34|       34|         1|          -|          -|    34|    no    |
        |- PadMain         |     1088|     1088|        34|          -|          -|    32|    no    |
        | + CopyMain       |       32|       32|         1|          -|          -|    32|    no    |
        |- PadBottomWidth  |       34|       34|         1|          -|          -|    34|    no    |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str52) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str52)" [firmware/nnet_utils/nnet_padding_stream.h:51]   --->   Operation 39 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi8ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0 ]"   --->   Operation 41 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.42ns)   --->   "%icmp_ln53 = icmp eq i6 %j_0, -30" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 42 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 34, i64 34, i64 34)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 44 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln53, label %PadTop_end, label %_ZN8ap_fixedILi8ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i40.0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str53) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:54]   --->   Operation 47 'write' <Predicate = (!icmp_ln53)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:53]   --->   Operation 48 'br' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str52, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 49 'specregionend' 'empty_44' <Predicate = (icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 50 'br' <Predicate = (icmp_ln53)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 51 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.42ns)   --->   "%icmp_ln59 = icmp eq i6 %i1_0, -32" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 52 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 53 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.82ns)   --->   "%i = add i6 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %PadBottom_begin, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str54) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 56 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str54)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 57 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str55) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 58 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 59 'write' <Predicate = (!icmp_ln59)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_3 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 60 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 61 'specloopname' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str58)" [firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 62 'specregionbegin' 'tmp_7' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 63 'br' <Predicate = (icmp_ln59)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%j3_0 = phi i6 [ %j_8, %"fill_data<array<ap_fixed<8, 4, 5, 3, 0>, 16u>, array<ap_fixed<8, 4, 5, 3, 0>, 16u>, config15>.exit" ], [ 0, %PadMain_begin ]"   --->   Operation 64 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.42ns)   --->   "%icmp_ln65 = icmp eq i6 %j3_0, -32" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 65 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 66 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.82ns)   --->   "%j_8 = add i6 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 67 'add' 'j_8' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %PadMain_end, label %"fill_data<array<ap_fixed<8, 4, 5, 3, 0>, 16u>, array<ap_fixed<8, 4, 5, 3, 0>, 16u>, config15>.exit"" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str56) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.18ns)   --->   "%empty_47 = call { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V, i8* %data_V_data_8_V, i8* %data_V_data_9_V, i8* %data_V_data_10_V, i8* %data_V_data_11_V, i8* %data_V_data_12_V, i8* %data_V_data_13_V, i8* %data_V_data_14_V, i8* %data_V_data_15_V)" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 70 'read' 'empty_47' <Predicate = (!icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 0" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 71 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 1" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 72 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 2" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 73 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 3" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 74 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 4" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 75 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 5" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 76 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 6" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 77 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 7" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 78 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 8" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 79 'extractvalue' 'tmp_data_8_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 9" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 80 'extractvalue' 'tmp_data_9_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 10" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 81 'extractvalue' 'tmp_data_10_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 11" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 82 'extractvalue' 'tmp_data_11_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 12" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 83 'extractvalue' 'tmp_data_12_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 13" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 84 'extractvalue' 'tmp_data_13_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 14" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 85 'extractvalue' 'tmp_data_14_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_47, 15" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 86 'extractvalue' 'tmp_data_15_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8 %tmp_data_8_V, i8 %tmp_data_9_V, i8 %tmp_data_10_V, i8 %tmp_data_11_V, i8 %tmp_data_12_V, i8 %tmp_data_13_V, i8 %tmp_data_14_V, i8 %tmp_data_15_V)" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 87 'write' <Predicate = (!icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 88 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str57) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 89 'specloopname' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 90 'write' <Predicate = (icmp_ln65)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str54, i32 %tmp_8)" [firmware/nnet_utils/nnet_padding_stream.h:72]   --->   Operation 91 'specregionend' 'empty_48' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 92 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.18>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%j6_0 = phi i6 [ 0, %PadBottom_begin ], [ %j_7, %_ZN8ap_fixedILi8ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 93 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (1.42ns)   --->   "%icmp_ln77 = icmp eq i6 %j6_0, -30" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 94 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 34, i64 34, i64 34)"   --->   Operation 95 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (1.82ns)   --->   "%j_7 = add i6 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 96 'add' 'j_7' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %PadBottom_end, label %_ZN8ap_fixedILi8ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str59) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 99 'write' <Predicate = (!icmp_ln77)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 3> <FIFO>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 100 'br' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str58, i32 %tmp_7)" [firmware/nnet_utils/nnet_padding_stream.h:80]   --->   Operation 101 'specregionend' 'empty_50' <Predicate = (icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:81]   --->   Operation 102 'ret' <Predicate = (icmp_ln77)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_9_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_10_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_11_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_12_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_13_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_14_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_15_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specloopname_ln51 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 001000]
br_ln53           (br               ) [ 011000]
j_0               (phi              ) [ 001000]
icmp_ln53         (icmp             ) [ 001000]
empty             (speclooptripcount) [ 000000]
j                 (add              ) [ 011000]
br_ln53           (br               ) [ 000000]
specloopname_ln53 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln53           (br               ) [ 011000]
empty_44          (specregionend    ) [ 000000]
br_ln59           (br               ) [ 001110]
i1_0              (phi              ) [ 000100]
icmp_ln59         (icmp             ) [ 000110]
empty_45          (speclooptripcount) [ 000000]
i                 (add              ) [ 001110]
br_ln59           (br               ) [ 000000]
specloopname_ln59 (specloopname     ) [ 000000]
tmp_8             (specregionbegin  ) [ 000010]
specloopname_ln61 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln75 (specloopname     ) [ 000000]
tmp_7             (specregionbegin  ) [ 000001]
br_ln77           (br               ) [ 000111]
j3_0              (phi              ) [ 000010]
icmp_ln65         (icmp             ) [ 000110]
empty_46          (speclooptripcount) [ 000000]
j_8               (add              ) [ 000110]
br_ln65           (br               ) [ 000000]
specloopname_ln65 (specloopname     ) [ 000000]
empty_47          (read             ) [ 000000]
tmp_data_0_V      (extractvalue     ) [ 000000]
tmp_data_1_V      (extractvalue     ) [ 000000]
tmp_data_2_V      (extractvalue     ) [ 000000]
tmp_data_3_V      (extractvalue     ) [ 000000]
tmp_data_4_V      (extractvalue     ) [ 000000]
tmp_data_5_V      (extractvalue     ) [ 000000]
tmp_data_6_V      (extractvalue     ) [ 000000]
tmp_data_7_V      (extractvalue     ) [ 000000]
tmp_data_8_V      (extractvalue     ) [ 000000]
tmp_data_9_V      (extractvalue     ) [ 000000]
tmp_data_10_V     (extractvalue     ) [ 000000]
tmp_data_11_V     (extractvalue     ) [ 000000]
tmp_data_12_V     (extractvalue     ) [ 000000]
tmp_data_13_V     (extractvalue     ) [ 000000]
tmp_data_14_V     (extractvalue     ) [ 000000]
tmp_data_15_V     (extractvalue     ) [ 000000]
write_ln26        (write            ) [ 000000]
br_ln65           (br               ) [ 000110]
specloopname_ln69 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
empty_48          (specregionend    ) [ 000000]
br_ln59           (br               ) [ 001110]
j6_0              (phi              ) [ 000001]
icmp_ln77         (icmp             ) [ 000001]
empty_49          (speclooptripcount) [ 000000]
j_7               (add              ) [ 000101]
br_ln77           (br               ) [ 000000]
specloopname_ln77 (specloopname     ) [ 000000]
write_ln15        (write            ) [ 000000]
br_ln77           (br               ) [ 000101]
empty_50          (specregionend    ) [ 000000]
ret_ln81          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_V_data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_V_data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_V_data_10_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_V_data_11_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_V_data_12_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_V_data_13_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_V_data_14_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_V_data_15_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="res_V_data_8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_8_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="res_V_data_9_V">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_9_V"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="res_V_data_10_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_10_V"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="res_V_data_11_V">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_11_V"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="res_V_data_12_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_12_V"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="res_V_data_13_V">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_13_V"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="res_V_data_14_V">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_14_V"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="res_V_data_15_V">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_15_V"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str54"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="0" index="3" bw="8" slack="0"/>
<pin id="123" dir="0" index="4" bw="8" slack="0"/>
<pin id="124" dir="0" index="5" bw="8" slack="0"/>
<pin id="125" dir="0" index="6" bw="8" slack="0"/>
<pin id="126" dir="0" index="7" bw="8" slack="0"/>
<pin id="127" dir="0" index="8" bw="8" slack="0"/>
<pin id="128" dir="0" index="9" bw="8" slack="0"/>
<pin id="129" dir="0" index="10" bw="8" slack="0"/>
<pin id="130" dir="0" index="11" bw="8" slack="0"/>
<pin id="131" dir="0" index="12" bw="8" slack="0"/>
<pin id="132" dir="0" index="13" bw="8" slack="0"/>
<pin id="133" dir="0" index="14" bw="8" slack="0"/>
<pin id="134" dir="0" index="15" bw="8" slack="0"/>
<pin id="135" dir="0" index="16" bw="8" slack="0"/>
<pin id="136" dir="0" index="17" bw="8" slack="0"/>
<pin id="137" dir="0" index="18" bw="8" slack="0"/>
<pin id="138" dir="0" index="19" bw="8" slack="0"/>
<pin id="139" dir="0" index="20" bw="8" slack="0"/>
<pin id="140" dir="0" index="21" bw="8" slack="0"/>
<pin id="141" dir="0" index="22" bw="8" slack="0"/>
<pin id="142" dir="0" index="23" bw="8" slack="0"/>
<pin id="143" dir="0" index="24" bw="8" slack="0"/>
<pin id="144" dir="0" index="25" bw="8" slack="0"/>
<pin id="145" dir="0" index="26" bw="8" slack="0"/>
<pin id="146" dir="0" index="27" bw="8" slack="0"/>
<pin id="147" dir="0" index="28" bw="8" slack="0"/>
<pin id="148" dir="0" index="29" bw="8" slack="0"/>
<pin id="149" dir="0" index="30" bw="8" slack="0"/>
<pin id="150" dir="0" index="31" bw="8" slack="0"/>
<pin id="151" dir="0" index="32" bw="8" slack="0"/>
<pin id="152" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln15/3 write_ln26/4 write_ln15/4 write_ln15/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="empty_47_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="128" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="0" index="3" bw="8" slack="0"/>
<pin id="191" dir="0" index="4" bw="8" slack="0"/>
<pin id="192" dir="0" index="5" bw="8" slack="0"/>
<pin id="193" dir="0" index="6" bw="8" slack="0"/>
<pin id="194" dir="0" index="7" bw="8" slack="0"/>
<pin id="195" dir="0" index="8" bw="8" slack="0"/>
<pin id="196" dir="0" index="9" bw="8" slack="0"/>
<pin id="197" dir="0" index="10" bw="8" slack="0"/>
<pin id="198" dir="0" index="11" bw="8" slack="0"/>
<pin id="199" dir="0" index="12" bw="8" slack="0"/>
<pin id="200" dir="0" index="13" bw="8" slack="0"/>
<pin id="201" dir="0" index="14" bw="8" slack="0"/>
<pin id="202" dir="0" index="15" bw="8" slack="0"/>
<pin id="203" dir="0" index="16" bw="8" slack="0"/>
<pin id="204" dir="1" index="17" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_47/4 "/>
</bind>
</comp>

<comp id="222" class="1005" name="j_0_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="1"/>
<pin id="224" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_0_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="233" class="1005" name="i1_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="i1_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="j3_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="1"/>
<pin id="246" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j3_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="j3_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="1" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0/4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="j6_0_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="1"/>
<pin id="257" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j6_0 (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="j6_0_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j6_0/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_ln53_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln59_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="icmp_ln65_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="j_8_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_8/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_data_0_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="128" slack="0"/>
<pin id="304" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_data_1_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="0"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_data_2_V_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_data_3_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="128" slack="0"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_data_4_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="128" slack="0"/>
<pin id="324" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_data_5_V_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="128" slack="0"/>
<pin id="329" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_data_6_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="128" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_data_7_V_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="128" slack="0"/>
<pin id="339" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_data_8_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="128" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_8_V/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_data_9_V_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="128" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_9_V/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_data_10_V_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="128" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_10_V/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_data_11_V_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="128" slack="0"/>
<pin id="359" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_11_V/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_data_12_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="128" slack="0"/>
<pin id="364" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_12_V/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_data_13_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="128" slack="0"/>
<pin id="369" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_13_V/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_data_14_V_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="128" slack="0"/>
<pin id="374" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_14_V/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_data_15_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="128" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_15_V/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln77_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="6" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="j_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_7/5 "/>
</bind>
</comp>

<comp id="397" class="1005" name="j_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="405" class="1005" name="i_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="6" slack="0"/>
<pin id="407" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="413" class="1005" name="j_8_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="0"/>
<pin id="415" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_8 "/>
</bind>
</comp>

<comp id="421" class="1005" name="j_7_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="94" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="154"><net_src comp="32" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="157"><net_src comp="38" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="159"><net_src comp="42" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="118" pin=8"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="118" pin=11"/></net>

<net id="165"><net_src comp="54" pin="0"/><net_sink comp="118" pin=12"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="118" pin=13"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="118" pin=14"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="118" pin=15"/></net>

<net id="169"><net_src comp="62" pin="0"/><net_sink comp="118" pin=16"/></net>

<net id="170"><net_src comp="96" pin="0"/><net_sink comp="118" pin=17"/></net>

<net id="171"><net_src comp="96" pin="0"/><net_sink comp="118" pin=18"/></net>

<net id="172"><net_src comp="96" pin="0"/><net_sink comp="118" pin=19"/></net>

<net id="173"><net_src comp="96" pin="0"/><net_sink comp="118" pin=20"/></net>

<net id="174"><net_src comp="96" pin="0"/><net_sink comp="118" pin=21"/></net>

<net id="175"><net_src comp="96" pin="0"/><net_sink comp="118" pin=22"/></net>

<net id="176"><net_src comp="96" pin="0"/><net_sink comp="118" pin=23"/></net>

<net id="177"><net_src comp="96" pin="0"/><net_sink comp="118" pin=24"/></net>

<net id="178"><net_src comp="96" pin="0"/><net_sink comp="118" pin=25"/></net>

<net id="179"><net_src comp="96" pin="0"/><net_sink comp="118" pin=26"/></net>

<net id="180"><net_src comp="96" pin="0"/><net_sink comp="118" pin=27"/></net>

<net id="181"><net_src comp="96" pin="0"/><net_sink comp="118" pin=28"/></net>

<net id="182"><net_src comp="96" pin="0"/><net_sink comp="118" pin=29"/></net>

<net id="183"><net_src comp="96" pin="0"/><net_sink comp="118" pin=30"/></net>

<net id="184"><net_src comp="96" pin="0"/><net_sink comp="118" pin=31"/></net>

<net id="185"><net_src comp="96" pin="0"/><net_sink comp="118" pin=32"/></net>

<net id="205"><net_src comp="112" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="186" pin=8"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="186" pin=9"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="186" pin=10"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="186" pin=11"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="186" pin=12"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="186" pin=13"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="186" pin=14"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="186" pin=15"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="186" pin=16"/></net>

<net id="225"><net_src comp="82" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="82" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="247"><net_src comp="82" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="258"><net_src comp="82" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="226" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="226" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="237" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="100" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="237" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="90" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="248" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="100" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="248" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="90" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="186" pin="17"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="118" pin=17"/></net>

<net id="310"><net_src comp="186" pin="17"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="118" pin=18"/></net>

<net id="315"><net_src comp="186" pin="17"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="118" pin=19"/></net>

<net id="320"><net_src comp="186" pin="17"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="118" pin=20"/></net>

<net id="325"><net_src comp="186" pin="17"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="118" pin=21"/></net>

<net id="330"><net_src comp="186" pin="17"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="118" pin=22"/></net>

<net id="335"><net_src comp="186" pin="17"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="118" pin=23"/></net>

<net id="340"><net_src comp="186" pin="17"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="118" pin=24"/></net>

<net id="345"><net_src comp="186" pin="17"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="118" pin=25"/></net>

<net id="350"><net_src comp="186" pin="17"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="118" pin=26"/></net>

<net id="355"><net_src comp="186" pin="17"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="118" pin=27"/></net>

<net id="360"><net_src comp="186" pin="17"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="118" pin=28"/></net>

<net id="365"><net_src comp="186" pin="17"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="118" pin=29"/></net>

<net id="370"><net_src comp="186" pin="17"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="118" pin=30"/></net>

<net id="375"><net_src comp="186" pin="17"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="118" pin=31"/></net>

<net id="380"><net_src comp="186" pin="17"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="118" pin=32"/></net>

<net id="386"><net_src comp="259" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="84" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="259" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="272" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="408"><net_src comp="284" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="416"><net_src comp="296" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="424"><net_src comp="388" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="259" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {2 3 4 5 }
	Port: res_V_data_1_V | {2 3 4 5 }
	Port: res_V_data_2_V | {2 3 4 5 }
	Port: res_V_data_3_V | {2 3 4 5 }
	Port: res_V_data_4_V | {2 3 4 5 }
	Port: res_V_data_5_V | {2 3 4 5 }
	Port: res_V_data_6_V | {2 3 4 5 }
	Port: res_V_data_7_V | {2 3 4 5 }
	Port: res_V_data_8_V | {2 3 4 5 }
	Port: res_V_data_9_V | {2 3 4 5 }
	Port: res_V_data_10_V | {2 3 4 5 }
	Port: res_V_data_11_V | {2 3 4 5 }
	Port: res_V_data_12_V | {2 3 4 5 }
	Port: res_V_data_13_V | {2 3 4 5 }
	Port: res_V_data_14_V | {2 3 4 5 }
	Port: res_V_data_15_V | {2 3 4 5 }
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_0_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_1_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_2_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_3_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_4_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_5_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_6_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_7_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_8_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_9_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_10_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_11_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_12_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_13_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_14_V | {4 }
	Port: zeropad2d_cl<array,array<ap_fixed<8,4,5,3,0>,16u>,config15> : data_V_data_15_V | {4 }
  - Chain level:
	State 1
	State 2
		icmp_ln53 : 1
		j : 1
		br_ln53 : 2
	State 3
		icmp_ln59 : 1
		i : 1
		br_ln59 : 2
	State 4
		icmp_ln65 : 1
		j_8 : 1
		br_ln65 : 2
		write_ln26 : 1
	State 5
		icmp_ln77 : 1
		j_7 : 1
		br_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       j_fu_272       |    0    |    15   |
|    add   |       i_fu_284       |    0    |    15   |
|          |      j_8_fu_296      |    0    |    15   |
|          |      j_7_fu_388      |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln53_fu_266   |    0    |    11   |
|   icmp   |   icmp_ln59_fu_278   |    0    |    11   |
|          |   icmp_ln65_fu_290   |    0    |    11   |
|          |   icmp_ln77_fu_382   |    0    |    11   |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_118   |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   | empty_47_read_fu_186 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_data_0_V_fu_302 |    0    |    0    |
|          |  tmp_data_1_V_fu_307 |    0    |    0    |
|          |  tmp_data_2_V_fu_312 |    0    |    0    |
|          |  tmp_data_3_V_fu_317 |    0    |    0    |
|          |  tmp_data_4_V_fu_322 |    0    |    0    |
|          |  tmp_data_5_V_fu_327 |    0    |    0    |
|          |  tmp_data_6_V_fu_332 |    0    |    0    |
|extractvalue|  tmp_data_7_V_fu_337 |    0    |    0    |
|          |  tmp_data_8_V_fu_342 |    0    |    0    |
|          |  tmp_data_9_V_fu_347 |    0    |    0    |
|          | tmp_data_10_V_fu_352 |    0    |    0    |
|          | tmp_data_11_V_fu_357 |    0    |    0    |
|          | tmp_data_12_V_fu_362 |    0    |    0    |
|          | tmp_data_13_V_fu_367 |    0    |    0    |
|          | tmp_data_14_V_fu_372 |    0    |    0    |
|          | tmp_data_15_V_fu_377 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   104   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i1_0_reg_233|    6   |
|  i_reg_405 |    6   |
|j3_0_reg_244|    6   |
|j6_0_reg_255|    6   |
| j_0_reg_222|    6   |
| j_7_reg_421|    6   |
| j_8_reg_413|    6   |
|  j_reg_397 |    6   |
+------------+--------+
|    Total   |   48   |
+------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p17 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p18 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p19 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p20 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p21 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p22 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p23 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p24 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p25 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p26 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p27 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p28 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p29 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p30 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p31 |   2  |   8  |   16   ||    9    |
| grp_write_fu_118 |  p32 |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   256  ||  28.304 ||   144   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   104  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   28   |    -   |   144  |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |   28   |   48   |   248  |
+-----------+--------+--------+--------+
