// Seed: 2093993027
`define pp_6 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5
);
  assign id_1 = 1;
  type_8(
      id_4 < 1, (1)
  );
endmodule
