<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.2-->
<!-- ##Vivado Version:2020.2-->
<!-- ##TE Last Modification:2021.05.26-->
<!-- ##################################################################### -->
<!-- ##general board part description-->
<!-- ##Info: board part name: board_vendor:board_name:part0:file_version  , use all lower case-->
<board schema_version="2.1" vendor="trenz.biz" name="te0741_070_2i" display_name="TE0741-*-070-2IF. *SPRT PCB: REV03, REV02" url="trenz.org/te0741-info" preset_file="preset.xml">
  <images>
    <image name="te0741_board.png" display_name="TE0741 BOARD" sub_type="board">
      <description>TE0741 Board File Image</description>
    </image>
  </images>
<!-- ##################################################################### -->
<!-- ##Board PCB Revision -->
<!-- ##Currently revision with highest id is only displayed in Vivado. Write supported revisions to description too!-->
  <compatible_board_revisions>
    <!--insert supported revisions-->
    <revision id="0">0.3</revision>
    <revision id="0">0.2</revision>
  </compatible_board_revisions>
<!-- ##################################################################### -->
<!-- ##Board File Revision -->
<!-- ##Description, see https://wiki.trenz-electronic.de/display/PD/TE+Board+Part+Files -->
  <file_version>1.0</file_version>
<!-- ##################################################################### -->
<!-- ##Board descriptions -->
  <description>Kintex-7 TE0741-*-070-2IF Board (form factor 4x5 cm) with 6.6Gb/s GTX Transceiver, Speed Grade -2 and industrial temperature range. *Supported PCB Revisions: REV03, REV02.</description>
<!-- ##################################################################### -->
<!-- ##Board components. Special component part0=fpga -->
<!-- ##set display_name and correct part_name for fpga-->
<!-- ##add part interfaces and corresponding component here -->
  <components>
    <component name="part0" display_name="TE0741" type="fpga" part_name="xc7k70tfbg676-2" pin_map_file="part0_pins.xml" vendor="xilinx.com" spec_url="www.xilinx.com">
      <description>FPGA part on the board</description>
      <interfaces>
        <!--insert fpga interfaces here, see ug895 or other board part files-->
        <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="RST" physical_port="RESET" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="RESET"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="rst_polarity" value="1" />
          </parameters>
        </interface>

        <interface mode="slave" name="mgt_clk1" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_clk1" preset_proc="mgt_diff_clk_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgt_clk1p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_clk1p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="mgt_clk1n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_clk1n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="125000000" />
          </parameters>
        </interface>	

        <interface mode="slave" name="mgt_clk3" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="mgt_clk3" preset_proc="mgt_diff_clk_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="util_ds_buf" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="mgt_clk3p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_clk3p"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="mgt_clk3n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="mgt_clk3n"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="150000000" />
          </parameters>
        </interface>	


        <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="spi_flash" preset_proc="spi_flash_preset" >
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
          </preferred_ips>
          <port_maps>

            <port_map logical_port="SS_I" physical_port="spi_ss_i" dir="in"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_O" physical_port="spi_ss_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SS_T" physical_port="spi_ss_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_ss"/> 
              </pin_maps>
            </port_map>

            <port_map logical_port="IO0_I" physical_port="spi_io0_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_O" physical_port="spi_io0_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO0_T" physical_port="spi_io0_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_0"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_I" physical_port="spi_io1_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_O" physical_port="spi_io1_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO1_T" physical_port="spi_io1_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_1"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_I" physical_port="spi_io2_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_O" physical_port="spi_io2_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO2_T" physical_port="spi_io2_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_2"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_I" physical_port="spi_io3_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_O" physical_port="spi_io3_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="IO3_T" physical_port="spi_io3_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="spi_io_3"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="CLK_P" physical_port="diff_clk0p" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_diff_clkp"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="CLK_N" physical_port="diff_clk0n" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_diff_clkn"/> 
              </pin_maps>
            </port_map>
          </port_maps>
          <parameters>
            <parameter name="frequency" value="100000000" />
          </parameters>
        </interface>

 
        <interface mode="master" name="BASE_UART0" type="xilinx.com:interface:uart_rtl:1.0" of_component="uart0" preset_proc="uart_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TxD" physical_port="uart0_txd" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_85"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="RxD" physical_port="uart0_rxd" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_92"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
 
        <interface mode="master" name="onboard_LEDS" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds" preset_proc="leds_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="leds_tri_o" dir="out" left="1" right="0"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_led"/> 
                <pin_map port_index="1" component_pin="led2"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
		
        <interface mode="master" name="onboard_LED2" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led2" preset_proc="green_led_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="led2_tri_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="led2"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="onboard_SYS_LED" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sys_led" preset_proc="red_led_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="sys_led_tri_o" dir="out"> 
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_led"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>			

        <interface mode="master" name="PLL_I2C0" type="xilinx.com:interface:iic_rtl:1.0" of_component="iic_main0">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_iic" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="SDA_I" physical_port="iic_main0_sda_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_O" physical_port="iic_main0_sda_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SDA_T" physical_port="iic_main0_sda_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_sda_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_I" physical_port="iic_main0_scl_i" dir="in">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_O" physical_port="iic_main0_scl_o" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_scl_i"/> 
              </pin_maps>
            </port_map>
            <port_map logical_port="SCL_T" physical_port="iic_main0_scl_t" dir="out">
              <pin_maps>
                <pin_map port_index="0" component_pin="iic_main0_scl_i"/> 
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>
	
        <interface mode="master" name="p0" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p0" preset_proc="p0_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p0_tri_o" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_92"/>
                <pin_map port_index="7" component_pin="J1_85"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p0_tri_t" dir="out" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_92"/>
                <pin_map port_index="7" component_pin="J1_85"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p0_tri_i" dir="in" left="7" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
                <pin_map port_index="6" component_pin="J1_92"/>
                <pin_map port_index="7" component_pin="J1_85"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p0_6bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p0_6bits" preset_proc="p0_6bits_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p0_6bits_tri_o" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p0_6bits_tri_t" dir="out" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p0_6bits_tri_i" dir="in" left="5" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_87"/>
                <pin_map port_index="1" component_pin="J1_91"/>
                <pin_map port_index="2" component_pin="J1_95"/>
                <pin_map port_index="3" component_pin="J1_93"/>
                <pin_map port_index="4" component_pin="J1_99"/>
                <pin_map port_index="5" component_pin="J1_97"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1a" preset_proc="p1a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1a_tri_o" dir="out" left="21" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_31"/>
                <pin_map port_index="1" component_pin="J1_33"/>
                <pin_map port_index="2" component_pin="J1_35"/>
                <pin_map port_index="3" component_pin="J1_37"/>
                <pin_map port_index="4" component_pin="J1_41"/>
                <pin_map port_index="5" component_pin="J1_43"/>
                <pin_map port_index="6" component_pin="J1_45"/>
                <pin_map port_index="7" component_pin="J1_47"/>
                <pin_map port_index="8" component_pin="J1_49"/>
                <pin_map port_index="9" component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_55"/>
                <pin_map port_index="11" component_pin="J1_57"/>
                <pin_map port_index="12" component_pin="J1_59"/>
                <pin_map port_index="13" component_pin="J1_61"/>
                <pin_map port_index="14" component_pin="J1_65"/>
                <pin_map port_index="15" component_pin="J1_67"/>
                <pin_map port_index="16" component_pin="J1_69"/>
                <pin_map port_index="17" component_pin="J1_71"/>
                <pin_map port_index="18" component_pin="J1_75"/>
                <pin_map port_index="19" component_pin="J1_77"/>
                <pin_map port_index="20" component_pin="J1_81"/>
                <pin_map port_index="21" component_pin="J1_83"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1a_tri_t" dir="out" left="21" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_31"/>
                <pin_map port_index="1" component_pin="J1_33"/>
                <pin_map port_index="2" component_pin="J1_35"/>
                <pin_map port_index="3" component_pin="J1_37"/>
                <pin_map port_index="4" component_pin="J1_41"/>
                <pin_map port_index="5" component_pin="J1_43"/>
                <pin_map port_index="6" component_pin="J1_45"/>
                <pin_map port_index="7" component_pin="J1_47"/>
                <pin_map port_index="8" component_pin="J1_49"/>
                <pin_map port_index="9" component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_55"/>
                <pin_map port_index="11" component_pin="J1_57"/>
                <pin_map port_index="12" component_pin="J1_59"/>
                <pin_map port_index="13" component_pin="J1_61"/>
                <pin_map port_index="14" component_pin="J1_65"/>
                <pin_map port_index="15" component_pin="J1_67"/>
                <pin_map port_index="16" component_pin="J1_69"/>
                <pin_map port_index="17" component_pin="J1_71"/>
                <pin_map port_index="18" component_pin="J1_75"/>
                <pin_map port_index="19" component_pin="J1_77"/>
                <pin_map port_index="20" component_pin="J1_81"/>
                <pin_map port_index="21" component_pin="J1_83"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1a_tri_i" dir="in" left="21" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_31"/>
                <pin_map port_index="1" component_pin="J1_33"/>
                <pin_map port_index="2" component_pin="J1_35"/>
                <pin_map port_index="3" component_pin="J1_37"/>
                <pin_map port_index="4" component_pin="J1_41"/>
                <pin_map port_index="5" component_pin="J1_43"/>
                <pin_map port_index="6" component_pin="J1_45"/>
                <pin_map port_index="7" component_pin="J1_47"/>
                <pin_map port_index="8" component_pin="J1_49"/>
                <pin_map port_index="9" component_pin="J1_51"/>
                <pin_map port_index="10" component_pin="J1_55"/>
                <pin_map port_index="11" component_pin="J1_57"/>
                <pin_map port_index="12" component_pin="J1_59"/>
                <pin_map port_index="13" component_pin="J1_61"/>
                <pin_map port_index="14" component_pin="J1_65"/>
                <pin_map port_index="15" component_pin="J1_67"/>
                <pin_map port_index="16" component_pin="J1_69"/>
                <pin_map port_index="17" component_pin="J1_71"/>
                <pin_map port_index="18" component_pin="J1_75"/>
                <pin_map port_index="19" component_pin="J1_77"/>
                <pin_map port_index="20" component_pin="J1_81"/>
                <pin_map port_index="21" component_pin="J1_83"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p1b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p1b" preset_proc="p1b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p1b_tri_o" dir="out" left="25" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_36"/>
                <pin_map port_index="1" component_pin="J1_38"/>
                <pin_map port_index="2" component_pin="J1_40"/>
                <pin_map port_index="3" component_pin="J1_42"/>
                <pin_map port_index="4" component_pin="J1_46"/>
                <pin_map port_index="5" component_pin="J1_48"/>
                <pin_map port_index="6" component_pin="J1_50"/>
                <pin_map port_index="7" component_pin="J1_52"/>
                <pin_map port_index="8" component_pin="J1_56"/>
                <pin_map port_index="9" component_pin="J1_58"/>
                <pin_map port_index="10" component_pin="J1_60"/>
                <pin_map port_index="11" component_pin="J1_62"/>
                <pin_map port_index="12" component_pin="J1_66"/>
                <pin_map port_index="13" component_pin="J1_68"/>
                <pin_map port_index="14" component_pin="J1_70"/>
                <pin_map port_index="15" component_pin="J1_72"/>
                <pin_map port_index="16" component_pin="J1_76"/>
                <pin_map port_index="17" component_pin="J1_78"/>
                <pin_map port_index="18" component_pin="J1_80"/>
                <pin_map port_index="19" component_pin="J1_82"/>
                <pin_map port_index="20" component_pin="J1_86"/>
                <pin_map port_index="21" component_pin="J1_88"/>
                <pin_map port_index="22" component_pin="J1_94"/>
                <pin_map port_index="23" component_pin="J1_96"/>
                <pin_map port_index="24" component_pin="J1_98"/>
                <pin_map port_index="25" component_pin="J1_100"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p1b_tri_t" dir="out" left="25" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_36"/>
                <pin_map port_index="1" component_pin="J1_38"/>
                <pin_map port_index="2" component_pin="J1_40"/>
                <pin_map port_index="3" component_pin="J1_42"/>
                <pin_map port_index="4" component_pin="J1_46"/>
                <pin_map port_index="5" component_pin="J1_48"/>
                <pin_map port_index="6" component_pin="J1_50"/>
                <pin_map port_index="7" component_pin="J1_52"/>
                <pin_map port_index="8" component_pin="J1_56"/>
                <pin_map port_index="9" component_pin="J1_58"/>
                <pin_map port_index="10" component_pin="J1_60"/>
                <pin_map port_index="11" component_pin="J1_62"/>
                <pin_map port_index="12" component_pin="J1_66"/>
                <pin_map port_index="13" component_pin="J1_68"/>
                <pin_map port_index="14" component_pin="J1_70"/>
                <pin_map port_index="15" component_pin="J1_72"/>
                <pin_map port_index="16" component_pin="J1_76"/>
                <pin_map port_index="17" component_pin="J1_78"/>
                <pin_map port_index="18" component_pin="J1_80"/>
                <pin_map port_index="19" component_pin="J1_82"/>
                <pin_map port_index="20" component_pin="J1_86"/>
                <pin_map port_index="21" component_pin="J1_88"/>
                <pin_map port_index="22" component_pin="J1_94"/>
                <pin_map port_index="23" component_pin="J1_96"/>
                <pin_map port_index="24" component_pin="J1_98"/>
                <pin_map port_index="25" component_pin="J1_100"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p1b_tri_i" dir="in" left="25" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J1_36"/>
                <pin_map port_index="1" component_pin="J1_38"/>
                <pin_map port_index="2" component_pin="J1_40"/>
                <pin_map port_index="3" component_pin="J1_42"/>
                <pin_map port_index="4" component_pin="J1_46"/>
                <pin_map port_index="5" component_pin="J1_48"/>
                <pin_map port_index="6" component_pin="J1_50"/>
                <pin_map port_index="7" component_pin="J1_52"/>
                <pin_map port_index="8" component_pin="J1_56"/>
                <pin_map port_index="9" component_pin="J1_58"/>
                <pin_map port_index="10" component_pin="J1_60"/>
                <pin_map port_index="11" component_pin="J1_62"/>
                <pin_map port_index="12" component_pin="J1_66"/>
                <pin_map port_index="13" component_pin="J1_68"/>
                <pin_map port_index="14" component_pin="J1_70"/>
                <pin_map port_index="15" component_pin="J1_72"/>
                <pin_map port_index="16" component_pin="J1_76"/>
                <pin_map port_index="17" component_pin="J1_78"/>
                <pin_map port_index="18" component_pin="J1_80"/>
                <pin_map port_index="19" component_pin="J1_82"/>
                <pin_map port_index="20" component_pin="J1_86"/>
                <pin_map port_index="21" component_pin="J1_88"/>
                <pin_map port_index="22" component_pin="J1_94"/>
                <pin_map port_index="23" component_pin="J1_96"/>
                <pin_map port_index="24" component_pin="J1_98"/>
                <pin_map port_index="25" component_pin="J1_100"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p2c" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p2c" preset_proc="p2c_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p2c_tri_o" dir="out" left="18" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_11"/>
                <pin_map port_index="1" component_pin="J2_13"/>
                <pin_map port_index="2" component_pin="J2_15"/>
                <pin_map port_index="3" component_pin="J2_17"/>
                <pin_map port_index="4" component_pin="J2_21"/>
                <pin_map port_index="5" component_pin="J2_23"/>
                <pin_map port_index="6" component_pin="J2_25"/>
                <pin_map port_index="7" component_pin="J2_27"/>
                <pin_map port_index="8" component_pin="J2_29"/>
                <pin_map port_index="9" component_pin="J2_31"/>
                <pin_map port_index="10" component_pin="J2_33"/>
                <pin_map port_index="11" component_pin="J2_35"/>
                <pin_map port_index="12" component_pin="J2_37"/>
                <pin_map port_index="13" component_pin="J2_14"/>
                <pin_map port_index="14" component_pin="J2_16"/>
                <pin_map port_index="15" component_pin="J2_22"/>
                <pin_map port_index="16" component_pin="J2_24"/>
                <pin_map port_index="17" component_pin="J2_26"/>
                <pin_map port_index="18" component_pin="J2_28"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p2c_tri_t" dir="out" left="18" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_11"/>
                <pin_map port_index="1" component_pin="J2_13"/>
                <pin_map port_index="2" component_pin="J2_15"/>
                <pin_map port_index="3" component_pin="J2_17"/>
                <pin_map port_index="4" component_pin="J2_21"/>
                <pin_map port_index="5" component_pin="J2_23"/>
                <pin_map port_index="6" component_pin="J2_25"/>
                <pin_map port_index="7" component_pin="J2_27"/>
                <pin_map port_index="8" component_pin="J2_29"/>
                <pin_map port_index="9" component_pin="J2_31"/>
                <pin_map port_index="10" component_pin="J2_33"/>
                <pin_map port_index="11" component_pin="J2_35"/>
                <pin_map port_index="12" component_pin="J2_37"/>
                <pin_map port_index="13" component_pin="J2_14"/>
                <pin_map port_index="14" component_pin="J2_16"/>
                <pin_map port_index="15" component_pin="J2_22"/>
                <pin_map port_index="16" component_pin="J2_24"/>
                <pin_map port_index="17" component_pin="J2_26"/>
                <pin_map port_index="18" component_pin="J2_28"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p2c_tri_i" dir="in" left="18" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J2_11"/>
                <pin_map port_index="1" component_pin="J2_13"/>
                <pin_map port_index="2" component_pin="J2_15"/>
                <pin_map port_index="3" component_pin="J2_17"/>
                <pin_map port_index="4" component_pin="J2_21"/>
                <pin_map port_index="5" component_pin="J2_23"/>
                <pin_map port_index="6" component_pin="J2_25"/>
                <pin_map port_index="7" component_pin="J2_27"/>
                <pin_map port_index="8" component_pin="J2_29"/>
                <pin_map port_index="9" component_pin="J2_31"/>
                <pin_map port_index="10" component_pin="J2_33"/>
                <pin_map port_index="11" component_pin="J2_35"/>
                <pin_map port_index="12" component_pin="J2_37"/>
                <pin_map port_index="13" component_pin="J2_14"/>
                <pin_map port_index="14" component_pin="J2_16"/>
                <pin_map port_index="15" component_pin="J2_22"/>
                <pin_map port_index="16" component_pin="J2_24"/>
                <pin_map port_index="17" component_pin="J2_26"/>
                <pin_map port_index="18" component_pin="J2_28"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p3a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p3a" preset_proc="p3a_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p3a_tri_o" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_37"/>
                <pin_map port_index="1" component_pin="J3_39"/>
                <pin_map port_index="2" component_pin="J3_41"/>
                <pin_map port_index="3" component_pin="J3_43"/>
                <pin_map port_index="4" component_pin="J3_57"/>
                <pin_map port_index="5" component_pin="J3_59"/>
                <pin_map port_index="6" component_pin="J3_38"/>
                <pin_map port_index="7" component_pin="J3_40"/>
                <pin_map port_index="8" component_pin="J3_42"/>
                <pin_map port_index="9" component_pin="J3_44"/>
                <pin_map port_index="10" component_pin="J3_48"/>
                <pin_map port_index="11" component_pin="J3_50"/>
                <pin_map port_index="12" component_pin="J3_52"/>
                <pin_map port_index="13" component_pin="J3_54"/>
                <pin_map port_index="14" component_pin="J3_58"/>
                <pin_map port_index="15" component_pin="J3_60"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p3a_tri_t" dir="out" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_37"/>
                <pin_map port_index="1" component_pin="J3_39"/>
                <pin_map port_index="2" component_pin="J3_41"/>
                <pin_map port_index="3" component_pin="J3_43"/>
                <pin_map port_index="4" component_pin="J3_57"/>
                <pin_map port_index="5" component_pin="J3_59"/>
                <pin_map port_index="6" component_pin="J3_38"/>
                <pin_map port_index="7" component_pin="J3_40"/>
                <pin_map port_index="8" component_pin="J3_42"/>
                <pin_map port_index="9" component_pin="J3_44"/>
                <pin_map port_index="10" component_pin="J3_48"/>
                <pin_map port_index="11" component_pin="J3_50"/>
                <pin_map port_index="12" component_pin="J3_52"/>
                <pin_map port_index="13" component_pin="J3_54"/>
                <pin_map port_index="14" component_pin="J3_58"/>
                <pin_map port_index="15" component_pin="J3_60"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p3a_tri_i" dir="in" left="15" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_37"/>
                <pin_map port_index="1" component_pin="J3_39"/>
                <pin_map port_index="2" component_pin="J3_41"/>
                <pin_map port_index="3" component_pin="J3_43"/>
                <pin_map port_index="4" component_pin="J3_57"/>
                <pin_map port_index="5" component_pin="J3_59"/>
                <pin_map port_index="6" component_pin="J3_38"/>
                <pin_map port_index="7" component_pin="J3_40"/>
                <pin_map port_index="8" component_pin="J3_42"/>
                <pin_map port_index="9" component_pin="J3_44"/>
                <pin_map port_index="10" component_pin="J3_48"/>
                <pin_map port_index="11" component_pin="J3_50"/>
                <pin_map port_index="12" component_pin="J3_52"/>
                <pin_map port_index="13" component_pin="J3_54"/>
                <pin_map port_index="14" component_pin="J3_58"/>
                <pin_map port_index="15" component_pin="J3_60"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

        <interface mode="master" name="p3b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="p3b" preset_proc="p3b_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="p3b_tri_o" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_47"/>
                <pin_map port_index="1" component_pin="J3_49"/>
                <pin_map port_index="2" component_pin="J3_51"/>
                <pin_map port_index="3" component_pin="J3_53"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="p3b_tri_t" dir="out" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_47"/>
                <pin_map port_index="1" component_pin="J3_49"/>
                <pin_map port_index="2" component_pin="J3_51"/>
                <pin_map port_index="3" component_pin="J3_53"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="p3b_tri_i" dir="in" left="3" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="J3_47"/>
                <pin_map port_index="1" component_pin="J3_49"/>
                <pin_map port_index="2" component_pin="J3_51"/>
                <pin_map port_index="3" component_pin="J3_53"/>
              </pin_maps>
            </port_map>
           </port_maps>
        </interface>

        <interface mode="master" name="asio" type="xilinx.com:interface:gpio_rtl:1.0" of_component="asio" preset_proc="asio_preset">
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
          </preferred_ips>
          <port_maps>
            <port_map logical_port="TRI_O" physical_port="asio_tri_o" dir="out" left="101" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_led"/>
                <pin_map port_index="1" component_pin="led2"/>
                <pin_map port_index="2" component_pin="PLL_IN4"/>
                <pin_map port_index="3" component_pin="CLK_EN"/>
                <pin_map port_index="4" component_pin="J1_87"/>
                <pin_map port_index="5" component_pin="J1_91"/>
                <pin_map port_index="6" component_pin="J1_95"/>
                <pin_map port_index="7" component_pin="J1_93"/>
                <pin_map port_index="8" component_pin="J1_99"/>
                <pin_map port_index="9" component_pin="J1_97"/>
                <pin_map port_index="10" component_pin="J1_31"/>
                <pin_map port_index="11" component_pin="J1_33"/>
                <pin_map port_index="12" component_pin="J1_35"/>
                <pin_map port_index="13" component_pin="J1_37"/>
                <pin_map port_index="14" component_pin="J1_41"/>
                <pin_map port_index="15" component_pin="J1_43"/>
                <pin_map port_index="16" component_pin="J1_45"/>
                <pin_map port_index="17" component_pin="J1_47"/>
                <pin_map port_index="18" component_pin="J1_49"/>
                <pin_map port_index="19" component_pin="J1_51"/>
                <pin_map port_index="20" component_pin="J1_55"/>
                <pin_map port_index="21" component_pin="J1_57"/>
                <pin_map port_index="22" component_pin="J1_59"/>
                <pin_map port_index="23" component_pin="J1_61"/>
                <pin_map port_index="24" component_pin="J1_65"/>
                <pin_map port_index="25" component_pin="J1_67"/>
                <pin_map port_index="26" component_pin="J1_69"/>
                <pin_map port_index="27" component_pin="J1_71"/>
                <pin_map port_index="28" component_pin="J1_75"/>
                <pin_map port_index="29" component_pin="J1_77"/>
                <pin_map port_index="30" component_pin="J1_81"/>
                <pin_map port_index="31" component_pin="J1_83"/>
                <pin_map port_index="32" component_pin="J1_36"/>
                <pin_map port_index="33" component_pin="J1_38"/>
                <pin_map port_index="34" component_pin="J1_40"/>
                <pin_map port_index="35" component_pin="J1_42"/>
                <pin_map port_index="36" component_pin="J1_46"/>
                <pin_map port_index="37" component_pin="J1_48"/>
                <pin_map port_index="38" component_pin="J1_50"/>
                <pin_map port_index="39" component_pin="J1_52"/>
                <pin_map port_index="40" component_pin="J1_56"/>
                <pin_map port_index="41" component_pin="J1_58"/>
                <pin_map port_index="42" component_pin="J1_60"/>
                <pin_map port_index="43" component_pin="J1_62"/>
                <pin_map port_index="44" component_pin="J1_66"/>
                <pin_map port_index="45" component_pin="J1_68"/>
                <pin_map port_index="46" component_pin="J1_70"/>
                <pin_map port_index="47" component_pin="J1_72"/>
                <pin_map port_index="48" component_pin="J1_76"/>
                <pin_map port_index="49" component_pin="J1_78"/>
                <pin_map port_index="50" component_pin="J1_80"/>
                <pin_map port_index="51" component_pin="J1_82"/>
                <pin_map port_index="52" component_pin="J1_86"/>
                <pin_map port_index="53" component_pin="J1_88"/>
                <pin_map port_index="54" component_pin="J1_94"/>
                <pin_map port_index="55" component_pin="J1_96"/>
                <pin_map port_index="56" component_pin="J1_98"/>
                <pin_map port_index="57" component_pin="J1_100"/>
                <pin_map port_index="58" component_pin="J2_11"/>
                <pin_map port_index="59" component_pin="J2_13"/>
                <pin_map port_index="60" component_pin="J2_15"/>
                <pin_map port_index="61" component_pin="J2_17"/>
                <pin_map port_index="62" component_pin="J2_21"/>
                <pin_map port_index="63" component_pin="J2_23"/>
                <pin_map port_index="64" component_pin="J2_25"/>
                <pin_map port_index="65" component_pin="J2_27"/>
                <pin_map port_index="66" component_pin="J2_29"/>
                <pin_map port_index="67" component_pin="J2_31"/>
                <pin_map port_index="68" component_pin="J2_33"/>
                <pin_map port_index="69" component_pin="J2_35"/>
                <pin_map port_index="70" component_pin="J2_37"/>
                <pin_map port_index="71" component_pin="J2_14"/>
                <pin_map port_index="72" component_pin="J2_16"/>
                <pin_map port_index="73" component_pin="J2_22"/>
                <pin_map port_index="74" component_pin="J2_24"/>
                <pin_map port_index="75" component_pin="J2_26"/>
                <pin_map port_index="76" component_pin="J2_28"/>
                <pin_map port_index="77" component_pin="J3_37"/>
                <pin_map port_index="78" component_pin="J3_39"/>
                <pin_map port_index="79" component_pin="J3_41"/>
                <pin_map port_index="80" component_pin="J3_43"/>
                <pin_map port_index="81" component_pin="J3_57"/>
                <pin_map port_index="82" component_pin="J3_59"/>
                <pin_map port_index="83" component_pin="J3_38"/>
                <pin_map port_index="84" component_pin="J3_40"/>
                <pin_map port_index="85" component_pin="J3_42"/>
                <pin_map port_index="86" component_pin="J3_44"/>
                <pin_map port_index="87" component_pin="J3_48"/>
                <pin_map port_index="88" component_pin="J3_50"/>
                <pin_map port_index="89" component_pin="J3_52"/>
                <pin_map port_index="90" component_pin="J3_54"/>
                <pin_map port_index="91" component_pin="J3_58"/>
                <pin_map port_index="92" component_pin="J3_60"/>
                <pin_map port_index="93" component_pin="J3_47"/>
                <pin_map port_index="94" component_pin="J3_49"/>
                <pin_map port_index="95" component_pin="J3_51"/>
                <pin_map port_index="96" component_pin="J3_53"/>
                <pin_map port_index="97" component_pin="REV2_ID"/>
                <pin_map port_index="98" component_pin="EN_MGT"/>
                <pin_map port_index="99" component_pin="PG_MGT_1V"/>
                <pin_map port_index="100" component_pin="PG_MGT_1V2"/>
                <pin_map port_index="101" component_pin="XIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_T" physical_port="asio_tri_t" dir="out" left="101" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_led"/>
                <pin_map port_index="1" component_pin="led2"/>
                <pin_map port_index="2" component_pin="PLL_IN4"/>
                <pin_map port_index="3" component_pin="CLK_EN"/>
                <pin_map port_index="4" component_pin="J1_87"/>
                <pin_map port_index="5" component_pin="J1_91"/>
                <pin_map port_index="6" component_pin="J1_95"/>
                <pin_map port_index="7" component_pin="J1_93"/>
                <pin_map port_index="8" component_pin="J1_99"/>
                <pin_map port_index="9" component_pin="J1_97"/>
                <pin_map port_index="10" component_pin="J1_31"/>
                <pin_map port_index="11" component_pin="J1_33"/>
                <pin_map port_index="12" component_pin="J1_35"/>
                <pin_map port_index="13" component_pin="J1_37"/>
                <pin_map port_index="14" component_pin="J1_41"/>
                <pin_map port_index="15" component_pin="J1_43"/>
                <pin_map port_index="16" component_pin="J1_45"/>
                <pin_map port_index="17" component_pin="J1_47"/>
                <pin_map port_index="18" component_pin="J1_49"/>
                <pin_map port_index="19" component_pin="J1_51"/>
                <pin_map port_index="20" component_pin="J1_55"/>
                <pin_map port_index="21" component_pin="J1_57"/>
                <pin_map port_index="22" component_pin="J1_59"/>
                <pin_map port_index="23" component_pin="J1_61"/>
                <pin_map port_index="24" component_pin="J1_65"/>
                <pin_map port_index="25" component_pin="J1_67"/>
                <pin_map port_index="26" component_pin="J1_69"/>
                <pin_map port_index="27" component_pin="J1_71"/>
                <pin_map port_index="28" component_pin="J1_75"/>
                <pin_map port_index="29" component_pin="J1_77"/>
                <pin_map port_index="30" component_pin="J1_81"/>
                <pin_map port_index="31" component_pin="J1_83"/>
                <pin_map port_index="32" component_pin="J1_36"/>
                <pin_map port_index="33" component_pin="J1_38"/>
                <pin_map port_index="34" component_pin="J1_40"/>
                <pin_map port_index="35" component_pin="J1_42"/>
                <pin_map port_index="36" component_pin="J1_46"/>
                <pin_map port_index="37" component_pin="J1_48"/>
                <pin_map port_index="38" component_pin="J1_50"/>
                <pin_map port_index="39" component_pin="J1_52"/>
                <pin_map port_index="40" component_pin="J1_56"/>
                <pin_map port_index="41" component_pin="J1_58"/>
                <pin_map port_index="42" component_pin="J1_60"/>
                <pin_map port_index="43" component_pin="J1_62"/>
                <pin_map port_index="44" component_pin="J1_66"/>
                <pin_map port_index="45" component_pin="J1_68"/>
                <pin_map port_index="46" component_pin="J1_70"/>
                <pin_map port_index="47" component_pin="J1_72"/>
                <pin_map port_index="48" component_pin="J1_76"/>
                <pin_map port_index="49" component_pin="J1_78"/>
                <pin_map port_index="50" component_pin="J1_80"/>
                <pin_map port_index="51" component_pin="J1_82"/>
                <pin_map port_index="52" component_pin="J1_86"/>
                <pin_map port_index="53" component_pin="J1_88"/>
                <pin_map port_index="54" component_pin="J1_94"/>
                <pin_map port_index="55" component_pin="J1_96"/>
                <pin_map port_index="56" component_pin="J1_98"/>
                <pin_map port_index="57" component_pin="J1_100"/>
                <pin_map port_index="58" component_pin="J2_11"/>
                <pin_map port_index="59" component_pin="J2_13"/>
                <pin_map port_index="60" component_pin="J2_15"/>
                <pin_map port_index="61" component_pin="J2_17"/>
                <pin_map port_index="62" component_pin="J2_21"/>
                <pin_map port_index="63" component_pin="J2_23"/>
                <pin_map port_index="64" component_pin="J2_25"/>
                <pin_map port_index="65" component_pin="J2_27"/>
                <pin_map port_index="66" component_pin="J2_29"/>
                <pin_map port_index="67" component_pin="J2_31"/>
                <pin_map port_index="68" component_pin="J2_33"/>
                <pin_map port_index="69" component_pin="J2_35"/>
                <pin_map port_index="70" component_pin="J2_37"/>
                <pin_map port_index="71" component_pin="J2_14"/>
                <pin_map port_index="72" component_pin="J2_16"/>
                <pin_map port_index="73" component_pin="J2_22"/>
                <pin_map port_index="74" component_pin="J2_24"/>
                <pin_map port_index="75" component_pin="J2_26"/>
                <pin_map port_index="76" component_pin="J2_28"/>
                <pin_map port_index="77" component_pin="J3_37"/>
                <pin_map port_index="78" component_pin="J3_39"/>
                <pin_map port_index="79" component_pin="J3_41"/>
                <pin_map port_index="80" component_pin="J3_43"/>
                <pin_map port_index="81" component_pin="J3_57"/>
                <pin_map port_index="82" component_pin="J3_59"/>
                <pin_map port_index="83" component_pin="J3_38"/>
                <pin_map port_index="84" component_pin="J3_40"/>
                <pin_map port_index="85" component_pin="J3_42"/>
                <pin_map port_index="86" component_pin="J3_44"/>
                <pin_map port_index="87" component_pin="J3_48"/>
                <pin_map port_index="88" component_pin="J3_50"/>
                <pin_map port_index="89" component_pin="J3_52"/>
                <pin_map port_index="90" component_pin="J3_54"/>
                <pin_map port_index="91" component_pin="J3_58"/>
                <pin_map port_index="92" component_pin="J3_60"/>
                <pin_map port_index="93" component_pin="J3_47"/>
                <pin_map port_index="94" component_pin="J3_49"/>
                <pin_map port_index="95" component_pin="J3_51"/>
                <pin_map port_index="96" component_pin="J3_53"/>
                <pin_map port_index="97" component_pin="REV2_ID"/>
                <pin_map port_index="98" component_pin="EN_MGT"/>
                <pin_map port_index="99" component_pin="PG_MGT_1V"/>
                <pin_map port_index="100" component_pin="PG_MGT_1V2"/>
                <pin_map port_index="101" component_pin="XIO"/>
              </pin_maps>
            </port_map>
            <port_map logical_port="TRI_I" physical_port="asio_tri_i" dir="in" left="101" right="0">
              <pin_maps>
                <pin_map port_index="0" component_pin="sys_led"/>
                <pin_map port_index="1" component_pin="led2"/>
                <pin_map port_index="2" component_pin="PLL_IN4"/>
                <pin_map port_index="3" component_pin="CLK_EN"/>
                <pin_map port_index="4" component_pin="J1_87"/>
                <pin_map port_index="5" component_pin="J1_91"/>
                <pin_map port_index="6" component_pin="J1_95"/>
                <pin_map port_index="7" component_pin="J1_93"/>
                <pin_map port_index="8" component_pin="J1_99"/>
                <pin_map port_index="9" component_pin="J1_97"/>
                <pin_map port_index="10" component_pin="J1_31"/>
                <pin_map port_index="11" component_pin="J1_33"/>
                <pin_map port_index="12" component_pin="J1_35"/>
                <pin_map port_index="13" component_pin="J1_37"/>
                <pin_map port_index="14" component_pin="J1_41"/>
                <pin_map port_index="15" component_pin="J1_43"/>
                <pin_map port_index="16" component_pin="J1_45"/>
                <pin_map port_index="17" component_pin="J1_47"/>
                <pin_map port_index="18" component_pin="J1_49"/>
                <pin_map port_index="19" component_pin="J1_51"/>
                <pin_map port_index="20" component_pin="J1_55"/>
                <pin_map port_index="21" component_pin="J1_57"/>
                <pin_map port_index="22" component_pin="J1_59"/>
                <pin_map port_index="23" component_pin="J1_61"/>
                <pin_map port_index="24" component_pin="J1_65"/>
                <pin_map port_index="25" component_pin="J1_67"/>
                <pin_map port_index="26" component_pin="J1_69"/>
                <pin_map port_index="27" component_pin="J1_71"/>
                <pin_map port_index="28" component_pin="J1_75"/>
                <pin_map port_index="29" component_pin="J1_77"/>
                <pin_map port_index="30" component_pin="J1_81"/>
                <pin_map port_index="31" component_pin="J1_83"/>
                <pin_map port_index="32" component_pin="J1_36"/>
                <pin_map port_index="33" component_pin="J1_38"/>
                <pin_map port_index="34" component_pin="J1_40"/>
                <pin_map port_index="35" component_pin="J1_42"/>
                <pin_map port_index="36" component_pin="J1_46"/>
                <pin_map port_index="37" component_pin="J1_48"/>
                <pin_map port_index="38" component_pin="J1_50"/>
                <pin_map port_index="39" component_pin="J1_52"/>
                <pin_map port_index="40" component_pin="J1_56"/>
                <pin_map port_index="41" component_pin="J1_58"/>
                <pin_map port_index="42" component_pin="J1_60"/>
                <pin_map port_index="43" component_pin="J1_62"/>
                <pin_map port_index="44" component_pin="J1_66"/>
                <pin_map port_index="45" component_pin="J1_68"/>
                <pin_map port_index="46" component_pin="J1_70"/>
                <pin_map port_index="47" component_pin="J1_72"/>
                <pin_map port_index="48" component_pin="J1_76"/>
                <pin_map port_index="49" component_pin="J1_78"/>
                <pin_map port_index="50" component_pin="J1_80"/>
                <pin_map port_index="51" component_pin="J1_82"/>
                <pin_map port_index="52" component_pin="J1_86"/>
                <pin_map port_index="53" component_pin="J1_88"/>
                <pin_map port_index="54" component_pin="J1_94"/>
                <pin_map port_index="55" component_pin="J1_96"/>
                <pin_map port_index="56" component_pin="J1_98"/>
                <pin_map port_index="57" component_pin="J1_100"/>
                <pin_map port_index="58" component_pin="J2_11"/>
                <pin_map port_index="59" component_pin="J2_13"/>
                <pin_map port_index="60" component_pin="J2_15"/>
                <pin_map port_index="61" component_pin="J2_17"/>
                <pin_map port_index="62" component_pin="J2_21"/>
                <pin_map port_index="63" component_pin="J2_23"/>
                <pin_map port_index="64" component_pin="J2_25"/>
                <pin_map port_index="65" component_pin="J2_27"/>
                <pin_map port_index="66" component_pin="J2_29"/>
                <pin_map port_index="67" component_pin="J2_31"/>
                <pin_map port_index="68" component_pin="J2_33"/>
                <pin_map port_index="69" component_pin="J2_35"/>
                <pin_map port_index="70" component_pin="J2_37"/>
                <pin_map port_index="71" component_pin="J2_14"/>
                <pin_map port_index="72" component_pin="J2_16"/>
                <pin_map port_index="73" component_pin="J2_22"/>
                <pin_map port_index="74" component_pin="J2_24"/>
                <pin_map port_index="75" component_pin="J2_26"/>
                <pin_map port_index="76" component_pin="J2_28"/>
                <pin_map port_index="77" component_pin="J3_37"/>
                <pin_map port_index="78" component_pin="J3_39"/>
                <pin_map port_index="79" component_pin="J3_41"/>
                <pin_map port_index="80" component_pin="J3_43"/>
                <pin_map port_index="81" component_pin="J3_57"/>
                <pin_map port_index="82" component_pin="J3_59"/>
                <pin_map port_index="83" component_pin="J3_38"/>
                <pin_map port_index="84" component_pin="J3_40"/>
                <pin_map port_index="85" component_pin="J3_42"/>
                <pin_map port_index="86" component_pin="J3_44"/>
                <pin_map port_index="87" component_pin="J3_48"/>
                <pin_map port_index="88" component_pin="J3_50"/>
                <pin_map port_index="89" component_pin="J3_52"/>
                <pin_map port_index="90" component_pin="J3_54"/>
                <pin_map port_index="91" component_pin="J3_58"/>
                <pin_map port_index="92" component_pin="J3_60"/>
                <pin_map port_index="93" component_pin="J3_47"/>
                <pin_map port_index="94" component_pin="J3_49"/>
                <pin_map port_index="95" component_pin="J3_51"/>
                <pin_map port_index="96" component_pin="J3_53"/>
                <pin_map port_index="97" component_pin="REV2_ID"/>
                <pin_map port_index="98" component_pin="EN_MGT"/>
                <pin_map port_index="99" component_pin="PG_MGT_1V"/>
                <pin_map port_index="100" component_pin="PG_MGT_1V2"/>
                <pin_map port_index="101" component_pin="XIO"/>
              </pin_maps>
            </port_map>
          </port_maps>
        </interface>

      </interfaces>
    </component>
    <!--insert interface components here, see ug895 or other board part files-->
    <component name="asio" display_name="ASIO GPIO" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>All Module B2B as single ASIO GPIO Port</description>
    </component>

    <component name="reset" display_name="FPGA Reset" type="chip" sub_type="system_reset" major_group="Reset">
      <description>Active High</description>
    </component>

    <component name="spi_flash" display_name="SPI flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="S25FL256S" vendor="Spansion">
      <description>32 MByte storage that can be used for configuration or data storage</description>
    </component>

    <component name="sys_diff_clock" display_name="System differential clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="SI5338" vendor="Silicon Labs" spec_url="www.silabs.com">
      <description>differential 100 MHz used as system differential clock on the board</description>
      <parameters>
        <parameter name="frequency" value="100000000"/>
      </parameters>
    </component>	

    <component name="mgt_clk1" display_name="MGT116_CLK1" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>MGT clock 1</description>
      <parameters>
        <parameter name="frequency" value="125000000"/>
      </parameters>
    </component>
    
    <component name="mgt_clk3" display_name="MGT115_CLK1" type="chip" sub_type="mgt_clock" major_group="Clock Sources">
      <description>MGT clock 3</description>
      <parameters>
        <parameter name="frequency" value="150000000"/>
      </parameters>
    </component>

    <component name="leds" display_name="LEDS" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>system led und normal led</description>
    </component>
    <component name="led2" display_name="LED 2" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>LED</description>
    </component>	
    <component name="sys_led" display_name="SYSTEM RED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
      <description>system LED</description>
    </component>	

    <component name="uart0" display_name="BASE UART0" type="chip" sub_type="uart" major_group="Miscellaneous">
      <description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port </description>
    </component>	
	
    <component name="iic_main0" display_name="PLL IIC0" type="chip" sub_type="MUX" major_group="Miscellaneous">
      <description>I2C</description>
    </component>		

    <component name="p0" display_name="J1:P0" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p0 (8 bits) in J1</description>
    </component>	
	
    <component name="p0_6bits" display_name="J1:P0_6bits" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p0 (6 bits) in J1</description>
    </component>	
	
    <component name="p1a" display_name="J1:P1A" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1a (22 bits) in J1</description>
    </component>	
	
    <component name="p1b" display_name="J1:P1B" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p1b (26 bits) in J1</description>
    </component>
	

    <component name="p2c" display_name="J2 P2C" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p2c (19 bits) in J2</description>
    </component>	

    <component name="p3a" display_name="J3:P3A" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p3a (16 bits) in J3</description>
    </component>	
	
    <component name="p3b" display_name="J3:P3B" type="chip" sub_type="fixed_io" major_group="General Purpose Input or Output">
      <description>p3b (4 bits) in J3</description>
    </component>	

  </components>
<!-- ##################################################################### -->
<!-- ##Board jtag chains for partx  -->
  <jtag_chains>
    <jtag_chain name="chain1">
      <position name="0" component="part0"/>
    </jtag_chain>
  </jtag_chains>
<!-- ##################################################################### -->
<!-- ##connections between interfaces definition and part0_pins.xml  -->
  <connections>
    <!--insert interface connections here, see ug895 or other board part files-->
    <connection name="part0_reset" component1="part0" component2="reset">
      <connection_map name="part0_reset_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_spi_flash" component1="part0" component2="spi_flash">
      <connection_map name="part0_spi_flash_1" c1_st_index="1" c1_end_index="5" c2_st_index="0" c2_end_index="4"/>
    </connection>

    <connection name="part0_sys_diff_clock" component1="part0" component2="sys_diff_clock">
      <connection_map name="part0_sys_diff_clock_1" c1_st_index="6" c1_end_index="7" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_leds" component1="part0" component2="leds">
      <connection_map name="part0_leds_1" c1_st_index="10" c1_end_index="11" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_sys_led" component1="part0" component2="sys_led">
      <connection_map name="part0_sys_led_1" c1_st_index="10" c1_end_index="10" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_led2" component1="part0" component2="led2">
      <connection_map name="part0_led2_1" c1_st_index="11" c1_end_index="11" c2_st_index="0" c2_end_index="0"/>
    </connection>

    <connection name="part0_iic_main0" component1="part0" component2="iic_main0">
      <connection_map name="part0_iic_main0_1" c1_st_index="8" c1_end_index="9" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_uart0" component1="part0" component2="uart0">
      <connection_map name="part0_uart0_1" c1_st_index="20" c1_end_index="21" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_p0" component1="part0" component2="p0">
      <connection_map name="part0_p0_1" c1_st_index="14" c1_end_index="21" c2_st_index="0" c2_end_index="7"/>
    </connection>

    <connection name="part0_p0_6bits" component1="part0" component2="p0_6bits">
      <connection_map name="part0_p0_6bits_1" c1_st_index="14" c1_end_index="19" c2_st_index="0" c2_end_index="5"/>
    </connection>

    <connection name="part0_p1a" component1="part0" component2="p1a">
      <connection_map name="part0_p1a_1" c1_st_index="22" c1_end_index="43" c2_st_index="0" c2_end_index="21"/>
    </connection>

    <connection name="part0_p1b" component1="part0" component2="p1b">
      <connection_map name="part0_p1b_1" c1_st_index="44" c1_end_index="69" c2_st_index="0" c2_end_index="25"/>
    </connection>

    <connection name="part0_p2c" component1="part0" component2="p2c">
      <connection_map name="part0_p2c_1" c1_st_index="120" c1_end_index="138" c2_st_index="0" c2_end_index="18"/>
    </connection>

    <connection name="part0_p3a" component1="part0" component2="p3a">
      <connection_map name="part0_p3a_1" c1_st_index="139" c1_end_index="154" c2_st_index="0" c2_end_index="15"/>
    </connection>

    <connection name="part0_p3b" component1="part0" component2="p3b">
      <connection_map name="part0_p3b_1" c1_st_index="155" c1_end_index="158" c2_st_index="0" c2_end_index="3"/>
    </connection>

    <connection name="part0_mgt_clk1" component1="part0" component2="mgt_clk1">
      <connection_map name="part0_mgt_clk1_1" c1_st_index="164" c1_end_index="165" c2_st_index="0" c2_end_index="1"/>
    </connection>

    <connection name="part0_mgt_clk3" component1="part0" component2="mgt_clk3">
      <connection_map name="part0_mgt_clk3_1" c1_st_index="166" c1_end_index="167" c2_st_index="0" c2_end_index="1"/>
    </connection>
    
    <connection name="part0_asio" component1="part0" component2="asio">
      <connection_map name="part0_asio_1" c1_st_index="10" c1_end_index="19" c2_st_index="0" c2_end_index="9"/>
      <connection_map name="part0_asio_2" c1_st_index="22" c1_end_index="69" c2_st_index="10" c2_end_index="57"/>
      <connection_map name="part0_asio_3" c1_st_index="120" c1_end_index="163" c2_st_index="58" c2_end_index="101"/>
    </connection>	

  </connections>
<!-- ##################################################################### -->
<!-- ##Additional IO interface rules-->
  <!-- <ip_associated_rules> -->
    <!-- <ip_associated_rule name="default"> -->
    <!-- </ip_associated_rule> -->
  <!-- </ip_associated_rules> -->
<!-- ##################################################################### -->
</board>