// Seed: 3057271087
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input tri0 id_2,
    input wor id_3,
    output wor id_4
);
  assign id_4 = -1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    input wand id_4
    , id_14,
    input tri id_5,
    input uwire id_6,
    input wand id_7,
    output logic id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri id_12
);
  initial begin : LABEL_0
    id_8 = id_14;
    $unsigned(84);
    ;
    force id_14 = id_4;
  end
  module_0 modCall_1 (
      id_6,
      id_3,
      id_6,
      id_9,
      id_3
  );
  assign modCall_1.id_4 = 0;
  wire id_15;
endmodule
