---
title: Unified Transistor and Resistor Summary (0.18Î¼m CMOS)
layout: default
---

# ğŸ§¾ Unified Transistor and Resistor Summary  
**Process Node: 0.18Î¼m CMOS / Gate Width $W = 10\,\mu\mathrm{m}$**

This document summarizes:

- Transistor characteristics (NMOS / PMOS) for 1.8V, 3.3V, and 5.0V operation  
- Sheet and contact resistances for diffusions, polysilicon, and metals  
- $T_{\text{ox}}$ values per voltage domain  

---

## ğŸ“ Gate Oxide Thickness by Voltage  
**é…¸åŒ–è†œåšã¨é›»åœ§ã®é–¢ä¿‚**

| Voltage | $T_{\text{ox}}$ (nm) | Notes                        |
|---------|----------------------|------------------------------|
| 1.8V    | ~3.5                 | Core logic transistors       |
| 3.3V    | ~7.0                 | I/O and ESD protection       |
| 5.0V    | ~15.0                | Analog / high-voltage blocks |

> ğŸ“ Dielectric: SiOâ‚‚ assumed ( $\varepsilon_{\text{ox}} \approx 3.9$ )

---

## ğŸ”‹ Transistor Characteristics (W = 10Î¼m)  
**å„é›»åœ§é ˜åŸŸã«ãŠã‘ã‚‹NMOS / PMOSç‰¹æ€§**

| VDD  | $L$ (Î¼m) | Device | $T_{\text{ox}}$ (nm) | $V_{\text{th}}$ (V) | $I_{\text{dlin}}$ (Î¼A/Î¼m) | $I_{\text{dsat}}$ (Î¼A/Î¼m) | $I_{\text{off}}$ (nA/Î¼m) | $I_{\text{cutoff}}$ (pA/Î¼m) | $B_{\text{vds}}$ (V) |
|------|----------|--------|----------------------|----------------------|----------------------------|----------------------------|---------------------------|------------------------------|----------------------|
| 1.8V | 0.16     | NMOS   | 3.5                  | 0.42                 | 300.0                      | 500.0                      | 100.00                    | 1000.0                       | 1.60                 |
| 1.8V | 0.16     | PMOS   | 3.5                  | 0.62                 | 150.0                      | 250.0                      | 80.00                     | 800.0                        | 1.60                 |
| 1.8V | 0.18     | NMOS   | 3.5                  | 0.42                 | 298.8                      | 498.0                      | 92.31                     | 941.8                        | 1.68                 |
| 1.8V | 0.18     | PMOS   | 3.5                  | 0.62                 | 149.4                      | 249.0                      | 73.85                     | 753.4                        | 1.68                 |
| 3.3V | 0.25     | NMOS   | 7.0                  | 0.68                 | 120.0                      | 200.0                      | 20.00                     | 50.0                         | 3.50                 |
| 3.3V | 0.25     | PMOS   | 7.0                  | 0.88                 | 60.0                       | 100.0                      | 16.00                     | 40.0                         | 3.50                 |
| 5.0V | 2.0      | NMOS   | 15.0                 | 1.00                 | 100.0                      | 150.0                      | 5.00                      | 20.0                         | 8.00                 |
| 5.0V | 2.0      | PMOS   | 15.0                 | 1.20                 | 50.0                       | 75.0                       | 4.00                      | 16.0                         | 8.00                 |

---

## ğŸ§¿ Estimated Mobility Table  
**ã‚­ãƒ£ãƒªã‚¢ç§»å‹•åº¦ï¼ˆå‚è€ƒï¼‰**

| Carrier Type | $\mu$ (cmÂ²/VÂ·s) | Notes                       |
|--------------|------------------|-----------------------------|
| Electron (NMOS) | ~450             | Inversion layer, effective mobility |
| Hole (PMOS)     | ~200             | ~0.45Ã— NMOS (typical)      |

---

## ğŸ§ª Sheet Resistance (Î©/â–¡)  
**ã‚·ãƒ¼ãƒˆæŠµæŠ—ï¼ˆãƒãƒªãƒ»æ‹¡æ•£ãƒ»é‡‘å±å±¤ï¼‰**

| Structure             | $R_{\text{sheet}}$ (Î©/â–¡) | Notes                                   |
|-----------------------|--------------------------|------------------------------------------|
| N+ Diffusion          | ~70                     | Shallow implant, moderate Rs             |
| P+ Diffusion          | ~100                    | Higher resistivity                       |
| N+ Poly               | ~60                     | Doped polysilicon                        |
| P+ Poly               | ~80                     | Higher than N+ poly                      |
| ALA (Metal-1)         | ~0.05â€“0.08              | Core routing                             |
| ALB / HLA (Metal-2)   | ~0.03â€“0.06              | Intermediate routing                     |
| ALC / HLB (Metal-3)   | ~0.02â€“0.05              | Power stripe, major signal distribution  |
| ALD / HLC (Metal-4)   | ~0.015â€“0.03             | Pad-level or wide global power bus       |

---

## ğŸ”§ Contact Resistance  
**ã‚³ãƒ³ã‚¿ã‚¯ãƒˆæŠµæŠ—**

| Contact Type      | $R_{\text{contact}}$ (Î¼Î©Â·cmÂ²)<br>Kelvin | $R_{\text{chain}}$ (Î©)<br>10 elements | Notes |
|-------------------|-------------------------------------------|-----------------------------------------|---------------------------------------------------|
| CNT (N+ Poly)     | ~1.2                                      | ~90                                     | Gate contact (N+ Poly â†’ W plug)                  |
| CNT (P+ Poly)     | ~1.6                                      | ~130                                    | Gate contact (P+ Poly â†’ W plug)                  |
| CNT (N+ Diff)     | ~1.0                                      | ~80                                     | Source/Drain contact (N+ Diff â†’ W plug)          |
| CNT (P+ Diff)     | ~1.4                                      | ~110                                    | Source/Drain contact (P+ Diff â†’ W plug)          |
| HLA               | ~0.8                                      | ~80                                     | W plug to Metal-2 (ALA layer)                    |
| HLB               | ~0.7                                      | ~70                                     | W plug to Metal-3 (ALB layer)                    |
| HLC               | ~0.6                                      | ~60                                     | W plug to Metal-4 (ALC layer, global power bus)  |

> ğŸ“  $R_{\text{contact}}$  is the intrinsic contact resistance per unit area (Kelvin measurement).  
>  $R_{\text{chain}}$  represents total resistance of 10 serial contacts in test structures.

---

## ğŸ§® MOS Capacitor Characteristics (Reference)  
**é…¸åŒ–è†œåšã¨å®¹é‡ã®é–¢ä¿‚ï¼ˆå‚è€ƒï¼‰**

| Voltage | $T_{\text{ox}}$ (nm) | $C_{\text{ox}}$ (fF/Î¼mÂ²) | Total Cap (10Î¼m Ã— 10Î¼m) | Notes             |
|---------|----------------------|---------------------------|--------------------------|--------------------|
| 1.8V    | 3.5                  | ~10.0                | ~1000 fF (1.0 pF)        | Core device level  |
| 3.3V    | 7.0                  | ~5.0                      | ~500 fF                  | I/O buffer use     |
| 5.0V    | 15.0                 | ~2.3                  | ~230 fF                  | Analog / HV block  |

> ğŸ” **Calculation Note:**  
> The gate oxide capacitance per unit area is calculated as:
>
> $$
> C_{\text{ox}} = \frac{\varepsilon_0 \cdot \varepsilon_{\text{ox}}}{T_{\text{ox}}}
> $$
>
> where:
>
> - $\varepsilon_0 = 8.854 \times 10^{-14}~\mathrm{F/cm}$ (vacuum permittivity)  
> - $\varepsilon_{\text{ox}} \approx 3.9$ for SiOâ‚‚  
> - $T_{\text{ox}}$ is in **cm**
>
> Thus:
>
> $$
> C_{\text{ox}} \approx \frac{3.45 \times 10^{-13}}{T_{\text{ox}}~[\mathrm{cm}]}
> $$
>
> For $T_{\text{ox}} = 3.5~\mathrm{nm} = 3.5 \times 10^{-7}~\mathrm{cm}$:
>
> $$
> C_{\text{ox}} \approx \frac{3.45 \times 10^{-13}}{3.5 \times 10^{-7}} = 9.86 \times 10^{-7}~\mathrm{F/cm^2}
> $$
>
> Convert to fF/Î¼mÂ² (1 F/cmÂ² = 10 fF/Î¼mÂ²):
>
> $$
> C_{\text{ox}} \approx 9.86~\mathrm{fF}/\mu\mathrm{m}^2
> $$
>
> ğŸ’¡ **Result:**  
> When $T_{\text{ox}} = 3.5$ nm, then $C_{\text{ox}} \approx \mathbf{9.86~\mathrm{fF}/\mu\mathrm{m}^2}$.

---

## ğŸ“ Units and Symbols  
**å˜ä½ã¨è¨˜å·ã®å‡¡ä¾‹**

| Symbol | Unit         | Meaning                          |
|--------|--------------|----------------------------------|
| $W$    | Î¼m           | Gate width                       |
| $L$    | Î¼m           | Gate length                      |
| $T_{\text{ox}}$ | nm | Gate oxide thickness             |
| $I_{\text{dlin}}$ | Î¼A/Î¼m | Linear-region drain current |
| $I_{\text{dsat}}$ | Î¼A/Î¼m | Saturation-region drain current |
| $I_{\text{off}}$ | nA/Î¼m | Off-state leakage current       |
| $I_{\text{cutoff}}$ | pA/Î¼m | Subthreshold leakage         |
| $B_{\text{vds}}$ | V     | Drain-source breakdown voltage |
| $R_{\text{sheet}}$ | Î©/â–¡ | Sheet resistance               |
| $R_{\text{contact}}$ | Î¼Î©Â·cmÂ² | Contact resistance (Kelvin) |
| $R_{\text{chain}}$ | Î©     | Contact chain resistance (10Ã—) |
| $C_{\text{ox}}$ | fF/Î¼mÂ² | Gate oxide capacitance density |

---

## ğŸ“š Basis of Parameters and Estimation Methods  
**å‡ºåŠ›æ ¹æ‹ ã¨è£œè¶³**

æœ¬ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆã®å€¤ã¯ã€ä»¥ä¸‹ã®è³‡æ–™ãƒ»æ¨å®šæ³•ãƒ»ç‰©ç†ãƒ¢ãƒ‡ãƒ«ã«åŸºã¥ã„ã¦æ§‹æˆã•ã‚Œã¦ã„ã¾ã™ï¼š

### 1. ğŸ“– å…¬é–‹ãƒ—ãƒ­ã‚»ã‚¹è³‡æ–™ãƒ»ãƒ™ãƒ³ãƒ€ãƒ¼ãƒ‡ãƒ¼ã‚¿  
- TSMC / UMC / TowerJazz / GlobalFoundries ç­‰ã® 0.18Î¼m PDKã‚„ãƒ—ãƒ­ã‚»ã‚¹æ¦‚è¦è³‡æ–™  
- IEDM, VLSI Symposia ç­‰ã®è«–æ–‡ç™ºè¡¨ã«ãŠã‘ã‚‹0.18Î¼m CMOSç‰¹æ€§ã®ä»£è¡¨å€¤  
- TI / ADI / NXPãªã©ã‚¢ãƒŠãƒ­ã‚°å›è·¯ç”¨0.18Î¼mä¸–ä»£ã®ãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ãƒ‡ãƒ¼ã‚¿

### 2. ğŸ”¬ æ¨å®šãƒ¢ãƒ‡ãƒ«ã«ã‚ˆã‚‹è£œå®Œï¼ˆ $W = 10\,\mu\mathrm{m}$ æ­£è¦åŒ–ï¼‰  
- é›»æµå€¤ã¯ä»¥ä¸‹ã®ç°¡æ˜“ãƒ¢ãƒ‡ãƒ«ã«åŸºã¥ãï¼š

$$
I_{\text{dsat}} \approx \mu \cdot C_{\text{ox}} \cdot \frac{W}{L} \cdot (V_{\text{gs}} - V_{\text{th}})^2
$$

- $I_{\text{dlin}}$ ã¯ $V_{\text{ds}}$ å°æ™‚ã®è¿‘ä¼¼  
- PMOS ã¯ NMOS ã® $\sim 0.5 \times$ ã‚¹ã‚±ãƒ¼ãƒªãƒ³ã‚°ã§è¿‘ä¼¼  
- $V_{\text{th}}$, $T_{\text{ox}}$, $I_{\text{off}}$ ç­‰ã¯ç‰©ç†æ•´åˆãŠã‚ˆã³Leakageå¯¾ç­–ã‹ã‚‰è¨­å®š

### 3. ğŸ§ª æŠµæŠ—ãƒ»å®¹é‡ã®å€¤  
- $R_{\text{sheet}}$ ã¯æŠ€è¡“ãƒãƒ¼ãƒ‰å…±é€šã®ä»£è¡¨å€¤ã‚’å‚ç…§  
- Contact resistance ã¯ Kelvinæ¸¬å®šã¾ãŸã¯ãƒ™ãƒ³ãƒ€ãƒ¼ãƒ¢ãƒ‡ãƒ«ã‹ã‚‰æŠ½å‡º  
- Metalå±¤ã®æŠµæŠ—å€¤ã¯é…ç·šå¹…ãƒ»CMPãƒ»æ¸©åº¦ä¾å­˜æ€§ã‚’å¹³å‡åŒ–ã—ãŸç¯„å›²ã§æç¤º

> âš ï¸ æœ¬ãƒ‡ãƒ¼ã‚¿ã¯çµ¶å¯¾å€¤ã‚’ä¿è¨¼ã™ã‚‹ã‚‚ã®ã§ã¯ãªãã€æ•™è‚²ãƒ»è¨­è¨ˆæ¼”ç¿’ã‚’ä¸»ç›®çš„ã¨ã™ã‚‹å‚è€ƒå€¤ã§ã™ã€‚
