{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 23:32:35 2019 " "Info: Processing started: Thu Oct 10 23:32:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/home/tiago/downloads/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register register estado.WAIT ShiftCtrl\[0\]~reg0 500.0 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 500.0 MHz between source register \"estado.WAIT\" and destination register \"ShiftCtrl\[0\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.591 ns + Longest register register " "Info: + Longest register to register delay is 1.591 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns estado.WAIT 1 REG LCFF_X2_Y1_N19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N19; Fanout = 8; REG Node = 'estado.WAIT'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado.WAIT } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.346 ns) 0.617 ns ShiftCtrl\[0\]~0 2 COMB LCCOMB_X2_Y1_N4 2 " "Info: 2: + IC(0.271 ns) + CELL(0.346 ns) = 0.617 ns; Loc. = LCCOMB_X2_Y1_N4; Fanout = 2; COMB Node = 'ShiftCtrl\[0\]~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.617 ns" { estado.WAIT ShiftCtrl[0]~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.746 ns) 1.591 ns ShiftCtrl\[0\]~reg0 3 REG LCFF_X2_Y1_N7 4 " "Info: 3: + IC(0.228 ns) + CELL(0.746 ns) = 1.591 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 4; REG Node = 'ShiftCtrl\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.092 ns ( 68.64 % ) " "Info: Total cell delay = 1.092 ns ( 68.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.499 ns ( 31.36 % ) " "Info: Total interconnect delay = 0.499 ns ( 31.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { estado.WAIT ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "1.591 ns" { estado.WAIT {} ShiftCtrl[0]~0 {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.271ns 0.228ns } { 0.000ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns ShiftCtrl\[0\]~reg0 3 REG LCFF_X2_Y1_N7 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N7; Fanout = 4; REG Node = 'ShiftCtrl\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns estado.WAIT 3 REG LCFF_X2_Y1_N19 8 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N19; Fanout = 8; REG Node = 'estado.WAIT'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl estado.WAIT } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.WAIT } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.WAIT {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.WAIT } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.WAIT {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { estado.WAIT ShiftCtrl[0]~0 ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "1.591 ns" { estado.WAIT {} ShiftCtrl[0]~0 {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.271ns 0.228ns } { 0.000ns 0.346ns 0.746ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} ShiftCtrl[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl estado.WAIT } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} estado.WAIT {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ShiftCtrl[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { ShiftCtrl[0]~reg0 {} } {  } {  } "" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PCSource\[0\]~reg0 reset clock 4.575 ns register " "Info: tsu for register \"PCSource\[0\]~reg0\" (data pin = \"reset\", clock pin = \"clock\") is 4.575 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.967 ns + Longest pin register " "Info: + Longest pin to register delay is 6.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns reset 1 PIN PIN_E18 16 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 16; PIN Node = 'reset'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.812 ns) + CELL(0.346 ns) 5.995 ns RegDst~0 2 COMB LCCOMB_X2_Y1_N14 2 " "Info: 2: + IC(4.812 ns) + CELL(0.346 ns) = 5.995 ns; Loc. = LCCOMB_X2_Y1_N14; Fanout = 2; COMB Node = 'RegDst~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.158 ns" { reset RegDst~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.746 ns) 6.967 ns PCSource\[0\]~reg0 3 REG LCFF_X2_Y1_N21 3 " "Info: 3: + IC(0.226 ns) + CELL(0.746 ns) = 6.967 ns; Loc. = LCFF_X2_Y1_N21; Fanout = 3; REG Node = 'PCSource\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 27.69 % ) " "Info: Total cell delay = 1.929 ns ( 27.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.038 ns ( 72.31 % ) " "Info: Total interconnect delay = 5.038 ns ( 72.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { reset RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { reset {} reset~combout {} RegDst~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 4.812ns 0.226ns } { 0.000ns 0.837ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns PCSource\[0\]~reg0 3 REG LCFF_X2_Y1_N21 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N21; Fanout = 3; REG Node = 'PCSource\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.967 ns" { reset RegDst~0 PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.967 ns" { reset {} reset~combout {} RegDst~0 {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 4.812ns 0.226ns } { 0.000ns 0.837ns 0.346ns 0.746ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl PCSource[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} PCSource[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock MemToReg\[1\] MemToReg\[0\]~reg0 5.486 ns register " "Info: tco from clock \"clock\" to destination pin \"MemToReg\[1\]\" through register \"MemToReg\[0\]~reg0\" is 5.486 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns MemToReg\[0\]~reg0 3 REG LCFF_X1_Y1_N19 5 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X1_Y1_N19; Fanout = 5; REG Node = 'MemToReg\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.910 ns + Longest register pin " "Info: + Longest register to pin delay is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemToReg\[0\]~reg0 1 REG LCFF_X1_Y1_N19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y1_N19; Fanout = 5; REG Node = 'MemToReg\[0\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemToReg[0]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(2.154 ns) 2.910 ns MemToReg\[1\] 2 PIN PIN_V21 0 " "Info: 2: + IC(0.756 ns) + CELL(2.154 ns) = 2.910 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'MemToReg\[1\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { MemToReg[0]~reg0 MemToReg[1] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.154 ns ( 74.02 % ) " "Info: Total cell delay = 2.154 ns ( 74.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.756 ns ( 25.98 % ) " "Info: Total interconnect delay = 0.756 ns ( 25.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { MemToReg[0]~reg0 MemToReg[1] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { MemToReg[0]~reg0 {} MemToReg[1] {} } { 0.000ns 0.756ns } { 0.000ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl MemToReg[0]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} MemToReg[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { MemToReg[0]~reg0 MemToReg[1] } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { MemToReg[0]~reg0 {} MemToReg[1] {} } { 0.000ns 0.756ns } { 0.000ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "RegDst\[1\]~reg0 Opcode\[0\] clock -2.442 ns register " "Info: th for register \"RegDst\[1\]~reg0\" (data pin = \"Opcode\[0\]\", clock pin = \"clock\") is -2.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 15 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns RegDst\[1\]~reg0 3 REG LCFF_X2_Y1_N17 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N17; Fanout = 2; REG Node = 'RegDst\[1\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.073 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns Opcode\[0\] 1 PIN PIN_R17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R17; Fanout = 1; PIN Node = 'Opcode\[0\]'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.487 ns) + CELL(0.272 ns) 4.539 ns Equal0~0 2 COMB LCCOMB_X1_Y1_N20 9 " "Info: 2: + IC(3.487 ns) + CELL(0.272 ns) = 4.539 ns; Loc. = LCCOMB_X1_Y1_N20; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.759 ns" { Opcode[0] Equal0~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 206 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.053 ns) 4.918 ns Selector37~0 3 COMB LCCOMB_X2_Y1_N16 1 " "Info: 3: + IC(0.326 ns) + CELL(0.053 ns) = 4.918 ns; Loc. = LCCOMB_X2_Y1_N16; Fanout = 1; COMB Node = 'Selector37~0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.379 ns" { Equal0~0 Selector37~0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.073 ns RegDst\[1\]~reg0 4 REG LCFF_X2_Y1_N17 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.073 ns; Loc. = LCFF_X2_Y1_N17; Fanout = 2; REG Node = 'RegDst\[1\]~reg0'" {  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector37~0 RegDst[1]~reg0 } "NODE_NAME" } } { "Controle.v" "" { Text "Z:/home/tiago/Documentos/projetoHW/Quartus II/Controle.v" 85 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.260 ns ( 24.84 % ) " "Info: Total cell delay = 1.260 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.813 ns ( 75.16 % ) " "Info: Total interconnect delay = 3.813 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { Opcode[0] Equal0~0 Selector37~0 RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { Opcode[0] {} Opcode[0]~combout {} Equal0~0 {} Selector37~0 {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 3.487ns 0.326ns 0.000ns } { 0.000ns 0.780ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clock clock~clkctrl RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clock {} clock~combout {} clock~clkctrl {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/home/tiago/downloads/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { Opcode[0] Equal0~0 Selector37~0 RegDst[1]~reg0 } "NODE_NAME" } } { "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/home/tiago/downloads/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { Opcode[0] {} Opcode[0]~combout {} Equal0~0 {} Selector37~0 {} RegDst[1]~reg0 {} } { 0.000ns 0.000ns 3.487ns 0.326ns 0.000ns } { 0.000ns 0.780ns 0.272ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 10 23:32:36 2019 " "Info: Processing ended: Thu Oct 10 23:32:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
