// Seed: 2310861
module module_0 #(
    parameter id_5 = 32'd83
) ();
  logic id_1["" : -1];
  ;
  assign module_1.id_4 = 0;
  localparam id_2#(
      .id_3(-1),
      .id_4(-1),
      .id_5(1'b0)
  ) = -1;
  assign id_1 = 1;
  assign id_1 = 1;
  initial begin : LABEL_0
    #1
    if (id_4[id_5] - -1) begin : LABEL_1
      cover (id_1);
    end
  end
  wire id_6;
  ;
  wire id_7;
  assign id_1 = 1 - "" ^ 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4
);
  module_0 modCall_1 ();
  wire id_6;
endmodule
