{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713907744219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713907744228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 00:29:04 2024 " "Processing started: Wed Apr 24 00:29:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713907744228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907744228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CR_1 -c CR_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CR_1 -c CR_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907744228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713907745047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2bd_sr.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2bd_sr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_SR " "Found entity 1: b2bd_SR" {  } { { "b2bd_SR.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/b2bd_SR.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757279 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file b2ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "b2ss.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/b2ss.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757280 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757280 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cnt_div.sv(17) " "Verilog HDL information at cnt_div.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "cnt_div.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/cnt_div.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713907757282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "cnt_div.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/cnt_div.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757283 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757283 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_rg.sv(13) " "Verilog HDL information at d_rg.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "d_rg.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/d_rg.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713907757284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "d_rg.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/d_rg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757284 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dig_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dig_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "dig_rg.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/dig_rg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757286 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757286 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM.sv(16) " "Verilog HDL information at FSM.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "FSM.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/FSM.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713907757289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/FSM.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757289 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_1s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_1s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_1s " "Found entity 1: lab_1s" {  } { { "lab_1s.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/lab_1s.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757291 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_2s " "Found entity 1: lab_2s" {  } { { "lab_2s.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/lab_2s.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757292 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_3s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_3s " "Found entity 1: lab_3s" {  } { { "lab_3s.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/lab_3s.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757294 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_rg " "Found entity 1: led_rg" {  } { { "led_rg.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/led_rg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757295 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757295 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/MUX.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1713907757296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/MUX.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757297 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_reg " "Found entity 1: rst_reg" {  } { { "rst_reg.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/rst_reg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757298 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "ss_cntr.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757299 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file ss_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "ss_rg.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/ss_rg.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907757300 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907757300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_unit/synthesis/sp_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sp_unit/synthesis/sp_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SP_unit-rtl " "Found design unit 1: SP_unit-rtl" {  } { { "SP_unit/synthesis/SP_unit.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/SP_unit/synthesis/SP_unit.vhd" 16 -1 0 } }  } 0 12024 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758222 ""} { "Info" "ISGN_ENTITY_NAME" "1 SP_unit " "Found entity 1: SP_unit" {  } { { "SP_unit/synthesis/SP_unit.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/SP_unit/synthesis/SP_unit.vhd" 9 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758222 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_unit/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sp_unit/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "SP_unit/synthesis/submodules/altsource_probe_top.v" "" { Text "C:/Users/Dima/Desktop/CR_1/SP_unit/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758226 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GEN " "Found entity 1: GEN" {  } { { "GEN.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/GEN.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758227 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/FIFO.vhd" 57 -1 0 } }  } 0 12024 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758229 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/FIFO.vhd" 42 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758229 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raf.sv 1 1 " "Found 1 design units, including 1 entities, in source file raf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RaF " "Found entity 1: RaF" {  } { { "RaF.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/RaF.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758231 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_GEN " "Found entity 1: tb_GEN" {  } { { "tb_GEN.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/tb_GEN.sv" 2 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758232 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_raf.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_raf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_RaF " "Found entity 1: tb_RaF" {  } { { "tb_RaF.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/tb_RaF.sv" 2 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758234 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CR_1 " "Found entity 1: CR_1" {  } { { "CR_1.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/CR_1.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758235 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_cr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_CR_1 " "Found entity 1: tb_CR_1" {  } { { "tb_CR_1.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/tb_CR_1.sv" 2 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758236 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db_cr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file db_cr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 db_CR_1 " "Found entity 1: db_CR_1" {  } { { "db_CR_1.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/db_CR_1.sv" 2 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758238 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758238 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 impl_CR_1.sv(20) " "Verilog HDL Expression warning at impl_CR_1.sv(20): truncated literal to match 25 bits" {  } { { "impl_CR_1.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/impl_CR_1.sv" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1713907758239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "impl_cr_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file impl_cr_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 impl_CR_1 " "Found entity 1: impl_CR_1" {  } { { "impl_CR_1.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/impl_CR_1.sv" 1 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907758239 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907758239 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENA GEN.sv(6) " "Verilog HDL Implicit Net warning at GEN.sv(6): created implicit net for \"ENA\"" {  } { { "GEN.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/GEN.sv" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907758252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENA RaF.sv(7) " "Verilog HDL Implicit Net warning at RaF.sv(7): created implicit net for \"ENA\"" {  } { { "RaF.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/RaF.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907758252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CR_1 " "Elaborating entity \"CR_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713907758411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN GEN:GEN_inst " "Elaborating entity \"GEN\" for hierarchy \"GEN:GEN_inst\"" {  } { { "CR_1.sv" "GEN_inst" { Text "C:/Users/Dima/Desktop/CR_1/CR_1.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907758590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO_inst " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO_inst\"" {  } { { "CR_1.sv" "FIFO_inst" { Text "C:/Users/Dima/Desktop/CR_1/CR_1.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907758627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:FIFO_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "scfifo_component" { Text "C:/Users/Dima/Desktop/CR_1/FIFO.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO:FIFO_inst\|scfifo:scfifo_component\"" {  } { { "FIFO.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/FIFO.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO_inst\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO:FIFO_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713907759221 ""}  } { { "FIFO.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/FIFO.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713907759221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jk31 " "Found entity 1: scfifo_jk31" {  } { { "db/scfifo_jk31.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/scfifo_jk31.tdf" 25 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907759351 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907759351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jk31 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated " "Elaborating entity \"scfifo_jk31\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/programm/quart/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_qq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_qq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_qq31 " "Found entity 1: a_dpfifo_qq31" {  } { { "db/a_dpfifo_qq31.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/a_dpfifo_qq31.tdf" 29 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907759365 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907759365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_qq31 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo " "Elaborating entity \"a_dpfifo_qq31\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\"" {  } { { "db/scfifo_jk31.tdf" "dpfifo" { Text "C:/Users/Dima/Desktop/CR_1/db/scfifo_jk31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66f " "Found entity 1: a_fefifo_66f" {  } { { "db/a_fefifo_66f.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/a_fefifo_66f.tdf" 25 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907759389 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907759389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66f FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state " "Elaborating entity \"a_fefifo_66f\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\"" {  } { { "db/a_dpfifo_qq31.tdf" "fifo_state" { Text "C:/Users/Dima/Desktop/CR_1/db/a_dpfifo_qq31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bo7 " "Found entity 1: cntr_bo7" {  } { { "db/cntr_bo7.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cntr_bo7.tdf" 26 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907759455 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907759455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bo7 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw " "Elaborating entity \"cntr_bo7\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\"" {  } { { "db/a_fefifo_66f.tdf" "count_usedw" { Text "C:/Users/Dima/Desktop/CR_1/db/a_fefifo_66f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8hm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8hm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8hm1 " "Found entity 1: altsyncram_8hm1" {  } { { "db/altsyncram_8hm1.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/altsyncram_8hm1.tdf" 28 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907759609 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907759609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8hm1 FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|altsyncram_8hm1:FIFOram " "Elaborating entity \"altsyncram_8hm1\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|altsyncram_8hm1:FIFOram\"" {  } { { "db/a_dpfifo_qq31.tdf" "FIFOram" { Text "C:/Users/Dima/Desktop/CR_1/db/a_dpfifo_qq31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cntr_vnb.tdf" 26 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907759721 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907759721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|cntr_vnb:rd_ptr_count " "Elaborating entity \"cntr_vnb\" for hierarchy \"FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|cntr_vnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_qq31.tdf" "rd_ptr_count" { Text "C:/Users/Dima/Desktop/CR_1/db/a_dpfifo_qq31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RaF RaF:RaF_inst " "Elaborating entity \"RaF\" for hierarchy \"RaF:RaF_inst\"" {  } { { "CR_1.sv" "RaF_inst" { Text "C:/Users/Dima/Desktop/CR_1/CR_1.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_3s lab_3s:lab_3s_inst " "Elaborating entity \"lab_3s\" for hierarchy \"lab_3s:lab_3s_inst\"" {  } { { "CR_1.sv" "lab_3s_inst" { Text "C:/Users/Dima/Desktop/CR_1/CR_1.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2bd_SR lab_3s:lab_3s_inst\|b2bd_SR:UTT_SR " "Elaborating entity \"b2bd_SR\" for hierarchy \"lab_3s:lab_3s_inst\|b2bd_SR:UTT_SR\"" {  } { { "lab_3s.sv" "UTT_SR" { Text "C:/Users/Dima/Desktop/CR_1/lab_3s.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_cntr lab_3s:lab_3s_inst\|ss_cntr:ss_cntr " "Elaborating entity \"ss_cntr\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\"" {  } { { "lab_3s.sv" "ss_cntr" { Text "C:/Users/Dima/Desktop/CR_1/lab_3s.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_reg lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|rst_reg:reset_rg " "Elaborating entity \"rst_reg\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|rst_reg:reset_rg\"" {  } { { "ss_cntr.sv" "reset_rg" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_div lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|cnt_div:counter_div " "Elaborating entity \"cnt_div\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|cnt_div:counter_div\"" {  } { { "ss_cntr.sv" "counter_div" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_rg lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|d_rg:data_reg " "Elaborating entity \"d_rg\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|d_rg:data_reg\"" {  } { { "ss_cntr.sv" "data_reg" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|FSM:fsm\"" {  } { { "ss_cntr.sv" "fsm" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|MUX:mux2 " "Elaborating entity \"MUX\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|MUX:mux2\"" {  } { { "ss_cntr.sv" "mux2" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2ss lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|b2ss:binTo7Seg " "Elaborating entity \"b2ss\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|b2ss:binTo7Seg\"" {  } { { "ss_cntr.sv" "binTo7Seg" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759795 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.data_a 0 b2ss.sv(5) " "Net \"seg_arr.data_a\" at b2ss.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/b2ss.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713907759797 "|CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|b2ss:binTo7Seg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.waddr_a 0 b2ss.sv(5) " "Net \"seg_arr.waddr_a\" at b2ss.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/b2ss.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713907759797 "|CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|b2ss:binTo7Seg"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg_arr.we_a 0 b2ss.sv(5) " "Net \"seg_arr.we_a\" at b2ss.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "b2ss.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/b2ss.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713907759797 "|CR_1|lab_3s:lab_3s_inst|ss_cntr:ss_cntr|b2ss:binTo7Seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ss_rg lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|ss_rg:seg_reg " "Elaborating entity \"ss_rg\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|ss_rg:seg_reg\"" {  } { { "ss_cntr.sv" "seg_reg" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dig_rg lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|dig_rg:dig_reg " "Elaborating entity \"dig_rg\" for hierarchy \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|dig_rg:dig_reg\"" {  } { { "ss_cntr.sv" "dig_reg" { Text "C:/Users/Dima/Desktop/CR_1/ss_cntr.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907759814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_89o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_89o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_89o " "Found entity 1: sld_ela_trigger_89o" {  } { { "db/sld_ela_trigger_89o.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/sld_ela_trigger_89o.tdf" 26 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907761214 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907761214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_CR_1_auto_signaltap_0_1_7396 " "Found entity 1: sld_reserved_CR_1_auto_signaltap_0_1_7396" {  } { { "db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v" "" { Text "C:/Users/Dima/Desktop/CR_1/db/sld_reserved_cr_1_auto_signaltap_0_1_7396.v" 29 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907761458 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907761458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a224 " "Found entity 1: altsyncram_a224" {  } { { "db/altsyncram_a224.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/altsyncram_a224.tdf" 28 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907763206 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907763206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_irc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_irc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_irc " "Found entity 1: mux_irc" {  } { { "db/mux_irc.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/mux_irc.tdf" 23 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907763494 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907763494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gvf " "Found entity 1: decode_gvf" {  } { { "db/decode_gvf.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/decode_gvf.tdf" 23 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907763600 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907763600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cntr_mgi.tdf" 28 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907763732 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907763732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907763813 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907763813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_05j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_05j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_05j " "Found entity 1: cntr_05j" {  } { { "db/cntr_05j.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cntr_05j.tdf" 26 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907763943 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907763943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1fi " "Found entity 1: cntr_1fi" {  } { { "db/cntr_1fi.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cntr_1fi.tdf" 28 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907764055 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907764055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907764121 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907764121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_63j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_63j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_63j " "Found entity 1: cntr_63j" {  } { { "db/cntr_63j.tdf" "" { Text "C:/Users/Dima/Desktop/CR_1/db/cntr_63j.tdf" 26 1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907764211 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907764211 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907764965 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713907765317 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.04.24.01:29:30 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl " "2024.04.24.01:29:30 Progress: Loading sldfdbfbfa7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907770407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907774149 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907774337 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907777516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907777700 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907777883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907778095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907778120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907778121 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1713907778843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/alt_sld_fab.v" "" { Text "C:/Users/Dima/Desktop/CR_1/db/ip/sldfdbfbfa7/alt_sld_fab.v" 9 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907779225 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907779225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Dima/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907779366 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907779366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907779367 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907779367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907779490 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907779490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12024 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907779639 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Dima/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907779639 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907779639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/db/ip/sldfdbfbfa7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12024 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713907779763 ""}  } {  } 0 12024 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907779763 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|b2ss:binTo7Seg\|seg_arr " "RAM logic \"lab_3s:lab_3s_inst\|ss_cntr:ss_cntr\|b2ss:binTo7Seg\|seg_arr\" is uninferred due to inappropriate RAM size" {  } { { "b2ss.sv" "seg_arr" { Text "C:/Users/Dima/Desktop/CR_1/b2ss.sv" 5 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1713907782154 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713907782154 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907783237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713907784104 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SP_unit 19 " "Ignored 19 assignments for entity \"SP_unit\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1713907784282 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 20 " "Ignored 20 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1713907784283 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dima/Desktop/CR_1/output_files/CR_1.map.smsg " "Generated suppressed messages file C:/Users/Dima/Desktop/CR_1/output_files/CR_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907784745 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 33 111 0 0 78 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 33 of its 111 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 78 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1713907786742 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713907786781 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713907786781 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1425 " "Implemented 1425 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713907787650 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713907787650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1353 " "Implemented 1353 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713907787650 ""} { "Info" "ICUT_CUT_TM_RAMS" "47 " "Implemented 47 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1713907787650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713907787650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713907787685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 00:29:47 2024 " "Processing ended: Wed Apr 24 00:29:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713907787685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713907787685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713907787685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713907787685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713907791165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713907791170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 00:29:49 2024 " "Processing started: Wed Apr 24 00:29:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713907791170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713907791170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CR_1 -c CR_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CR_1 -c CR_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713907791170 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713907791924 ""}
{ "Info" "0" "" "Project  = CR_1" {  } {  } 0 0 "Project  = CR_1" 0 0 "Fitter" 0 0 1713907791931 ""}
{ "Info" "0" "" "Revision = CR_1" {  } {  } 0 0 "Revision = CR_1" 0 0 "Fitter" 0 0 1713907791931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713907792104 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CR_1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"CR_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713907792148 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713907792305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713907792305 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713907792877 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713907792961 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713907793659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713907793659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713907793659 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713907793659 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/programm/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programm/quart/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 3668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713907793775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/programm/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programm/quart/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 3670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713907793775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/programm/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programm/quart/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 3672 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713907793775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/programm/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programm/quart/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 3674 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713907793775 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/programm/quart/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programm/quart/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 3676 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713907793775 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713907793775 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713907793827 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1713907793920 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713907794642 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713907795347 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713907795347 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713907795347 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1713907795347 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CR_1.sdc " "Synopsys Design Constraints File file not found: 'CR_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713907795377 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|b_full CLK " "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|b_full is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713907795386 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1713907795386 "|CR_1|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907795401 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907795401 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1713907795401 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1713907795402 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713907795402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713907795402 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1713907795402 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1713907795402 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713907795655 ""}  } { { "CR_1.sv" "" { Text "C:/Users/Dima/Desktop/CR_1/CR_1.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 3653 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713907795655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713907795655 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 807 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713907795655 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713907795655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programm/quart/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 2707 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713907795655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programm/quart/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 640 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 1366 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713907795655 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/programm/quart/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 1363 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713907795655 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713907795655 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/programm/quart/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 0 { 0 ""} 0 1847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713907795655 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713907796244 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713907796249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713907796254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713907796260 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713907796269 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713907796277 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713907796277 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713907796281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713907796412 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713907796417 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713907796417 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 2.5V 4 15 0 " "Number of I/O pins in group: 19 (unused VREF, 2.5V VCCIO, 4 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1713907796430 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1713907796430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713907796430 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713907796431 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1713907796431 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713907796431 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713907796526 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713907796706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713907797688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713907798141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713907798253 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713907799276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713907799276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713907799861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/Dima/Desktop/CR_1/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713907801270 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713907801270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713907801521 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1713907801521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713907801521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713907801524 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.82 " "Total time spent on timing analysis during the Fitter is 0.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713907801814 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713907801853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713907802298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713907802299 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713907802770 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713907803647 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dima/Desktop/CR_1/output_files/CR_1.fit.smsg " "Generated suppressed messages file C:/Users/Dima/Desktop/CR_1/output_files/CR_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713907804277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6101 " "Peak virtual memory: 6101 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713907805242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 00:30:05 2024 " "Processing ended: Wed Apr 24 00:30:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713907805242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713907805242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713907805242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713907805242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713907807787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713907807791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 00:30:07 2024 " "Processing started: Wed Apr 24 00:30:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713907807791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713907807791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CR_1 -c CR_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CR_1 -c CR_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713907807791 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713907810188 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713907810224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713907810532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 00:30:10 2024 " "Processing ended: Wed Apr 24 00:30:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713907810532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713907810532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713907810532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713907810532 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713907811310 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713907812200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713907812206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 00:30:11 2024 " "Processing started: Wed Apr 24 00:30:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713907812206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907812206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CR_1 -c CR_1 " "Command: quartus_sta CR_1 -c CR_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907812206 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1713907812311 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "SP_unit 19 " "Ignored 19 assignments for entity \"SP_unit\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907812449 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 20 " "Ignored 20 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907812449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907812608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907812687 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907812687 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713907813013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1713907813013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1713907813013 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CR_1.sdc " "Synopsys Design Constraints File file not found: 'CR_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813032 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\|counter_reg_bit\[0\] CLK " "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\|counter_reg_bit\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713907813040 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813040 "|CR_1|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907813050 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907813050 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813050 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1713907813069 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1713907813086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 40.914 " "Worst-case setup slack is 40.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.914               0.000 altera_reserved_tck  " "   40.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.089 " "Worst-case recovery slack is 96.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.089               0.000 altera_reserved_tck  " "   96.089               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.702 " "Worst-case removal slack is 1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.702               0.000 altera_reserved_tck  " "    1.702               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.465 " "Worst-case minimum pulse width slack is 49.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465               0.000 altera_reserved_tck  " "   49.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907813137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813137 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907813249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907813249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907813249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907813249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.394 ns " "Worst Case Available Settling Time: 341.394 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907813249 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907813249 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813249 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1713907813254 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813308 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907813874 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\|counter_reg_bit\[0\] CLK " "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\|counter_reg_bit\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713907814047 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814047 "|CR_1|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907814050 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907814050 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.608 " "Worst-case setup slack is 41.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.608               0.000 altera_reserved_tck  " "   41.608               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814087 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814087 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814087 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.405 " "Worst-case recovery slack is 96.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.405               0.000 altera_reserved_tck  " "   96.405               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.540 " "Worst-case removal slack is 1.540" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540               0.000 altera_reserved_tck  " "    1.540               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.317 " "Worst-case minimum pulse width slack is 49.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.317               0.000 altera_reserved_tck  " "   49.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814102 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.078 ns " "Worst Case Available Settling Time: 342.078 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814172 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814172 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814172 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1713907814179 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\|counter_reg_bit\[0\] CLK " "Register FIFO:FIFO_inst\|scfifo:scfifo_component\|scfifo_jk31:auto_generated\|a_dpfifo_qq31:dpfifo\|a_fefifo_66f:fifo_state\|cntr_bo7:count_usedw\|counter_reg_bit\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1713907814397 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814397 "|CR_1|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907814400 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1713907814400 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.218 " "Worst-case setup slack is 46.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.218               0.000 altera_reserved_tck  " "   46.218               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.166 " "Worst-case recovery slack is 98.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.166               0.000 altera_reserved_tck  " "   98.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.717 " "Worst-case removal slack is 0.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814441 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.717               0.000 altera_reserved_tck  " "    0.717               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814441 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814441 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.450 " "Worst-case minimum pulse width slack is 49.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.450               0.000 altera_reserved_tck  " "   49.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713907814445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814445 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.563 ns " "Worst Case Available Settling Time: 346.563 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814518 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713907814518 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907814518 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907815054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907815054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713907815164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 00:30:15 2024 " "Processing ended: Wed Apr 24 00:30:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713907815164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713907815164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713907815164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907815164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1713907816674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713907816679 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 00:30:16 2024 " "Processing started: Wed Apr 24 00:30:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713907816679 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713907816679 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CR_1 -c CR_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CR_1 -c CR_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713907816679 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1_8_1200mv_85c_slow.vo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1_8_1200mv_85c_slow.vo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907818922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1_8_1200mv_0c_slow.vo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1_8_1200mv_0c_slow.vo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907819117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1_min_1200mv_0c_fast.vo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1_min_1200mv_0c_fast.vo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907819317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1.vo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1.vo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907819520 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1_8_1200mv_85c_v_slow.sdo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907819785 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1_8_1200mv_0c_v_slow.sdo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907820016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1_min_1200mv_0c_v_fast.sdo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907820244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CR_1_v.sdo C:/Users/Dima/Desktop/CR_1/simulation/modelsim/ simulation " "Generated file CR_1_v.sdo in folder \"C:/Users/Dima/Desktop/CR_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713907820470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713907822789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 00:30:22 2024 " "Processing ended: Wed Apr 24 00:30:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713907822789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713907822789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713907822789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713907822789 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus Prime Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713907823493 ""}
