Summary
Top-level Name:,filt_mac_iverilog

Clocks
Enabled,,I/O,i_clk,

Fabric Logic Element
Enabled,,8,,i_clk,0.125,Typical
Enabled,,,4,i_clk,0.125,Typical,0.500

BRAM

DSP

I/O
Enabled,i_clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,Clock,i_clk
Disabled,i_data,8,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
Enabled,i_ena,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,i_clk
Enabled,i_rst_an,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,i_clk
Enabled,o_done,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,i_clk
Disabled,o_data,37,Output,LVCMOS 1.8V (HR),2 mA,Slow,,SDR,Unknown
