# This file is part of the Soletta Project
#
# Copyright (C) 2015 Intel Corporation. All rights reserved.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

#Just a simple test to check if sml is working
#
#Initial Scenario
#Day 0, learn basic rules
##i2 is irrelevant so disabling it shouldn't affect results
0 0:00 in i0
0 0:00 in2 i0
0 0:00 out o0
0 0:00 out2 o0

0 1:00 in2 i1
0 2:00 in2 i2
0 3:00 in2 i3

0 4:00 in i1
0 4:00 in2 i0
0 4:00 out o1
0 4:00 out2 o1

0 5:00 in2 i1
0 6:00 in2 i2
0 7:00 in2 i3

0 8:00 in i2
0 8:00 in2 i0
0 8:00 out o2
0 8:00 out2 o2

0 9:00 in2 i1
0 10:00 in2 i2
0 11:00 in2 i3

0 12:00 in i0
0 12:00 in2 i0
0 12:00 out o0
0 12:00 out2 o0

#Day 1, test if rules were learned
1 0:00 in i1
1 0:00 out o1
1 0:00 out2 o1

1 1:00 in i0
1 1:00 EXP_out o0
1 1:00 EXP_out2 o0

1 1:00 BEGIN_EXPECTATIONS
1 1:00 in2 i0
1 1:00 out o1
1 1:00 out2 o1
1 1:00 END_EXPECTATIONS
1 1:01 out o0
1 1:01 out2 o0

1 2:00 BEGIN_EXPECTATIONS
1 2:00 in2 i1
1 2:00 out o1
1 2:00 out2 o1
1 2:00 END_EXPECTATIONS
1 2:01 out o0
1 2:01 out2 o0

1 3:00 BEGIN_EXPECTATIONS
1 3:00 in2 i2
1 3:00 out o1
1 3:00 out2 o1
1 3:00 END_EXPECTATIONS
1 3:01 out o0
1 3:01 out2 o0

1 4:00 BEGIN_EXPECTATIONS
1 4:00 in2 i3
1 4:00 out o1
1 4:00 out2 o1
1 4:00 END_EXPECTATIONS
1 4:01 out o0
1 4:01 out2 o0

#Day 1, i2 disabled
1 10:00 in2 [DISABLED]

1 10:00 in i1
1 10:00 out o1
1 10:00 out2 o1

1 11:00 in i0
1 11:00 EXP_out o0
1 11:00 EXP_out2 o0

1 11:00 BEGIN_EXPECTATIONS
1 11:00 in2 i0
1 11:00 out o1
1 11:00 out2 o1
1 11:00 END_EXPECTATIONS
1 11:01 out o0
1 11:01 out2 o0

1 12:00 BEGIN_EXPECTATIONS
1 12:00 in2 i1
1 12:00 out o1
1 12:00 out2 o1
1 12:00 END_EXPECTATIONS
1 12:01 out o0
1 12:01 out2 o0

1 13:00 BEGIN_EXPECTATIONS
1 13:00 in2 i2
1 13:00 out o1
1 13:00 out2 o1
1 13:00 END_EXPECTATIONS
1 13:01 out o0
1 13:01 out2 o0

1 14:00 BEGIN_EXPECTATIONS
1 14:00 in2 i3
1 14:00 out o1
1 14:00 out2 o1
1 14:00 END_EXPECTATIONS
1 14:01 out o0
1 14:01 out2 o0

#Day 2, Same as day 1, but with i2 enabled and out2 disabled
2 0:00 in2 [ENABLED]
2 0:00 out2 [DISABLED]

2 0:00 in i1
2 0:00 out o1
2 0:00 out2 o1

2 1:00 in i0
2 1:00 EXP_out o0
2 1:00 EXP_out2 o0

2 1:00 BEGIN_EXPECTATIONS
2 1:00 in2 i0
2 1:00 out o1
2 1:00 out2 o1
2 1:00 END_EXPECTATIONS
2 1:01 out o0
2 1:01 out2 o0

2 2:00 BEGIN_EXPECTATIONS
2 2:00 in2 i1
2 2:00 out o1
2 2:00 out2 o1
2 2:00 END_EXPECTATIONS
2 2:01 out o0
2 2:01 out2 o0

2 3:00 BEGIN_EXPECTATIONS
2 3:00 in2 i2
2 3:00 out o1
2 3:00 out2 o1
2 3:00 END_EXPECTATIONS
2 3:01 out o0
2 3:01 out2 o0

2 4:00 BEGIN_EXPECTATIONS
2 4:00 in2 i3
2 4:00 out o1
2 4:00 out2 o1
2 4:00 END_EXPECTATIONS
2 4:01 out o0
2 4:01 out2 o0
