Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L dist_mem_gen_v8_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PacMan_sim_behav xil_defaultlib.PacMan_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.replay_pack
Compiling package xil_defaultlib.replay_lib_wrap_pack
Compiling package xil_defaultlib.core_pack
Compiling package ieee.std_logic_textio
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.vga_control_pack
Compiling package vl.vl_types
Compiling package xil_defaultlib.t80_pack
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.jkff [jkff_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=50.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_1_clk_wiz
Compiling module xil_defaultlib.clk_wiz_1
Compiling architecture based_on_ip of entity xil_defaultlib.Clocks_gen [clocks_gen_default]
Compiling architecture rtl of entity xil_defaultlib.Pacman_VRAM_Addr [pacman_vram_addr_default]
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.pacman_ram_v2
Compiling architecture rtl of entity xil_defaultlib.Pacman_RAMs [pacman_rams_default]
Compiling architecture ram32x1d_v of entity unisim.RAM32X1D [ram32x1d_default]
Compiling architecture ram16x1d_v of entity unisim.RAM16X1D [ram16x1d_default]
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_5e
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_5f
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_4a
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(init_a="0000",init_b="...]
Compiling architecture ramb16_s4_s4_v of entity unisim.RAMB16_S4_S4 [\RAMB16_S4_S4(0,255)(0,255)(0,25...]
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_7f
Compiling architecture rtl of entity xil_defaultlib.Pacman_Video [pacman_video_default]
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_3m
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_1m
Compiling architecture rtl of entity xil_defaultlib.Pacman_Audio [pacman_audio_default]
Compiling architecture rtl of entity xil_defaultlib.Pacman_Top [pacman_top_default]
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_6e_v2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_6f_v2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_6h_v2
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.rom_pacman_6j_v2
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_video_ram
Compiling module xil_defaultlib.vga_wb_slave
Compiling module xil_defaultlib.vga_fifo(aw=4,dw=1)
Compiling module xil_defaultlib.vga_fifo(aw=4,dw=32)
Compiling module xil_defaultlib.vga_wb_master
Compiling module xil_defaultlib.generic_spram(aw=9,dw=24)
Compiling module xil_defaultlib.vga_csm_pb(DWIDTH=24,AWIDTH=9)
Compiling module xil_defaultlib.vga_clkgen
Compiling module xil_defaultlib.vga_vtim
Compiling module xil_defaultlib.vga_tgen
Compiling module xil_defaultlib.vga_colproc
Compiling module xil_defaultlib.vga_fifo(aw=4,dw=24)
Compiling module xil_defaultlib.vga_pgen
Compiling module xil_defaultlib.generic_dpram(aw=7,dw=24)
Compiling module xil_defaultlib.vga_fifo_dc(DWIDTH=24)
Compiling module xil_defaultlib.vga_enh_top(ARST_LVL=1'b0,LINE_F...
Compiling architecture behavioral of entity xil_defaultlib.vga_control_top [vga_control_top_default]
Compiling architecture rtl of entity xil_defaultlib.Core_Top [core_top_default]
Compiling architecture rtl of entity xil_defaultlib.T80_MCode [t80_mcode_default]
Compiling architecture rtl of entity xil_defaultlib.T80_ALU [t80_alu_default]
Compiling architecture rtl of entity xil_defaultlib.T80_Reg [t80_reg_default]
Compiling architecture rtl of entity xil_defaultlib.T80 [\T80(iowait=1)\]
Compiling architecture rtl of entity xil_defaultlib.T80a [t80a_default]
Compiling architecture behavioral of entity xil_defaultlib.pacman_sim
Built simulation snapshot PacMan_sim_behav
