INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 12/exe 12.srcs/sim_1/new/tb_A_B_CLK.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_A_B_CLK'
