{

name: "RUN", // run settings

transfer_wait: 100, // time to wait between transfers (ms)

update_wait: 1000, // time to wait between updates (ms)

link_num: 0, // the nth V1718 connected to computer

base_address: 0xAAAA0000, // hex address offset for VME, 0 otherwise

}

{

name: "DIGITIZER", // digitizer global settings

trigger_holdoff: 500, // samples to freeze baseline and block other triggers after trigger

//choose index [Disabled, TrgOutTrgInDaisyChain, TrgOutSinDaisyChain, SinFanout, GpioGpioDaisyChain]
sync_mode: 0, // how to synchronize with other devices

//choose index [NIM, TTL]
io_level: 1, // standard for output logic levels

//choose index [SW_CONTROLLED, S_IN_CONTROLLED]
acq_mode: 0, // who starts aquisition

//choose index [Oscilloscope, List, Mixed]
dpp_acq_mode: 2, // what type of data to take

//choose index [EnergyOnly, TimeOnly, EnergyAndTime, ChargeAndTime, None]
dpp_acq_param: 2, // what DPP parameters to save

//choose index [DISABLED, EXTOUT_ONLY, ACQ_ONLY, ACQ_AND_EXTOUT]
sw_trig_mode: 0, // behavior of software trigger

//choose index [DISABLED, EXTOUT_ONLY, ACQ_ONLY, ACQ_AND_EXTOUT]
ext_trig_mode: 3, // behavior of trig_in

//choose index [Normal, Coincidence]
dpp_trig_mode: 0, // type of DPP triggering to do

aggregates_per_transfer: 1, // seems to group event in blocks of this

}

// duplicate this table for having multople channels active (change index)
{

name: "CH", // channel specific settings

index: "0", // for channel 0

enabled: true, // record events from this channel?
self_trig: false, // trigger on over-threshold

//choose index [DISABLED, EXTOUT_ONLY, ACQ_ONLY, ACQ_AND_EXTOUT]
trig_mode: 0, // behavior of the channel trigger

//choose index [POSITIVE, NEGATIVE]
pulse_polarity: 1, // expected pulse polarity

//choose  0->40fC/LSB; 1->160fC/LSB; 2->640fC/LSB; 3->2,5pC/LSB 
charge_sensitivity: 0, // specifies scale factor when integrating charge

//choose index (for 1720 and 1730(?)) [ 4, 8, 16, 32, 64, 128 ]
baseline_flag: 2, // specifies number of samples to average for baseline

total_samples: 50, // total number of to aquire each event
pretrig_samples: 5, // number of samples before the trigger

offset: 0x8000, // 16-bit (-1V to 1V) dac offset for dynamic range (-1V to 1V)

threshold: 82, // ADC counts past baseline to trigger

coincidence: 5, // samples to wait for coincidence confirmation
pregate: 5, // samples before trigger to start integrating
shortgate: 8, // samples to integrate for qshort
longgate: 10, // samples to integrate for qlong

events_per_aggregate: 10, // seems to be completely ignored

}

