;redcode
;assert 1
	SPL -9, @-12
	MOV @121, 106
	SUB 421, 1
	SUB @421, 1
	SLT @127, 676
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #400
	SPL 0, #400
	MOV -9, <-20
	JMP -1, @-20
	SPL 410, 30
	ADD 10, 30
	JMP @72, #200
	SPL 0, #400
	SUB @421, 1
	SUB @12, @110
	ADD #129, 109
	SPL 9, -12
	ADD 42, @0
	SPL 9, -12
	SUB #92, @120
	SLT @1, 3
	SUB 10, 9
	DJN 1, 22
	JMN -9, @-12
	ADD #109, 9
	SUB 12, @0
	ADD 10, 30
	SUB 121, 100
	SUB #92, @120
	ADD 90, @120
	SUB #92, @120
	SPL -9, @-12
	SUB 12, @10
	SUB #72, @0
	ADD #109, 9
	SUB #72, @0
	SPL -9, @-12
	MOV -7, <-20
	SUB #72, @0
	SPL -9, @-12
	MOV -7, <-20
	MOV -7, <-20
	SUB #72, @0
	MOV @121, 106
	MOV -7, <-20
	SUB 421, 1
	SPL -9, @-12
	SPL -9, @-12
	SPL -9, @-12
	SPL -9, @-12
	SUB @421, 1
	SLT @127, 676
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #400
	SPL 0, #400
