// Seed: 2843246830
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  module_2 modCall_1 ();
  assign modCall_1.id_5 = 0;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  localparam id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 ();
  genvar id_1;
  logic [7:0][1 : -1] id_2;
  assign id_1 = 1 - -1;
  assign id_2[1] = id_2 - id_1;
  wire  id_3;
  wire  id_4;
  logic id_5;
  always begin : LABEL_0
    id_5 = id_3;
  end
  logic id_6;
  wire [-1 : (  1  )] id_7;
endmodule
