{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 13:08:20 2022 " "Info: Processing started: Thu Dec 08 13:08:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ab7_working -c ab7_working --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "c " "Info: Assuming node \"c\" is an undefined clock" {  } { { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 128 -16 152 144 "c" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "c" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "c register register v74_pwm:inst1\|q\[0\] s74_pwm:inst\|4count:inst\|45 500.0 MHz Internal " "Info: Clock \"c\" Internal fmax is restricted to 500.0 MHz between source register \"v74_pwm:inst1\|q\[0\]\" and destination register \"s74_pwm:inst\|4count:inst\|45\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.972 ns + Longest register register " "Info: + Longest register to register delay is 0.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v74_pwm:inst1\|q\[0\] 1 REG LCFF_X9_Y14_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N23; Fanout = 7; REG Node = 'v74_pwm:inst1\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v74_pwm:inst1|q[0] } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.746 ns) 0.972 ns s74_pwm:inst\|4count:inst\|45 2 REG LCFF_X9_Y14_N19 6 " "Info: 2: + IC(0.226 ns) + CELL(0.746 ns) = 0.972 ns; Loc. = LCFF_X9_Y14_N19; Fanout = 6; REG Node = 's74_pwm:inst\|4count:inst\|45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { v74_pwm:inst1|q[0] s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 76.75 % ) " "Info: Total cell delay = 0.746 ns ( 76.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.226 ns ( 23.25 % ) " "Info: Total interconnect delay = 0.226 ns ( 23.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { v74_pwm:inst1|q[0] s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.972 ns" { v74_pwm:inst1|q[0] {} s74_pwm:inst|4count:inst|45 {} } { 0.000ns 0.226ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c destination 2.490 ns + Shortest register " "Info: + Shortest clock path from clock \"c\" to destination register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 128 -16 152 144 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 128 -16 152 144 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns s74_pwm:inst\|4count:inst\|45 3 REG LCFF_X9_Y14_N19 6 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y14_N19; Fanout = 6; REG Node = 's74_pwm:inst\|4count:inst\|45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { c~clkctrl s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} s74_pwm:inst|4count:inst|45 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.490 ns - Longest register " "Info: - Longest clock path from clock \"c\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 128 -16 152 144 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 128 -16 152 144 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns v74_pwm:inst1\|q\[0\] 3 REG LCFF_X9_Y14_N23 7 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y14_N23; Fanout = 7; REG Node = 'v74_pwm:inst1\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { c~clkctrl v74_pwm:inst1|q[0] } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl v74_pwm:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} v74_pwm:inst1|q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} s74_pwm:inst|4count:inst|45 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl v74_pwm:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} v74_pwm:inst1|q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.972 ns" { v74_pwm:inst1|q[0] s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "0.972 ns" { v74_pwm:inst1|q[0] {} s74_pwm:inst|4count:inst|45 {} } { 0.000ns 0.226ns } { 0.000ns 0.746ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} s74_pwm:inst|4count:inst|45 {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl v74_pwm:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} v74_pwm:inst1|q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { s74_pwm:inst|4count:inst|45 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { s74_pwm:inst|4count:inst|45 {} } {  } {  } "" } } { "4count.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/4count.bdf" { { 296 1032 1096 376 "45" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "c vpwm v74_pwm:inst1\|q\[0\] 7.170 ns register " "Info: tco from clock \"c\" to destination pin \"vpwm\" through register \"v74_pwm:inst1\|q\[0\]\" is 7.170 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "c source 2.490 ns + Longest register " "Info: + Longest clock path from clock \"c\" to source register is 2.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns c 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'c'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { c } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 128 -16 152 144 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns c~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'c~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { c c~clkctrl } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 128 -16 152 144 "c" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.618 ns) 2.490 ns v74_pwm:inst1\|q\[0\] 3 REG LCFF_X9_Y14_N23 7 " "Info: 3: + IC(0.675 ns) + CELL(0.618 ns) = 2.490 ns; Loc. = LCFF_X9_Y14_N23; Fanout = 7; REG Node = 'v74_pwm:inst1\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { c~clkctrl v74_pwm:inst1|q[0] } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.12 % ) " "Info: Total cell delay = 1.472 ns ( 59.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.018 ns ( 40.88 % ) " "Info: Total interconnect delay = 1.018 ns ( 40.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl v74_pwm:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} v74_pwm:inst1|q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.586 ns + Longest register pin " "Info: + Longest register to pin delay is 4.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns v74_pwm:inst1\|q\[0\] 1 REG LCFF_X9_Y14_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y14_N23; Fanout = 7; REG Node = 'v74_pwm:inst1\|q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { v74_pwm:inst1|q[0] } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.272 ns) 0.636 ns v74_pwm:inst1\|LessThan0~271 2 COMB LCCOMB_X9_Y14_N26 1 " "Info: 2: + IC(0.364 ns) + CELL(0.272 ns) = 0.636 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 1; COMB Node = 'v74_pwm:inst1\|LessThan0~271'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { v74_pwm:inst1|q[0] v74_pwm:inst1|LessThan0~271 } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.272 ns) 1.151 ns v74_pwm:inst1\|LessThan0~272 3 COMB LCCOMB_X9_Y14_N28 2 " "Info: 3: + IC(0.243 ns) + CELL(0.272 ns) = 1.151 ns; Loc. = LCCOMB_X9_Y14_N28; Fanout = 2; COMB Node = 'v74_pwm:inst1\|LessThan0~272'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { v74_pwm:inst1|LessThan0~271 v74_pwm:inst1|LessThan0~272 } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(1.982 ns) 4.586 ns vpwm 4 PIN PIN_Y18 0 " "Info: 4: + IC(1.453 ns) + CELL(1.982 ns) = 4.586 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'vpwm'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { v74_pwm:inst1|LessThan0~272 vpwm } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 248 360 536 264 "vpwm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.526 ns ( 55.08 % ) " "Info: Total cell delay = 2.526 ns ( 55.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.060 ns ( 44.92 % ) " "Info: Total interconnect delay = 2.060 ns ( 44.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { v74_pwm:inst1|q[0] v74_pwm:inst1|LessThan0~271 v74_pwm:inst1|LessThan0~272 vpwm } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.586 ns" { v74_pwm:inst1|q[0] {} v74_pwm:inst1|LessThan0~271 {} v74_pwm:inst1|LessThan0~272 {} vpwm {} } { 0.000ns 0.364ns 0.243ns 1.453ns } { 0.000ns 0.272ns 0.272ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { c c~clkctrl v74_pwm:inst1|q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.490 ns" { c {} c~combout {} c~clkctrl {} v74_pwm:inst1|q[0] {} } { 0.000ns 0.000ns 0.343ns 0.675ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.586 ns" { v74_pwm:inst1|q[0] v74_pwm:inst1|LessThan0~271 v74_pwm:inst1|LessThan0~272 vpwm } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.586 ns" { v74_pwm:inst1|q[0] {} v74_pwm:inst1|LessThan0~271 {} v74_pwm:inst1|LessThan0~272 {} vpwm {} } { 0.000ns 0.364ns 0.243ns 1.453ns } { 0.000ns 0.272ns 0.272ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "n\[1\] vpwm 9.528 ns Longest " "Info: Longest tpd from source pin \"n\[1\]\" to destination pin \"vpwm\" is 9.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns n\[1\] 1 PIN PIN_A19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A19; Fanout = 1; PIN Node = 'n\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[1] } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 248 -16 152 264 "n\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.354 ns) + CELL(0.357 ns) 5.578 ns v74_pwm:inst1\|LessThan0~271 2 COMB LCCOMB_X9_Y14_N26 1 " "Info: 2: + IC(4.354 ns) + CELL(0.357 ns) = 5.578 ns; Loc. = LCCOMB_X9_Y14_N26; Fanout = 1; COMB Node = 'v74_pwm:inst1\|LessThan0~271'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.711 ns" { n[1] v74_pwm:inst1|LessThan0~271 } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.272 ns) 6.093 ns v74_pwm:inst1\|LessThan0~272 3 COMB LCCOMB_X9_Y14_N28 2 " "Info: 3: + IC(0.243 ns) + CELL(0.272 ns) = 6.093 ns; Loc. = LCCOMB_X9_Y14_N28; Fanout = 2; COMB Node = 'v74_pwm:inst1\|LessThan0~272'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { v74_pwm:inst1|LessThan0~271 v74_pwm:inst1|LessThan0~272 } "NODE_NAME" } } { "v74_pwm.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/v74_pwm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(1.982 ns) 9.528 ns vpwm 4 PIN PIN_Y18 0 " "Info: 4: + IC(1.453 ns) + CELL(1.982 ns) = 9.528 ns; Loc. = PIN_Y18; Fanout = 0; PIN Node = 'vpwm'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.435 ns" { v74_pwm:inst1|LessThan0~272 vpwm } "NODE_NAME" } } { "sw_pwm.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab7_working/sw_pwm.bdf" { { 248 360 536 264 "vpwm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.478 ns ( 36.50 % ) " "Info: Total cell delay = 3.478 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.050 ns ( 63.50 % ) " "Info: Total interconnect delay = 6.050 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.528 ns" { n[1] v74_pwm:inst1|LessThan0~271 v74_pwm:inst1|LessThan0~272 vpwm } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.528 ns" { n[1] {} n[1]~combout {} v74_pwm:inst1|LessThan0~271 {} v74_pwm:inst1|LessThan0~272 {} vpwm {} } { 0.000ns 0.000ns 4.354ns 0.243ns 1.453ns } { 0.000ns 0.867ns 0.357ns 0.272ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 13:08:20 2022 " "Info: Processing ended: Thu Dec 08 13:08:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
