<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="38,882.000 ns"></ZoomStartTime>
      <ZoomEndTime time="39,192.001 ns"></ZoomEndTime>
      <Cursor1Time time="38,944.800 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="198"></NameColumnWidth>
      <ValueColumnWidth column_width="128"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="89" />
   <wave_markers>
      <marker label="" time="2580000" />
      <marker label="" time="38940000" />
   </wave_markers>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
      <obj_property name="CustomSignalColor">#FFFF00</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/uart_output/data_in">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">data_in[7:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
      <obj_property name="label">UART data</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_valid">
      <obj_property name="ElementShortName">iBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_cmd_payload_pc">
      <obj_property name="ElementShortName">iBus_cmd_payload_pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_cmd_payload_pc[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/iBus_rsp_payload_inst">
      <obj_property name="ElementShortName">iBus_rsp_payload_inst[31:0]</obj_property>
      <obj_property name="ObjectShortName">iBus_rsp_payload_inst[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_valid">
      <obj_property name="ElementShortName">dBus_cmd_valid</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_ready">
      <obj_property name="ElementShortName">dBus_cmd_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_wr">
      <obj_property name="ElementShortName">dBus_cmd_payload_wr</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_wr</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_address">
      <obj_property name="ElementShortName">dBus_cmd_payload_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_cmd_payload_data">
      <obj_property name="ElementShortName">dBus_cmd_payload_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_cmd_payload_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_ready">
      <obj_property name="ElementShortName">dBus_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/control_cpu/dBus_rsp_data">
      <obj_property name="ElementShortName">dBus_rsp_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">dBus_rsp_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_sram_enable">
      <obj_property name="ElementShortName">passthrough_sram_enable</obj_property>
      <obj_property name="ObjectShortName">passthrough_sram_enable</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/clock">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
      <obj_property name="label">IO clock</obj_property>
      <obj_property name="CustomSignalColor">#800080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/address">
      <obj_property name="ElementShortName">address[31:0]</obj_property>
      <obj_property name="ObjectShortName">address[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/address_valid">
      <obj_property name="ElementShortName">address_valid</obj_property>
      <obj_property name="ObjectShortName">address_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/write">
      <obj_property name="ElementShortName">write</obj_property>
      <obj_property name="ObjectShortName">write</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/data_in">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/data_out">
      <obj_property name="ElementShortName">data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_out[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/req_ack">
      <obj_property name="ElementShortName">req_ack</obj_property>
      <obj_property name="ObjectShortName">req_ack</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/rsp_ready">
      <obj_property name="ElementShortName">rsp_ready</obj_property>
      <obj_property name="ObjectShortName">rsp_ready</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_sram_enable">
      <obj_property name="ElementShortName">passthrough_sram_enable</obj_property>
      <obj_property name="ObjectShortName">passthrough_sram_enable</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_sram_req_ack">
      <obj_property name="ElementShortName">passthrough_sram_req_ack</obj_property>
      <obj_property name="ObjectShortName">passthrough_sram_req_ack</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_sram_rsp_ready">
      <obj_property name="ElementShortName">passthrough_sram_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">passthrough_sram_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/passthrough_sram_data">
      <obj_property name="ElementShortName">passthrough_sram_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">passthrough_sram_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_ddr_enable">
      <obj_property name="ElementShortName">passthrough_ddr_enable</obj_property>
      <obj_property name="ObjectShortName">passthrough_ddr_enable</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_ddr_req_ack">
      <obj_property name="ElementShortName">passthrough_ddr_req_ack</obj_property>
      <obj_property name="ObjectShortName">passthrough_ddr_req_ack</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_ddr_rsp_ready">
      <obj_property name="ElementShortName">passthrough_ddr_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">passthrough_ddr_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/passthrough_ddr_data">
      <obj_property name="ElementShortName">passthrough_ddr_data[63:0]</obj_property>
      <obj_property name="ObjectShortName">passthrough_ddr_data[63:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_irq_enable">
      <obj_property name="ElementShortName">passthrough_irq_enable</obj_property>
      <obj_property name="ObjectShortName">passthrough_irq_enable</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_irq_req_ack">
      <obj_property name="ElementShortName">passthrough_irq_req_ack</obj_property>
      <obj_property name="ObjectShortName">passthrough_irq_req_ack</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_irq_rsp_ready">
      <obj_property name="ElementShortName">passthrough_irq_rsp_ready</obj_property>
      <obj_property name="ObjectShortName">passthrough_irq_rsp_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/passthrough_irq_rsp_data">
      <obj_property name="ElementShortName">passthrough_irq_rsp_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">passthrough_irq_rsp_data[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/uart_tx">
      <obj_property name="ElementShortName">uart_tx</obj_property>
      <obj_property name="ObjectShortName">uart_tx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/uart_rx">
      <obj_property name="ElementShortName">uart_rx</obj_property>
      <obj_property name="ObjectShortName">uart_rx</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/gpio_in">
      <obj_property name="ElementShortName">gpio_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">gpio_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/ddr_ctrl_out">
      <obj_property name="ElementShortName">ddr_ctrl_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_ctrl_out[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/ddr_ctrl_in">
      <obj_property name="ElementShortName">ddr_ctrl_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_ctrl_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/previous_address">
      <obj_property name="ElementShortName">previous_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">previous_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/previous_address_next">
      <obj_property name="ElementShortName">previous_address_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">previous_address_next[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/previous_valid">
      <obj_property name="ElementShortName">previous_valid</obj_property>
      <obj_property name="ObjectShortName">previous_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/previous_valid_next">
      <obj_property name="ElementShortName">previous_valid_next</obj_property>
      <obj_property name="ObjectShortName">previous_valid_next</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/previous_write">
      <obj_property name="ElementShortName">previous_write</obj_property>
      <obj_property name="ObjectShortName">previous_write</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/ddr_ctrl_out_next">
      <obj_property name="ElementShortName">ddr_ctrl_out_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_ctrl_out_next[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/uart_send_data_ready">
      <obj_property name="ElementShortName">uart_send_data_ready</obj_property>
      <obj_property name="ObjectShortName">uart_send_data_ready</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/CLOCK_HZ">
      <obj_property name="ElementShortName">CLOCK_HZ[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLOCK_HZ[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/clock">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">clock</obj_property>
      <obj_property name="ObjectShortName">clock</obj_property>
      <obj_property name="label">TIMER clock</obj_property>
      <obj_property name="CustomSignalColor">#800080</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/req_valid_i">
      <obj_property name="ElementShortName">req_valid_i</obj_property>
      <obj_property name="ObjectShortName">req_valid_i</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/req_addr_i">
      <obj_property name="ElementShortName">req_addr_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">req_addr_i[15:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/req_data_i">
      <obj_property name="ElementShortName">req_data_i[31:0]</obj_property>
      <obj_property name="ObjectShortName">req_data_i[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/req_write_i">
      <obj_property name="ElementShortName">req_write_i</obj_property>
      <obj_property name="ObjectShortName">req_write_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/req_ready_o">
      <obj_property name="ElementShortName">req_ready_o</obj_property>
      <obj_property name="ObjectShortName">req_ready_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/rsp_data_o">
      <obj_property name="ElementShortName">rsp_data_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">rsp_data_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/rsp_valid_o">
      <obj_property name="ElementShortName">rsp_valid_o</obj_property>
      <obj_property name="ObjectShortName">rsp_valid_o</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/cycles_counter">
      <obj_property name="ElementShortName">cycles_counter[63:0]</obj_property>
      <obj_property name="ObjectShortName">cycles_counter[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/cycles_counter_saved">
      <obj_property name="ElementShortName">cycles_counter_saved[31:0]</obj_property>
      <obj_property name="ObjectShortName">cycles_counter_saved[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/cycles_counter_save_flag">
      <obj_property name="ElementShortName">cycles_counter_save_flag</obj_property>
      <obj_property name="ObjectShortName">cycles_counter_save_flag</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/wait_cycle">
      <obj_property name="ElementShortName">wait_cycle[63:0]</obj_property>
      <obj_property name="ObjectShortName">wait_cycle[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/wait_cycle_next">
      <obj_property name="ElementShortName">wait_cycle_next[63:0]</obj_property>
      <obj_property name="ObjectShortName">wait_cycle_next[63:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/pending_address">
      <obj_property name="ElementShortName">pending_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">pending_address[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/pending_address_next">
      <obj_property name="ElementShortName">pending_address_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">pending_address_next[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/prev_valid">
      <obj_property name="ElementShortName">prev_valid</obj_property>
      <obj_property name="ObjectShortName">prev_valid</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/timer_interrupt/prev_valid_next">
      <obj_property name="ElementShortName">prev_valid_next</obj_property>
      <obj_property name="ObjectShortName">prev_valid_next</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/timer_interrupt/CLOCK_HZ">
      <obj_property name="ElementShortName">CLOCK_HZ[31:0]</obj_property>
      <obj_property name="ObjectShortName">CLOCK_HZ[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/iob/passthrough_ddr_enable">
      <obj_property name="ElementShortName">passthrough_ddr_enable</obj_property>
      <obj_property name="ObjectShortName">passthrough_ddr_enable</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/control_cpu/reset">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/ddr_ctrl_out">
      <obj_property name="ElementShortName">ddr_ctrl_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_ctrl_out[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/iob/ddr_ctrl_in">
      <obj_property name="ElementShortName">ddr_ctrl_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_ctrl_in[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/ddr_cmd">
      <obj_property name="ElementShortName">ddr_cmd[3:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_cmd[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/ddr/cs_n">
      <obj_property name="ElementShortName">cs_n</obj_property>
      <obj_property name="ObjectShortName">cs_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/ddr/ras_n">
      <obj_property name="ElementShortName">ras_n</obj_property>
      <obj_property name="ObjectShortName">ras_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/ddr/cas_n">
      <obj_property name="ElementShortName">cas_n</obj_property>
      <obj_property name="ObjectShortName">cas_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/ddr/we_n">
      <obj_property name="ElementShortName">we_n</obj_property>
      <obj_property name="ObjectShortName">we_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_phy/in_ddr_clock_i">
      <obj_property name="ElementShortName">in_ddr_clock_i</obj_property>
      <obj_property name="ObjectShortName">in_ddr_clock_i</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_reset_n">
      <obj_property name="ElementShortName">ddr3_reset_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_reset_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr_phy/naked_clock_signal">
      <obj_property name="ElementShortName">naked_clock_signal</obj_property>
      <obj_property name="ObjectShortName">naked_clock_signal</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_cke">
      <obj_property name="ElementShortName">ddr3_cke[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_cke[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_ck_p">
      <obj_property name="ElementShortName">ddr3_ck_p[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_p[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_ck_n">
      <obj_property name="ElementShortName">ddr3_ck_n[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ck_n[0:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_ras_n">
      <obj_property name="ElementShortName">ddr3_ras_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_ras_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_cas_n">
      <obj_property name="ElementShortName">ddr3_cas_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_cas_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_top/top_module/ddr3_we_n">
      <obj_property name="ElementShortName">ddr3_we_n</obj_property>
      <obj_property name="ObjectShortName">ddr3_we_n</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_ba">
      <obj_property name="ElementShortName">ddr3_ba[2:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_ba[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_addr">
      <obj_property name="ElementShortName">ddr3_addr[13:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_addr[13:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_odt">
      <obj_property name="ElementShortName">ddr3_odt[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_odt[0:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dm">
      <obj_property name="ElementShortName">ddr3_dm[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dm[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dqs_p">
      <obj_property name="ElementShortName">ddr3_dqs_p[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_p[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dqs_n">
      <obj_property name="ElementShortName">ddr3_dqs_n[1:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dqs_n[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_top/top_module/ddr3_dq">
      <obj_property name="ElementShortName">ddr3_dq[15:0]</obj_property>
      <obj_property name="ObjectShortName">ddr3_dq[15:0]</obj_property>
   </wvobject>
</wave_config>
