
Example009.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000054d8  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000854d8  000854d8  000154d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ac  20070000  000854e0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000a228  200709b0  00085e90  000209ac  2**3
                  ALLOC
  4 .stack        00002000  2007abd8  000900b8  000209ac  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209ac  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000d513  00000000  00000000  00020a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002aa5  00000000  00000000  0002df41  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000074e3  00000000  00000000  000309e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cb0  00000000  00000000  00037ec9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000bf0  00000000  00000000  00038b79  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00018f2c  00000000  00000000  00039769  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f5a1  00000000  00000000  00052695  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006903d  00000000  00000000  00061c36  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002960  00000000  00000000  000cac74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007cbd8 	.word	0x2007cbd8
   80004:	00081fb5 	.word	0x00081fb5
   80008:	00081fb1 	.word	0x00081fb1
   8000c:	00081fb1 	.word	0x00081fb1
   80010:	00081fb1 	.word	0x00081fb1
   80014:	00081fb1 	.word	0x00081fb1
   80018:	00081fb1 	.word	0x00081fb1
	...
   8002c:	00080289 	.word	0x00080289
   80030:	00081fb1 	.word	0x00081fb1
   80034:	00000000 	.word	0x00000000
   80038:	00080305 	.word	0x00080305
   8003c:	00080341 	.word	0x00080341
   80040:	00081fb1 	.word	0x00081fb1
   80044:	00081fb1 	.word	0x00081fb1
   80048:	00081fb1 	.word	0x00081fb1
   8004c:	00081fb1 	.word	0x00081fb1
   80050:	00081fb1 	.word	0x00081fb1
   80054:	00081fb1 	.word	0x00081fb1
   80058:	00081fb1 	.word	0x00081fb1
   8005c:	00081fb1 	.word	0x00081fb1
   80060:	00081fb1 	.word	0x00081fb1
   80064:	00081fb1 	.word	0x00081fb1
   80068:	00000000 	.word	0x00000000
   8006c:	00081b35 	.word	0x00081b35
   80070:	00081b49 	.word	0x00081b49
   80074:	00081b5d 	.word	0x00081b5d
   80078:	00081b71 	.word	0x00081b71
	...
   80084:	00081fb1 	.word	0x00081fb1
   80088:	00081fb1 	.word	0x00081fb1
   8008c:	00081fb1 	.word	0x00081fb1
   80090:	00081fb1 	.word	0x00081fb1
   80094:	00081fb1 	.word	0x00081fb1
   80098:	00081fb1 	.word	0x00081fb1
   8009c:	00081fb1 	.word	0x00081fb1
   800a0:	00081fb1 	.word	0x00081fb1
   800a4:	00000000 	.word	0x00000000
   800a8:	00081fb1 	.word	0x00081fb1
   800ac:	00081fb1 	.word	0x00081fb1
   800b0:	00081fb1 	.word	0x00081fb1
   800b4:	00081fb1 	.word	0x00081fb1
   800b8:	00081fb1 	.word	0x00081fb1
   800bc:	00081fb1 	.word	0x00081fb1
   800c0:	00081fb1 	.word	0x00081fb1
   800c4:	00081fb1 	.word	0x00081fb1
   800c8:	00081fb1 	.word	0x00081fb1
   800cc:	00081fb1 	.word	0x00081fb1
   800d0:	00081fb1 	.word	0x00081fb1
   800d4:	00081fb1 	.word	0x00081fb1
   800d8:	00081fb1 	.word	0x00081fb1
   800dc:	00081fb1 	.word	0x00081fb1
   800e0:	00081fb1 	.word	0x00081fb1
   800e4:	00081fb1 	.word	0x00081fb1
   800e8:	00081fb1 	.word	0x00081fb1
   800ec:	00081fb1 	.word	0x00081fb1
   800f0:	00081fb1 	.word	0x00081fb1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709b0 	.word	0x200709b0
   80110:	00000000 	.word	0x00000000
   80114:	000854e0 	.word	0x000854e0

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	200709b4 	.word	0x200709b4
   80144:	000854e0 	.word	0x000854e0
   80148:	000854e0 	.word	0x000854e0
   8014c:	00000000 	.word	0x00000000

00080150 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   80150:	b990      	cbnz	r0, 80178 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80156:	460c      	mov	r4, r1
   80158:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8015a:	2a00      	cmp	r2, #0
   8015c:	dd0f      	ble.n	8017e <_read+0x2e>
   8015e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80160:	4e08      	ldr	r6, [pc, #32]	; (80184 <_read+0x34>)
   80162:	4d09      	ldr	r5, [pc, #36]	; (80188 <_read+0x38>)
   80164:	6830      	ldr	r0, [r6, #0]
   80166:	4621      	mov	r1, r4
   80168:	682b      	ldr	r3, [r5, #0]
   8016a:	4798      	blx	r3
		ptr++;
   8016c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8016e:	42a7      	cmp	r7, r4
   80170:	d1f8      	bne.n	80164 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80172:	4640      	mov	r0, r8
   80174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80178:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   8017c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8017e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   80180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80184:	2007abd0 	.word	0x2007abd0
   80188:	2007abc8 	.word	0x2007abc8

0008018c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8018c:	6943      	ldr	r3, [r0, #20]
   8018e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80192:	bf1d      	ittte	ne
   80194:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80198:	61c1      	strne	r1, [r0, #28]
	return 0;
   8019a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   8019c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8019e:	4770      	bx	lr

000801a0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   801a0:	6943      	ldr	r3, [r0, #20]
   801a2:	f013 0f01 	tst.w	r3, #1
   801a6:	d005      	beq.n	801b4 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   801a8:	6983      	ldr	r3, [r0, #24]
   801aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
   801ae:	600b      	str	r3, [r1, #0]

	return 0;
   801b0:	2000      	movs	r0, #0
   801b2:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   801b4:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   801b6:	4770      	bx	lr

000801b8 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   801b8:	f100 0308 	add.w	r3, r0, #8
   801bc:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   801be:	f04f 32ff 	mov.w	r2, #4294967295
   801c2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   801c4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   801c6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   801c8:	2300      	movs	r3, #0
   801ca:	6003      	str	r3, [r0, #0]
   801cc:	4770      	bx	lr
   801ce:	bf00      	nop

000801d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   801d0:	2300      	movs	r3, #0
   801d2:	6103      	str	r3, [r0, #16]
   801d4:	4770      	bx	lr
   801d6:	bf00      	nop

000801d8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   801d8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   801da:	685a      	ldr	r2, [r3, #4]
   801dc:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   801de:	6842      	ldr	r2, [r0, #4]
   801e0:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   801e2:	685a      	ldr	r2, [r3, #4]
   801e4:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   801e6:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   801e8:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   801ea:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   801ec:	6803      	ldr	r3, [r0, #0]
   801ee:	3301      	adds	r3, #1
   801f0:	6003      	str	r3, [r0, #0]
   801f2:	4770      	bx	lr

000801f4 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   801f4:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   801f6:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   801f8:	f1b4 3fff 	cmp.w	r4, #4294967295
   801fc:	d101      	bne.n	80202 <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   801fe:	6903      	ldr	r3, [r0, #16]
   80200:	e00a      	b.n	80218 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80202:	f100 0308 	add.w	r3, r0, #8
   80206:	68c2      	ldr	r2, [r0, #12]
   80208:	6812      	ldr	r2, [r2, #0]
   8020a:	4294      	cmp	r4, r2
   8020c:	d304      	bcc.n	80218 <vListInsert+0x24>
   8020e:	685b      	ldr	r3, [r3, #4]
   80210:	685a      	ldr	r2, [r3, #4]
   80212:	6812      	ldr	r2, [r2, #0]
   80214:	4294      	cmp	r4, r2
   80216:	d2fa      	bcs.n	8020e <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80218:	685a      	ldr	r2, [r3, #4]
   8021a:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8021c:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   8021e:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80220:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80222:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80224:	6803      	ldr	r3, [r0, #0]
   80226:	3301      	adds	r3, #1
   80228:	6003      	str	r3, [r0, #0]
}
   8022a:	bc10      	pop	{r4}
   8022c:	4770      	bx	lr
   8022e:	bf00      	nop

00080230 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80230:	6843      	ldr	r3, [r0, #4]
   80232:	6882      	ldr	r2, [r0, #8]
   80234:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80236:	6883      	ldr	r3, [r0, #8]
   80238:	6842      	ldr	r2, [r0, #4]
   8023a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   8023c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   8023e:	685a      	ldr	r2, [r3, #4]
   80240:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80242:	bf04      	itt	eq
   80244:	6882      	ldreq	r2, [r0, #8]
   80246:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80248:	2200      	movs	r2, #0
   8024a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   8024c:	681a      	ldr	r2, [r3, #0]
   8024e:	3a01      	subs	r2, #1
   80250:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80252:	6818      	ldr	r0, [r3, #0]
}
   80254:	4770      	bx	lr
   80256:	bf00      	nop

00080258 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80258:	4803      	ldr	r0, [pc, #12]	; (80268 <prvPortStartFirstTask+0x10>)
   8025a:	6800      	ldr	r0, [r0, #0]
   8025c:	6800      	ldr	r0, [r0, #0]
   8025e:	f380 8808 	msr	MSP, r0
   80262:	b662      	cpsie	i
   80264:	df00      	svc	0
   80266:	bf00      	nop
   80268:	e000ed08 	.word	0xe000ed08

0008026c <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   8026c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80270:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80274:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80278:	2300      	movs	r3, #0
   8027a:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   8027e:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   80282:	3840      	subs	r0, #64	; 0x40
   80284:	4770      	bx	lr
   80286:	bf00      	nop

00080288 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80288:	4b06      	ldr	r3, [pc, #24]	; (802a4 <pxCurrentTCBConst2>)
   8028a:	6819      	ldr	r1, [r3, #0]
   8028c:	6808      	ldr	r0, [r1, #0]
   8028e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80292:	f380 8809 	msr	PSP, r0
   80296:	f04f 0000 	mov.w	r0, #0
   8029a:	f380 8811 	msr	BASEPRI, r0
   8029e:	f04e 0e0d 	orr.w	lr, lr, #13
   802a2:	4770      	bx	lr

000802a4 <pxCurrentTCBConst2>:
   802a4:	2007aaa8 	.word	0x2007aaa8

000802a8 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   802a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   802ac:	4b01      	ldr	r3, [pc, #4]	; (802b4 <vPortYieldFromISR+0xc>)
   802ae:	601a      	str	r2, [r3, #0]
   802b0:	4770      	bx	lr
   802b2:	bf00      	nop
   802b4:	e000ed04 	.word	0xe000ed04

000802b8 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   802b8:	f3ef 8011 	mrs	r0, BASEPRI
   802bc:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   802c0:	f381 8811 	msr	BASEPRI, r1
   802c4:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   802c6:	2000      	movs	r0, #0

000802c8 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   802c8:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   802ca:	4b03      	ldr	r3, [pc, #12]	; (802d8 <vPortEnterCritical+0x10>)
   802cc:	4798      	blx	r3
	uxCriticalNesting++;
   802ce:	4a03      	ldr	r2, [pc, #12]	; (802dc <vPortEnterCritical+0x14>)
   802d0:	6813      	ldr	r3, [r2, #0]
   802d2:	3301      	adds	r3, #1
   802d4:	6013      	str	r3, [r2, #0]
   802d6:	bd08      	pop	{r3, pc}
   802d8:	000802b9 	.word	0x000802b9
   802dc:	2007012c 	.word	0x2007012c

000802e0 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   802e0:	f380 8811 	msr	BASEPRI, r0
   802e4:	4770      	bx	lr
   802e6:	bf00      	nop

000802e8 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   802e8:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   802ea:	4a04      	ldr	r2, [pc, #16]	; (802fc <vPortExitCritical+0x14>)
   802ec:	6813      	ldr	r3, [r2, #0]
   802ee:	3b01      	subs	r3, #1
   802f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   802f2:	b913      	cbnz	r3, 802fa <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   802f4:	2000      	movs	r0, #0
   802f6:	4b02      	ldr	r3, [pc, #8]	; (80300 <vPortExitCritical+0x18>)
   802f8:	4798      	blx	r3
   802fa:	bd08      	pop	{r3, pc}
   802fc:	2007012c 	.word	0x2007012c
   80300:	000802e1 	.word	0x000802e1

00080304 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80304:	f3ef 8009 	mrs	r0, PSP
   80308:	4b0c      	ldr	r3, [pc, #48]	; (8033c <pxCurrentTCBConst>)
   8030a:	681a      	ldr	r2, [r3, #0]
   8030c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80310:	6010      	str	r0, [r2, #0]
   80312:	e92d 4008 	stmdb	sp!, {r3, lr}
   80316:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8031a:	f380 8811 	msr	BASEPRI, r0
   8031e:	f000 fe97 	bl	81050 <vTaskSwitchContext>
   80322:	f04f 0000 	mov.w	r0, #0
   80326:	f380 8811 	msr	BASEPRI, r0
   8032a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8032e:	6819      	ldr	r1, [r3, #0]
   80330:	6808      	ldr	r0, [r1, #0]
   80332:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80336:	f380 8809 	msr	PSP, r0
   8033a:	4770      	bx	lr

0008033c <pxCurrentTCBConst>:
   8033c:	2007aaa8 	.word	0x2007aaa8

00080340 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80340:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80346:	4b05      	ldr	r3, [pc, #20]	; (8035c <SysTick_Handler+0x1c>)
   80348:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   8034a:	4b05      	ldr	r3, [pc, #20]	; (80360 <SysTick_Handler+0x20>)
   8034c:	4798      	blx	r3
	{
		vTaskIncrementTick();
   8034e:	4b05      	ldr	r3, [pc, #20]	; (80364 <SysTick_Handler+0x24>)
   80350:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80352:	2000      	movs	r0, #0
   80354:	4b04      	ldr	r3, [pc, #16]	; (80368 <SysTick_Handler+0x28>)
   80356:	4798      	blx	r3
   80358:	bd08      	pop	{r3, pc}
   8035a:	bf00      	nop
   8035c:	e000ed04 	.word	0xe000ed04
   80360:	000802b9 	.word	0x000802b9
   80364:	00080d59 	.word	0x00080d59
   80368:	000802e1 	.word	0x000802e1

0008036c <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   8036c:	4a03      	ldr	r2, [pc, #12]	; (8037c <vPortSetupTimerInterrupt+0x10>)
   8036e:	4b04      	ldr	r3, [pc, #16]	; (80380 <vPortSetupTimerInterrupt+0x14>)
   80370:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80372:	2207      	movs	r2, #7
   80374:	3b04      	subs	r3, #4
   80376:	601a      	str	r2, [r3, #0]
   80378:	4770      	bx	lr
   8037a:	bf00      	nop
   8037c:	0001481f 	.word	0x0001481f
   80380:	e000e014 	.word	0xe000e014

00080384 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80384:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80386:	4b09      	ldr	r3, [pc, #36]	; (803ac <xPortStartScheduler+0x28>)
   80388:	681a      	ldr	r2, [r3, #0]
   8038a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   8038e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80390:	681a      	ldr	r2, [r3, #0]
   80392:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80396:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80398:	4b05      	ldr	r3, [pc, #20]	; (803b0 <xPortStartScheduler+0x2c>)
   8039a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   8039c:	2400      	movs	r4, #0
   8039e:	4b05      	ldr	r3, [pc, #20]	; (803b4 <xPortStartScheduler+0x30>)
   803a0:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   803a2:	4b05      	ldr	r3, [pc, #20]	; (803b8 <xPortStartScheduler+0x34>)
   803a4:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   803a6:	4620      	mov	r0, r4
   803a8:	bd10      	pop	{r4, pc}
   803aa:	bf00      	nop
   803ac:	e000ed20 	.word	0xe000ed20
   803b0:	0008036d 	.word	0x0008036d
   803b4:	2007012c 	.word	0x2007012c
   803b8:	00080259 	.word	0x00080259

000803bc <prvInsertBlockIntoFreeList>:
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   803bc:	4a12      	ldr	r2, [pc, #72]	; (80408 <prvInsertBlockIntoFreeList+0x4c>)
   803be:	e000      	b.n	803c2 <prvInsertBlockIntoFreeList+0x6>
   803c0:	461a      	mov	r2, r3
   803c2:	6813      	ldr	r3, [r2, #0]
   803c4:	4283      	cmp	r3, r0
   803c6:	d3fb      	bcc.n	803c0 <prvInsertBlockIntoFreeList+0x4>
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   803c8:	b410      	push	{r4}
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   803ca:	6851      	ldr	r1, [r2, #4]
   803cc:	1854      	adds	r4, r2, r1
   803ce:	42a0      	cmp	r0, r4
   803d0:	d103      	bne.n	803da <prvInsertBlockIntoFreeList+0x1e>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   803d2:	6840      	ldr	r0, [r0, #4]
   803d4:	4401      	add	r1, r0
   803d6:	6051      	str	r1, [r2, #4]
   803d8:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   803da:	6841      	ldr	r1, [r0, #4]
   803dc:	1844      	adds	r4, r0, r1
   803de:	42a3      	cmp	r3, r4
   803e0:	d10c      	bne.n	803fc <prvInsertBlockIntoFreeList+0x40>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   803e2:	4b0a      	ldr	r3, [pc, #40]	; (8040c <prvInsertBlockIntoFreeList+0x50>)
   803e4:	681b      	ldr	r3, [r3, #0]
   803e6:	429c      	cmp	r4, r3
   803e8:	d006      	beq.n	803f8 <prvInsertBlockIntoFreeList+0x3c>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   803ea:	6863      	ldr	r3, [r4, #4]
   803ec:	4419      	add	r1, r3
   803ee:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   803f0:	6813      	ldr	r3, [r2, #0]
   803f2:	681b      	ldr	r3, [r3, #0]
   803f4:	6003      	str	r3, [r0, #0]
   803f6:	e002      	b.n	803fe <prvInsertBlockIntoFreeList+0x42>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   803f8:	6004      	str	r4, [r0, #0]
   803fa:	e000      	b.n	803fe <prvInsertBlockIntoFreeList+0x42>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   803fc:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   803fe:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80400:	bf18      	it	ne
   80402:	6010      	strne	r0, [r2, #0]
	}
}
   80404:	bc10      	pop	{r4}
   80406:	4770      	bx	lr
   80408:	2007a9d4 	.word	0x2007a9d4
   8040c:	2007a9d0 	.word	0x2007a9d0

00080410 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
   80410:	b538      	push	{r3, r4, r5, lr}
   80412:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80414:	4b2b      	ldr	r3, [pc, #172]	; (804c4 <pvPortMalloc+0xb4>)
   80416:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80418:	4b2b      	ldr	r3, [pc, #172]	; (804c8 <pvPortMalloc+0xb8>)
   8041a:	681b      	ldr	r3, [r3, #0]
   8041c:	b99b      	cbnz	r3, 80446 <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   8041e:	4a2b      	ldr	r2, [pc, #172]	; (804cc <pvPortMalloc+0xbc>)
   80420:	4b2b      	ldr	r3, [pc, #172]	; (804d0 <pvPortMalloc+0xc0>)
   80422:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80424:	2100      	movs	r1, #0
   80426:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80428:	f649 72f0 	movw	r2, #40944	; 0x9ff0
   8042c:	1898      	adds	r0, r3, r2
   8042e:	4d26      	ldr	r5, [pc, #152]	; (804c8 <pvPortMalloc+0xb8>)
   80430:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80432:	f649 75f4 	movw	r5, #40948	; 0x9ff4
   80436:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80438:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   8043a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   8043c:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8043e:	4a25      	ldr	r2, [pc, #148]	; (804d4 <pvPortMalloc+0xc4>)
   80440:	6813      	ldr	r3, [r2, #0]
   80442:	3b10      	subs	r3, #16
   80444:	6013      	str	r3, [r2, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80446:	2c00      	cmp	r4, #0
   80448:	d037      	beq.n	804ba <pvPortMalloc+0xaa>
		{
			xWantedSize += heapSTRUCT_SIZE;
   8044a:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   8044e:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80452:	bf1c      	itt	ne
   80454:	f022 0207 	bicne.w	r2, r2, #7
   80458:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   8045a:	1e51      	subs	r1, r2, #1
   8045c:	f649 73fe 	movw	r3, #40958	; 0x9ffe
   80460:	4299      	cmp	r1, r3
   80462:	d827      	bhi.n	804b4 <pvPortMalloc+0xa4>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80464:	4919      	ldr	r1, [pc, #100]	; (804cc <pvPortMalloc+0xbc>)
   80466:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80468:	e001      	b.n	8046e <pvPortMalloc+0x5e>
   8046a:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   8046c:	461c      	mov	r4, r3
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   8046e:	6863      	ldr	r3, [r4, #4]
   80470:	429a      	cmp	r2, r3
   80472:	d902      	bls.n	8047a <pvPortMalloc+0x6a>
   80474:	6823      	ldr	r3, [r4, #0]
   80476:	2b00      	cmp	r3, #0
   80478:	d1f7      	bne.n	8046a <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   8047a:	4b13      	ldr	r3, [pc, #76]	; (804c8 <pvPortMalloc+0xb8>)
   8047c:	681b      	ldr	r3, [r3, #0]
   8047e:	429c      	cmp	r4, r3
   80480:	d018      	beq.n	804b4 <pvPortMalloc+0xa4>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80482:	680d      	ldr	r5, [r1, #0]
   80484:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80486:	6823      	ldr	r3, [r4, #0]
   80488:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   8048a:	6863      	ldr	r3, [r4, #4]
   8048c:	1a9b      	subs	r3, r3, r2
   8048e:	2b20      	cmp	r3, #32
   80490:	d904      	bls.n	8049c <pvPortMalloc+0x8c>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80492:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80494:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80496:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80498:	4b0f      	ldr	r3, [pc, #60]	; (804d8 <pvPortMalloc+0xc8>)
   8049a:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   8049c:	4a0d      	ldr	r2, [pc, #52]	; (804d4 <pvPortMalloc+0xc4>)
   8049e:	6813      	ldr	r3, [r2, #0]
   804a0:	6861      	ldr	r1, [r4, #4]
   804a2:	1a5b      	subs	r3, r3, r1
   804a4:	6013      	str	r3, [r2, #0]
			}
		}
	}
	xTaskResumeAll();
   804a6:	4b0d      	ldr	r3, [pc, #52]	; (804dc <pvPortMalloc+0xcc>)
   804a8:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   804aa:	b94d      	cbnz	r5, 804c0 <pvPortMalloc+0xb0>
		{
			vApplicationMallocFailedHook();
   804ac:	4b0c      	ldr	r3, [pc, #48]	; (804e0 <pvPortMalloc+0xd0>)
   804ae:	4798      	blx	r3
   804b0:	2500      	movs	r5, #0
		}
	}
	#endif

	return pvReturn;
   804b2:	e005      	b.n	804c0 <pvPortMalloc+0xb0>

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   804b4:	4b09      	ldr	r3, [pc, #36]	; (804dc <pvPortMalloc+0xcc>)
   804b6:	4798      	blx	r3
   804b8:	e7f8      	b.n	804ac <pvPortMalloc+0x9c>
   804ba:	4b08      	ldr	r3, [pc, #32]	; (804dc <pvPortMalloc+0xcc>)
   804bc:	4798      	blx	r3
   804be:	e7f5      	b.n	804ac <pvPortMalloc+0x9c>
		}
	}
	#endif

	return pvReturn;
}
   804c0:	4628      	mov	r0, r5
   804c2:	bd38      	pop	{r3, r4, r5, pc}
   804c4:	00080d29 	.word	0x00080d29
   804c8:	2007a9d0 	.word	0x2007a9d0
   804cc:	2007a9d4 	.word	0x2007a9d4
   804d0:	200709d0 	.word	0x200709d0
   804d4:	20070130 	.word	0x20070130
   804d8:	000803bd 	.word	0x000803bd
   804dc:	00080e79 	.word	0x00080e79
   804e0:	00082435 	.word	0x00082435

000804e4 <vPortFree>:
void vPortFree( void *pv )
{
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   804e4:	b180      	cbz	r0, 80508 <vPortFree+0x24>
	return pvReturn;
}
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   804e6:	b510      	push	{r4, lr}
   804e8:	4604      	mov	r4, r0
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   804ea:	4b08      	ldr	r3, [pc, #32]	; (8050c <vPortFree+0x28>)
   804ec:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   804ee:	4a08      	ldr	r2, [pc, #32]	; (80510 <vPortFree+0x2c>)
   804f0:	f854 1c0c 	ldr.w	r1, [r4, #-12]
   804f4:	6813      	ldr	r3, [r2, #0]
   804f6:	440b      	add	r3, r1
   804f8:	6013      	str	r3, [r2, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   804fa:	f1a4 0010 	sub.w	r0, r4, #16
   804fe:	4b05      	ldr	r3, [pc, #20]	; (80514 <vPortFree+0x30>)
   80500:	4798      	blx	r3
		}
		xTaskResumeAll();
   80502:	4b05      	ldr	r3, [pc, #20]	; (80518 <vPortFree+0x34>)
   80504:	4798      	blx	r3
   80506:	bd10      	pop	{r4, pc}
   80508:	4770      	bx	lr
   8050a:	bf00      	nop
   8050c:	00080d29 	.word	0x00080d29
   80510:	20070130 	.word	0x20070130
   80514:	000803bd 	.word	0x000803bd
   80518:	00080e79 	.word	0x00080e79

0008051c <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   8051c:	b510      	push	{r4, lr}
   8051e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80520:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80522:	b93b      	cbnz	r3, 80534 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80524:	6803      	ldr	r3, [r0, #0]
   80526:	bb1b      	cbnz	r3, 80570 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80528:	6840      	ldr	r0, [r0, #4]
   8052a:	4b13      	ldr	r3, [pc, #76]	; (80578 <prvCopyDataToQueue+0x5c>)
   8052c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   8052e:	2300      	movs	r3, #0
   80530:	6063      	str	r3, [r4, #4]
   80532:	e01d      	b.n	80570 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80534:	b96a      	cbnz	r2, 80552 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80536:	461a      	mov	r2, r3
   80538:	6880      	ldr	r0, [r0, #8]
   8053a:	4b10      	ldr	r3, [pc, #64]	; (8057c <prvCopyDataToQueue+0x60>)
   8053c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   8053e:	68a2      	ldr	r2, [r4, #8]
   80540:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80542:	4413      	add	r3, r2
   80544:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80546:	6862      	ldr	r2, [r4, #4]
   80548:	4293      	cmp	r3, r2
   8054a:	d311      	bcc.n	80570 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   8054c:	6823      	ldr	r3, [r4, #0]
   8054e:	60a3      	str	r3, [r4, #8]
   80550:	e00e      	b.n	80570 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80552:	461a      	mov	r2, r3
   80554:	68c0      	ldr	r0, [r0, #12]
   80556:	4b09      	ldr	r3, [pc, #36]	; (8057c <prvCopyDataToQueue+0x60>)
   80558:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   8055a:	6c23      	ldr	r3, [r4, #64]	; 0x40
   8055c:	425b      	negs	r3, r3
   8055e:	68e2      	ldr	r2, [r4, #12]
   80560:	441a      	add	r2, r3
   80562:	60e2      	str	r2, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80564:	6821      	ldr	r1, [r4, #0]
   80566:	428a      	cmp	r2, r1
   80568:	d202      	bcs.n	80570 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   8056a:	6862      	ldr	r2, [r4, #4]
   8056c:	4413      	add	r3, r2
   8056e:	60e3      	str	r3, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80570:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80572:	3301      	adds	r3, #1
   80574:	63a3      	str	r3, [r4, #56]	; 0x38
   80576:	bd10      	pop	{r4, pc}
   80578:	00081381 	.word	0x00081381
   8057c:	000824b1 	.word	0x000824b1

00080580 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80580:	b538      	push	{r3, r4, r5, lr}
   80582:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80584:	6800      	ldr	r0, [r0, #0]
   80586:	b158      	cbz	r0, 805a0 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80588:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   8058a:	68dc      	ldr	r4, [r3, #12]
   8058c:	4414      	add	r4, r2
   8058e:	60dc      	str	r4, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80590:	685d      	ldr	r5, [r3, #4]
   80592:	42ac      	cmp	r4, r5
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80594:	bf28      	it	cs
   80596:	60d8      	strcs	r0, [r3, #12]
   80598:	4608      	mov	r0, r1
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   8059a:	68d9      	ldr	r1, [r3, #12]
   8059c:	4b01      	ldr	r3, [pc, #4]	; (805a4 <prvCopyDataFromQueue+0x24>)
   8059e:	4798      	blx	r3
   805a0:	bd38      	pop	{r3, r4, r5, pc}
   805a2:	bf00      	nop
   805a4:	000824b1 	.word	0x000824b1

000805a8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   805a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   805aa:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   805ac:	4b1e      	ldr	r3, [pc, #120]	; (80628 <prvUnlockQueue+0x80>)
   805ae:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   805b0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   805b2:	2b00      	cmp	r3, #0
   805b4:	dd13      	ble.n	805de <prvUnlockQueue+0x36>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   805b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   805b8:	b91b      	cbnz	r3, 805c2 <prvUnlockQueue+0x1a>
   805ba:	e010      	b.n	805de <prvUnlockQueue+0x36>
   805bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   805be:	b923      	cbnz	r3, 805ca <prvUnlockQueue+0x22>
   805c0:	e00d      	b.n	805de <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   805c2:	f104 0624 	add.w	r6, r4, #36	; 0x24
   805c6:	4d19      	ldr	r5, [pc, #100]	; (8062c <prvUnlockQueue+0x84>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   805c8:	4f19      	ldr	r7, [pc, #100]	; (80630 <prvUnlockQueue+0x88>)
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   805ca:	4630      	mov	r0, r6
   805cc:	47a8      	blx	r5
   805ce:	b100      	cbz	r0, 805d2 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   805d0:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   805d2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   805d4:	3b01      	subs	r3, #1
   805d6:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   805d8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   805da:	2b00      	cmp	r3, #0
   805dc:	dcee      	bgt.n	805bc <prvUnlockQueue+0x14>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   805de:	f04f 33ff 	mov.w	r3, #4294967295
   805e2:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   805e4:	4b13      	ldr	r3, [pc, #76]	; (80634 <prvUnlockQueue+0x8c>)
   805e6:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   805e8:	4b0f      	ldr	r3, [pc, #60]	; (80628 <prvUnlockQueue+0x80>)
   805ea:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   805ec:	6c63      	ldr	r3, [r4, #68]	; 0x44
   805ee:	2b00      	cmp	r3, #0
   805f0:	dd13      	ble.n	8061a <prvUnlockQueue+0x72>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   805f2:	6923      	ldr	r3, [r4, #16]
   805f4:	b91b      	cbnz	r3, 805fe <prvUnlockQueue+0x56>
   805f6:	e010      	b.n	8061a <prvUnlockQueue+0x72>
   805f8:	6923      	ldr	r3, [r4, #16]
   805fa:	b923      	cbnz	r3, 80606 <prvUnlockQueue+0x5e>
   805fc:	e00d      	b.n	8061a <prvUnlockQueue+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   805fe:	f104 0610 	add.w	r6, r4, #16
   80602:	4d0a      	ldr	r5, [pc, #40]	; (8062c <prvUnlockQueue+0x84>)
				{
					vTaskMissedYield();
   80604:	4f0a      	ldr	r7, [pc, #40]	; (80630 <prvUnlockQueue+0x88>)
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80606:	4630      	mov	r0, r6
   80608:	47a8      	blx	r5
   8060a:	b100      	cbz	r0, 8060e <prvUnlockQueue+0x66>
				{
					vTaskMissedYield();
   8060c:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   8060e:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80610:	3b01      	subs	r3, #1
   80612:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80614:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80616:	2b00      	cmp	r3, #0
   80618:	dcee      	bgt.n	805f8 <prvUnlockQueue+0x50>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   8061a:	f04f 33ff 	mov.w	r3, #4294967295
   8061e:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80620:	4b04      	ldr	r3, [pc, #16]	; (80634 <prvUnlockQueue+0x8c>)
   80622:	4798      	blx	r3
   80624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80626:	bf00      	nop
   80628:	000802c9 	.word	0x000802c9
   8062c:	00081199 	.word	0x00081199
   80630:	000812c9 	.word	0x000812c9
   80634:	000802e9 	.word	0x000802e9

00080638 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80638:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
   8063a:	b918      	cbnz	r0, 80644 <xQueueGenericReset+0xc>
   8063c:	4b17      	ldr	r3, [pc, #92]	; (8069c <xQueueGenericReset+0x64>)
   8063e:	4798      	blx	r3
   80640:	bf00      	nop
   80642:	e7fd      	b.n	80640 <xQueueGenericReset+0x8>
   80644:	460d      	mov	r5, r1
   80646:	4604      	mov	r4, r0

	taskENTER_CRITICAL();
   80648:	4b15      	ldr	r3, [pc, #84]	; (806a0 <xQueueGenericReset+0x68>)
   8064a:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   8064c:	6822      	ldr	r2, [r4, #0]
   8064e:	6c21      	ldr	r1, [r4, #64]	; 0x40
   80650:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80652:	fb03 f301 	mul.w	r3, r3, r1
   80656:	18d0      	adds	r0, r2, r3
   80658:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   8065a:	2000      	movs	r0, #0
   8065c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   8065e:	60a2      	str	r2, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80660:	1a5b      	subs	r3, r3, r1
   80662:	4413      	add	r3, r2
   80664:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80666:	f04f 33ff 	mov.w	r3, #4294967295
   8066a:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   8066c:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   8066e:	b955      	cbnz	r5, 80686 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80670:	6923      	ldr	r3, [r4, #16]
   80672:	b17b      	cbz	r3, 80694 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80674:	f104 0010 	add.w	r0, r4, #16
   80678:	4b0a      	ldr	r3, [pc, #40]	; (806a4 <xQueueGenericReset+0x6c>)
   8067a:	4798      	blx	r3
   8067c:	2801      	cmp	r0, #1
   8067e:	d109      	bne.n	80694 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80680:	4b09      	ldr	r3, [pc, #36]	; (806a8 <xQueueGenericReset+0x70>)
   80682:	4798      	blx	r3
   80684:	e006      	b.n	80694 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80686:	f104 0010 	add.w	r0, r4, #16
   8068a:	4d08      	ldr	r5, [pc, #32]	; (806ac <xQueueGenericReset+0x74>)
   8068c:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   8068e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80692:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80694:	4b06      	ldr	r3, [pc, #24]	; (806b0 <xQueueGenericReset+0x78>)
   80696:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80698:	2001      	movs	r0, #1
   8069a:	bd38      	pop	{r3, r4, r5, pc}
   8069c:	000802b9 	.word	0x000802b9
   806a0:	000802c9 	.word	0x000802c9
   806a4:	00081199 	.word	0x00081199
   806a8:	000802a9 	.word	0x000802a9
   806ac:	000801b9 	.word	0x000801b9
   806b0:	000802e9 	.word	0x000802e9

000806b4 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   806b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   806b6:	b1a0      	cbz	r0, 806e2 <xQueueGenericCreate+0x2e>
   806b8:	460d      	mov	r5, r1
   806ba:	4617      	mov	r7, r2
   806bc:	4606      	mov	r6, r0
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   806be:	2050      	movs	r0, #80	; 0x50
   806c0:	4b0e      	ldr	r3, [pc, #56]	; (806fc <xQueueGenericCreate+0x48>)
   806c2:	4798      	blx	r3
		if( pxNewQueue != NULL )
   806c4:	4604      	mov	r4, r0
   806c6:	b160      	cbz	r0, 806e2 <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   806c8:	fb05 f006 	mul.w	r0, r5, r6
   806cc:	3001      	adds	r0, #1
   806ce:	4b0b      	ldr	r3, [pc, #44]	; (806fc <xQueueGenericCreate+0x48>)
   806d0:	4798      	blx	r3
   806d2:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   806d4:	b940      	cbnz	r0, 806e8 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   806d6:	4620      	mov	r0, r4
   806d8:	4b09      	ldr	r3, [pc, #36]	; (80700 <xQueueGenericCreate+0x4c>)
   806da:	4798      	blx	r3
   806dc:	e001      	b.n	806e2 <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   806de:	bf00      	nop
   806e0:	e7fd      	b.n	806de <xQueueGenericCreate+0x2a>
   806e2:	4b08      	ldr	r3, [pc, #32]	; (80704 <xQueueGenericCreate+0x50>)
   806e4:	4798      	blx	r3
   806e6:	e7fa      	b.n	806de <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   806e8:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   806ea:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   806ec:	2101      	movs	r1, #1
   806ee:	4620      	mov	r0, r4
   806f0:	4b05      	ldr	r3, [pc, #20]	; (80708 <xQueueGenericCreate+0x54>)
   806f2:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   806f4:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   806f8:	4620      	mov	r0, r4
   806fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   806fc:	00080411 	.word	0x00080411
   80700:	000804e5 	.word	0x000804e5
   80704:	000802b9 	.word	0x000802b9
   80708:	00080639 	.word	0x00080639

0008070c <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   8070c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80710:	b085      	sub	sp, #20
   80712:	9201      	str	r2, [sp, #4]
   80714:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   80716:	b918      	cbnz	r0, 80720 <xQueueGenericSend+0x14>
   80718:	4b38      	ldr	r3, [pc, #224]	; (807fc <xQueueGenericSend+0xf0>)
   8071a:	4798      	blx	r3
   8071c:	bf00      	nop
   8071e:	e7fd      	b.n	8071c <xQueueGenericSend+0x10>
   80720:	468a      	mov	sl, r1
   80722:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80724:	b929      	cbnz	r1, 80732 <xQueueGenericSend+0x26>
   80726:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80728:	b12b      	cbz	r3, 80736 <xQueueGenericSend+0x2a>
   8072a:	4b34      	ldr	r3, [pc, #208]	; (807fc <xQueueGenericSend+0xf0>)
   8072c:	4798      	blx	r3
   8072e:	bf00      	nop
   80730:	e7fd      	b.n	8072e <xQueueGenericSend+0x22>
   80732:	2700      	movs	r7, #0
   80734:	e000      	b.n	80738 <xQueueGenericSend+0x2c>
   80736:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80738:	4e31      	ldr	r6, [pc, #196]	; (80800 <xQueueGenericSend+0xf4>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8073a:	f8df b0ec 	ldr.w	fp, [pc, #236]	; 80828 <xQueueGenericSend+0x11c>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8073e:	4d31      	ldr	r5, [pc, #196]	; (80804 <xQueueGenericSend+0xf8>)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   80740:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80742:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80744:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   80746:	429a      	cmp	r2, r3
   80748:	d212      	bcs.n	80770 <xQueueGenericSend+0x64>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8074a:	9a00      	ldr	r2, [sp, #0]
   8074c:	4651      	mov	r1, sl
   8074e:	4620      	mov	r0, r4
   80750:	4b2d      	ldr	r3, [pc, #180]	; (80808 <xQueueGenericSend+0xfc>)
   80752:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80754:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80756:	b13b      	cbz	r3, 80768 <xQueueGenericSend+0x5c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   80758:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8075c:	4b2b      	ldr	r3, [pc, #172]	; (8080c <xQueueGenericSend+0x100>)
   8075e:	4798      	blx	r3
   80760:	2801      	cmp	r0, #1
   80762:	d101      	bne.n	80768 <xQueueGenericSend+0x5c>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   80764:	4b2a      	ldr	r3, [pc, #168]	; (80810 <xQueueGenericSend+0x104>)
   80766:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   80768:	4b26      	ldr	r3, [pc, #152]	; (80804 <xQueueGenericSend+0xf8>)
   8076a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   8076c:	2001      	movs	r0, #1
   8076e:	e042      	b.n	807f6 <xQueueGenericSend+0xea>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80770:	9b01      	ldr	r3, [sp, #4]
   80772:	b91b      	cbnz	r3, 8077c <xQueueGenericSend+0x70>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   80774:	4b23      	ldr	r3, [pc, #140]	; (80804 <xQueueGenericSend+0xf8>)
   80776:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   80778:	2000      	movs	r0, #0
   8077a:	e03c      	b.n	807f6 <xQueueGenericSend+0xea>
				}
				else if( xEntryTimeSet == pdFALSE )
   8077c:	b917      	cbnz	r7, 80784 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8077e:	a802      	add	r0, sp, #8
   80780:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   80782:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   80784:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   80786:	4b23      	ldr	r3, [pc, #140]	; (80814 <xQueueGenericSend+0x108>)
   80788:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8078a:	47b0      	blx	r6
   8078c:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8078e:	f1b3 3fff 	cmp.w	r3, #4294967295
   80792:	bf04      	itt	eq
   80794:	2300      	moveq	r3, #0
   80796:	6463      	streq	r3, [r4, #68]	; 0x44
   80798:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8079a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8079e:	bf04      	itt	eq
   807a0:	2300      	moveq	r3, #0
   807a2:	64a3      	streq	r3, [r4, #72]	; 0x48
   807a4:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   807a6:	a901      	add	r1, sp, #4
   807a8:	a802      	add	r0, sp, #8
   807aa:	4b1b      	ldr	r3, [pc, #108]	; (80818 <xQueueGenericSend+0x10c>)
   807ac:	4798      	blx	r3
   807ae:	b9e0      	cbnz	r0, 807ea <xQueueGenericSend+0xde>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   807b0:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   807b2:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   807b6:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   807ba:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   807bc:	45c1      	cmp	r9, r8
   807be:	d10e      	bne.n	807de <xQueueGenericSend+0xd2>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   807c0:	9901      	ldr	r1, [sp, #4]
   807c2:	f104 0010 	add.w	r0, r4, #16
   807c6:	4b15      	ldr	r3, [pc, #84]	; (8081c <xQueueGenericSend+0x110>)
   807c8:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   807ca:	4620      	mov	r0, r4
   807cc:	4b14      	ldr	r3, [pc, #80]	; (80820 <xQueueGenericSend+0x114>)
   807ce:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   807d0:	4b14      	ldr	r3, [pc, #80]	; (80824 <xQueueGenericSend+0x118>)
   807d2:	4798      	blx	r3
   807d4:	2800      	cmp	r0, #0
   807d6:	d1b3      	bne.n	80740 <xQueueGenericSend+0x34>
				{
					portYIELD_WITHIN_API();
   807d8:	4b0d      	ldr	r3, [pc, #52]	; (80810 <xQueueGenericSend+0x104>)
   807da:	4798      	blx	r3
   807dc:	e7b0      	b.n	80740 <xQueueGenericSend+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   807de:	4620      	mov	r0, r4
   807e0:	4b0f      	ldr	r3, [pc, #60]	; (80820 <xQueueGenericSend+0x114>)
   807e2:	4798      	blx	r3
				( void ) xTaskResumeAll();
   807e4:	4b0f      	ldr	r3, [pc, #60]	; (80824 <xQueueGenericSend+0x118>)
   807e6:	4798      	blx	r3
   807e8:	e7aa      	b.n	80740 <xQueueGenericSend+0x34>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   807ea:	4620      	mov	r0, r4
   807ec:	4b0c      	ldr	r3, [pc, #48]	; (80820 <xQueueGenericSend+0x114>)
   807ee:	4798      	blx	r3
			( void ) xTaskResumeAll();
   807f0:	4b0c      	ldr	r3, [pc, #48]	; (80824 <xQueueGenericSend+0x118>)
   807f2:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   807f4:	2000      	movs	r0, #0
		}
	}
}
   807f6:	b005      	add	sp, #20
   807f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   807fc:	000802b9 	.word	0x000802b9
   80800:	000802c9 	.word	0x000802c9
   80804:	000802e9 	.word	0x000802e9
   80808:	0008051d 	.word	0x0008051d
   8080c:	00081199 	.word	0x00081199
   80810:	000802a9 	.word	0x000802a9
   80814:	00080d29 	.word	0x00080d29
   80818:	00081245 	.word	0x00081245
   8081c:	000810f5 	.word	0x000810f5
   80820:	000805a9 	.word	0x000805a9
   80824:	00080e79 	.word	0x00080e79
   80828:	0008121d 	.word	0x0008121d

0008082c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   8082c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   80830:	b918      	cbnz	r0, 8083a <xQueueGenericSendFromISR+0xe>
   80832:	4b1e      	ldr	r3, [pc, #120]	; (808ac <xQueueGenericSendFromISR+0x80>)
   80834:	4798      	blx	r3
   80836:	bf00      	nop
   80838:	e7fd      	b.n	80836 <xQueueGenericSendFromISR+0xa>
   8083a:	460e      	mov	r6, r1
   8083c:	4615      	mov	r5, r2
   8083e:	4698      	mov	r8, r3
   80840:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   80842:	b929      	cbnz	r1, 80850 <xQueueGenericSendFromISR+0x24>
   80844:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80846:	b11b      	cbz	r3, 80850 <xQueueGenericSendFromISR+0x24>
   80848:	4b18      	ldr	r3, [pc, #96]	; (808ac <xQueueGenericSendFromISR+0x80>)
   8084a:	4798      	blx	r3
   8084c:	bf00      	nop
   8084e:	e7fd      	b.n	8084c <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   80850:	4b16      	ldr	r3, [pc, #88]	; (808ac <xQueueGenericSendFromISR+0x80>)
   80852:	4798      	blx	r3
   80854:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   80856:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80858:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8085a:	429a      	cmp	r2, r3
   8085c:	d218      	bcs.n	80890 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8085e:	4642      	mov	r2, r8
   80860:	4631      	mov	r1, r6
   80862:	4620      	mov	r0, r4
   80864:	4b12      	ldr	r3, [pc, #72]	; (808b0 <xQueueGenericSendFromISR+0x84>)
   80866:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   80868:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8086a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8086e:	d10a      	bne.n	80886 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80870:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80872:	b17b      	cbz	r3, 80894 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80874:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80878:	4b0e      	ldr	r3, [pc, #56]	; (808b4 <xQueueGenericSendFromISR+0x88>)
   8087a:	4798      	blx	r3
   8087c:	b160      	cbz	r0, 80898 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   8087e:	b16d      	cbz	r5, 8089c <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   80880:	2401      	movs	r4, #1
   80882:	602c      	str	r4, [r5, #0]
   80884:	e00b      	b.n	8089e <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   80886:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80888:	3301      	adds	r3, #1
   8088a:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   8088c:	2401      	movs	r4, #1
   8088e:	e006      	b.n	8089e <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   80890:	2400      	movs	r4, #0
   80892:	e004      	b.n	8089e <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   80894:	2401      	movs	r4, #1
   80896:	e002      	b.n	8089e <xQueueGenericSendFromISR+0x72>
   80898:	2401      	movs	r4, #1
   8089a:	e000      	b.n	8089e <xQueueGenericSendFromISR+0x72>
   8089c:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   8089e:	4638      	mov	r0, r7
   808a0:	4b05      	ldr	r3, [pc, #20]	; (808b8 <xQueueGenericSendFromISR+0x8c>)
   808a2:	4798      	blx	r3

	return xReturn;
}
   808a4:	4620      	mov	r0, r4
   808a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   808aa:	bf00      	nop
   808ac:	000802b9 	.word	0x000802b9
   808b0:	0008051d 	.word	0x0008051d
   808b4:	00081199 	.word	0x00081199
   808b8:	000802e1 	.word	0x000802e1

000808bc <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   808bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   808c0:	b085      	sub	sp, #20
   808c2:	9201      	str	r2, [sp, #4]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   808c4:	b918      	cbnz	r0, 808ce <xQueueGenericReceive+0x12>
   808c6:	4b46      	ldr	r3, [pc, #280]	; (809e0 <xQueueGenericReceive+0x124>)
   808c8:	4798      	blx	r3
   808ca:	bf00      	nop
   808cc:	e7fd      	b.n	808ca <xQueueGenericReceive+0xe>
   808ce:	4689      	mov	r9, r1
   808d0:	469a      	mov	sl, r3
   808d2:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   808d4:	b929      	cbnz	r1, 808e2 <xQueueGenericReceive+0x26>
   808d6:	6c03      	ldr	r3, [r0, #64]	; 0x40
   808d8:	b12b      	cbz	r3, 808e6 <xQueueGenericReceive+0x2a>
   808da:	4b41      	ldr	r3, [pc, #260]	; (809e0 <xQueueGenericReceive+0x124>)
   808dc:	4798      	blx	r3
   808de:	bf00      	nop
   808e0:	e7fd      	b.n	808de <xQueueGenericReceive+0x22>
   808e2:	2700      	movs	r7, #0
   808e4:	e000      	b.n	808e8 <xQueueGenericReceive+0x2c>
   808e6:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   808e8:	4e3e      	ldr	r6, [pc, #248]	; (809e4 <xQueueGenericReceive+0x128>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   808ea:	f8df b128 	ldr.w	fp, [pc, #296]	; 80a14 <xQueueGenericReceive+0x158>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   808ee:	4d3e      	ldr	r5, [pc, #248]	; (809e8 <xQueueGenericReceive+0x12c>)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   808f0:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   808f2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   808f4:	b343      	cbz	r3, 80948 <xQueueGenericReceive+0x8c>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   808f6:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   808f8:	4649      	mov	r1, r9
   808fa:	4620      	mov	r0, r4
   808fc:	4b3b      	ldr	r3, [pc, #236]	; (809ec <xQueueGenericReceive+0x130>)
   808fe:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   80900:	f1ba 0f00 	cmp.w	sl, #0
   80904:	d112      	bne.n	8092c <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   80906:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80908:	3b01      	subs	r3, #1
   8090a:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8090c:	6823      	ldr	r3, [r4, #0]
   8090e:	b913      	cbnz	r3, 80916 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   80910:	4b37      	ldr	r3, [pc, #220]	; (809f0 <xQueueGenericReceive+0x134>)
   80912:	4798      	blx	r3
   80914:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80916:	6923      	ldr	r3, [r4, #16]
   80918:	b193      	cbz	r3, 80940 <xQueueGenericReceive+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8091a:	f104 0010 	add.w	r0, r4, #16
   8091e:	4b35      	ldr	r3, [pc, #212]	; (809f4 <xQueueGenericReceive+0x138>)
   80920:	4798      	blx	r3
   80922:	2801      	cmp	r0, #1
   80924:	d10c      	bne.n	80940 <xQueueGenericReceive+0x84>
						{
							portYIELD_WITHIN_API();
   80926:	4b34      	ldr	r3, [pc, #208]	; (809f8 <xQueueGenericReceive+0x13c>)
   80928:	4798      	blx	r3
   8092a:	e009      	b.n	80940 <xQueueGenericReceive+0x84>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   8092c:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8092e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80930:	b133      	cbz	r3, 80940 <xQueueGenericReceive+0x84>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80932:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80936:	4b2f      	ldr	r3, [pc, #188]	; (809f4 <xQueueGenericReceive+0x138>)
   80938:	4798      	blx	r3
   8093a:	b108      	cbz	r0, 80940 <xQueueGenericReceive+0x84>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   8093c:	4b2e      	ldr	r3, [pc, #184]	; (809f8 <xQueueGenericReceive+0x13c>)
   8093e:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   80940:	4b29      	ldr	r3, [pc, #164]	; (809e8 <xQueueGenericReceive+0x12c>)
   80942:	4798      	blx	r3
				return pdPASS;
   80944:	2001      	movs	r0, #1
   80946:	e048      	b.n	809da <xQueueGenericReceive+0x11e>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   80948:	9b01      	ldr	r3, [sp, #4]
   8094a:	b91b      	cbnz	r3, 80954 <xQueueGenericReceive+0x98>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8094c:	4b26      	ldr	r3, [pc, #152]	; (809e8 <xQueueGenericReceive+0x12c>)
   8094e:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   80950:	2000      	movs	r0, #0
   80952:	e042      	b.n	809da <xQueueGenericReceive+0x11e>
				}
				else if( xEntryTimeSet == pdFALSE )
   80954:	b917      	cbnz	r7, 8095c <xQueueGenericReceive+0xa0>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   80956:	a802      	add	r0, sp, #8
   80958:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   8095a:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   8095c:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8095e:	4b27      	ldr	r3, [pc, #156]	; (809fc <xQueueGenericReceive+0x140>)
   80960:	4798      	blx	r3
		prvLockQueue( pxQueue );
   80962:	47b0      	blx	r6
   80964:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80966:	f1b3 3fff 	cmp.w	r3, #4294967295
   8096a:	bf04      	itt	eq
   8096c:	2300      	moveq	r3, #0
   8096e:	6463      	streq	r3, [r4, #68]	; 0x44
   80970:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80972:	f1b3 3fff 	cmp.w	r3, #4294967295
   80976:	bf04      	itt	eq
   80978:	2300      	moveq	r3, #0
   8097a:	64a3      	streq	r3, [r4, #72]	; 0x48
   8097c:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   8097e:	a901      	add	r1, sp, #4
   80980:	a802      	add	r0, sp, #8
   80982:	4b1f      	ldr	r3, [pc, #124]	; (80a00 <xQueueGenericReceive+0x144>)
   80984:	4798      	blx	r3
   80986:	bb10      	cbnz	r0, 809ce <xQueueGenericReceive+0x112>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   80988:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   8098a:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   8098e:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   80990:	f1b8 0f00 	cmp.w	r8, #0
   80994:	d115      	bne.n	809c2 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80996:	6823      	ldr	r3, [r4, #0]
   80998:	b923      	cbnz	r3, 809a4 <xQueueGenericReceive+0xe8>
					{
						portENTER_CRITICAL();
   8099a:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   8099c:	6860      	ldr	r0, [r4, #4]
   8099e:	4b19      	ldr	r3, [pc, #100]	; (80a04 <xQueueGenericReceive+0x148>)
   809a0:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   809a2:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   809a4:	9901      	ldr	r1, [sp, #4]
   809a6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   809aa:	4b17      	ldr	r3, [pc, #92]	; (80a08 <xQueueGenericReceive+0x14c>)
   809ac:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   809ae:	4620      	mov	r0, r4
   809b0:	4b16      	ldr	r3, [pc, #88]	; (80a0c <xQueueGenericReceive+0x150>)
   809b2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   809b4:	4b16      	ldr	r3, [pc, #88]	; (80a10 <xQueueGenericReceive+0x154>)
   809b6:	4798      	blx	r3
   809b8:	2800      	cmp	r0, #0
   809ba:	d199      	bne.n	808f0 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   809bc:	4b0e      	ldr	r3, [pc, #56]	; (809f8 <xQueueGenericReceive+0x13c>)
   809be:	4798      	blx	r3
   809c0:	e796      	b.n	808f0 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   809c2:	4620      	mov	r0, r4
   809c4:	4b11      	ldr	r3, [pc, #68]	; (80a0c <xQueueGenericReceive+0x150>)
   809c6:	4798      	blx	r3
				( void ) xTaskResumeAll();
   809c8:	4b11      	ldr	r3, [pc, #68]	; (80a10 <xQueueGenericReceive+0x154>)
   809ca:	4798      	blx	r3
   809cc:	e790      	b.n	808f0 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   809ce:	4620      	mov	r0, r4
   809d0:	4b0e      	ldr	r3, [pc, #56]	; (80a0c <xQueueGenericReceive+0x150>)
   809d2:	4798      	blx	r3
			( void ) xTaskResumeAll();
   809d4:	4b0e      	ldr	r3, [pc, #56]	; (80a10 <xQueueGenericReceive+0x154>)
   809d6:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   809d8:	2000      	movs	r0, #0
		}
	}
}
   809da:	b005      	add	sp, #20
   809dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   809e0:	000802b9 	.word	0x000802b9
   809e4:	000802c9 	.word	0x000802c9
   809e8:	000802e9 	.word	0x000802e9
   809ec:	00080581 	.word	0x00080581
   809f0:	000812d5 	.word	0x000812d5
   809f4:	00081199 	.word	0x00081199
   809f8:	000802a9 	.word	0x000802a9
   809fc:	00080d29 	.word	0x00080d29
   80a00:	00081245 	.word	0x00081245
   80a04:	00081301 	.word	0x00081301
   80a08:	000810f5 	.word	0x000810f5
   80a0c:	000805a9 	.word	0x000805a9
   80a10:	00080e79 	.word	0x00080e79
   80a14:	0008121d 	.word	0x0008121d

00080a18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   80a18:	b538      	push	{r3, r4, r5, lr}
   80a1a:	4604      	mov	r4, r0
   80a1c:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   80a1e:	4b0d      	ldr	r3, [pc, #52]	; (80a54 <vQueueWaitForMessageRestricted+0x3c>)
   80a20:	4798      	blx	r3
   80a22:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80a24:	f1b3 3fff 	cmp.w	r3, #4294967295
   80a28:	bf04      	itt	eq
   80a2a:	2300      	moveq	r3, #0
   80a2c:	6463      	streq	r3, [r4, #68]	; 0x44
   80a2e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80a30:	f1b3 3fff 	cmp.w	r3, #4294967295
   80a34:	bf04      	itt	eq
   80a36:	2300      	moveq	r3, #0
   80a38:	64a3      	streq	r3, [r4, #72]	; 0x48
   80a3a:	4b07      	ldr	r3, [pc, #28]	; (80a58 <vQueueWaitForMessageRestricted+0x40>)
   80a3c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   80a3e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80a40:	b923      	cbnz	r3, 80a4c <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   80a42:	4629      	mov	r1, r5
   80a44:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80a48:	4b04      	ldr	r3, [pc, #16]	; (80a5c <vQueueWaitForMessageRestricted+0x44>)
   80a4a:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   80a4c:	4620      	mov	r0, r4
   80a4e:	4b04      	ldr	r3, [pc, #16]	; (80a60 <vQueueWaitForMessageRestricted+0x48>)
   80a50:	4798      	blx	r3
   80a52:	bd38      	pop	{r3, r4, r5, pc}
   80a54:	000802c9 	.word	0x000802c9
   80a58:	000802e9 	.word	0x000802e9
   80a5c:	00081155 	.word	0x00081155
   80a60:	000805a9 	.word	0x000805a9

00080a64 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   80a64:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   80a66:	4b0f      	ldr	r3, [pc, #60]	; (80aa4 <prvAddCurrentTaskToDelayedList+0x40>)
   80a68:	681b      	ldr	r3, [r3, #0]
   80a6a:	6058      	str	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   80a6c:	4b0e      	ldr	r3, [pc, #56]	; (80aa8 <prvAddCurrentTaskToDelayedList+0x44>)
   80a6e:	681b      	ldr	r3, [r3, #0]
   80a70:	4298      	cmp	r0, r3
   80a72:	d207      	bcs.n	80a84 <prvAddCurrentTaskToDelayedList+0x20>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80a74:	4b0d      	ldr	r3, [pc, #52]	; (80aac <prvAddCurrentTaskToDelayedList+0x48>)
   80a76:	6818      	ldr	r0, [r3, #0]
   80a78:	4b0a      	ldr	r3, [pc, #40]	; (80aa4 <prvAddCurrentTaskToDelayedList+0x40>)
   80a7a:	6819      	ldr	r1, [r3, #0]
   80a7c:	3104      	adds	r1, #4
   80a7e:	4b0c      	ldr	r3, [pc, #48]	; (80ab0 <prvAddCurrentTaskToDelayedList+0x4c>)
   80a80:	4798      	blx	r3
   80a82:	bd10      	pop	{r4, pc}
   80a84:	4604      	mov	r4, r0
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   80a86:	4b0b      	ldr	r3, [pc, #44]	; (80ab4 <prvAddCurrentTaskToDelayedList+0x50>)
   80a88:	6818      	ldr	r0, [r3, #0]
   80a8a:	4b06      	ldr	r3, [pc, #24]	; (80aa4 <prvAddCurrentTaskToDelayedList+0x40>)
   80a8c:	6819      	ldr	r1, [r3, #0]
   80a8e:	3104      	adds	r1, #4
   80a90:	4b07      	ldr	r3, [pc, #28]	; (80ab0 <prvAddCurrentTaskToDelayedList+0x4c>)
   80a92:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   80a94:	4b08      	ldr	r3, [pc, #32]	; (80ab8 <prvAddCurrentTaskToDelayedList+0x54>)
   80a96:	681b      	ldr	r3, [r3, #0]
   80a98:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   80a9a:	bf3c      	itt	cc
   80a9c:	4b06      	ldrcc	r3, [pc, #24]	; (80ab8 <prvAddCurrentTaskToDelayedList+0x54>)
   80a9e:	601c      	strcc	r4, [r3, #0]
   80aa0:	bd10      	pop	{r4, pc}
   80aa2:	bf00      	nop
   80aa4:	2007aaa8 	.word	0x2007aaa8
   80aa8:	2007aac4 	.word	0x2007aac4
   80aac:	2007aac8 	.word	0x2007aac8
   80ab0:	000801f5 	.word	0x000801f5
   80ab4:	2007a9f4 	.word	0x2007a9f4
   80ab8:	20070134 	.word	0x20070134

00080abc <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   80abc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80ac0:	b083      	sub	sp, #12
   80ac2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   80ac4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
   80ac8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   80aca:	9001      	str	r0, [sp, #4]
   80acc:	b918      	cbnz	r0, 80ad6 <xTaskGenericCreate+0x1a>
   80ace:	4b62      	ldr	r3, [pc, #392]	; (80c58 <xTaskGenericCreate+0x19c>)
   80ad0:	4798      	blx	r3
   80ad2:	bf00      	nop
   80ad4:	e7fd      	b.n	80ad2 <xTaskGenericCreate+0x16>
   80ad6:	4689      	mov	r9, r1
   80ad8:	4615      	mov	r5, r2
   80ada:	469b      	mov	fp, r3
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   80adc:	2f04      	cmp	r7, #4
   80ade:	d903      	bls.n	80ae8 <xTaskGenericCreate+0x2c>
   80ae0:	4b5d      	ldr	r3, [pc, #372]	; (80c58 <xTaskGenericCreate+0x19c>)
   80ae2:	4798      	blx	r3
   80ae4:	bf00      	nop
   80ae6:	e7fd      	b.n	80ae4 <xTaskGenericCreate+0x28>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   80ae8:	204c      	movs	r0, #76	; 0x4c
   80aea:	4b5c      	ldr	r3, [pc, #368]	; (80c5c <xTaskGenericCreate+0x1a0>)
   80aec:	4798      	blx	r3

	if( pxNewTCB != NULL )
   80aee:	4604      	mov	r4, r0
   80af0:	2800      	cmp	r0, #0
   80af2:	f000 80ab 	beq.w	80c4c <xTaskGenericCreate+0x190>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80af6:	2e00      	cmp	r6, #0
   80af8:	f040 80a5 	bne.w	80c46 <xTaskGenericCreate+0x18a>
   80afc:	00a8      	lsls	r0, r5, #2
   80afe:	4b57      	ldr	r3, [pc, #348]	; (80c5c <xTaskGenericCreate+0x1a0>)
   80b00:	4798      	blx	r3
   80b02:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   80b04:	b918      	cbnz	r0, 80b0e <xTaskGenericCreate+0x52>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   80b06:	4620      	mov	r0, r4
   80b08:	4b55      	ldr	r3, [pc, #340]	; (80c60 <xTaskGenericCreate+0x1a4>)
   80b0a:	4798      	blx	r3
   80b0c:	e09e      	b.n	80c4c <xTaskGenericCreate+0x190>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   80b0e:	00aa      	lsls	r2, r5, #2
   80b10:	21a5      	movs	r1, #165	; 0xa5
   80b12:	4b54      	ldr	r3, [pc, #336]	; (80c64 <xTaskGenericCreate+0x1a8>)
   80b14:	4798      	blx	r3
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   80b16:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
   80b1a:	3d01      	subs	r5, #1
   80b1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
   80b1e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
   80b22:	f023 0507 	bic.w	r5, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   80b26:	220a      	movs	r2, #10
   80b28:	4649      	mov	r1, r9
   80b2a:	f104 0034 	add.w	r0, r4, #52	; 0x34
   80b2e:	4b4e      	ldr	r3, [pc, #312]	; (80c68 <xTaskGenericCreate+0x1ac>)
   80b30:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   80b32:	2300      	movs	r3, #0
   80b34:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   80b38:	463e      	mov	r6, r7
   80b3a:	2f04      	cmp	r7, #4
   80b3c:	bf28      	it	cs
   80b3e:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   80b40:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   80b42:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   80b44:	f104 0904 	add.w	r9, r4, #4
   80b48:	4648      	mov	r0, r9
   80b4a:	f8df a16c 	ldr.w	sl, [pc, #364]	; 80cb8 <xTaskGenericCreate+0x1fc>
   80b4e:	47d0      	blx	sl
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   80b50:	f104 0018 	add.w	r0, r4, #24
   80b54:	47d0      	blx	sl

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   80b56:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   80b58:	f1c6 0605 	rsb	r6, r6, #5
   80b5c:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   80b5e:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   80b60:	465a      	mov	r2, fp
   80b62:	9901      	ldr	r1, [sp, #4]
   80b64:	4628      	mov	r0, r5
   80b66:	4b41      	ldr	r3, [pc, #260]	; (80c6c <xTaskGenericCreate+0x1b0>)
   80b68:	4798      	blx	r3
   80b6a:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   80b6c:	f010 0f07 	tst.w	r0, #7
   80b70:	d003      	beq.n	80b7a <xTaskGenericCreate+0xbe>
   80b72:	4b39      	ldr	r3, [pc, #228]	; (80c58 <xTaskGenericCreate+0x19c>)
   80b74:	4798      	blx	r3
   80b76:	bf00      	nop
   80b78:	e7fd      	b.n	80b76 <xTaskGenericCreate+0xba>

		if( ( void * ) pxCreatedTask != NULL )
   80b7a:	f1b8 0f00 	cmp.w	r8, #0
   80b7e:	d001      	beq.n	80b84 <xTaskGenericCreate+0xc8>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   80b80:	f8c8 4000 	str.w	r4, [r8]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   80b84:	4b3a      	ldr	r3, [pc, #232]	; (80c70 <xTaskGenericCreate+0x1b4>)
   80b86:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   80b88:	4a3a      	ldr	r2, [pc, #232]	; (80c74 <xTaskGenericCreate+0x1b8>)
   80b8a:	6813      	ldr	r3, [r2, #0]
   80b8c:	3301      	adds	r3, #1
   80b8e:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
   80b90:	4b39      	ldr	r3, [pc, #228]	; (80c78 <xTaskGenericCreate+0x1bc>)
   80b92:	681b      	ldr	r3, [r3, #0]
   80b94:	bb0b      	cbnz	r3, 80bda <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   80b96:	4b38      	ldr	r3, [pc, #224]	; (80c78 <xTaskGenericCreate+0x1bc>)
   80b98:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   80b9a:	6813      	ldr	r3, [r2, #0]
   80b9c:	2b01      	cmp	r3, #1
   80b9e:	d126      	bne.n	80bee <xTaskGenericCreate+0x132>
   80ba0:	4d36      	ldr	r5, [pc, #216]	; (80c7c <xTaskGenericCreate+0x1c0>)
   80ba2:	f105 0864 	add.w	r8, r5, #100	; 0x64
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   80ba6:	4e36      	ldr	r6, [pc, #216]	; (80c80 <xTaskGenericCreate+0x1c4>)
   80ba8:	4628      	mov	r0, r5
   80baa:	47b0      	blx	r6
   80bac:	3514      	adds	r5, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   80bae:	4545      	cmp	r5, r8
   80bb0:	d1fa      	bne.n	80ba8 <xTaskGenericCreate+0xec>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   80bb2:	f8df 8108 	ldr.w	r8, [pc, #264]	; 80cbc <xTaskGenericCreate+0x200>
   80bb6:	4640      	mov	r0, r8
   80bb8:	4d31      	ldr	r5, [pc, #196]	; (80c80 <xTaskGenericCreate+0x1c4>)
   80bba:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   80bbc:	4e31      	ldr	r6, [pc, #196]	; (80c84 <xTaskGenericCreate+0x1c8>)
   80bbe:	4630      	mov	r0, r6
   80bc0:	47a8      	blx	r5
	vListInitialise( ( xList * ) &xPendingReadyList );
   80bc2:	4831      	ldr	r0, [pc, #196]	; (80c88 <xTaskGenericCreate+0x1cc>)
   80bc4:	47a8      	blx	r5

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   80bc6:	4831      	ldr	r0, [pc, #196]	; (80c8c <xTaskGenericCreate+0x1d0>)
   80bc8:	47a8      	blx	r5
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   80bca:	4831      	ldr	r0, [pc, #196]	; (80c90 <xTaskGenericCreate+0x1d4>)
   80bcc:	47a8      	blx	r5
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   80bce:	4b31      	ldr	r3, [pc, #196]	; (80c94 <xTaskGenericCreate+0x1d8>)
   80bd0:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   80bd4:	4b30      	ldr	r3, [pc, #192]	; (80c98 <xTaskGenericCreate+0x1dc>)
   80bd6:	601e      	str	r6, [r3, #0]
   80bd8:	e009      	b.n	80bee <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   80bda:	4b30      	ldr	r3, [pc, #192]	; (80c9c <xTaskGenericCreate+0x1e0>)
   80bdc:	681b      	ldr	r3, [r3, #0]
   80bde:	b933      	cbnz	r3, 80bee <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   80be0:	4b25      	ldr	r3, [pc, #148]	; (80c78 <xTaskGenericCreate+0x1bc>)
   80be2:	681b      	ldr	r3, [r3, #0]
   80be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80be6:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
   80be8:	bf24      	itt	cs
   80bea:	4b23      	ldrcs	r3, [pc, #140]	; (80c78 <xTaskGenericCreate+0x1bc>)
   80bec:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   80bee:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80bf0:	4b2b      	ldr	r3, [pc, #172]	; (80ca0 <xTaskGenericCreate+0x1e4>)
   80bf2:	681b      	ldr	r3, [r3, #0]
   80bf4:	4298      	cmp	r0, r3
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   80bf6:	bf84      	itt	hi
   80bf8:	4b29      	ldrhi	r3, [pc, #164]	; (80ca0 <xTaskGenericCreate+0x1e4>)
   80bfa:	6018      	strhi	r0, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   80bfc:	4a29      	ldr	r2, [pc, #164]	; (80ca4 <xTaskGenericCreate+0x1e8>)
   80bfe:	6813      	ldr	r3, [r2, #0]
   80c00:	6423      	str	r3, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   80c02:	3301      	adds	r3, #1
   80c04:	6013      	str	r3, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   80c06:	4b28      	ldr	r3, [pc, #160]	; (80ca8 <xTaskGenericCreate+0x1ec>)
   80c08:	681b      	ldr	r3, [r3, #0]
   80c0a:	4298      	cmp	r0, r3
   80c0c:	bf84      	itt	hi
   80c0e:	4b26      	ldrhi	r3, [pc, #152]	; (80ca8 <xTaskGenericCreate+0x1ec>)
   80c10:	6018      	strhi	r0, [r3, #0]
   80c12:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80c16:	4649      	mov	r1, r9
   80c18:	4b18      	ldr	r3, [pc, #96]	; (80c7c <xTaskGenericCreate+0x1c0>)
   80c1a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   80c1e:	4b23      	ldr	r3, [pc, #140]	; (80cac <xTaskGenericCreate+0x1f0>)
   80c20:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   80c22:	4b23      	ldr	r3, [pc, #140]	; (80cb0 <xTaskGenericCreate+0x1f4>)
   80c24:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   80c26:	4b1d      	ldr	r3, [pc, #116]	; (80c9c <xTaskGenericCreate+0x1e0>)
   80c28:	681b      	ldr	r3, [r3, #0]
   80c2a:	b143      	cbz	r3, 80c3e <xTaskGenericCreate+0x182>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   80c2c:	4b12      	ldr	r3, [pc, #72]	; (80c78 <xTaskGenericCreate+0x1bc>)
   80c2e:	681b      	ldr	r3, [r3, #0]
   80c30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   80c32:	429f      	cmp	r7, r3
   80c34:	d905      	bls.n	80c42 <xTaskGenericCreate+0x186>
			{
				portYIELD_WITHIN_API();
   80c36:	4b1f      	ldr	r3, [pc, #124]	; (80cb4 <xTaskGenericCreate+0x1f8>)
   80c38:	4798      	blx	r3
   80c3a:	2001      	movs	r0, #1
   80c3c:	e008      	b.n	80c50 <xTaskGenericCreate+0x194>
   80c3e:	2001      	movs	r0, #1
   80c40:	e006      	b.n	80c50 <xTaskGenericCreate+0x194>
   80c42:	2001      	movs	r0, #1
   80c44:	e004      	b.n	80c50 <xTaskGenericCreate+0x194>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   80c46:	6306      	str	r6, [r0, #48]	; 0x30
   80c48:	4630      	mov	r0, r6
   80c4a:	e760      	b.n	80b0e <xTaskGenericCreate+0x52>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   80c4c:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   80c50:	b003      	add	sp, #12
   80c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80c56:	bf00      	nop
   80c58:	000802b9 	.word	0x000802b9
   80c5c:	00080411 	.word	0x00080411
   80c60:	000804e5 	.word	0x000804e5
   80c64:	0008259d 	.word	0x0008259d
   80c68:	000827f5 	.word	0x000827f5
   80c6c:	0008026d 	.word	0x0008026d
   80c70:	000802c9 	.word	0x000802c9
   80c74:	2007aad0 	.word	0x2007aad0
   80c78:	2007aaa8 	.word	0x2007aaa8
   80c7c:	2007aa2c 	.word	0x2007aa2c
   80c80:	000801b9 	.word	0x000801b9
   80c84:	2007aa14 	.word	0x2007aa14
   80c88:	2007aaac 	.word	0x2007aaac
   80c8c:	2007aa90 	.word	0x2007aa90
   80c90:	2007a9e0 	.word	0x2007a9e0
   80c94:	2007a9f4 	.word	0x2007a9f4
   80c98:	2007aac8 	.word	0x2007aac8
   80c9c:	2007a9f8 	.word	0x2007a9f8
   80ca0:	2007aad8 	.word	0x2007aad8
   80ca4:	2007aacc 	.word	0x2007aacc
   80ca8:	2007aa28 	.word	0x2007aa28
   80cac:	000801d9 	.word	0x000801d9
   80cb0:	000802e9 	.word	0x000802e9
   80cb4:	000802a9 	.word	0x000802a9
   80cb8:	000801d1 	.word	0x000801d1
   80cbc:	2007aa00 	.word	0x2007aa00

00080cc0 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   80cc0:	b510      	push	{r4, lr}
   80cc2:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   80cc4:	2300      	movs	r3, #0
   80cc6:	9303      	str	r3, [sp, #12]
   80cc8:	9302      	str	r3, [sp, #8]
   80cca:	9301      	str	r3, [sp, #4]
   80ccc:	9300      	str	r3, [sp, #0]
   80cce:	2282      	movs	r2, #130	; 0x82
   80cd0:	490d      	ldr	r1, [pc, #52]	; (80d08 <vTaskStartScheduler+0x48>)
   80cd2:	480e      	ldr	r0, [pc, #56]	; (80d0c <vTaskStartScheduler+0x4c>)
   80cd4:	4c0e      	ldr	r4, [pc, #56]	; (80d10 <vTaskStartScheduler+0x50>)
   80cd6:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   80cd8:	2801      	cmp	r0, #1
   80cda:	d10e      	bne.n	80cfa <vTaskStartScheduler+0x3a>
		{
			xReturn = xTimerCreateTimerTask();
   80cdc:	4b0d      	ldr	r3, [pc, #52]	; (80d14 <vTaskStartScheduler+0x54>)
   80cde:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   80ce0:	2801      	cmp	r0, #1
   80ce2:	d10a      	bne.n	80cfa <vTaskStartScheduler+0x3a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   80ce4:	4b0c      	ldr	r3, [pc, #48]	; (80d18 <vTaskStartScheduler+0x58>)
   80ce6:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   80ce8:	2201      	movs	r2, #1
   80cea:	4b0c      	ldr	r3, [pc, #48]	; (80d1c <vTaskStartScheduler+0x5c>)
   80cec:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   80cee:	2200      	movs	r2, #0
   80cf0:	4b0b      	ldr	r3, [pc, #44]	; (80d20 <vTaskStartScheduler+0x60>)
   80cf2:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   80cf4:	4b0b      	ldr	r3, [pc, #44]	; (80d24 <vTaskStartScheduler+0x64>)
   80cf6:	4798      	blx	r3
   80cf8:	e004      	b.n	80d04 <vTaskStartScheduler+0x44>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   80cfa:	b918      	cbnz	r0, 80d04 <vTaskStartScheduler+0x44>
   80cfc:	4b06      	ldr	r3, [pc, #24]	; (80d18 <vTaskStartScheduler+0x58>)
   80cfe:	4798      	blx	r3
   80d00:	bf00      	nop
   80d02:	e7fd      	b.n	80d00 <vTaskStartScheduler+0x40>
}
   80d04:	b004      	add	sp, #16
   80d06:	bd10      	pop	{r4, pc}
   80d08:	000853e4 	.word	0x000853e4
   80d0c:	00080fc5 	.word	0x00080fc5
   80d10:	00080abd 	.word	0x00080abd
   80d14:	00081479 	.word	0x00081479
   80d18:	000802b9 	.word	0x000802b9
   80d1c:	2007a9f8 	.word	0x2007a9f8
   80d20:	2007aac4 	.word	0x2007aac4
   80d24:	00080385 	.word	0x00080385

00080d28 <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   80d28:	4a02      	ldr	r2, [pc, #8]	; (80d34 <vTaskSuspendAll+0xc>)
   80d2a:	6813      	ldr	r3, [r2, #0]
   80d2c:	3301      	adds	r3, #1
   80d2e:	6013      	str	r3, [r2, #0]
   80d30:	4770      	bx	lr
   80d32:	bf00      	nop
   80d34:	2007aac0 	.word	0x2007aac0

00080d38 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   80d38:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   80d3a:	4b04      	ldr	r3, [pc, #16]	; (80d4c <xTaskGetTickCount+0x14>)
   80d3c:	4798      	blx	r3
	{
		xTicks = xTickCount;
   80d3e:	4b04      	ldr	r3, [pc, #16]	; (80d50 <xTaskGetTickCount+0x18>)
   80d40:	681c      	ldr	r4, [r3, #0]
	}
	taskEXIT_CRITICAL();
   80d42:	4b04      	ldr	r3, [pc, #16]	; (80d54 <xTaskGetTickCount+0x1c>)
   80d44:	4798      	blx	r3

	return xTicks;
}
   80d46:	4620      	mov	r0, r4
   80d48:	bd10      	pop	{r4, pc}
   80d4a:	bf00      	nop
   80d4c:	000802c9 	.word	0x000802c9
   80d50:	2007aac4 	.word	0x2007aac4
   80d54:	000802e9 	.word	0x000802e9

00080d58 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80d58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80d5c:	4b3a      	ldr	r3, [pc, #232]	; (80e48 <vTaskIncrementTick+0xf0>)
   80d5e:	681b      	ldr	r3, [r3, #0]
   80d60:	2b00      	cmp	r3, #0
   80d62:	d16b      	bne.n	80e3c <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   80d64:	4b39      	ldr	r3, [pc, #228]	; (80e4c <vTaskIncrementTick+0xf4>)
   80d66:	681a      	ldr	r2, [r3, #0]
   80d68:	3201      	adds	r2, #1
   80d6a:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80d6c:	681b      	ldr	r3, [r3, #0]
   80d6e:	bb03      	cbnz	r3, 80db2 <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80d70:	4b37      	ldr	r3, [pc, #220]	; (80e50 <vTaskIncrementTick+0xf8>)
   80d72:	681b      	ldr	r3, [r3, #0]
   80d74:	681b      	ldr	r3, [r3, #0]
   80d76:	b11b      	cbz	r3, 80d80 <vTaskIncrementTick+0x28>
   80d78:	4b36      	ldr	r3, [pc, #216]	; (80e54 <vTaskIncrementTick+0xfc>)
   80d7a:	4798      	blx	r3
   80d7c:	bf00      	nop
   80d7e:	e7fd      	b.n	80d7c <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   80d80:	4b33      	ldr	r3, [pc, #204]	; (80e50 <vTaskIncrementTick+0xf8>)
   80d82:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80d84:	4a34      	ldr	r2, [pc, #208]	; (80e58 <vTaskIncrementTick+0x100>)
   80d86:	6810      	ldr	r0, [r2, #0]
   80d88:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80d8a:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80d8c:	4933      	ldr	r1, [pc, #204]	; (80e5c <vTaskIncrementTick+0x104>)
   80d8e:	680a      	ldr	r2, [r1, #0]
   80d90:	3201      	adds	r2, #1
   80d92:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80d94:	681b      	ldr	r3, [r3, #0]
   80d96:	681b      	ldr	r3, [r3, #0]
   80d98:	b923      	cbnz	r3, 80da4 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80d9a:	f04f 32ff 	mov.w	r2, #4294967295
   80d9e:	4b30      	ldr	r3, [pc, #192]	; (80e60 <vTaskIncrementTick+0x108>)
   80da0:	601a      	str	r2, [r3, #0]
   80da2:	e006      	b.n	80db2 <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80da4:	4b2a      	ldr	r3, [pc, #168]	; (80e50 <vTaskIncrementTick+0xf8>)
   80da6:	681b      	ldr	r3, [r3, #0]
   80da8:	68db      	ldr	r3, [r3, #12]
   80daa:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80dac:	685a      	ldr	r2, [r3, #4]
   80dae:	4b2c      	ldr	r3, [pc, #176]	; (80e60 <vTaskIncrementTick+0x108>)
   80db0:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80db2:	4b26      	ldr	r3, [pc, #152]	; (80e4c <vTaskIncrementTick+0xf4>)
   80db4:	681a      	ldr	r2, [r3, #0]
   80db6:	4b2a      	ldr	r3, [pc, #168]	; (80e60 <vTaskIncrementTick+0x108>)
   80db8:	681b      	ldr	r3, [r3, #0]
   80dba:	429a      	cmp	r2, r3
   80dbc:	d342      	bcc.n	80e44 <vTaskIncrementTick+0xec>
   80dbe:	4b24      	ldr	r3, [pc, #144]	; (80e50 <vTaskIncrementTick+0xf8>)
   80dc0:	681b      	ldr	r3, [r3, #0]
   80dc2:	681b      	ldr	r3, [r3, #0]
   80dc4:	b16b      	cbz	r3, 80de2 <vTaskIncrementTick+0x8a>
   80dc6:	4b22      	ldr	r3, [pc, #136]	; (80e50 <vTaskIncrementTick+0xf8>)
   80dc8:	681b      	ldr	r3, [r3, #0]
   80dca:	68db      	ldr	r3, [r3, #12]
   80dcc:	68dc      	ldr	r4, [r3, #12]
   80dce:	6863      	ldr	r3, [r4, #4]
   80dd0:	4a1e      	ldr	r2, [pc, #120]	; (80e4c <vTaskIncrementTick+0xf4>)
   80dd2:	6812      	ldr	r2, [r2, #0]
   80dd4:	4293      	cmp	r3, r2
   80dd6:	d813      	bhi.n	80e00 <vTaskIncrementTick+0xa8>
   80dd8:	4e22      	ldr	r6, [pc, #136]	; (80e64 <vTaskIncrementTick+0x10c>)
   80dda:	4f23      	ldr	r7, [pc, #140]	; (80e68 <vTaskIncrementTick+0x110>)
   80ddc:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80e74 <vTaskIncrementTick+0x11c>
   80de0:	e012      	b.n	80e08 <vTaskIncrementTick+0xb0>
   80de2:	f04f 32ff 	mov.w	r2, #4294967295
   80de6:	4b1e      	ldr	r3, [pc, #120]	; (80e60 <vTaskIncrementTick+0x108>)
   80de8:	601a      	str	r2, [r3, #0]
   80dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80dee:	4b18      	ldr	r3, [pc, #96]	; (80e50 <vTaskIncrementTick+0xf8>)
   80df0:	681b      	ldr	r3, [r3, #0]
   80df2:	68db      	ldr	r3, [r3, #12]
   80df4:	68dc      	ldr	r4, [r3, #12]
   80df6:	6863      	ldr	r3, [r4, #4]
   80df8:	4a14      	ldr	r2, [pc, #80]	; (80e4c <vTaskIncrementTick+0xf4>)
   80dfa:	6812      	ldr	r2, [r2, #0]
   80dfc:	4293      	cmp	r3, r2
   80dfe:	d903      	bls.n	80e08 <vTaskIncrementTick+0xb0>
   80e00:	4a17      	ldr	r2, [pc, #92]	; (80e60 <vTaskIncrementTick+0x108>)
   80e02:	6013      	str	r3, [r2, #0]
   80e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e08:	1d25      	adds	r5, r4, #4
   80e0a:	4628      	mov	r0, r5
   80e0c:	47b0      	blx	r6
   80e0e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80e10:	b113      	cbz	r3, 80e18 <vTaskIncrementTick+0xc0>
   80e12:	f104 0018 	add.w	r0, r4, #24
   80e16:	47b0      	blx	r6
   80e18:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80e1a:	683b      	ldr	r3, [r7, #0]
   80e1c:	4298      	cmp	r0, r3
   80e1e:	bf88      	it	hi
   80e20:	6038      	strhi	r0, [r7, #0]
   80e22:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80e26:	4629      	mov	r1, r5
   80e28:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80e2c:	4b0f      	ldr	r3, [pc, #60]	; (80e6c <vTaskIncrementTick+0x114>)
   80e2e:	4798      	blx	r3
   80e30:	4b07      	ldr	r3, [pc, #28]	; (80e50 <vTaskIncrementTick+0xf8>)
   80e32:	681b      	ldr	r3, [r3, #0]
   80e34:	681b      	ldr	r3, [r3, #0]
   80e36:	2b00      	cmp	r3, #0
   80e38:	d1d9      	bne.n	80dee <vTaskIncrementTick+0x96>
   80e3a:	e7d2      	b.n	80de2 <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
   80e3c:	4a0c      	ldr	r2, [pc, #48]	; (80e70 <vTaskIncrementTick+0x118>)
   80e3e:	6813      	ldr	r3, [r2, #0]
   80e40:	3301      	adds	r3, #1
   80e42:	6013      	str	r3, [r2, #0]
   80e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e48:	2007aac0 	.word	0x2007aac0
   80e4c:	2007aac4 	.word	0x2007aac4
   80e50:	2007a9f4 	.word	0x2007a9f4
   80e54:	000802b9 	.word	0x000802b9
   80e58:	2007aac8 	.word	0x2007aac8
   80e5c:	2007aaa4 	.word	0x2007aaa4
   80e60:	20070134 	.word	0x20070134
   80e64:	00080231 	.word	0x00080231
   80e68:	2007aa28 	.word	0x2007aa28
   80e6c:	000801d9 	.word	0x000801d9
   80e70:	2007a9dc 	.word	0x2007a9dc
   80e74:	2007aa2c 	.word	0x2007aa2c

00080e78 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   80e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   80e7c:	4b30      	ldr	r3, [pc, #192]	; (80f40 <xTaskResumeAll+0xc8>)
   80e7e:	681b      	ldr	r3, [r3, #0]
   80e80:	b91b      	cbnz	r3, 80e8a <xTaskResumeAll+0x12>
   80e82:	4b30      	ldr	r3, [pc, #192]	; (80f44 <xTaskResumeAll+0xcc>)
   80e84:	4798      	blx	r3
   80e86:	bf00      	nop
   80e88:	e7fd      	b.n	80e86 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   80e8a:	4b2f      	ldr	r3, [pc, #188]	; (80f48 <xTaskResumeAll+0xd0>)
   80e8c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   80e8e:	4b2c      	ldr	r3, [pc, #176]	; (80f40 <xTaskResumeAll+0xc8>)
   80e90:	681a      	ldr	r2, [r3, #0]
   80e92:	3a01      	subs	r2, #1
   80e94:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80e96:	681b      	ldr	r3, [r3, #0]
   80e98:	2b00      	cmp	r3, #0
   80e9a:	d149      	bne.n	80f30 <xTaskResumeAll+0xb8>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   80e9c:	4b2b      	ldr	r3, [pc, #172]	; (80f4c <xTaskResumeAll+0xd4>)
   80e9e:	681b      	ldr	r3, [r3, #0]
   80ea0:	bb03      	cbnz	r3, 80ee4 <xTaskResumeAll+0x6c>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   80ea2:	2400      	movs	r4, #0
   80ea4:	e047      	b.n	80f36 <xTaskResumeAll+0xbe>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   80ea6:	f8d8 300c 	ldr.w	r3, [r8, #12]
   80eaa:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   80eac:	f104 0018 	add.w	r0, r4, #24
   80eb0:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   80eb2:	f104 0904 	add.w	r9, r4, #4
   80eb6:	4648      	mov	r0, r9
   80eb8:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   80eba:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80ebc:	6833      	ldr	r3, [r6, #0]
   80ebe:	4298      	cmp	r0, r3
   80ec0:	bf88      	it	hi
   80ec2:	6030      	strhi	r0, [r6, #0]
   80ec4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80ec8:	4649      	mov	r1, r9
   80eca:	4b21      	ldr	r3, [pc, #132]	; (80f50 <xTaskResumeAll+0xd8>)
   80ecc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   80ed0:	4b20      	ldr	r3, [pc, #128]	; (80f54 <xTaskResumeAll+0xdc>)
   80ed2:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   80ed4:	4b20      	ldr	r3, [pc, #128]	; (80f58 <xTaskResumeAll+0xe0>)
   80ed6:	681b      	ldr	r3, [r3, #0]
   80ed8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   80eda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   80edc:	429a      	cmp	r2, r3
   80ede:	bf28      	it	cs
   80ee0:	2501      	movcs	r5, #1
   80ee2:	e004      	b.n	80eee <xTaskResumeAll+0x76>
   80ee4:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   80ee6:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80f78 <xTaskResumeAll+0x100>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   80eea:	4f1c      	ldr	r7, [pc, #112]	; (80f5c <xTaskResumeAll+0xe4>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   80eec:	4e1c      	ldr	r6, [pc, #112]	; (80f60 <xTaskResumeAll+0xe8>)
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   80eee:	f8d8 3000 	ldr.w	r3, [r8]
   80ef2:	2b00      	cmp	r3, #0
   80ef4:	d1d7      	bne.n	80ea6 <xTaskResumeAll+0x2e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80ef6:	4b1b      	ldr	r3, [pc, #108]	; (80f64 <xTaskResumeAll+0xec>)
   80ef8:	681b      	ldr	r3, [r3, #0]
   80efa:	b163      	cbz	r3, 80f16 <xTaskResumeAll+0x9e>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80efc:	4b19      	ldr	r3, [pc, #100]	; (80f64 <xTaskResumeAll+0xec>)
   80efe:	681b      	ldr	r3, [r3, #0]
   80f00:	b17b      	cbz	r3, 80f22 <xTaskResumeAll+0xaa>
					{
						vTaskIncrementTick();
   80f02:	4d19      	ldr	r5, [pc, #100]	; (80f68 <xTaskResumeAll+0xf0>)
						--uxMissedTicks;
   80f04:	4c17      	ldr	r4, [pc, #92]	; (80f64 <xTaskResumeAll+0xec>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   80f06:	47a8      	blx	r5
						--uxMissedTicks;
   80f08:	6823      	ldr	r3, [r4, #0]
   80f0a:	3b01      	subs	r3, #1
   80f0c:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   80f0e:	6823      	ldr	r3, [r4, #0]
   80f10:	2b00      	cmp	r3, #0
   80f12:	d1f8      	bne.n	80f06 <xTaskResumeAll+0x8e>
   80f14:	e005      	b.n	80f22 <xTaskResumeAll+0xaa>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   80f16:	2d01      	cmp	r5, #1
   80f18:	d003      	beq.n	80f22 <xTaskResumeAll+0xaa>
   80f1a:	4b14      	ldr	r3, [pc, #80]	; (80f6c <xTaskResumeAll+0xf4>)
   80f1c:	681b      	ldr	r3, [r3, #0]
   80f1e:	2b01      	cmp	r3, #1
   80f20:	d108      	bne.n	80f34 <xTaskResumeAll+0xbc>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   80f22:	2200      	movs	r2, #0
   80f24:	4b11      	ldr	r3, [pc, #68]	; (80f6c <xTaskResumeAll+0xf4>)
   80f26:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   80f28:	4b11      	ldr	r3, [pc, #68]	; (80f70 <xTaskResumeAll+0xf8>)
   80f2a:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   80f2c:	2401      	movs	r4, #1
   80f2e:	e002      	b.n	80f36 <xTaskResumeAll+0xbe>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   80f30:	2400      	movs	r4, #0
   80f32:	e000      	b.n	80f36 <xTaskResumeAll+0xbe>
   80f34:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   80f36:	4b0f      	ldr	r3, [pc, #60]	; (80f74 <xTaskResumeAll+0xfc>)
   80f38:	4798      	blx	r3

	return xAlreadyYielded;
}
   80f3a:	4620      	mov	r0, r4
   80f3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80f40:	2007aac0 	.word	0x2007aac0
   80f44:	000802b9 	.word	0x000802b9
   80f48:	000802c9 	.word	0x000802c9
   80f4c:	2007aad0 	.word	0x2007aad0
   80f50:	2007aa2c 	.word	0x2007aa2c
   80f54:	000801d9 	.word	0x000801d9
   80f58:	2007aaa8 	.word	0x2007aaa8
   80f5c:	00080231 	.word	0x00080231
   80f60:	2007aa28 	.word	0x2007aa28
   80f64:	2007a9dc 	.word	0x2007a9dc
   80f68:	00080d59 	.word	0x00080d59
   80f6c:	2007aad4 	.word	0x2007aad4
   80f70:	000802a9 	.word	0x000802a9
   80f74:	000802e9 	.word	0x000802e9
   80f78:	2007aaac 	.word	0x2007aaac

00080f7c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   80f7c:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   80f7e:	b180      	cbz	r0, 80fa2 <vTaskDelay+0x26>
   80f80:	4604      	mov	r4, r0
		{
			vTaskSuspendAll();
   80f82:	4b09      	ldr	r3, [pc, #36]	; (80fa8 <vTaskDelay+0x2c>)
   80f84:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   80f86:	4b09      	ldr	r3, [pc, #36]	; (80fac <vTaskDelay+0x30>)
   80f88:	681b      	ldr	r3, [r3, #0]
   80f8a:	441c      	add	r4, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   80f8c:	4b08      	ldr	r3, [pc, #32]	; (80fb0 <vTaskDelay+0x34>)
   80f8e:	6818      	ldr	r0, [r3, #0]
   80f90:	3004      	adds	r0, #4
   80f92:	4b08      	ldr	r3, [pc, #32]	; (80fb4 <vTaskDelay+0x38>)
   80f94:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   80f96:	4620      	mov	r0, r4
   80f98:	4b07      	ldr	r3, [pc, #28]	; (80fb8 <vTaskDelay+0x3c>)
   80f9a:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   80f9c:	4b07      	ldr	r3, [pc, #28]	; (80fbc <vTaskDelay+0x40>)
   80f9e:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   80fa0:	b908      	cbnz	r0, 80fa6 <vTaskDelay+0x2a>
		{
			portYIELD_WITHIN_API();
   80fa2:	4b07      	ldr	r3, [pc, #28]	; (80fc0 <vTaskDelay+0x44>)
   80fa4:	4798      	blx	r3
   80fa6:	bd10      	pop	{r4, pc}
   80fa8:	00080d29 	.word	0x00080d29
   80fac:	2007aac4 	.word	0x2007aac4
   80fb0:	2007aaa8 	.word	0x2007aaa8
   80fb4:	00080231 	.word	0x00080231
   80fb8:	00080a65 	.word	0x00080a65
   80fbc:	00080e79 	.word	0x00080e79
   80fc0:	000802a9 	.word	0x000802a9

00080fc4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   80fc4:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   80fc6:	4d16      	ldr	r5, [pc, #88]	; (81020 <prvIdleTask+0x5c>)
		{
			vTaskSuspendAll();
   80fc8:	f8df 807c 	ldr.w	r8, [pc, #124]	; 81048 <prvIdleTask+0x84>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   80fcc:	4f15      	ldr	r7, [pc, #84]	; (81024 <prvIdleTask+0x60>)
			xTaskResumeAll();
   80fce:	4e16      	ldr	r6, [pc, #88]	; (81028 <prvIdleTask+0x64>)
   80fd0:	e019      	b.n	81006 <prvIdleTask+0x42>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   80fd2:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   80fd4:	683c      	ldr	r4, [r7, #0]
			xTaskResumeAll();
   80fd6:	47b0      	blx	r6

			if( xListIsEmpty == pdFALSE )
   80fd8:	b1ac      	cbz	r4, 81006 <prvIdleTask+0x42>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   80fda:	4b14      	ldr	r3, [pc, #80]	; (8102c <prvIdleTask+0x68>)
   80fdc:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   80fde:	68fb      	ldr	r3, [r7, #12]
   80fe0:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   80fe2:	1d20      	adds	r0, r4, #4
   80fe4:	4b12      	ldr	r3, [pc, #72]	; (81030 <prvIdleTask+0x6c>)
   80fe6:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   80fe8:	4a12      	ldr	r2, [pc, #72]	; (81034 <prvIdleTask+0x70>)
   80fea:	6813      	ldr	r3, [r2, #0]
   80fec:	3b01      	subs	r3, #1
   80fee:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
   80ff0:	682b      	ldr	r3, [r5, #0]
   80ff2:	3b01      	subs	r3, #1
   80ff4:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   80ff6:	4b10      	ldr	r3, [pc, #64]	; (81038 <prvIdleTask+0x74>)
   80ff8:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   80ffa:	6b20      	ldr	r0, [r4, #48]	; 0x30
   80ffc:	f8df 904c 	ldr.w	r9, [pc, #76]	; 8104c <prvIdleTask+0x88>
   81000:	47c8      	blx	r9
		vPortFree( pxTCB );
   81002:	4620      	mov	r0, r4
   81004:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81006:	682b      	ldr	r3, [r5, #0]
   81008:	2b00      	cmp	r3, #0
   8100a:	d1e2      	bne.n	80fd2 <prvIdleTask+0xe>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   8100c:	4b0b      	ldr	r3, [pc, #44]	; (8103c <prvIdleTask+0x78>)
   8100e:	681b      	ldr	r3, [r3, #0]
   81010:	2b01      	cmp	r3, #1
   81012:	d901      	bls.n	81018 <prvIdleTask+0x54>
			{
				taskYIELD();
   81014:	4b0a      	ldr	r3, [pc, #40]	; (81040 <prvIdleTask+0x7c>)
   81016:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   81018:	4b0a      	ldr	r3, [pc, #40]	; (81044 <prvIdleTask+0x80>)
   8101a:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
   8101c:	e7d7      	b.n	80fce <prvIdleTask+0xa>
   8101e:	bf00      	nop
   81020:	2007a9fc 	.word	0x2007a9fc
   81024:	2007aa90 	.word	0x2007aa90
   81028:	00080e79 	.word	0x00080e79
   8102c:	000802c9 	.word	0x000802c9
   81030:	00080231 	.word	0x00080231
   81034:	2007aad0 	.word	0x2007aad0
   81038:	000802e9 	.word	0x000802e9
   8103c:	2007aa2c 	.word	0x2007aa2c
   81040:	000802a9 	.word	0x000802a9
   81044:	00082419 	.word	0x00082419
   81048:	00080d29 	.word	0x00080d29
   8104c:	000804e5 	.word	0x000804e5

00081050 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81050:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81052:	4b22      	ldr	r3, [pc, #136]	; (810dc <vTaskSwitchContext+0x8c>)
   81054:	681b      	ldr	r3, [r3, #0]
   81056:	b96b      	cbnz	r3, 81074 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81058:	4b21      	ldr	r3, [pc, #132]	; (810e0 <vTaskSwitchContext+0x90>)
   8105a:	681b      	ldr	r3, [r3, #0]
   8105c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81060:	009b      	lsls	r3, r3, #2
   81062:	4a20      	ldr	r2, [pc, #128]	; (810e4 <vTaskSwitchContext+0x94>)
   81064:	58d3      	ldr	r3, [r2, r3]
   81066:	b9cb      	cbnz	r3, 8109c <vTaskSwitchContext+0x4c>
   81068:	4b1d      	ldr	r3, [pc, #116]	; (810e0 <vTaskSwitchContext+0x90>)
   8106a:	681b      	ldr	r3, [r3, #0]
   8106c:	b143      	cbz	r3, 81080 <vTaskSwitchContext+0x30>
   8106e:	4a1c      	ldr	r2, [pc, #112]	; (810e0 <vTaskSwitchContext+0x90>)
   81070:	491c      	ldr	r1, [pc, #112]	; (810e4 <vTaskSwitchContext+0x94>)
   81072:	e009      	b.n	81088 <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81074:	2201      	movs	r2, #1
   81076:	4b1c      	ldr	r3, [pc, #112]	; (810e8 <vTaskSwitchContext+0x98>)
   81078:	601a      	str	r2, [r3, #0]
   8107a:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   8107c:	6813      	ldr	r3, [r2, #0]
   8107e:	b91b      	cbnz	r3, 81088 <vTaskSwitchContext+0x38>
   81080:	4b1a      	ldr	r3, [pc, #104]	; (810ec <vTaskSwitchContext+0x9c>)
   81082:	4798      	blx	r3
   81084:	bf00      	nop
   81086:	e7fd      	b.n	81084 <vTaskSwitchContext+0x34>
   81088:	6813      	ldr	r3, [r2, #0]
   8108a:	3b01      	subs	r3, #1
   8108c:	6013      	str	r3, [r2, #0]
   8108e:	6813      	ldr	r3, [r2, #0]
   81090:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81094:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   81098:	2b00      	cmp	r3, #0
   8109a:	d0ef      	beq.n	8107c <vTaskSwitchContext+0x2c>
   8109c:	4b10      	ldr	r3, [pc, #64]	; (810e0 <vTaskSwitchContext+0x90>)
   8109e:	681b      	ldr	r3, [r3, #0]
   810a0:	4a10      	ldr	r2, [pc, #64]	; (810e4 <vTaskSwitchContext+0x94>)
   810a2:	0099      	lsls	r1, r3, #2
   810a4:	18c8      	adds	r0, r1, r3
   810a6:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   810aa:	6844      	ldr	r4, [r0, #4]
   810ac:	6864      	ldr	r4, [r4, #4]
   810ae:	6044      	str	r4, [r0, #4]
   810b0:	4602      	mov	r2, r0
   810b2:	3208      	adds	r2, #8
   810b4:	4294      	cmp	r4, r2
   810b6:	d106      	bne.n	810c6 <vTaskSwitchContext+0x76>
   810b8:	6860      	ldr	r0, [r4, #4]
   810ba:	eb03 0183 	add.w	r1, r3, r3, lsl #2
   810be:	4a09      	ldr	r2, [pc, #36]	; (810e4 <vTaskSwitchContext+0x94>)
   810c0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   810c4:	6050      	str	r0, [r2, #4]
   810c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   810ca:	4a06      	ldr	r2, [pc, #24]	; (810e4 <vTaskSwitchContext+0x94>)
   810cc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   810d0:	685b      	ldr	r3, [r3, #4]
   810d2:	68da      	ldr	r2, [r3, #12]
   810d4:	4b06      	ldr	r3, [pc, #24]	; (810f0 <vTaskSwitchContext+0xa0>)
   810d6:	601a      	str	r2, [r3, #0]
   810d8:	bd10      	pop	{r4, pc}
   810da:	bf00      	nop
   810dc:	2007aac0 	.word	0x2007aac0
   810e0:	2007aa28 	.word	0x2007aa28
   810e4:	2007aa2c 	.word	0x2007aa2c
   810e8:	2007aad4 	.word	0x2007aad4
   810ec:	000802b9 	.word	0x000802b9
   810f0:	2007aaa8 	.word	0x2007aaa8

000810f4 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   810f4:	b538      	push	{r3, r4, r5, lr}
portTickType xTimeToWake;

	configASSERT( pxEventList );
   810f6:	b918      	cbnz	r0, 81100 <vTaskPlaceOnEventList+0xc>
   810f8:	4b0e      	ldr	r3, [pc, #56]	; (81134 <vTaskPlaceOnEventList+0x40>)
   810fa:	4798      	blx	r3
   810fc:	bf00      	nop
   810fe:	e7fd      	b.n	810fc <vTaskPlaceOnEventList+0x8>
   81100:	460c      	mov	r4, r1
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81102:	4d0d      	ldr	r5, [pc, #52]	; (81138 <vTaskPlaceOnEventList+0x44>)
   81104:	6829      	ldr	r1, [r5, #0]
   81106:	3118      	adds	r1, #24
   81108:	4b0c      	ldr	r3, [pc, #48]	; (8113c <vTaskPlaceOnEventList+0x48>)
   8110a:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8110c:	6828      	ldr	r0, [r5, #0]
   8110e:	3004      	adds	r0, #4
   81110:	4b0b      	ldr	r3, [pc, #44]	; (81140 <vTaskPlaceOnEventList+0x4c>)
   81112:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81114:	f1b4 3fff 	cmp.w	r4, #4294967295
   81118:	d105      	bne.n	81126 <vTaskPlaceOnEventList+0x32>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   8111a:	6829      	ldr	r1, [r5, #0]
   8111c:	3104      	adds	r1, #4
   8111e:	4809      	ldr	r0, [pc, #36]	; (81144 <vTaskPlaceOnEventList+0x50>)
   81120:	4b09      	ldr	r3, [pc, #36]	; (81148 <vTaskPlaceOnEventList+0x54>)
   81122:	4798      	blx	r3
   81124:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81126:	4b09      	ldr	r3, [pc, #36]	; (8114c <vTaskPlaceOnEventList+0x58>)
   81128:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   8112a:	4420      	add	r0, r4
   8112c:	4b08      	ldr	r3, [pc, #32]	; (81150 <vTaskPlaceOnEventList+0x5c>)
   8112e:	4798      	blx	r3
   81130:	bd38      	pop	{r3, r4, r5, pc}
   81132:	bf00      	nop
   81134:	000802b9 	.word	0x000802b9
   81138:	2007aaa8 	.word	0x2007aaa8
   8113c:	000801f5 	.word	0x000801f5
   81140:	00080231 	.word	0x00080231
   81144:	2007a9e0 	.word	0x2007a9e0
   81148:	000801d9 	.word	0x000801d9
   8114c:	2007aac4 	.word	0x2007aac4
   81150:	00080a65 	.word	0x00080a65

00081154 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81154:	b538      	push	{r3, r4, r5, lr}
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81156:	b918      	cbnz	r0, 81160 <vTaskPlaceOnEventListRestricted+0xc>
   81158:	4b09      	ldr	r3, [pc, #36]	; (81180 <vTaskPlaceOnEventListRestricted+0x2c>)
   8115a:	4798      	blx	r3
   8115c:	bf00      	nop
   8115e:	e7fd      	b.n	8115c <vTaskPlaceOnEventListRestricted+0x8>
   81160:	460d      	mov	r5, r1

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81162:	4c08      	ldr	r4, [pc, #32]	; (81184 <vTaskPlaceOnEventListRestricted+0x30>)
   81164:	6821      	ldr	r1, [r4, #0]
   81166:	3118      	adds	r1, #24
   81168:	4b07      	ldr	r3, [pc, #28]	; (81188 <vTaskPlaceOnEventListRestricted+0x34>)
   8116a:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8116c:	6820      	ldr	r0, [r4, #0]
   8116e:	3004      	adds	r0, #4
   81170:	4b06      	ldr	r3, [pc, #24]	; (8118c <vTaskPlaceOnEventListRestricted+0x38>)
   81172:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81174:	4b06      	ldr	r3, [pc, #24]	; (81190 <vTaskPlaceOnEventListRestricted+0x3c>)
   81176:	6818      	ldr	r0, [r3, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81178:	4428      	add	r0, r5
   8117a:	4b06      	ldr	r3, [pc, #24]	; (81194 <vTaskPlaceOnEventListRestricted+0x40>)
   8117c:	4798      	blx	r3
   8117e:	bd38      	pop	{r3, r4, r5, pc}
   81180:	000802b9 	.word	0x000802b9
   81184:	2007aaa8 	.word	0x2007aaa8
   81188:	000801d9 	.word	0x000801d9
   8118c:	00080231 	.word	0x00080231
   81190:	2007aac4 	.word	0x2007aac4
   81194:	00080a65 	.word	0x00080a65

00081198 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81198:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   8119a:	68c3      	ldr	r3, [r0, #12]
   8119c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   8119e:	b91c      	cbnz	r4, 811a8 <xTaskRemoveFromEventList+0x10>
   811a0:	4b16      	ldr	r3, [pc, #88]	; (811fc <xTaskRemoveFromEventList+0x64>)
   811a2:	4798      	blx	r3
   811a4:	bf00      	nop
   811a6:	e7fd      	b.n	811a4 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   811a8:	f104 0518 	add.w	r5, r4, #24
   811ac:	4628      	mov	r0, r5
   811ae:	4b14      	ldr	r3, [pc, #80]	; (81200 <xTaskRemoveFromEventList+0x68>)
   811b0:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   811b2:	4b14      	ldr	r3, [pc, #80]	; (81204 <xTaskRemoveFromEventList+0x6c>)
   811b4:	681b      	ldr	r3, [r3, #0]
   811b6:	b99b      	cbnz	r3, 811e0 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   811b8:	1d25      	adds	r5, r4, #4
   811ba:	4628      	mov	r0, r5
   811bc:	4b10      	ldr	r3, [pc, #64]	; (81200 <xTaskRemoveFromEventList+0x68>)
   811be:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   811c0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   811c2:	4b11      	ldr	r3, [pc, #68]	; (81208 <xTaskRemoveFromEventList+0x70>)
   811c4:	681b      	ldr	r3, [r3, #0]
   811c6:	4298      	cmp	r0, r3
   811c8:	bf84      	itt	hi
   811ca:	4b0f      	ldrhi	r3, [pc, #60]	; (81208 <xTaskRemoveFromEventList+0x70>)
   811cc:	6018      	strhi	r0, [r3, #0]
   811ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   811d2:	4629      	mov	r1, r5
   811d4:	4b0d      	ldr	r3, [pc, #52]	; (8120c <xTaskRemoveFromEventList+0x74>)
   811d6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   811da:	4b0d      	ldr	r3, [pc, #52]	; (81210 <xTaskRemoveFromEventList+0x78>)
   811dc:	4798      	blx	r3
   811de:	e003      	b.n	811e8 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   811e0:	4629      	mov	r1, r5
   811e2:	480c      	ldr	r0, [pc, #48]	; (81214 <xTaskRemoveFromEventList+0x7c>)
   811e4:	4b0a      	ldr	r3, [pc, #40]	; (81210 <xTaskRemoveFromEventList+0x78>)
   811e6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   811e8:	4b0b      	ldr	r3, [pc, #44]	; (81218 <xTaskRemoveFromEventList+0x80>)
   811ea:	681b      	ldr	r3, [r3, #0]
	else
	{
		xReturn = pdFALSE;
	}

	return xReturn;
   811ec:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   811ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
   811f0:	4298      	cmp	r0, r3
   811f2:	bf34      	ite	cc
   811f4:	2000      	movcc	r0, #0
   811f6:	2001      	movcs	r0, #1
   811f8:	bd38      	pop	{r3, r4, r5, pc}
   811fa:	bf00      	nop
   811fc:	000802b9 	.word	0x000802b9
   81200:	00080231 	.word	0x00080231
   81204:	2007aac0 	.word	0x2007aac0
   81208:	2007aa28 	.word	0x2007aa28
   8120c:	2007aa2c 	.word	0x2007aa2c
   81210:	000801d9 	.word	0x000801d9
   81214:	2007aaac 	.word	0x2007aaac
   81218:	2007aaa8 	.word	0x2007aaa8

0008121c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   8121c:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   8121e:	b918      	cbnz	r0, 81228 <vTaskSetTimeOutState+0xc>
   81220:	4b05      	ldr	r3, [pc, #20]	; (81238 <vTaskSetTimeOutState+0x1c>)
   81222:	4798      	blx	r3
   81224:	bf00      	nop
   81226:	e7fd      	b.n	81224 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81228:	4a04      	ldr	r2, [pc, #16]	; (8123c <vTaskSetTimeOutState+0x20>)
   8122a:	6812      	ldr	r2, [r2, #0]
   8122c:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   8122e:	4a04      	ldr	r2, [pc, #16]	; (81240 <vTaskSetTimeOutState+0x24>)
   81230:	6812      	ldr	r2, [r2, #0]
   81232:	6042      	str	r2, [r0, #4]
   81234:	bd08      	pop	{r3, pc}
   81236:	bf00      	nop
   81238:	000802b9 	.word	0x000802b9
   8123c:	2007aaa4 	.word	0x2007aaa4
   81240:	2007aac4 	.word	0x2007aac4

00081244 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81244:	b538      	push	{r3, r4, r5, lr}
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81246:	b918      	cbnz	r0, 81250 <xTaskCheckForTimeOut+0xc>
   81248:	4b19      	ldr	r3, [pc, #100]	; (812b0 <xTaskCheckForTimeOut+0x6c>)
   8124a:	4798      	blx	r3
   8124c:	bf00      	nop
   8124e:	e7fd      	b.n	8124c <xTaskCheckForTimeOut+0x8>
   81250:	460d      	mov	r5, r1
   81252:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
   81254:	b919      	cbnz	r1, 8125e <xTaskCheckForTimeOut+0x1a>
   81256:	4b16      	ldr	r3, [pc, #88]	; (812b0 <xTaskCheckForTimeOut+0x6c>)
   81258:	4798      	blx	r3
   8125a:	bf00      	nop
   8125c:	e7fd      	b.n	8125a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   8125e:	4b15      	ldr	r3, [pc, #84]	; (812b4 <xTaskCheckForTimeOut+0x70>)
   81260:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81262:	682b      	ldr	r3, [r5, #0]
   81264:	f1b3 3fff 	cmp.w	r3, #4294967295
   81268:	d018      	beq.n	8129c <xTaskCheckForTimeOut+0x58>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   8126a:	4a13      	ldr	r2, [pc, #76]	; (812b8 <xTaskCheckForTimeOut+0x74>)
   8126c:	6812      	ldr	r2, [r2, #0]
   8126e:	6821      	ldr	r1, [r4, #0]
   81270:	4291      	cmp	r1, r2
   81272:	d004      	beq.n	8127e <xTaskCheckForTimeOut+0x3a>
   81274:	4a11      	ldr	r2, [pc, #68]	; (812bc <xTaskCheckForTimeOut+0x78>)
   81276:	6812      	ldr	r2, [r2, #0]
   81278:	6861      	ldr	r1, [r4, #4]
   8127a:	4291      	cmp	r1, r2
   8127c:	d910      	bls.n	812a0 <xTaskCheckForTimeOut+0x5c>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   8127e:	4a0f      	ldr	r2, [pc, #60]	; (812bc <xTaskCheckForTimeOut+0x78>)
   81280:	6811      	ldr	r1, [r2, #0]
   81282:	6860      	ldr	r0, [r4, #4]
   81284:	1a09      	subs	r1, r1, r0
   81286:	428b      	cmp	r3, r1
   81288:	d90c      	bls.n	812a4 <xTaskCheckForTimeOut+0x60>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   8128a:	6812      	ldr	r2, [r2, #0]
   8128c:	1a12      	subs	r2, r2, r0
   8128e:	1a9b      	subs	r3, r3, r2
   81290:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81292:	4620      	mov	r0, r4
   81294:	4b0a      	ldr	r3, [pc, #40]	; (812c0 <xTaskCheckForTimeOut+0x7c>)
   81296:	4798      	blx	r3
			xReturn = pdFALSE;
   81298:	2400      	movs	r4, #0
   8129a:	e004      	b.n	812a6 <xTaskCheckForTimeOut+0x62>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   8129c:	2400      	movs	r4, #0
   8129e:	e002      	b.n	812a6 <xTaskCheckForTimeOut+0x62>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   812a0:	2401      	movs	r4, #1
   812a2:	e000      	b.n	812a6 <xTaskCheckForTimeOut+0x62>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   812a4:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   812a6:	4b07      	ldr	r3, [pc, #28]	; (812c4 <xTaskCheckForTimeOut+0x80>)
   812a8:	4798      	blx	r3

	return xReturn;
}
   812aa:	4620      	mov	r0, r4
   812ac:	bd38      	pop	{r3, r4, r5, pc}
   812ae:	bf00      	nop
   812b0:	000802b9 	.word	0x000802b9
   812b4:	000802c9 	.word	0x000802c9
   812b8:	2007aaa4 	.word	0x2007aaa4
   812bc:	2007aac4 	.word	0x2007aac4
   812c0:	0008121d 	.word	0x0008121d
   812c4:	000802e9 	.word	0x000802e9

000812c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   812c8:	2201      	movs	r2, #1
   812ca:	4b01      	ldr	r3, [pc, #4]	; (812d0 <vTaskMissedYield+0x8>)
   812cc:	601a      	str	r2, [r3, #0]
   812ce:	4770      	bx	lr
   812d0:	2007aad4 	.word	0x2007aad4

000812d4 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   812d4:	4b01      	ldr	r3, [pc, #4]	; (812dc <xTaskGetCurrentTaskHandle+0x8>)
   812d6:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   812d8:	4770      	bx	lr
   812da:	bf00      	nop
   812dc:	2007aaa8 	.word	0x2007aaa8

000812e0 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   812e0:	4b05      	ldr	r3, [pc, #20]	; (812f8 <xTaskGetSchedulerState+0x18>)
   812e2:	681b      	ldr	r3, [r3, #0]
   812e4:	b133      	cbz	r3, 812f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   812e6:	4b05      	ldr	r3, [pc, #20]	; (812fc <xTaskGetSchedulerState+0x1c>)
   812e8:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   812ea:	2b00      	cmp	r3, #0
   812ec:	bf0c      	ite	eq
   812ee:	2001      	moveq	r0, #1
   812f0:	2002      	movne	r0, #2
   812f2:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   812f4:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   812f6:	4770      	bx	lr
   812f8:	2007a9f8 	.word	0x2007a9f8
   812fc:	2007aac0 	.word	0x2007aac0

00081300 <vTaskPriorityInherit>:
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81300:	2800      	cmp	r0, #0
   81302:	d031      	beq.n	81368 <vTaskPriorityInherit+0x68>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81304:	b538      	push	{r3, r4, r5, lr}

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81306:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81308:	4918      	ldr	r1, [pc, #96]	; (8136c <vTaskPriorityInherit+0x6c>)
   8130a:	6809      	ldr	r1, [r1, #0]
   8130c:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   8130e:	428b      	cmp	r3, r1
   81310:	d229      	bcs.n	81366 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81312:	4916      	ldr	r1, [pc, #88]	; (8136c <vTaskPriorityInherit+0x6c>)
   81314:	6809      	ldr	r1, [r1, #0]
   81316:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
   81318:	f1c1 0105 	rsb	r1, r1, #5
   8131c:	6181      	str	r1, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   8131e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81322:	4913      	ldr	r1, [pc, #76]	; (81370 <vTaskPriorityInherit+0x70>)
   81324:	eb01 0383 	add.w	r3, r1, r3, lsl #2
   81328:	6941      	ldr	r1, [r0, #20]
   8132a:	4299      	cmp	r1, r3
   8132c:	d117      	bne.n	8135e <vTaskPriorityInherit+0x5e>
   8132e:	4605      	mov	r5, r0
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81330:	1d04      	adds	r4, r0, #4
   81332:	4620      	mov	r0, r4
   81334:	4b0f      	ldr	r3, [pc, #60]	; (81374 <vTaskPriorityInherit+0x74>)
   81336:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81338:	4b0c      	ldr	r3, [pc, #48]	; (8136c <vTaskPriorityInherit+0x6c>)
   8133a:	681b      	ldr	r3, [r3, #0]
   8133c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
   8133e:	62e8      	str	r0, [r5, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81340:	4b0d      	ldr	r3, [pc, #52]	; (81378 <vTaskPriorityInherit+0x78>)
   81342:	681b      	ldr	r3, [r3, #0]
   81344:	4298      	cmp	r0, r3
   81346:	bf84      	itt	hi
   81348:	4b0b      	ldrhi	r3, [pc, #44]	; (81378 <vTaskPriorityInherit+0x78>)
   8134a:	6018      	strhi	r0, [r3, #0]
   8134c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   81350:	4621      	mov	r1, r4
   81352:	4b07      	ldr	r3, [pc, #28]	; (81370 <vTaskPriorityInherit+0x70>)
   81354:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   81358:	4b08      	ldr	r3, [pc, #32]	; (8137c <vTaskPriorityInherit+0x7c>)
   8135a:	4798      	blx	r3
   8135c:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8135e:	4b03      	ldr	r3, [pc, #12]	; (8136c <vTaskPriorityInherit+0x6c>)
   81360:	681b      	ldr	r3, [r3, #0]
   81362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81364:	62c3      	str	r3, [r0, #44]	; 0x2c
   81366:	bd38      	pop	{r3, r4, r5, pc}
   81368:	4770      	bx	lr
   8136a:	bf00      	nop
   8136c:	2007aaa8 	.word	0x2007aaa8
   81370:	2007aa2c 	.word	0x2007aa2c
   81374:	00080231 	.word	0x00080231
   81378:	2007aa28 	.word	0x2007aa28
   8137c:	000801d9 	.word	0x000801d9

00081380 <vTaskPriorityDisinherit>:

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81380:	b1e8      	cbz	r0, 813be <vTaskPriorityDisinherit+0x3e>
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81382:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81384:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   81386:	6c82      	ldr	r2, [r0, #72]	; 0x48
   81388:	4291      	cmp	r1, r2
   8138a:	d017      	beq.n	813bc <vTaskPriorityDisinherit+0x3c>
   8138c:	4604      	mov	r4, r0
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   8138e:	1d05      	adds	r5, r0, #4
   81390:	4628      	mov	r0, r5
   81392:	4b0b      	ldr	r3, [pc, #44]	; (813c0 <vTaskPriorityDisinherit+0x40>)
   81394:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81396:	6ca0      	ldr	r0, [r4, #72]	; 0x48
   81398:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   8139a:	f1c0 0305 	rsb	r3, r0, #5
   8139e:	61a3      	str	r3, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   813a0:	4b08      	ldr	r3, [pc, #32]	; (813c4 <vTaskPriorityDisinherit+0x44>)
   813a2:	681b      	ldr	r3, [r3, #0]
   813a4:	4298      	cmp	r0, r3
   813a6:	bf84      	itt	hi
   813a8:	4b06      	ldrhi	r3, [pc, #24]	; (813c4 <vTaskPriorityDisinherit+0x44>)
   813aa:	6018      	strhi	r0, [r3, #0]
   813ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   813b0:	4629      	mov	r1, r5
   813b2:	4b05      	ldr	r3, [pc, #20]	; (813c8 <vTaskPriorityDisinherit+0x48>)
   813b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
   813b8:	4b04      	ldr	r3, [pc, #16]	; (813cc <vTaskPriorityDisinherit+0x4c>)
   813ba:	4798      	blx	r3
   813bc:	bd38      	pop	{r3, r4, r5, pc}
   813be:	4770      	bx	lr
   813c0:	00080231 	.word	0x00080231
   813c4:	2007aa28 	.word	0x2007aa28
   813c8:	2007aa2c 	.word	0x2007aa2c
   813cc:	000801d9 	.word	0x000801d9

000813d0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   813d0:	b508      	push	{r3, lr}
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   813d2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   813d4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
   813d6:	4291      	cmp	r1, r2
   813d8:	d80a      	bhi.n	813f0 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   813da:	1ad2      	subs	r2, r2, r3
   813dc:	6983      	ldr	r3, [r0, #24]
   813de:	429a      	cmp	r2, r3
   813e0:	d211      	bcs.n	81406 <prvInsertTimerInActiveList+0x36>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   813e2:	1d01      	adds	r1, r0, #4
   813e4:	4b0a      	ldr	r3, [pc, #40]	; (81410 <prvInsertTimerInActiveList+0x40>)
   813e6:	6818      	ldr	r0, [r3, #0]
   813e8:	4b0a      	ldr	r3, [pc, #40]	; (81414 <prvInsertTimerInActiveList+0x44>)
   813ea:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   813ec:	2000      	movs	r0, #0
   813ee:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   813f0:	429a      	cmp	r2, r3
   813f2:	d201      	bcs.n	813f8 <prvInsertTimerInActiveList+0x28>
   813f4:	4299      	cmp	r1, r3
   813f6:	d208      	bcs.n	8140a <prvInsertTimerInActiveList+0x3a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   813f8:	1d01      	adds	r1, r0, #4
   813fa:	4b07      	ldr	r3, [pc, #28]	; (81418 <prvInsertTimerInActiveList+0x48>)
   813fc:	6818      	ldr	r0, [r3, #0]
   813fe:	4b05      	ldr	r3, [pc, #20]	; (81414 <prvInsertTimerInActiveList+0x44>)
   81400:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81402:	2000      	movs	r0, #0
   81404:	bd08      	pop	{r3, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81406:	2001      	movs	r0, #1
   81408:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   8140a:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   8140c:	bd08      	pop	{r3, pc}
   8140e:	bf00      	nop
   81410:	2007ab10 	.word	0x2007ab10
   81414:	000801f5 	.word	0x000801f5
   81418:	2007aadc 	.word	0x2007aadc

0008141c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   8141c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   8141e:	4b0d      	ldr	r3, [pc, #52]	; (81454 <prvCheckForValidListAndQueue+0x38>)
   81420:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81422:	4b0d      	ldr	r3, [pc, #52]	; (81458 <prvCheckForValidListAndQueue+0x3c>)
   81424:	681b      	ldr	r3, [r3, #0]
   81426:	b98b      	cbnz	r3, 8144c <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81428:	4d0c      	ldr	r5, [pc, #48]	; (8145c <prvCheckForValidListAndQueue+0x40>)
   8142a:	4628      	mov	r0, r5
   8142c:	4e0c      	ldr	r6, [pc, #48]	; (81460 <prvCheckForValidListAndQueue+0x44>)
   8142e:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81430:	4c0c      	ldr	r4, [pc, #48]	; (81464 <prvCheckForValidListAndQueue+0x48>)
   81432:	4620      	mov	r0, r4
   81434:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81436:	4b0c      	ldr	r3, [pc, #48]	; (81468 <prvCheckForValidListAndQueue+0x4c>)
   81438:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   8143a:	4b0c      	ldr	r3, [pc, #48]	; (8146c <prvCheckForValidListAndQueue+0x50>)
   8143c:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   8143e:	2200      	movs	r2, #0
   81440:	210c      	movs	r1, #12
   81442:	2005      	movs	r0, #5
   81444:	4b0a      	ldr	r3, [pc, #40]	; (81470 <prvCheckForValidListAndQueue+0x54>)
   81446:	4798      	blx	r3
   81448:	4b03      	ldr	r3, [pc, #12]	; (81458 <prvCheckForValidListAndQueue+0x3c>)
   8144a:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   8144c:	4b09      	ldr	r3, [pc, #36]	; (81474 <prvCheckForValidListAndQueue+0x58>)
   8144e:	4798      	blx	r3
   81450:	bd70      	pop	{r4, r5, r6, pc}
   81452:	bf00      	nop
   81454:	000802c9 	.word	0x000802c9
   81458:	2007ab0c 	.word	0x2007ab0c
   8145c:	2007aae0 	.word	0x2007aae0
   81460:	000801b9 	.word	0x000801b9
   81464:	2007aaf4 	.word	0x2007aaf4
   81468:	2007aadc 	.word	0x2007aadc
   8146c:	2007ab10 	.word	0x2007ab10
   81470:	000806b5 	.word	0x000806b5
   81474:	000802e9 	.word	0x000802e9

00081478 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81478:	b510      	push	{r4, lr}
   8147a:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   8147c:	4b0b      	ldr	r3, [pc, #44]	; (814ac <xTimerCreateTimerTask+0x34>)
   8147e:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81480:	4b0b      	ldr	r3, [pc, #44]	; (814b0 <xTimerCreateTimerTask+0x38>)
   81482:	681b      	ldr	r3, [r3, #0]
   81484:	b163      	cbz	r3, 814a0 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81486:	2300      	movs	r3, #0
   81488:	9303      	str	r3, [sp, #12]
   8148a:	9302      	str	r3, [sp, #8]
   8148c:	9301      	str	r3, [sp, #4]
   8148e:	2204      	movs	r2, #4
   81490:	9200      	str	r2, [sp, #0]
   81492:	f44f 7282 	mov.w	r2, #260	; 0x104
   81496:	4907      	ldr	r1, [pc, #28]	; (814b4 <xTimerCreateTimerTask+0x3c>)
   81498:	4807      	ldr	r0, [pc, #28]	; (814b8 <xTimerCreateTimerTask+0x40>)
   8149a:	4c08      	ldr	r4, [pc, #32]	; (814bc <xTimerCreateTimerTask+0x44>)
   8149c:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   8149e:	b918      	cbnz	r0, 814a8 <xTimerCreateTimerTask+0x30>
   814a0:	4b07      	ldr	r3, [pc, #28]	; (814c0 <xTimerCreateTimerTask+0x48>)
   814a2:	4798      	blx	r3
   814a4:	bf00      	nop
   814a6:	e7fd      	b.n	814a4 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   814a8:	b004      	add	sp, #16
   814aa:	bd10      	pop	{r4, pc}
   814ac:	0008141d 	.word	0x0008141d
   814b0:	2007ab0c 	.word	0x2007ab0c
   814b4:	000853f0 	.word	0x000853f0
   814b8:	000815cd 	.word	0x000815cd
   814bc:	00080abd 	.word	0x00080abd
   814c0:	000802b9 	.word	0x000802b9

000814c4 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   814c4:	b530      	push	{r4, r5, lr}
   814c6:	b085      	sub	sp, #20
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   814c8:	4c0f      	ldr	r4, [pc, #60]	; (81508 <xTimerGenericCommand+0x44>)
   814ca:	6825      	ldr	r5, [r4, #0]
   814cc:	b1cd      	cbz	r5, 81502 <xTimerGenericCommand+0x3e>
   814ce:	461c      	mov	r4, r3
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   814d0:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   814d2:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   814d4:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   814d6:	b96c      	cbnz	r4, 814f4 <xTimerGenericCommand+0x30>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   814d8:	4b0c      	ldr	r3, [pc, #48]	; (8150c <xTimerGenericCommand+0x48>)
   814da:	4798      	blx	r3
   814dc:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   814de:	f04f 0300 	mov.w	r3, #0
   814e2:	bf0c      	ite	eq
   814e4:	9a08      	ldreq	r2, [sp, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   814e6:	461a      	movne	r2, r3
   814e8:	a901      	add	r1, sp, #4
   814ea:	4807      	ldr	r0, [pc, #28]	; (81508 <xTimerGenericCommand+0x44>)
   814ec:	6800      	ldr	r0, [r0, #0]
   814ee:	4c08      	ldr	r4, [pc, #32]	; (81510 <xTimerGenericCommand+0x4c>)
   814f0:	47a0      	blx	r4
   814f2:	e007      	b.n	81504 <xTimerGenericCommand+0x40>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   814f4:	2300      	movs	r3, #0
   814f6:	4622      	mov	r2, r4
   814f8:	a901      	add	r1, sp, #4
   814fa:	4628      	mov	r0, r5
   814fc:	4c05      	ldr	r4, [pc, #20]	; (81514 <xTimerGenericCommand+0x50>)
   814fe:	47a0      	blx	r4
   81500:	e000      	b.n	81504 <xTimerGenericCommand+0x40>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81502:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81504:	b005      	add	sp, #20
   81506:	bd30      	pop	{r4, r5, pc}
   81508:	2007ab0c 	.word	0x2007ab0c
   8150c:	000812e1 	.word	0x000812e1
   81510:	0008070d 	.word	0x0008070d
   81514:	0008082d 	.word	0x0008082d

00081518 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8151c:	b082      	sub	sp, #8
   8151e:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81520:	4b22      	ldr	r3, [pc, #136]	; (815ac <prvSampleTimeNow+0x94>)
   81522:	4798      	blx	r3
   81524:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81526:	4b22      	ldr	r3, [pc, #136]	; (815b0 <prvSampleTimeNow+0x98>)
   81528:	681b      	ldr	r3, [r3, #0]
   8152a:	4298      	cmp	r0, r3
   8152c:	d234      	bcs.n	81598 <prvSampleTimeNow+0x80>
   8152e:	e024      	b.n	8157a <prvSampleTimeNow+0x62>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81530:	68da      	ldr	r2, [r3, #12]
   81532:	f8d2 a000 	ldr.w	sl, [r2]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81536:	68db      	ldr	r3, [r3, #12]
   81538:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8153a:	1d25      	adds	r5, r4, #4
   8153c:	4628      	mov	r0, r5
   8153e:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81540:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81542:	4620      	mov	r0, r4
   81544:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81546:	69e3      	ldr	r3, [r4, #28]
   81548:	2b01      	cmp	r3, #1
   8154a:	d118      	bne.n	8157e <prvSampleTimeNow+0x66>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   8154c:	69a3      	ldr	r3, [r4, #24]
   8154e:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
   81550:	459a      	cmp	sl, r3
   81552:	d206      	bcs.n	81562 <prvSampleTimeNow+0x4a>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81554:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81556:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81558:	4629      	mov	r1, r5
   8155a:	6830      	ldr	r0, [r6, #0]
   8155c:	4b15      	ldr	r3, [pc, #84]	; (815b4 <prvSampleTimeNow+0x9c>)
   8155e:	4798      	blx	r3
   81560:	e00d      	b.n	8157e <prvSampleTimeNow+0x66>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81562:	2100      	movs	r1, #0
   81564:	9100      	str	r1, [sp, #0]
   81566:	460b      	mov	r3, r1
   81568:	4652      	mov	r2, sl
   8156a:	4620      	mov	r0, r4
   8156c:	4c12      	ldr	r4, [pc, #72]	; (815b8 <prvSampleTimeNow+0xa0>)
   8156e:	47a0      	blx	r4
				configASSERT( xResult );
   81570:	b928      	cbnz	r0, 8157e <prvSampleTimeNow+0x66>
   81572:	4b12      	ldr	r3, [pc, #72]	; (815bc <prvSampleTimeNow+0xa4>)
   81574:	4798      	blx	r3
   81576:	bf00      	nop
   81578:	e7fd      	b.n	81576 <prvSampleTimeNow+0x5e>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8157a:	4e11      	ldr	r6, [pc, #68]	; (815c0 <prvSampleTimeNow+0xa8>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8157c:	4f11      	ldr	r7, [pc, #68]	; (815c4 <prvSampleTimeNow+0xac>)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   8157e:	6833      	ldr	r3, [r6, #0]
   81580:	681a      	ldr	r2, [r3, #0]
   81582:	2a00      	cmp	r2, #0
   81584:	d1d4      	bne.n	81530 <prvSampleTimeNow+0x18>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81586:	4a10      	ldr	r2, [pc, #64]	; (815c8 <prvSampleTimeNow+0xb0>)
   81588:	6810      	ldr	r0, [r2, #0]
   8158a:	490d      	ldr	r1, [pc, #52]	; (815c0 <prvSampleTimeNow+0xa8>)
   8158c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
   8158e:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81590:	2301      	movs	r3, #1
   81592:	f8c9 3000 	str.w	r3, [r9]
   81596:	e002      	b.n	8159e <prvSampleTimeNow+0x86>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81598:	2300      	movs	r3, #0
   8159a:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   8159e:	4b04      	ldr	r3, [pc, #16]	; (815b0 <prvSampleTimeNow+0x98>)
   815a0:	f8c3 8000 	str.w	r8, [r3]

	return xTimeNow;
}
   815a4:	4640      	mov	r0, r8
   815a6:	b002      	add	sp, #8
   815a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   815ac:	00080d39 	.word	0x00080d39
   815b0:	2007ab08 	.word	0x2007ab08
   815b4:	000801f5 	.word	0x000801f5
   815b8:	000814c5 	.word	0x000814c5
   815bc:	000802b9 	.word	0x000802b9
   815c0:	2007aadc 	.word	0x2007aadc
   815c4:	00080231 	.word	0x00080231
   815c8:	2007ab10 	.word	0x2007ab10

000815cc <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   815cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   815d0:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   815d2:	4d4d      	ldr	r5, [pc, #308]	; (81708 <prvTimerTask+0x13c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   815d4:	f8df 8160 	ldr.w	r8, [pc, #352]	; 81738 <prvTimerTask+0x16c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   815d8:	4b4c      	ldr	r3, [pc, #304]	; (8170c <prvTimerTask+0x140>)
   815da:	681b      	ldr	r3, [r3, #0]
   815dc:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   815de:	2a00      	cmp	r2, #0
   815e0:	f000 8088 	beq.w	816f4 <prvTimerTask+0x128>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   815e4:	68db      	ldr	r3, [r3, #12]
   815e6:	681e      	ldr	r6, [r3, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   815e8:	4b49      	ldr	r3, [pc, #292]	; (81710 <prvTimerTask+0x144>)
   815ea:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   815ec:	a803      	add	r0, sp, #12
   815ee:	4b49      	ldr	r3, [pc, #292]	; (81714 <prvTimerTask+0x148>)
   815f0:	4798      	blx	r3
   815f2:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   815f4:	9b03      	ldr	r3, [sp, #12]
   815f6:	2b00      	cmp	r3, #0
   815f8:	d130      	bne.n	8165c <prvTimerTask+0x90>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   815fa:	4286      	cmp	r6, r0
   815fc:	d824      	bhi.n	81648 <prvTimerTask+0x7c>
			{
				xTaskResumeAll();
   815fe:	4b46      	ldr	r3, [pc, #280]	; (81718 <prvTimerTask+0x14c>)
   81600:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81602:	4b42      	ldr	r3, [pc, #264]	; (8170c <prvTimerTask+0x140>)
   81604:	681b      	ldr	r3, [r3, #0]
   81606:	68db      	ldr	r3, [r3, #12]
   81608:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   8160a:	1d20      	adds	r0, r4, #4
   8160c:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8160e:	69e3      	ldr	r3, [r4, #28]
   81610:	2b01      	cmp	r3, #1
   81612:	d114      	bne.n	8163e <prvTimerTask+0x72>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   81614:	69a1      	ldr	r1, [r4, #24]
   81616:	4633      	mov	r3, r6
   81618:	463a      	mov	r2, r7
   8161a:	4431      	add	r1, r6
   8161c:	4620      	mov	r0, r4
   8161e:	4f3f      	ldr	r7, [pc, #252]	; (8171c <prvTimerTask+0x150>)
   81620:	47b8      	blx	r7
   81622:	2801      	cmp	r0, #1
   81624:	d10b      	bne.n	8163e <prvTimerTask+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81626:	2100      	movs	r1, #0
   81628:	9100      	str	r1, [sp, #0]
   8162a:	460b      	mov	r3, r1
   8162c:	4632      	mov	r2, r6
   8162e:	4620      	mov	r0, r4
   81630:	4e3b      	ldr	r6, [pc, #236]	; (81720 <prvTimerTask+0x154>)
   81632:	47b0      	blx	r6
			configASSERT( xResult );
   81634:	b918      	cbnz	r0, 8163e <prvTimerTask+0x72>
   81636:	4b3b      	ldr	r3, [pc, #236]	; (81724 <prvTimerTask+0x158>)
   81638:	4798      	blx	r3
   8163a:	bf00      	nop
   8163c:	e7fd      	b.n	8163a <prvTimerTask+0x6e>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8163e:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81640:	4620      	mov	r0, r4
   81642:	4798      	blx	r3
   81644:	e00c      	b.n	81660 <prvTimerTask+0x94>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   81646:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81648:	1bf1      	subs	r1, r6, r7
   8164a:	6828      	ldr	r0, [r5, #0]
   8164c:	4b36      	ldr	r3, [pc, #216]	; (81728 <prvTimerTask+0x15c>)
   8164e:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   81650:	4b31      	ldr	r3, [pc, #196]	; (81718 <prvTimerTask+0x14c>)
   81652:	4798      	blx	r3
   81654:	b920      	cbnz	r0, 81660 <prvTimerTask+0x94>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   81656:	4b35      	ldr	r3, [pc, #212]	; (8172c <prvTimerTask+0x160>)
   81658:	4798      	blx	r3
   8165a:	e001      	b.n	81660 <prvTimerTask+0x94>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   8165c:	4b2e      	ldr	r3, [pc, #184]	; (81718 <prvTimerTask+0x14c>)
   8165e:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81660:	a802      	add	r0, sp, #8
   81662:	4b2c      	ldr	r3, [pc, #176]	; (81714 <prvTimerTask+0x148>)
   81664:	4798      	blx	r3
   81666:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   81668:	4e31      	ldr	r6, [pc, #196]	; (81730 <prvTimerTask+0x164>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   8166a:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 8171c <prvTimerTask+0x150>
   8166e:	e039      	b.n	816e4 <prvTimerTask+0x118>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   81670:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   81672:	b11c      	cbz	r4, 8167c <prvTimerTask+0xb0>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   81674:	6963      	ldr	r3, [r4, #20]
   81676:	b10b      	cbz	r3, 8167c <prvTimerTask+0xb0>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   81678:	1d20      	adds	r0, r4, #4
   8167a:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   8167c:	9b03      	ldr	r3, [sp, #12]
   8167e:	2b02      	cmp	r3, #2
   81680:	d020      	beq.n	816c4 <prvTimerTask+0xf8>
   81682:	2b03      	cmp	r3, #3
   81684:	d02b      	beq.n	816de <prvTimerTask+0x112>
   81686:	2b00      	cmp	r3, #0
   81688:	d12c      	bne.n	816e4 <prvTimerTask+0x118>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   8168a:	9904      	ldr	r1, [sp, #16]
   8168c:	69a0      	ldr	r0, [r4, #24]
   8168e:	460b      	mov	r3, r1
   81690:	463a      	mov	r2, r7
   81692:	4401      	add	r1, r0
   81694:	4620      	mov	r0, r4
   81696:	47c8      	blx	r9
   81698:	2801      	cmp	r0, #1
   8169a:	d123      	bne.n	816e4 <prvTimerTask+0x118>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   8169c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8169e:	4620      	mov	r0, r4
   816a0:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   816a2:	69e3      	ldr	r3, [r4, #28]
   816a4:	2b01      	cmp	r3, #1
   816a6:	d11d      	bne.n	816e4 <prvTimerTask+0x118>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   816a8:	69a2      	ldr	r2, [r4, #24]
   816aa:	2100      	movs	r1, #0
   816ac:	9100      	str	r1, [sp, #0]
   816ae:	460b      	mov	r3, r1
   816b0:	9804      	ldr	r0, [sp, #16]
   816b2:	4402      	add	r2, r0
   816b4:	4620      	mov	r0, r4
   816b6:	4c1a      	ldr	r4, [pc, #104]	; (81720 <prvTimerTask+0x154>)
   816b8:	47a0      	blx	r4
						configASSERT( xResult );
   816ba:	b998      	cbnz	r0, 816e4 <prvTimerTask+0x118>
   816bc:	4b19      	ldr	r3, [pc, #100]	; (81724 <prvTimerTask+0x158>)
   816be:	4798      	blx	r3
   816c0:	bf00      	nop
   816c2:	e7fd      	b.n	816c0 <prvTimerTask+0xf4>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   816c4:	9904      	ldr	r1, [sp, #16]
   816c6:	61a1      	str	r1, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   816c8:	b919      	cbnz	r1, 816d2 <prvTimerTask+0x106>
   816ca:	4b16      	ldr	r3, [pc, #88]	; (81724 <prvTimerTask+0x158>)
   816cc:	4798      	blx	r3
   816ce:	bf00      	nop
   816d0:	e7fd      	b.n	816ce <prvTimerTask+0x102>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   816d2:	463b      	mov	r3, r7
   816d4:	463a      	mov	r2, r7
   816d6:	4439      	add	r1, r7
   816d8:	4620      	mov	r0, r4
   816da:	47c8      	blx	r9
   816dc:	e002      	b.n	816e4 <prvTimerTask+0x118>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   816de:	4620      	mov	r0, r4
   816e0:	4b14      	ldr	r3, [pc, #80]	; (81734 <prvTimerTask+0x168>)
   816e2:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   816e4:	2300      	movs	r3, #0
   816e6:	461a      	mov	r2, r3
   816e8:	a903      	add	r1, sp, #12
   816ea:	6828      	ldr	r0, [r5, #0]
   816ec:	47b0      	blx	r6
   816ee:	2800      	cmp	r0, #0
   816f0:	d1be      	bne.n	81670 <prvTimerTask+0xa4>
   816f2:	e771      	b.n	815d8 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   816f4:	4b06      	ldr	r3, [pc, #24]	; (81710 <prvTimerTask+0x144>)
   816f6:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   816f8:	a803      	add	r0, sp, #12
   816fa:	4b06      	ldr	r3, [pc, #24]	; (81714 <prvTimerTask+0x148>)
   816fc:	4798      	blx	r3
   816fe:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81700:	9b03      	ldr	r3, [sp, #12]
   81702:	2b00      	cmp	r3, #0
   81704:	d09f      	beq.n	81646 <prvTimerTask+0x7a>
   81706:	e7a9      	b.n	8165c <prvTimerTask+0x90>
   81708:	2007ab0c 	.word	0x2007ab0c
   8170c:	2007aadc 	.word	0x2007aadc
   81710:	00080d29 	.word	0x00080d29
   81714:	00081519 	.word	0x00081519
   81718:	00080e79 	.word	0x00080e79
   8171c:	000813d1 	.word	0x000813d1
   81720:	000814c5 	.word	0x000814c5
   81724:	000802b9 	.word	0x000802b9
   81728:	00080a19 	.word	0x00080a19
   8172c:	000802a9 	.word	0x000802a9
   81730:	000808bd 	.word	0x000808bd
   81734:	000804e5 	.word	0x000804e5
   81738:	00080231 	.word	0x00080231

0008173c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8173c:	3801      	subs	r0, #1
   8173e:	2802      	cmp	r0, #2
   81740:	d815      	bhi.n	8176e <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   81742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81746:	460e      	mov	r6, r1
   81748:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8174a:	b19a      	cbz	r2, 81774 <_write+0x38>
   8174c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8174e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 81788 <_write+0x4c>
   81752:	4f0c      	ldr	r7, [pc, #48]	; (81784 <_write+0x48>)
   81754:	f8d8 0000 	ldr.w	r0, [r8]
   81758:	f815 1b01 	ldrb.w	r1, [r5], #1
   8175c:	683b      	ldr	r3, [r7, #0]
   8175e:	4798      	blx	r3
   81760:	2800      	cmp	r0, #0
   81762:	db0a      	blt.n	8177a <_write+0x3e>
   81764:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81766:	3c01      	subs	r4, #1
   81768:	d1f4      	bne.n	81754 <_write+0x18>
   8176a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8176e:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   81772:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81774:	2000      	movs	r0, #0
   81776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   8177a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   8177e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81782:	bf00      	nop
   81784:	2007abcc 	.word	0x2007abcc
   81788:	2007abd0 	.word	0x2007abd0

0008178c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   8178c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8178e:	23ac      	movs	r3, #172	; 0xac
   81790:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81792:	680b      	ldr	r3, [r1, #0]
   81794:	684a      	ldr	r2, [r1, #4]
   81796:	fbb3 f3f2 	udiv	r3, r3, r2
   8179a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   8179c:	1e5c      	subs	r4, r3, #1
   8179e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   817a2:	4294      	cmp	r4, r2
   817a4:	d80a      	bhi.n	817bc <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   817a6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   817a8:	688b      	ldr	r3, [r1, #8]
   817aa:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   817ac:	f240 2302 	movw	r3, #514	; 0x202
   817b0:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   817b4:	2350      	movs	r3, #80	; 0x50
   817b6:	6003      	str	r3, [r0, #0]

	return 0;
   817b8:	2000      	movs	r0, #0
   817ba:	e000      	b.n	817be <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   817bc:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   817be:	bc10      	pop	{r4}
   817c0:	4770      	bx	lr
   817c2:	bf00      	nop

000817c4 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   817c4:	6943      	ldr	r3, [r0, #20]
   817c6:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   817ca:	bf1a      	itte	ne
   817cc:	61c1      	strne	r1, [r0, #28]
	return 0;
   817ce:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   817d0:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   817d2:	4770      	bx	lr

000817d4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   817d4:	6943      	ldr	r3, [r0, #20]
   817d6:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   817da:	bf1d      	ittte	ne
   817dc:	6983      	ldrne	r3, [r0, #24]
   817de:	700b      	strbne	r3, [r1, #0]
	return 0;
   817e0:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   817e2:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   817e4:	4770      	bx	lr
   817e6:	bf00      	nop

000817e8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   817e8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   817ea:	480e      	ldr	r0, [pc, #56]	; (81824 <sysclk_init+0x3c>)
   817ec:	4b0e      	ldr	r3, [pc, #56]	; (81828 <sysclk_init+0x40>)
   817ee:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   817f0:	213e      	movs	r1, #62	; 0x3e
   817f2:	2000      	movs	r0, #0
   817f4:	4b0d      	ldr	r3, [pc, #52]	; (8182c <sysclk_init+0x44>)
   817f6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   817f8:	4c0d      	ldr	r4, [pc, #52]	; (81830 <sysclk_init+0x48>)
   817fa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   817fc:	2800      	cmp	r0, #0
   817fe:	d0fc      	beq.n	817fa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81800:	4b0c      	ldr	r3, [pc, #48]	; (81834 <sysclk_init+0x4c>)
   81802:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81804:	4a0c      	ldr	r2, [pc, #48]	; (81838 <sysclk_init+0x50>)
   81806:	4b0d      	ldr	r3, [pc, #52]	; (8183c <sysclk_init+0x54>)
   81808:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8180a:	4c0d      	ldr	r4, [pc, #52]	; (81840 <sysclk_init+0x58>)
   8180c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8180e:	2800      	cmp	r0, #0
   81810:	d0fc      	beq.n	8180c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81812:	2010      	movs	r0, #16
   81814:	4b0b      	ldr	r3, [pc, #44]	; (81844 <sysclk_init+0x5c>)
   81816:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81818:	4b0b      	ldr	r3, [pc, #44]	; (81848 <sysclk_init+0x60>)
   8181a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8181c:	4801      	ldr	r0, [pc, #4]	; (81824 <sysclk_init+0x3c>)
   8181e:	4b02      	ldr	r3, [pc, #8]	; (81828 <sysclk_init+0x40>)
   81820:	4798      	blx	r3
   81822:	bd10      	pop	{r4, pc}
   81824:	0501bd00 	.word	0x0501bd00
   81828:	200700a5 	.word	0x200700a5
   8182c:	00081bed 	.word	0x00081bed
   81830:	00081c41 	.word	0x00081c41
   81834:	00081c51 	.word	0x00081c51
   81838:	200d3f01 	.word	0x200d3f01
   8183c:	400e0600 	.word	0x400e0600
   81840:	00081c61 	.word	0x00081c61
   81844:	00081b85 	.word	0x00081b85
   81848:	00082061 	.word	0x00082061

0008184c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   8184c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8184e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81852:	4b16      	ldr	r3, [pc, #88]	; (818ac <board_init+0x60>)
   81854:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   81856:	200b      	movs	r0, #11
   81858:	4c15      	ldr	r4, [pc, #84]	; (818b0 <board_init+0x64>)
   8185a:	47a0      	blx	r4
   8185c:	200c      	movs	r0, #12
   8185e:	47a0      	blx	r4
   81860:	200d      	movs	r0, #13
   81862:	47a0      	blx	r4
   81864:	200e      	movs	r0, #14
   81866:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81868:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8186c:	203b      	movs	r0, #59	; 0x3b
   8186e:	4c11      	ldr	r4, [pc, #68]	; (818b4 <board_init+0x68>)
   81870:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   81872:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81876:	2055      	movs	r0, #85	; 0x55
   81878:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   8187a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8187e:	2056      	movs	r0, #86	; 0x56
   81880:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   81882:	490d      	ldr	r1, [pc, #52]	; (818b8 <board_init+0x6c>)
   81884:	2068      	movs	r0, #104	; 0x68
   81886:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81888:	490c      	ldr	r1, [pc, #48]	; (818bc <board_init+0x70>)
   8188a:	205c      	movs	r0, #92	; 0x5c
   8188c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8188e:	4a0c      	ldr	r2, [pc, #48]	; (818c0 <board_init+0x74>)
   81890:	f44f 7140 	mov.w	r1, #768	; 0x300
   81894:	480b      	ldr	r0, [pc, #44]	; (818c4 <board_init+0x78>)
   81896:	4b0c      	ldr	r3, [pc, #48]	; (818c8 <board_init+0x7c>)
   81898:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   8189a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8189e:	202b      	movs	r0, #43	; 0x2b
   818a0:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   818a2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   818a6:	202a      	movs	r0, #42	; 0x2a
   818a8:	47a0      	blx	r4
   818aa:	bd10      	pop	{r4, pc}
   818ac:	400e1a50 	.word	0x400e1a50
   818b0:	00081c81 	.word	0x00081c81
   818b4:	00081971 	.word	0x00081971
   818b8:	28000079 	.word	0x28000079
   818bc:	28000001 	.word	0x28000001
   818c0:	08000001 	.word	0x08000001
   818c4:	400e0e00 	.word	0x400e0e00
   818c8:	00081a45 	.word	0x00081a45

000818cc <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   818cc:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   818ce:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   818d2:	d016      	beq.n	81902 <pio_set_peripheral+0x36>
   818d4:	d804      	bhi.n	818e0 <pio_set_peripheral+0x14>
   818d6:	b1c1      	cbz	r1, 8190a <pio_set_peripheral+0x3e>
   818d8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   818dc:	d00a      	beq.n	818f4 <pio_set_peripheral+0x28>
   818de:	e013      	b.n	81908 <pio_set_peripheral+0x3c>
   818e0:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   818e4:	d011      	beq.n	8190a <pio_set_peripheral+0x3e>
   818e6:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   818ea:	d00e      	beq.n	8190a <pio_set_peripheral+0x3e>
   818ec:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   818f0:	d10a      	bne.n	81908 <pio_set_peripheral+0x3c>
   818f2:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   818f4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   818f6:	6f03      	ldr	r3, [r0, #112]	; 0x70
   818f8:	400b      	ands	r3, r1
   818fa:	ea23 0302 	bic.w	r3, r3, r2
   818fe:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81900:	e002      	b.n	81908 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   81902:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81904:	4313      	orrs	r3, r2
   81906:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81908:	6042      	str	r2, [r0, #4]
   8190a:	4770      	bx	lr

0008190c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   8190c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8190e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   81912:	bf14      	ite	ne
   81914:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81916:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81918:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   8191c:	bf14      	ite	ne
   8191e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81920:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   81922:	f012 0f02 	tst.w	r2, #2
   81926:	d002      	beq.n	8192e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   81928:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   8192c:	e004      	b.n	81938 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   8192e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   81932:	bf18      	it	ne
   81934:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   81938:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8193a:	6001      	str	r1, [r0, #0]
   8193c:	4770      	bx	lr
   8193e:	bf00      	nop

00081940 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81940:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81942:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81944:	9c01      	ldr	r4, [sp, #4]
   81946:	b10c      	cbz	r4, 8194c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   81948:	6641      	str	r1, [r0, #100]	; 0x64
   8194a:	e000      	b.n	8194e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8194c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   8194e:	b10b      	cbz	r3, 81954 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   81950:	6501      	str	r1, [r0, #80]	; 0x50
   81952:	e000      	b.n	81956 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   81954:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   81956:	b10a      	cbz	r2, 8195c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   81958:	6301      	str	r1, [r0, #48]	; 0x30
   8195a:	e000      	b.n	8195e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8195c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8195e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81960:	6001      	str	r1, [r0, #0]
}
   81962:	bc10      	pop	{r4}
   81964:	4770      	bx	lr
   81966:	bf00      	nop

00081968 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81968:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8196a:	4770      	bx	lr

0008196c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8196c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8196e:	4770      	bx	lr

00081970 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81970:	b570      	push	{r4, r5, r6, lr}
   81972:	b082      	sub	sp, #8
   81974:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81976:	0943      	lsrs	r3, r0, #5
   81978:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8197c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81980:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81982:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   81986:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8198a:	d030      	beq.n	819ee <pio_configure_pin+0x7e>
   8198c:	d806      	bhi.n	8199c <pio_configure_pin+0x2c>
   8198e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81992:	d00a      	beq.n	819aa <pio_configure_pin+0x3a>
   81994:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81998:	d018      	beq.n	819cc <pio_configure_pin+0x5c>
   8199a:	e049      	b.n	81a30 <pio_configure_pin+0xc0>
   8199c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   819a0:	d030      	beq.n	81a04 <pio_configure_pin+0x94>
   819a2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   819a6:	d02d      	beq.n	81a04 <pio_configure_pin+0x94>
   819a8:	e042      	b.n	81a30 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   819aa:	f000 001f 	and.w	r0, r0, #31
   819ae:	2601      	movs	r6, #1
   819b0:	4086      	lsls	r6, r0
   819b2:	4632      	mov	r2, r6
   819b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   819b8:	4620      	mov	r0, r4
   819ba:	4b1f      	ldr	r3, [pc, #124]	; (81a38 <pio_configure_pin+0xc8>)
   819bc:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   819be:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   819c2:	bf14      	ite	ne
   819c4:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   819c6:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   819c8:	2001      	movs	r0, #1
   819ca:	e032      	b.n	81a32 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   819cc:	f000 001f 	and.w	r0, r0, #31
   819d0:	2601      	movs	r6, #1
   819d2:	4086      	lsls	r6, r0
   819d4:	4632      	mov	r2, r6
   819d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   819da:	4620      	mov	r0, r4
   819dc:	4b16      	ldr	r3, [pc, #88]	; (81a38 <pio_configure_pin+0xc8>)
   819de:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   819e0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   819e4:	bf14      	ite	ne
   819e6:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   819e8:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   819ea:	2001      	movs	r0, #1
   819ec:	e021      	b.n	81a32 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   819ee:	f000 011f 	and.w	r1, r0, #31
   819f2:	2601      	movs	r6, #1
   819f4:	462a      	mov	r2, r5
   819f6:	fa06 f101 	lsl.w	r1, r6, r1
   819fa:	4620      	mov	r0, r4
   819fc:	4b0f      	ldr	r3, [pc, #60]	; (81a3c <pio_configure_pin+0xcc>)
   819fe:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81a00:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   81a02:	e016      	b.n	81a32 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81a04:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   81a08:	f000 011f 	and.w	r1, r0, #31
   81a0c:	2601      	movs	r6, #1
   81a0e:	ea05 0306 	and.w	r3, r5, r6
   81a12:	9300      	str	r3, [sp, #0]
   81a14:	f3c5 0380 	ubfx	r3, r5, #2, #1
   81a18:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81a1c:	bf14      	ite	ne
   81a1e:	2200      	movne	r2, #0
   81a20:	2201      	moveq	r2, #1
   81a22:	fa06 f101 	lsl.w	r1, r6, r1
   81a26:	4620      	mov	r0, r4
   81a28:	4c05      	ldr	r4, [pc, #20]	; (81a40 <pio_configure_pin+0xd0>)
   81a2a:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81a2c:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81a2e:	e000      	b.n	81a32 <pio_configure_pin+0xc2>

	default:
		return 0;
   81a30:	2000      	movs	r0, #0
	}

	return 1;
}
   81a32:	b002      	add	sp, #8
   81a34:	bd70      	pop	{r4, r5, r6, pc}
   81a36:	bf00      	nop
   81a38:	000818cd 	.word	0x000818cd
   81a3c:	0008190d 	.word	0x0008190d
   81a40:	00081941 	.word	0x00081941

00081a44 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   81a44:	b570      	push	{r4, r5, r6, lr}
   81a46:	b082      	sub	sp, #8
   81a48:	4605      	mov	r5, r0
   81a4a:	460e      	mov	r6, r1
   81a4c:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81a4e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   81a52:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81a56:	d026      	beq.n	81aa6 <pio_configure_pin_group+0x62>
   81a58:	d806      	bhi.n	81a68 <pio_configure_pin_group+0x24>
   81a5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81a5e:	d00a      	beq.n	81a76 <pio_configure_pin_group+0x32>
   81a60:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81a64:	d013      	beq.n	81a8e <pio_configure_pin_group+0x4a>
   81a66:	e034      	b.n	81ad2 <pio_configure_pin_group+0x8e>
   81a68:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81a6c:	d01f      	beq.n	81aae <pio_configure_pin_group+0x6a>
   81a6e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81a72:	d01c      	beq.n	81aae <pio_configure_pin_group+0x6a>
   81a74:	e02d      	b.n	81ad2 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81a76:	460a      	mov	r2, r1
   81a78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81a7c:	4b16      	ldr	r3, [pc, #88]	; (81ad8 <pio_configure_pin_group+0x94>)
   81a7e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81a80:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81a84:	bf14      	ite	ne
   81a86:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81a88:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81a8a:	2001      	movs	r0, #1
   81a8c:	e022      	b.n	81ad4 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81a8e:	460a      	mov	r2, r1
   81a90:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81a94:	4b10      	ldr	r3, [pc, #64]	; (81ad8 <pio_configure_pin_group+0x94>)
   81a96:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81a98:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81a9c:	bf14      	ite	ne
   81a9e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81aa0:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81aa2:	2001      	movs	r0, #1
   81aa4:	e016      	b.n	81ad4 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   81aa6:	4b0d      	ldr	r3, [pc, #52]	; (81adc <pio_configure_pin_group+0x98>)
   81aa8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81aaa:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   81aac:	e012      	b.n	81ad4 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81aae:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   81ab2:	f004 0301 	and.w	r3, r4, #1
   81ab6:	9300      	str	r3, [sp, #0]
   81ab8:	f3c4 0380 	ubfx	r3, r4, #2, #1
   81abc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81ac0:	bf14      	ite	ne
   81ac2:	2200      	movne	r2, #0
   81ac4:	2201      	moveq	r2, #1
   81ac6:	4631      	mov	r1, r6
   81ac8:	4628      	mov	r0, r5
   81aca:	4c05      	ldr	r4, [pc, #20]	; (81ae0 <pio_configure_pin_group+0x9c>)
   81acc:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81ace:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81ad0:	e000      	b.n	81ad4 <pio_configure_pin_group+0x90>

	default:
		return 0;
   81ad2:	2000      	movs	r0, #0
	}

	return 1;
}
   81ad4:	b002      	add	sp, #8
   81ad6:	bd70      	pop	{r4, r5, r6, pc}
   81ad8:	000818cd 	.word	0x000818cd
   81adc:	0008190d 	.word	0x0008190d
   81ae0:	00081941 	.word	0x00081941

00081ae4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81ae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81ae8:	4604      	mov	r4, r0
   81aea:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81aec:	4b0e      	ldr	r3, [pc, #56]	; (81b28 <pio_handler_process+0x44>)
   81aee:	4798      	blx	r3
   81af0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81af2:	4620      	mov	r0, r4
   81af4:	4b0d      	ldr	r3, [pc, #52]	; (81b2c <pio_handler_process+0x48>)
   81af6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81af8:	4005      	ands	r5, r0
   81afa:	d013      	beq.n	81b24 <pio_handler_process+0x40>
   81afc:	4c0c      	ldr	r4, [pc, #48]	; (81b30 <pio_handler_process+0x4c>)
   81afe:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   81b02:	6823      	ldr	r3, [r4, #0]
   81b04:	4543      	cmp	r3, r8
   81b06:	d108      	bne.n	81b1a <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81b08:	6861      	ldr	r1, [r4, #4]
   81b0a:	4229      	tst	r1, r5
   81b0c:	d005      	beq.n	81b1a <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81b0e:	68e3      	ldr	r3, [r4, #12]
   81b10:	4640      	mov	r0, r8
   81b12:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   81b14:	6863      	ldr	r3, [r4, #4]
   81b16:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   81b1a:	42b4      	cmp	r4, r6
   81b1c:	d002      	beq.n	81b24 <pio_handler_process+0x40>
   81b1e:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   81b20:	2d00      	cmp	r5, #0
   81b22:	d1ee      	bne.n	81b02 <pio_handler_process+0x1e>
   81b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81b28:	00081969 	.word	0x00081969
   81b2c:	0008196d 	.word	0x0008196d
   81b30:	2007ab14 	.word	0x2007ab14

00081b34 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81b34:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81b36:	210b      	movs	r1, #11
   81b38:	4801      	ldr	r0, [pc, #4]	; (81b40 <PIOA_Handler+0xc>)
   81b3a:	4b02      	ldr	r3, [pc, #8]	; (81b44 <PIOA_Handler+0x10>)
   81b3c:	4798      	blx	r3
   81b3e:	bd08      	pop	{r3, pc}
   81b40:	400e0e00 	.word	0x400e0e00
   81b44:	00081ae5 	.word	0x00081ae5

00081b48 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81b48:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   81b4a:	210c      	movs	r1, #12
   81b4c:	4801      	ldr	r0, [pc, #4]	; (81b54 <PIOB_Handler+0xc>)
   81b4e:	4b02      	ldr	r3, [pc, #8]	; (81b58 <PIOB_Handler+0x10>)
   81b50:	4798      	blx	r3
   81b52:	bd08      	pop	{r3, pc}
   81b54:	400e1000 	.word	0x400e1000
   81b58:	00081ae5 	.word	0x00081ae5

00081b5c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81b5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81b5e:	210d      	movs	r1, #13
   81b60:	4801      	ldr	r0, [pc, #4]	; (81b68 <PIOC_Handler+0xc>)
   81b62:	4b02      	ldr	r3, [pc, #8]	; (81b6c <PIOC_Handler+0x10>)
   81b64:	4798      	blx	r3
   81b66:	bd08      	pop	{r3, pc}
   81b68:	400e1200 	.word	0x400e1200
   81b6c:	00081ae5 	.word	0x00081ae5

00081b70 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81b70:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81b72:	210e      	movs	r1, #14
   81b74:	4801      	ldr	r0, [pc, #4]	; (81b7c <PIOD_Handler+0xc>)
   81b76:	4b02      	ldr	r3, [pc, #8]	; (81b80 <PIOD_Handler+0x10>)
   81b78:	4798      	blx	r3
   81b7a:	bd08      	pop	{r3, pc}
   81b7c:	400e1400 	.word	0x400e1400
   81b80:	00081ae5 	.word	0x00081ae5

00081b84 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81b84:	4a18      	ldr	r2, [pc, #96]	; (81be8 <pmc_switch_mck_to_pllack+0x64>)
   81b86:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81b8c:	4318      	orrs	r0, r3
   81b8e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81b90:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81b92:	f013 0f08 	tst.w	r3, #8
   81b96:	d003      	beq.n	81ba0 <pmc_switch_mck_to_pllack+0x1c>
   81b98:	e009      	b.n	81bae <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81b9a:	3b01      	subs	r3, #1
   81b9c:	d103      	bne.n	81ba6 <pmc_switch_mck_to_pllack+0x22>
   81b9e:	e01e      	b.n	81bde <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81ba0:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81ba4:	4910      	ldr	r1, [pc, #64]	; (81be8 <pmc_switch_mck_to_pllack+0x64>)
   81ba6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81ba8:	f012 0f08 	tst.w	r2, #8
   81bac:	d0f5      	beq.n	81b9a <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81bae:	4a0e      	ldr	r2, [pc, #56]	; (81be8 <pmc_switch_mck_to_pllack+0x64>)
   81bb0:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81bb2:	f023 0303 	bic.w	r3, r3, #3
   81bb6:	f043 0302 	orr.w	r3, r3, #2
   81bba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81bbc:	6e90      	ldr	r0, [r2, #104]	; 0x68
   81bbe:	f010 0008 	ands.w	r0, r0, #8
   81bc2:	d004      	beq.n	81bce <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81bc4:	2000      	movs	r0, #0
   81bc6:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   81bc8:	3b01      	subs	r3, #1
   81bca:	d103      	bne.n	81bd4 <pmc_switch_mck_to_pllack+0x50>
   81bcc:	e009      	b.n	81be2 <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81bce:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81bd2:	4905      	ldr	r1, [pc, #20]	; (81be8 <pmc_switch_mck_to_pllack+0x64>)
   81bd4:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81bd6:	f012 0f08 	tst.w	r2, #8
   81bda:	d0f5      	beq.n	81bc8 <pmc_switch_mck_to_pllack+0x44>
   81bdc:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81bde:	2001      	movs	r0, #1
   81be0:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81be2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81be4:	4770      	bx	lr
   81be6:	bf00      	nop
   81be8:	400e0600 	.word	0x400e0600

00081bec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81bec:	b138      	cbz	r0, 81bfe <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81bee:	4911      	ldr	r1, [pc, #68]	; (81c34 <pmc_switch_mainck_to_xtal+0x48>)
   81bf0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   81bf2:	4a11      	ldr	r2, [pc, #68]	; (81c38 <pmc_switch_mainck_to_xtal+0x4c>)
   81bf4:	401a      	ands	r2, r3
   81bf6:	4b11      	ldr	r3, [pc, #68]	; (81c3c <pmc_switch_mainck_to_xtal+0x50>)
   81bf8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81bfa:	620b      	str	r3, [r1, #32]
   81bfc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81bfe:	480d      	ldr	r0, [pc, #52]	; (81c34 <pmc_switch_mainck_to_xtal+0x48>)
   81c00:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   81c02:	0209      	lsls	r1, r1, #8
   81c04:	b289      	uxth	r1, r1
   81c06:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   81c0a:	f023 0303 	bic.w	r3, r3, #3
   81c0e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81c12:	f043 0301 	orr.w	r3, r3, #1
   81c16:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81c18:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81c1a:	4602      	mov	r2, r0
   81c1c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81c1e:	f013 0f01 	tst.w	r3, #1
   81c22:	d0fb      	beq.n	81c1c <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81c24:	4a03      	ldr	r2, [pc, #12]	; (81c34 <pmc_switch_mainck_to_xtal+0x48>)
   81c26:	6a13      	ldr	r3, [r2, #32]
   81c28:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81c2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81c30:	6213      	str	r3, [r2, #32]
   81c32:	4770      	bx	lr
   81c34:	400e0600 	.word	0x400e0600
   81c38:	fec8fffc 	.word	0xfec8fffc
   81c3c:	01370002 	.word	0x01370002

00081c40 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81c40:	4b02      	ldr	r3, [pc, #8]	; (81c4c <pmc_osc_is_ready_mainck+0xc>)
   81c42:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81c44:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81c48:	4770      	bx	lr
   81c4a:	bf00      	nop
   81c4c:	400e0600 	.word	0x400e0600

00081c50 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81c50:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81c54:	4b01      	ldr	r3, [pc, #4]	; (81c5c <pmc_disable_pllack+0xc>)
   81c56:	629a      	str	r2, [r3, #40]	; 0x28
   81c58:	4770      	bx	lr
   81c5a:	bf00      	nop
   81c5c:	400e0600 	.word	0x400e0600

00081c60 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81c60:	4b02      	ldr	r3, [pc, #8]	; (81c6c <pmc_is_locked_pllack+0xc>)
   81c62:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81c64:	f000 0002 	and.w	r0, r0, #2
   81c68:	4770      	bx	lr
   81c6a:	bf00      	nop
   81c6c:	400e0600 	.word	0x400e0600

00081c70 <pmc_disable_upll_clock>:
/**
 * \brief Disable UPLL clock.
 */
void pmc_disable_upll_clock(void)
{
	PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
   81c70:	4a02      	ldr	r2, [pc, #8]	; (81c7c <pmc_disable_upll_clock+0xc>)
   81c72:	69d3      	ldr	r3, [r2, #28]
   81c74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   81c78:	61d3      	str	r3, [r2, #28]
   81c7a:	4770      	bx	lr
   81c7c:	400e0600 	.word	0x400e0600

00081c80 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81c80:	282c      	cmp	r0, #44	; 0x2c
   81c82:	d81e      	bhi.n	81cc2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81c84:	281f      	cmp	r0, #31
   81c86:	d80c      	bhi.n	81ca2 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81c88:	4b11      	ldr	r3, [pc, #68]	; (81cd0 <pmc_enable_periph_clk+0x50>)
   81c8a:	699a      	ldr	r2, [r3, #24]
   81c8c:	2301      	movs	r3, #1
   81c8e:	4083      	lsls	r3, r0
   81c90:	4393      	bics	r3, r2
   81c92:	d018      	beq.n	81cc6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81c94:	2301      	movs	r3, #1
   81c96:	fa03 f000 	lsl.w	r0, r3, r0
   81c9a:	4b0d      	ldr	r3, [pc, #52]	; (81cd0 <pmc_enable_periph_clk+0x50>)
   81c9c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81c9e:	2000      	movs	r0, #0
   81ca0:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   81ca2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81ca4:	4b0a      	ldr	r3, [pc, #40]	; (81cd0 <pmc_enable_periph_clk+0x50>)
   81ca6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81caa:	2301      	movs	r3, #1
   81cac:	4083      	lsls	r3, r0
   81cae:	4393      	bics	r3, r2
   81cb0:	d00b      	beq.n	81cca <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   81cb2:	2301      	movs	r3, #1
   81cb4:	fa03 f000 	lsl.w	r0, r3, r0
   81cb8:	4b05      	ldr	r3, [pc, #20]	; (81cd0 <pmc_enable_periph_clk+0x50>)
   81cba:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81cbe:	2000      	movs	r0, #0
   81cc0:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   81cc2:	2001      	movs	r0, #1
   81cc4:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81cc6:	2000      	movs	r0, #0
   81cc8:	4770      	bx	lr
   81cca:	2000      	movs	r0, #0
}
   81ccc:	4770      	bx	lr
   81cce:	bf00      	nop
   81cd0:	400e0600 	.word	0x400e0600

00081cd4 <pmc_enable_waitmode>:
 */
void pmc_enable_waitmode(void)
{
	uint32_t i;

	PMC->PMC_FSMR |= PMC_FSMR_LPM; /* Enter Wait mode */
   81cd4:	4a0a      	ldr	r2, [pc, #40]	; (81d00 <pmc_enable_waitmode+0x2c>)
   81cd6:	6f13      	ldr	r3, [r2, #112]	; 0x70
   81cd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81cdc:	6713      	str	r3, [r2, #112]	; 0x70
	SCB->SCR &= (uint32_t) ~ SCB_SCR_SLEEPDEEP_Msk; /* Deep sleep */
   81cde:	4a09      	ldr	r2, [pc, #36]	; (81d04 <pmc_enable_waitmode+0x30>)
   81ce0:	6913      	ldr	r3, [r2, #16]
   81ce2:	f023 0304 	bic.w	r3, r3, #4
   81ce6:	6113      	str	r3, [r2, #16]
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
   81ce8:	bf20      	wfe
   81cea:	f44f 73fa 	mov.w	r3, #500	; 0x1f4

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
   81cee:	bf00      	nop
	__WFE();

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
   81cf0:	3b01      	subs	r3, #1
   81cf2:	d1fc      	bne.n	81cee <pmc_enable_waitmode+0x1a>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
   81cf4:	4a02      	ldr	r2, [pc, #8]	; (81d00 <pmc_enable_waitmode+0x2c>)
   81cf6:	6a13      	ldr	r3, [r2, #32]
   81cf8:	f013 0f08 	tst.w	r3, #8
   81cfc:	d0fb      	beq.n	81cf6 <pmc_enable_waitmode+0x22>

}
   81cfe:	4770      	bx	lr
   81d00:	400e0600 	.word	0x400e0600
   81d04:	e000ed00 	.word	0xe000ed00

00081d08 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
   81d08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	switch (sleep_mode) {
   81d0c:	1e43      	subs	r3, r0, #1
   81d0e:	2b04      	cmp	r3, #4
   81d10:	f200 8133 	bhi.w	81f7a <pmc_sleep+0x272>
   81d14:	e8df f013 	tbh	[pc, r3, lsl #1]
   81d18:	00050005 	.word	0x00050005
   81d1c:	001d001d 	.word	0x001d001d
   81d20:	0125      	.short	0x0125
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
		cpu_irq_enable();
		__WFI();
		break;
#else
		PMC->PMC_FSMR &= (uint32_t)~PMC_FSMR_LPM;
   81d22:	4a97      	ldr	r2, [pc, #604]	; (81f80 <pmc_sleep+0x278>)
   81d24:	6f13      	ldr	r3, [r2, #112]	; 0x70
   81d26:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
   81d2a:	6713      	str	r3, [r2, #112]	; 0x70
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
   81d2c:	4a95      	ldr	r2, [pc, #596]	; (81f84 <pmc_sleep+0x27c>)
   81d2e:	6913      	ldr	r3, [r2, #16]
   81d30:	f023 0304 	bic.w	r3, r3, #4
   81d34:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
   81d36:	2201      	movs	r2, #1
   81d38:	4b93      	ldr	r3, [pc, #588]	; (81f88 <pmc_sleep+0x280>)
   81d3a:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   81d3c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81d40:	b662      	cpsie	i
		if (sleep_mode == SAM_PM_SMODE_SLEEP_WFI)
   81d42:	2802      	cmp	r0, #2
   81d44:	d102      	bne.n	81d4c <pmc_sleep+0x44>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
   81d46:	bf30      	wfi
   81d48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
   81d4c:	bf20      	wfe
   81d4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81d52:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   81d54:	f3bf 8f5f 	dmb	sy
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
#endif
		cpu_irq_disable();
   81d58:	2200      	movs	r2, #0
   81d5a:	4b8b      	ldr	r3, [pc, #556]	; (81f88 <pmc_sleep+0x280>)
   81d5c:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
   81d5e:	2201      	movs	r2, #1
   81d60:	4b8a      	ldr	r3, [pc, #552]	; (81f8c <pmc_sleep+0x284>)
   81d62:	701a      	strb	r2, [r3, #0]
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
   81d64:	4b86      	ldr	r3, [pc, #536]	; (81f80 <pmc_sleep+0x278>)
   81d66:	f8d3 8020 	ldr.w	r8, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
   81d6a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
   81d6c:	4a88      	ldr	r2, [pc, #544]	; (81f90 <pmc_sleep+0x288>)
   81d6e:	f8d2 a000 	ldr.w	sl, [r2]
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
   81d72:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81d76:	f8d2 9000 	ldr.w	r9, [r2]

	if (p_osc_setting) {
		*p_osc_setting = mor;
	}
	if (p_pll0_setting) {
		*p_pll0_setting = PMC->CKGR_PLLAR;
   81d7a:	6a9f      	ldr	r7, [r3, #40]	; 0x28
	}
	if (p_pll1_setting) {
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
#elif (SAM3U || SAM3XA)
		*p_pll1_setting = PMC->CKGR_UCKR;
   81d7c:	f8d3 b01c 	ldr.w	fp, [r3, #28]
		*p_fmr_setting1 = fmr1;
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
   81d80:	f448 125c 	orr.w	r2, r8, #3604480	; 0x370000
   81d84:	f042 0208 	orr.w	r2, r2, #8
   81d88:	621a      	str	r2, [r3, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
   81d8a:	f005 0603 	and.w	r6, r5, #3
   81d8e:	2e01      	cmp	r6, #1
   81d90:	d90a      	bls.n	81da8 <pmc_sleep+0xa0>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
   81d92:	f025 0103 	bic.w	r1, r5, #3
   81d96:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
   81d9a:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   81d9c:	461a      	mov	r2, r3
   81d9e:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81da0:	f013 0f08 	tst.w	r3, #8
   81da4:	d0fb      	beq.n	81d9e <pmc_sleep+0x96>
   81da6:	e000      	b.n	81daa <pmc_sleep+0xa2>
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
	uint32_t mckr = PMC->PMC_MCKR;
   81da8:	4629      	mov	r1, r5
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
		PMC->PMC_MCKR = mckr;
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
   81daa:	f011 0f70 	tst.w	r1, #112	; 0x70
   81dae:	d008      	beq.n	81dc2 <pmc_sleep+0xba>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
   81db0:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
   81db4:	4b72      	ldr	r3, [pc, #456]	; (81f80 <pmc_sleep+0x278>)
   81db6:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
   81db8:	461a      	mov	r2, r3
   81dba:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81dbc:	f013 0f08 	tst.w	r3, #8
   81dc0:	d0fb      	beq.n	81dba <pmc_sleep+0xb2>
   81dc2:	4604      	mov	r4, r0
	}
	/* Disable PLLs */
	pmc_disable_pllack();
   81dc4:	4b73      	ldr	r3, [pc, #460]	; (81f94 <pmc_sleep+0x28c>)
   81dc6:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
#elif (SAM3U || SAM3XA)
	pmc_disable_upll_clock();
   81dc8:	4b73      	ldr	r3, [pc, #460]	; (81f98 <pmc_sleep+0x290>)
   81dca:	4798      	blx	r3
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   81dcc:	4a6c      	ldr	r2, [pc, #432]	; (81f80 <pmc_sleep+0x278>)
   81dce:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81dd0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
   81dd4:	d0fb      	beq.n	81dce <pmc_sleep+0xc6>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   81dd6:	4a6a      	ldr	r2, [pc, #424]	; (81f80 <pmc_sleep+0x278>)
   81dd8:	6a13      	ldr	r3, [r2, #32]
   81dda:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   81dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   81de2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81de6:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   81de8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81dea:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   81dee:	d0fb      	beq.n	81de8 <pmc_sleep+0xe0>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
   81df0:	f42a 6370 	bic.w	r3, sl, #3840	; 0xf00
   81df4:	4a66      	ldr	r2, [pc, #408]	; (81f90 <pmc_sleep+0x288>)
   81df6:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
   81df8:	f429 6370 	bic.w	r3, r9, #3840	; 0xf00
   81dfc:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81e00:	6013      	str	r3, [r2, #0]
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
   81e02:	2c04      	cmp	r4, #4
   81e04:	d109      	bne.n	81e1a <pmc_sleep+0x112>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81e06:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
   81e0a:	6a13      	ldr	r3, [r2, #32]
   81e0c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81e10:	f023 0301 	bic.w	r3, r3, #1
   81e14:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81e18:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
   81e1a:	4c5b      	ldr	r4, [pc, #364]	; (81f88 <pmc_sleep+0x280>)
   81e1c:	2301      	movs	r3, #1
   81e1e:	7023      	strb	r3, [r4, #0]
   81e20:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81e24:	b662      	cpsie	i

		pmc_enable_waitmode();
   81e26:	4b5d      	ldr	r3, [pc, #372]	; (81f9c <pmc_sleep+0x294>)
   81e28:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81e2a:	b672      	cpsid	i
   81e2c:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
   81e30:	2300      	movs	r3, #0
   81e32:	7023      	strb	r3, [r4, #0]
{
	uint32_t mckr;
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
   81e34:	f018 0f02 	tst.w	r8, #2
   81e38:	d00f      	beq.n	81e5a <pmc_sleep+0x152>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81e3a:	4a51      	ldr	r2, [pc, #324]	; (81f80 <pmc_sleep+0x278>)
   81e3c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   81e3e:	4958      	ldr	r1, [pc, #352]	; (81fa0 <pmc_sleep+0x298>)
   81e40:	4019      	ands	r1, r3
   81e42:	4b58      	ldr	r3, [pc, #352]	; (81fa4 <pmc_sleep+0x29c>)
   81e44:	430b      	orrs	r3, r1
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81e46:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   81e48:	6a13      	ldr	r3, [r2, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
   81e4a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81e4e:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   81e52:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   81e56:	6213      	str	r3, [r2, #32]
   81e58:	e02f      	b.n	81eba <pmc_sleep+0x1b2>
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
   81e5a:	f018 0f01 	tst.w	r8, #1
   81e5e:	d02c      	beq.n	81eba <pmc_sleep+0x1b2>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
   81e60:	4b47      	ldr	r3, [pc, #284]	; (81f80 <pmc_sleep+0x278>)
   81e62:	6a1b      	ldr	r3, [r3, #32]
   81e64:	f013 0f01 	tst.w	r3, #1
   81e68:	d10e      	bne.n	81e88 <pmc_sleep+0x180>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81e6a:	4a45      	ldr	r2, [pc, #276]	; (81f80 <pmc_sleep+0x278>)
   81e6c:	6a13      	ldr	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
   81e6e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81e72:	f023 0303 	bic.w	r3, r3, #3
   81e76:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81e7a:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81e7e:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81e80:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81e82:	f013 0f01 	tst.w	r3, #1
   81e86:	d0fb      	beq.n	81e80 <pmc_sleep+0x178>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
   81e88:	4b3d      	ldr	r3, [pc, #244]	; (81f80 <pmc_sleep+0x278>)
   81e8a:	6a1b      	ldr	r3, [r3, #32]
   81e8c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81e90:	d10a      	bne.n	81ea8 <pmc_sleep+0x1a0>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81e92:	4a3b      	ldr	r2, [pc, #236]	; (81f80 <pmc_sleep+0x278>)
   81e94:	6a13      	ldr	r3, [r2, #32]
   81e96:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81e9e:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
   81ea0:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81ea2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   81ea6:	d0fb      	beq.n	81ea0 <pmc_sleep+0x198>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   81ea8:	4a35      	ldr	r2, [pc, #212]	; (81f80 <pmc_sleep+0x278>)
   81eaa:	6a13      	ldr	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
   81eac:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81eb0:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   81eb4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
   81eb8:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
   81eba:	4b3b      	ldr	r3, [pc, #236]	; (81fa8 <pmc_sleep+0x2a0>)
   81ebc:	403b      	ands	r3, r7
   81ebe:	b12b      	cbz	r3, 81ecc <pmc_sleep+0x1c4>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
   81ec0:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
   81ec4:	4b2e      	ldr	r3, [pc, #184]	; (81f80 <pmc_sleep+0x278>)
   81ec6:	629f      	str	r7, [r3, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
   81ec8:	2202      	movs	r2, #2
   81eca:	e000      	b.n	81ece <pmc_sleep+0x1c6>
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
   81ecc:	2200      	movs	r2, #0
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
		PMC->CKGR_PLLBR = pll1_setting;
		pll_sr |= PMC_SR_LOCKB;
	}
#elif (SAM3U || SAM3XA)
	if (pll1_setting & CKGR_UCKR_UPLLEN) {
   81ece:	f41b 3f80 	tst.w	fp, #65536	; 0x10000
   81ed2:	d004      	beq.n	81ede <pmc_sleep+0x1d6>
		PMC->CKGR_UCKR = pll1_setting;
   81ed4:	4b2a      	ldr	r3, [pc, #168]	; (81f80 <pmc_sleep+0x278>)
   81ed6:	f8c3 b01c 	str.w	fp, [r3, #28]
		pll_sr |= PMC_SR_LOCKU;
   81eda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
   81ede:	2e02      	cmp	r6, #2
   81ee0:	d002      	beq.n	81ee8 <pmc_sleep+0x1e0>
   81ee2:	2e03      	cmp	r6, #3
   81ee4:	d006      	beq.n	81ef4 <pmc_sleep+0x1ec>
   81ee6:	e00a      	b.n	81efe <pmc_sleep+0x1f6>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
   81ee8:	4925      	ldr	r1, [pc, #148]	; (81f80 <pmc_sleep+0x278>)
   81eea:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   81eec:	f013 0f02 	tst.w	r3, #2
   81ef0:	d0fb      	beq.n	81eea <pmc_sleep+0x1e2>
   81ef2:	e004      	b.n	81efe <pmc_sleep+0x1f6>
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
		break;
#elif (SAM3U || SAM3XA)
	case PMC_MCKR_CSS_UPLL_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKU));
   81ef4:	4922      	ldr	r1, [pc, #136]	; (81f80 <pmc_sleep+0x278>)
   81ef6:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   81ef8:	f013 0f40 	tst.w	r3, #64	; 0x40
   81efc:	d0fb      	beq.n	81ef6 <pmc_sleep+0x1ee>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
   81efe:	4820      	ldr	r0, [pc, #128]	; (81f80 <pmc_sleep+0x278>)
   81f00:	6b03      	ldr	r3, [r0, #48]	; 0x30

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
		| (mck_setting & PMC_MCKR_PRES_Msk);
   81f02:	f023 0170 	bic.w	r1, r3, #112	; 0x70
   81f06:	f005 0370 	and.w	r3, r5, #112	; 0x70
   81f0a:	430b      	orrs	r3, r1

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
   81f0c:	6303      	str	r3, [r0, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   81f0e:	4601      	mov	r1, r0
   81f10:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   81f12:	f013 0f08 	tst.w	r3, #8
   81f16:	d0fb      	beq.n	81f10 <pmc_sleep+0x208>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
   81f18:	4b1d      	ldr	r3, [pc, #116]	; (81f90 <pmc_sleep+0x288>)
   81f1a:	f8c3 a000 	str.w	sl, [r3]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
   81f1e:	f503 7300 	add.w	r3, r3, #512	; 0x200
   81f22:	f8c3 9000 	str.w	r9, [r3]
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
   81f26:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
   81f2a:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
   81f2c:	4619      	mov	r1, r3
   81f2e:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   81f30:	f013 0f08 	tst.w	r3, #8
   81f34:	d0fb      	beq.n	81f2e <pmc_sleep+0x226>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
   81f36:	4912      	ldr	r1, [pc, #72]	; (81f80 <pmc_sleep+0x278>)
   81f38:	6e8b      	ldr	r3, [r1, #104]	; 0x68
   81f3a:	4213      	tst	r3, r2
   81f3c:	d0fc      	beq.n	81f38 <pmc_sleep+0x230>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
   81f3e:	2200      	movs	r2, #0
   81f40:	4b12      	ldr	r3, [pc, #72]	; (81f8c <pmc_sleep+0x284>)
   81f42:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
   81f44:	4b19      	ldr	r3, [pc, #100]	; (81fac <pmc_sleep+0x2a4>)
   81f46:	681b      	ldr	r3, [r3, #0]
   81f48:	b11b      	cbz	r3, 81f52 <pmc_sleep+0x24a>
			callback_clocks_restored();
   81f4a:	4798      	blx	r3
			callback_clocks_restored = NULL;
   81f4c:	2200      	movs	r2, #0
   81f4e:	4b17      	ldr	r3, [pc, #92]	; (81fac <pmc_sleep+0x2a4>)
   81f50:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
   81f52:	2201      	movs	r2, #1
   81f54:	4b0c      	ldr	r3, [pc, #48]	; (81f88 <pmc_sleep+0x280>)
   81f56:	701a      	strb	r2, [r3, #0]
   81f58:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81f5c:	b662      	cpsie	i
   81f5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
   81f62:	4a08      	ldr	r2, [pc, #32]	; (81f84 <pmc_sleep+0x27c>)
   81f64:	6913      	ldr	r3, [r2, #16]
   81f66:	f043 0304 	orr.w	r3, r3, #4
   81f6a:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
		cpu_irq_enable();
		__WFI() ;
#else
		cpu_irq_enable();
   81f6c:	2201      	movs	r2, #1
   81f6e:	4b06      	ldr	r3, [pc, #24]	; (81f88 <pmc_sleep+0x280>)
   81f70:	701a      	strb	r2, [r3, #0]
   81f72:	f3bf 8f5f 	dmb	sy
   81f76:	b662      	cpsie	i
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
   81f78:	bf20      	wfe
   81f7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81f7e:	bf00      	nop
   81f80:	400e0600 	.word	0x400e0600
   81f84:	e000ed00 	.word	0xe000ed00
   81f88:	20070138 	.word	0x20070138
   81f8c:	2007ab88 	.word	0x2007ab88
   81f90:	400e0a00 	.word	0x400e0a00
   81f94:	00081c51 	.word	0x00081c51
   81f98:	00081c71 	.word	0x00081c71
   81f9c:	00081cd5 	.word	0x00081cd5
   81fa0:	fec8fffc 	.word	0xfec8fffc
   81fa4:	01370002 	.word	0x01370002
   81fa8:	07ff0000 	.word	0x07ff0000
   81fac:	2007ab84 	.word	0x2007ab84

00081fb0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81fb0:	e7fe      	b.n	81fb0 <Dummy_Handler>
   81fb2:	bf00      	nop

00081fb4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81fb4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81fb6:	4b1e      	ldr	r3, [pc, #120]	; (82030 <Reset_Handler+0x7c>)
   81fb8:	4a1e      	ldr	r2, [pc, #120]	; (82034 <Reset_Handler+0x80>)
   81fba:	429a      	cmp	r2, r3
   81fbc:	d003      	beq.n	81fc6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   81fbe:	4b1e      	ldr	r3, [pc, #120]	; (82038 <Reset_Handler+0x84>)
   81fc0:	4a1b      	ldr	r2, [pc, #108]	; (82030 <Reset_Handler+0x7c>)
   81fc2:	429a      	cmp	r2, r3
   81fc4:	d304      	bcc.n	81fd0 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81fc6:	4b1d      	ldr	r3, [pc, #116]	; (8203c <Reset_Handler+0x88>)
   81fc8:	4a1d      	ldr	r2, [pc, #116]	; (82040 <Reset_Handler+0x8c>)
   81fca:	429a      	cmp	r2, r3
   81fcc:	d30f      	bcc.n	81fee <Reset_Handler+0x3a>
   81fce:	e01a      	b.n	82006 <Reset_Handler+0x52>
   81fd0:	4917      	ldr	r1, [pc, #92]	; (82030 <Reset_Handler+0x7c>)
   81fd2:	4b1c      	ldr	r3, [pc, #112]	; (82044 <Reset_Handler+0x90>)
   81fd4:	1a5b      	subs	r3, r3, r1
   81fd6:	f023 0303 	bic.w	r3, r3, #3
   81fda:	3304      	adds	r3, #4
   81fdc:	4a15      	ldr	r2, [pc, #84]	; (82034 <Reset_Handler+0x80>)
   81fde:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   81fe0:	f852 0b04 	ldr.w	r0, [r2], #4
   81fe4:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81fe8:	429a      	cmp	r2, r3
   81fea:	d1f9      	bne.n	81fe0 <Reset_Handler+0x2c>
   81fec:	e7eb      	b.n	81fc6 <Reset_Handler+0x12>
   81fee:	4b16      	ldr	r3, [pc, #88]	; (82048 <Reset_Handler+0x94>)
   81ff0:	4a16      	ldr	r2, [pc, #88]	; (8204c <Reset_Handler+0x98>)
   81ff2:	1ad2      	subs	r2, r2, r3
   81ff4:	f022 0203 	bic.w	r2, r2, #3
   81ff8:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81ffa:	3b04      	subs	r3, #4
		*pDest++ = 0;
   81ffc:	2100      	movs	r1, #0
   81ffe:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   82002:	4293      	cmp	r3, r2
   82004:	d1fb      	bne.n	81ffe <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   82006:	4b12      	ldr	r3, [pc, #72]	; (82050 <Reset_Handler+0x9c>)
   82008:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8200c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   82010:	4910      	ldr	r1, [pc, #64]	; (82054 <Reset_Handler+0xa0>)
   82012:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82014:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   82018:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   8201c:	d203      	bcs.n	82026 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8201e:	688b      	ldr	r3, [r1, #8]
   82020:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   82024:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   82026:	4b0c      	ldr	r3, [pc, #48]	; (82058 <Reset_Handler+0xa4>)
   82028:	4798      	blx	r3

	/* Branch to main function */
	main();
   8202a:	4b0c      	ldr	r3, [pc, #48]	; (8205c <Reset_Handler+0xa8>)
   8202c:	4798      	blx	r3
   8202e:	e7fe      	b.n	8202e <Reset_Handler+0x7a>
   82030:	20070000 	.word	0x20070000
   82034:	000854e0 	.word	0x000854e0
   82038:	200709ac 	.word	0x200709ac
   8203c:	2007abd8 	.word	0x2007abd8
   82040:	200709b0 	.word	0x200709b0
   82044:	200709ab 	.word	0x200709ab
   82048:	200709b4 	.word	0x200709b4
   8204c:	2007abdb 	.word	0x2007abdb
   82050:	00080000 	.word	0x00080000
   82054:	e000ed00 	.word	0xe000ed00
   82058:	00082439 	.word	0x00082439
   8205c:	0008233d 	.word	0x0008233d

00082060 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82060:	4b3e      	ldr	r3, [pc, #248]	; (8215c <SystemCoreClockUpdate+0xfc>)
   82062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82064:	f003 0303 	and.w	r3, r3, #3
   82068:	2b03      	cmp	r3, #3
   8206a:	d85f      	bhi.n	8212c <SystemCoreClockUpdate+0xcc>
   8206c:	e8df f003 	tbb	[pc, r3]
   82070:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82074:	4b3a      	ldr	r3, [pc, #232]	; (82160 <SystemCoreClockUpdate+0x100>)
   82076:	695b      	ldr	r3, [r3, #20]
   82078:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8207c:	bf14      	ite	ne
   8207e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82082:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82086:	4b37      	ldr	r3, [pc, #220]	; (82164 <SystemCoreClockUpdate+0x104>)
   82088:	601a      	str	r2, [r3, #0]
   8208a:	e04f      	b.n	8212c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8208c:	4b33      	ldr	r3, [pc, #204]	; (8215c <SystemCoreClockUpdate+0xfc>)
   8208e:	6a1b      	ldr	r3, [r3, #32]
   82090:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82094:	d003      	beq.n	8209e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82096:	4a34      	ldr	r2, [pc, #208]	; (82168 <SystemCoreClockUpdate+0x108>)
   82098:	4b32      	ldr	r3, [pc, #200]	; (82164 <SystemCoreClockUpdate+0x104>)
   8209a:	601a      	str	r2, [r3, #0]
   8209c:	e046      	b.n	8212c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8209e:	4a33      	ldr	r2, [pc, #204]	; (8216c <SystemCoreClockUpdate+0x10c>)
   820a0:	4b30      	ldr	r3, [pc, #192]	; (82164 <SystemCoreClockUpdate+0x104>)
   820a2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   820a4:	4b2d      	ldr	r3, [pc, #180]	; (8215c <SystemCoreClockUpdate+0xfc>)
   820a6:	6a1b      	ldr	r3, [r3, #32]
   820a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   820ac:	2b10      	cmp	r3, #16
   820ae:	d002      	beq.n	820b6 <SystemCoreClockUpdate+0x56>
   820b0:	2b20      	cmp	r3, #32
   820b2:	d004      	beq.n	820be <SystemCoreClockUpdate+0x5e>
   820b4:	e03a      	b.n	8212c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   820b6:	4a2e      	ldr	r2, [pc, #184]	; (82170 <SystemCoreClockUpdate+0x110>)
   820b8:	4b2a      	ldr	r3, [pc, #168]	; (82164 <SystemCoreClockUpdate+0x104>)
   820ba:	601a      	str	r2, [r3, #0]
				break;
   820bc:	e036      	b.n	8212c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   820be:	4a2a      	ldr	r2, [pc, #168]	; (82168 <SystemCoreClockUpdate+0x108>)
   820c0:	4b28      	ldr	r3, [pc, #160]	; (82164 <SystemCoreClockUpdate+0x104>)
   820c2:	601a      	str	r2, [r3, #0]
				break;
   820c4:	e032      	b.n	8212c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   820c6:	4b25      	ldr	r3, [pc, #148]	; (8215c <SystemCoreClockUpdate+0xfc>)
   820c8:	6a1b      	ldr	r3, [r3, #32]
   820ca:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   820ce:	d003      	beq.n	820d8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   820d0:	4a25      	ldr	r2, [pc, #148]	; (82168 <SystemCoreClockUpdate+0x108>)
   820d2:	4b24      	ldr	r3, [pc, #144]	; (82164 <SystemCoreClockUpdate+0x104>)
   820d4:	601a      	str	r2, [r3, #0]
   820d6:	e012      	b.n	820fe <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   820d8:	4a24      	ldr	r2, [pc, #144]	; (8216c <SystemCoreClockUpdate+0x10c>)
   820da:	4b22      	ldr	r3, [pc, #136]	; (82164 <SystemCoreClockUpdate+0x104>)
   820dc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   820de:	4b1f      	ldr	r3, [pc, #124]	; (8215c <SystemCoreClockUpdate+0xfc>)
   820e0:	6a1b      	ldr	r3, [r3, #32]
   820e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   820e6:	2b10      	cmp	r3, #16
   820e8:	d002      	beq.n	820f0 <SystemCoreClockUpdate+0x90>
   820ea:	2b20      	cmp	r3, #32
   820ec:	d004      	beq.n	820f8 <SystemCoreClockUpdate+0x98>
   820ee:	e006      	b.n	820fe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   820f0:	4a1f      	ldr	r2, [pc, #124]	; (82170 <SystemCoreClockUpdate+0x110>)
   820f2:	4b1c      	ldr	r3, [pc, #112]	; (82164 <SystemCoreClockUpdate+0x104>)
   820f4:	601a      	str	r2, [r3, #0]
				break;
   820f6:	e002      	b.n	820fe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   820f8:	4a1b      	ldr	r2, [pc, #108]	; (82168 <SystemCoreClockUpdate+0x108>)
   820fa:	4b1a      	ldr	r3, [pc, #104]	; (82164 <SystemCoreClockUpdate+0x104>)
   820fc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   820fe:	4b17      	ldr	r3, [pc, #92]	; (8215c <SystemCoreClockUpdate+0xfc>)
   82100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82102:	f003 0303 	and.w	r3, r3, #3
   82106:	2b02      	cmp	r3, #2
   82108:	d10d      	bne.n	82126 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8210a:	4a14      	ldr	r2, [pc, #80]	; (8215c <SystemCoreClockUpdate+0xfc>)
   8210c:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8210e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   82110:	4814      	ldr	r0, [pc, #80]	; (82164 <SystemCoreClockUpdate+0x104>)
   82112:	f3c3 410a 	ubfx	r1, r3, #16, #11
   82116:	6803      	ldr	r3, [r0, #0]
   82118:	fb01 3303 	mla	r3, r1, r3, r3
   8211c:	b2d2      	uxtb	r2, r2
   8211e:	fbb3 f3f2 	udiv	r3, r3, r2
   82122:	6003      	str	r3, [r0, #0]
   82124:	e002      	b.n	8212c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   82126:	4a13      	ldr	r2, [pc, #76]	; (82174 <SystemCoreClockUpdate+0x114>)
   82128:	4b0e      	ldr	r3, [pc, #56]	; (82164 <SystemCoreClockUpdate+0x104>)
   8212a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8212c:	4b0b      	ldr	r3, [pc, #44]	; (8215c <SystemCoreClockUpdate+0xfc>)
   8212e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82130:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82134:	2b70      	cmp	r3, #112	; 0x70
   82136:	d107      	bne.n	82148 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82138:	4a0a      	ldr	r2, [pc, #40]	; (82164 <SystemCoreClockUpdate+0x104>)
   8213a:	6813      	ldr	r3, [r2, #0]
   8213c:	490e      	ldr	r1, [pc, #56]	; (82178 <SystemCoreClockUpdate+0x118>)
   8213e:	fba1 1303 	umull	r1, r3, r1, r3
   82142:	085b      	lsrs	r3, r3, #1
   82144:	6013      	str	r3, [r2, #0]
   82146:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82148:	4b04      	ldr	r3, [pc, #16]	; (8215c <SystemCoreClockUpdate+0xfc>)
   8214a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8214c:	4905      	ldr	r1, [pc, #20]	; (82164 <SystemCoreClockUpdate+0x104>)
   8214e:	f3c3 1202 	ubfx	r2, r3, #4, #3
   82152:	680b      	ldr	r3, [r1, #0]
   82154:	40d3      	lsrs	r3, r2
   82156:	600b      	str	r3, [r1, #0]
   82158:	4770      	bx	lr
   8215a:	bf00      	nop
   8215c:	400e0600 	.word	0x400e0600
   82160:	400e1a10 	.word	0x400e1a10
   82164:	2007013c 	.word	0x2007013c
   82168:	00b71b00 	.word	0x00b71b00
   8216c:	003d0900 	.word	0x003d0900
   82170:	007a1200 	.word	0x007a1200
   82174:	0e4e1c00 	.word	0x0e4e1c00
   82178:	aaaaaaab 	.word	0xaaaaaaab

0008217c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8217c:	4b09      	ldr	r3, [pc, #36]	; (821a4 <_sbrk+0x28>)
   8217e:	681b      	ldr	r3, [r3, #0]
   82180:	b913      	cbnz	r3, 82188 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   82182:	4a09      	ldr	r2, [pc, #36]	; (821a8 <_sbrk+0x2c>)
   82184:	4b07      	ldr	r3, [pc, #28]	; (821a4 <_sbrk+0x28>)
   82186:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82188:	4b06      	ldr	r3, [pc, #24]	; (821a4 <_sbrk+0x28>)
   8218a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8218c:	181a      	adds	r2, r3, r0
   8218e:	4907      	ldr	r1, [pc, #28]	; (821ac <_sbrk+0x30>)
   82190:	4291      	cmp	r1, r2
   82192:	db04      	blt.n	8219e <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   82194:	4610      	mov	r0, r2
   82196:	4a03      	ldr	r2, [pc, #12]	; (821a4 <_sbrk+0x28>)
   82198:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8219a:	4618      	mov	r0, r3
   8219c:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   8219e:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   821a2:	4770      	bx	lr
   821a4:	2007ab8c 	.word	0x2007ab8c
   821a8:	2007cbd8 	.word	0x2007cbd8
   821ac:	20087ffc 	.word	0x20087ffc

000821b0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   821b0:	f04f 30ff 	mov.w	r0, #4294967295
   821b4:	4770      	bx	lr
   821b6:	bf00      	nop

000821b8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   821b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   821bc:	604b      	str	r3, [r1, #4]

	return 0;
}
   821be:	2000      	movs	r0, #0
   821c0:	4770      	bx	lr
   821c2:	bf00      	nop

000821c4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   821c4:	2001      	movs	r0, #1
   821c6:	4770      	bx	lr

000821c8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   821c8:	2000      	movs	r0, #0
   821ca:	4770      	bx	lr

000821cc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   821cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   821ce:	b083      	sub	sp, #12
   821d0:	4604      	mov	r4, r0
   821d2:	460d      	mov	r5, r1
	uint32_t val = 0;
   821d4:	2300      	movs	r3, #0
   821d6:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   821d8:	4b1f      	ldr	r3, [pc, #124]	; (82258 <usart_serial_getchar+0x8c>)
   821da:	4298      	cmp	r0, r3
   821dc:	d107      	bne.n	821ee <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   821de:	461f      	mov	r7, r3
   821e0:	4e1e      	ldr	r6, [pc, #120]	; (8225c <usart_serial_getchar+0x90>)
   821e2:	4629      	mov	r1, r5
   821e4:	4638      	mov	r0, r7
   821e6:	47b0      	blx	r6
   821e8:	2800      	cmp	r0, #0
   821ea:	d1fa      	bne.n	821e2 <usart_serial_getchar+0x16>
   821ec:	e019      	b.n	82222 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   821ee:	4b1c      	ldr	r3, [pc, #112]	; (82260 <usart_serial_getchar+0x94>)
   821f0:	4298      	cmp	r0, r3
   821f2:	d109      	bne.n	82208 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   821f4:	461f      	mov	r7, r3
   821f6:	4e1b      	ldr	r6, [pc, #108]	; (82264 <usart_serial_getchar+0x98>)
   821f8:	a901      	add	r1, sp, #4
   821fa:	4638      	mov	r0, r7
   821fc:	47b0      	blx	r6
   821fe:	2800      	cmp	r0, #0
   82200:	d1fa      	bne.n	821f8 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   82202:	9b01      	ldr	r3, [sp, #4]
   82204:	702b      	strb	r3, [r5, #0]
   82206:	e019      	b.n	8223c <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82208:	4b17      	ldr	r3, [pc, #92]	; (82268 <usart_serial_getchar+0x9c>)
   8220a:	4298      	cmp	r0, r3
   8220c:	d109      	bne.n	82222 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   8220e:	461e      	mov	r6, r3
   82210:	4c14      	ldr	r4, [pc, #80]	; (82264 <usart_serial_getchar+0x98>)
   82212:	a901      	add	r1, sp, #4
   82214:	4630      	mov	r0, r6
   82216:	47a0      	blx	r4
   82218:	2800      	cmp	r0, #0
   8221a:	d1fa      	bne.n	82212 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   8221c:	9b01      	ldr	r3, [sp, #4]
   8221e:	702b      	strb	r3, [r5, #0]
   82220:	e018      	b.n	82254 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   82222:	4b12      	ldr	r3, [pc, #72]	; (8226c <usart_serial_getchar+0xa0>)
   82224:	429c      	cmp	r4, r3
   82226:	d109      	bne.n	8223c <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   82228:	461e      	mov	r6, r3
   8222a:	4c0e      	ldr	r4, [pc, #56]	; (82264 <usart_serial_getchar+0x98>)
   8222c:	a901      	add	r1, sp, #4
   8222e:	4630      	mov	r0, r6
   82230:	47a0      	blx	r4
   82232:	2800      	cmp	r0, #0
   82234:	d1fa      	bne.n	8222c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   82236:	9b01      	ldr	r3, [sp, #4]
   82238:	702b      	strb	r3, [r5, #0]
   8223a:	e00b      	b.n	82254 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8223c:	4b0c      	ldr	r3, [pc, #48]	; (82270 <usart_serial_getchar+0xa4>)
   8223e:	429c      	cmp	r4, r3
   82240:	d108      	bne.n	82254 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   82242:	461e      	mov	r6, r3
   82244:	4c07      	ldr	r4, [pc, #28]	; (82264 <usart_serial_getchar+0x98>)
   82246:	a901      	add	r1, sp, #4
   82248:	4630      	mov	r0, r6
   8224a:	47a0      	blx	r4
   8224c:	2800      	cmp	r0, #0
   8224e:	d1fa      	bne.n	82246 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   82250:	9b01      	ldr	r3, [sp, #4]
   82252:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   82254:	b003      	add	sp, #12
   82256:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82258:	400e0800 	.word	0x400e0800
   8225c:	000817d5 	.word	0x000817d5
   82260:	40098000 	.word	0x40098000
   82264:	000801a1 	.word	0x000801a1
   82268:	4009c000 	.word	0x4009c000
   8226c:	400a0000 	.word	0x400a0000
   82270:	400a4000 	.word	0x400a4000

00082274 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   82274:	b570      	push	{r4, r5, r6, lr}
   82276:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   82278:	4b1e      	ldr	r3, [pc, #120]	; (822f4 <usart_serial_putchar+0x80>)
   8227a:	4298      	cmp	r0, r3
   8227c:	d108      	bne.n	82290 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   8227e:	461e      	mov	r6, r3
   82280:	4d1d      	ldr	r5, [pc, #116]	; (822f8 <usart_serial_putchar+0x84>)
   82282:	4621      	mov	r1, r4
   82284:	4630      	mov	r0, r6
   82286:	47a8      	blx	r5
   82288:	2800      	cmp	r0, #0
   8228a:	d1fa      	bne.n	82282 <usart_serial_putchar+0xe>
		return 1;
   8228c:	2001      	movs	r0, #1
   8228e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82290:	4b1a      	ldr	r3, [pc, #104]	; (822fc <usart_serial_putchar+0x88>)
   82292:	4298      	cmp	r0, r3
   82294:	d108      	bne.n	822a8 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   82296:	461e      	mov	r6, r3
   82298:	4d19      	ldr	r5, [pc, #100]	; (82300 <usart_serial_putchar+0x8c>)
   8229a:	4621      	mov	r1, r4
   8229c:	4630      	mov	r0, r6
   8229e:	47a8      	blx	r5
   822a0:	2800      	cmp	r0, #0
   822a2:	d1fa      	bne.n	8229a <usart_serial_putchar+0x26>
		return 1;
   822a4:	2001      	movs	r0, #1
   822a6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   822a8:	4b16      	ldr	r3, [pc, #88]	; (82304 <usart_serial_putchar+0x90>)
   822aa:	4298      	cmp	r0, r3
   822ac:	d108      	bne.n	822c0 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   822ae:	461e      	mov	r6, r3
   822b0:	4d13      	ldr	r5, [pc, #76]	; (82300 <usart_serial_putchar+0x8c>)
   822b2:	4621      	mov	r1, r4
   822b4:	4630      	mov	r0, r6
   822b6:	47a8      	blx	r5
   822b8:	2800      	cmp	r0, #0
   822ba:	d1fa      	bne.n	822b2 <usart_serial_putchar+0x3e>
		return 1;
   822bc:	2001      	movs	r0, #1
   822be:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   822c0:	4b11      	ldr	r3, [pc, #68]	; (82308 <usart_serial_putchar+0x94>)
   822c2:	4298      	cmp	r0, r3
   822c4:	d108      	bne.n	822d8 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   822c6:	461e      	mov	r6, r3
   822c8:	4d0d      	ldr	r5, [pc, #52]	; (82300 <usart_serial_putchar+0x8c>)
   822ca:	4621      	mov	r1, r4
   822cc:	4630      	mov	r0, r6
   822ce:	47a8      	blx	r5
   822d0:	2800      	cmp	r0, #0
   822d2:	d1fa      	bne.n	822ca <usart_serial_putchar+0x56>
		return 1;
   822d4:	2001      	movs	r0, #1
   822d6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   822d8:	4b0c      	ldr	r3, [pc, #48]	; (8230c <usart_serial_putchar+0x98>)
   822da:	4298      	cmp	r0, r3
   822dc:	d108      	bne.n	822f0 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   822de:	461e      	mov	r6, r3
   822e0:	4d07      	ldr	r5, [pc, #28]	; (82300 <usart_serial_putchar+0x8c>)
   822e2:	4621      	mov	r1, r4
   822e4:	4630      	mov	r0, r6
   822e6:	47a8      	blx	r5
   822e8:	2800      	cmp	r0, #0
   822ea:	d1fa      	bne.n	822e2 <usart_serial_putchar+0x6e>
		return 1;
   822ec:	2001      	movs	r0, #1
   822ee:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   822f0:	2000      	movs	r0, #0
}
   822f2:	bd70      	pop	{r4, r5, r6, pc}
   822f4:	400e0800 	.word	0x400e0800
   822f8:	000817c5 	.word	0x000817c5
   822fc:	40098000 	.word	0x40098000
   82300:	0008018d 	.word	0x0008018d
   82304:	4009c000 	.word	0x4009c000
   82308:	400a0000 	.word	0x400a0000
   8230c:	400a4000 	.word	0x400a4000

00082310 <vTaskFunction>:
	for( ;; );
}
/*-----------------------------------------------------------*/

void vTaskFunction( void *pvParameters )
{
   82310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82312:	4607      	mov	r7, r0
	/* As per most tasks, this task is implemented in an infinite loop. */
	for( ;; )
	{
		/* Print out the name of this task AND the number of times ulIdleCycleCount
        has been incremented. */
		printf( pcTaskName); printf( "%d\n",ulIdleCycleCount );
   82314:	4c05      	ldr	r4, [pc, #20]	; (8232c <vTaskFunction+0x1c>)
   82316:	4e06      	ldr	r6, [pc, #24]	; (82330 <vTaskFunction+0x20>)
   82318:	4d06      	ldr	r5, [pc, #24]	; (82334 <vTaskFunction+0x24>)
   8231a:	4638      	mov	r0, r7
   8231c:	47a0      	blx	r4
   8231e:	6831      	ldr	r1, [r6, #0]
   82320:	4628      	mov	r0, r5
   82322:	47a0      	blx	r4

		/* Delay for a period.  This time we use a call to vTaskDelay() which
		puts the task into the Blocked state until the delay period has expired.
		The delay period is specified in 'ticks'. */
		vTaskDelay( 250 / portTICK_RATE_MS );
   82324:	20fa      	movs	r0, #250	; 0xfa
   82326:	4b04      	ldr	r3, [pc, #16]	; (82338 <vTaskFunction+0x28>)
   82328:	4798      	blx	r3
   8232a:	e7f6      	b.n	8231a <vTaskFunction+0xa>
   8232c:	00082489 	.word	0x00082489
   82330:	2007ab90 	.word	0x2007ab90
   82334:	000853f8 	.word	0x000853f8
   82338:	00080f7d 	.word	0x00080f7d

0008233c <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

int main( void )
{
   8233c:	b500      	push	{lr}
   8233e:	b089      	sub	sp, #36	; 0x24
	/* This function initializes the MCU clock  */
	sysclk_init();
   82340:	4b21      	ldr	r3, [pc, #132]	; (823c8 <main+0x8c>)
   82342:	4798      	blx	r3
	/* Board initialization */
	board_init();
   82344:	4b21      	ldr	r3, [pc, #132]	; (823cc <main+0x90>)
   82346:	4798      	blx	r3
   82348:	2008      	movs	r0, #8
   8234a:	4d21      	ldr	r5, [pc, #132]	; (823d0 <main+0x94>)
   8234c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8234e:	4c21      	ldr	r4, [pc, #132]	; (823d4 <main+0x98>)
   82350:	4b21      	ldr	r3, [pc, #132]	; (823d8 <main+0x9c>)
   82352:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   82354:	4a21      	ldr	r2, [pc, #132]	; (823dc <main+0xa0>)
   82356:	4b22      	ldr	r3, [pc, #136]	; (823e0 <main+0xa4>)
   82358:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8235a:	4a22      	ldr	r2, [pc, #136]	; (823e4 <main+0xa8>)
   8235c:	4b22      	ldr	r3, [pc, #136]	; (823e8 <main+0xac>)
   8235e:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   82360:	4b22      	ldr	r3, [pc, #136]	; (823ec <main+0xb0>)
   82362:	9305      	str	r3, [sp, #20]
	uart_settings.ul_baudrate = opt->baudrate;
   82364:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   82368:	9306      	str	r3, [sp, #24]
	uart_settings.ul_mode = opt->paritytype;
   8236a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8236e:	9307      	str	r3, [sp, #28]
   82370:	2008      	movs	r0, #8
   82372:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   82374:	a905      	add	r1, sp, #20
   82376:	4620      	mov	r0, r4
   82378:	4b1d      	ldr	r3, [pc, #116]	; (823f0 <main+0xb4>)
   8237a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   8237c:	4d1d      	ldr	r5, [pc, #116]	; (823f4 <main+0xb8>)
   8237e:	682b      	ldr	r3, [r5, #0]
   82380:	2100      	movs	r1, #0
   82382:	6898      	ldr	r0, [r3, #8]
   82384:	4c1c      	ldr	r4, [pc, #112]	; (823f8 <main+0xbc>)
   82386:	47a0      	blx	r4
	setbuf(stdin, NULL);
   82388:	682b      	ldr	r3, [r5, #0]
   8238a:	2100      	movs	r1, #0
   8238c:	6858      	ldr	r0, [r3, #4]
   8238e:	47a0      	blx	r4
	
	/* Initialize the serial I/O(console ) */
	configure_console();
	
	/* Create the first task at priority 1... */
	xTaskCreate( vTaskFunction, "Task 1", 240, (void*)pcTextForTask1, 1, NULL );
   82390:	4b1a      	ldr	r3, [pc, #104]	; (823fc <main+0xc0>)
   82392:	681b      	ldr	r3, [r3, #0]
   82394:	4e1a      	ldr	r6, [pc, #104]	; (82400 <main+0xc4>)
   82396:	2400      	movs	r4, #0
   82398:	9403      	str	r4, [sp, #12]
   8239a:	9402      	str	r4, [sp, #8]
   8239c:	9401      	str	r4, [sp, #4]
   8239e:	2201      	movs	r2, #1
   823a0:	9200      	str	r2, [sp, #0]
   823a2:	22f0      	movs	r2, #240	; 0xf0
   823a4:	4917      	ldr	r1, [pc, #92]	; (82404 <main+0xc8>)
   823a6:	4630      	mov	r0, r6
   823a8:	4d17      	ldr	r5, [pc, #92]	; (82408 <main+0xcc>)
   823aa:	47a8      	blx	r5

	/* ... and the second task at priority 2.  The priority is the second to
	last parameter. */
	xTaskCreate( vTaskFunction, "Task 2", 240, (void*)pcTextForTask2, 2, NULL );
   823ac:	4b17      	ldr	r3, [pc, #92]	; (8240c <main+0xd0>)
   823ae:	681b      	ldr	r3, [r3, #0]
   823b0:	9403      	str	r4, [sp, #12]
   823b2:	9402      	str	r4, [sp, #8]
   823b4:	9401      	str	r4, [sp, #4]
   823b6:	2202      	movs	r2, #2
   823b8:	9200      	str	r2, [sp, #0]
   823ba:	22f0      	movs	r2, #240	; 0xf0
   823bc:	4914      	ldr	r1, [pc, #80]	; (82410 <main+0xd4>)
   823be:	4630      	mov	r0, r6
   823c0:	47a8      	blx	r5

	/* Start the scheduler so our tasks start executing. */
	vTaskStartScheduler();
   823c2:	4b14      	ldr	r3, [pc, #80]	; (82414 <main+0xd8>)
   823c4:	4798      	blx	r3
   823c6:	e7fe      	b.n	823c6 <main+0x8a>
   823c8:	000817e9 	.word	0x000817e9
   823cc:	0008184d 	.word	0x0008184d
   823d0:	00081c81 	.word	0x00081c81
   823d4:	400e0800 	.word	0x400e0800
   823d8:	2007abd0 	.word	0x2007abd0
   823dc:	00082275 	.word	0x00082275
   823e0:	2007abcc 	.word	0x2007abcc
   823e4:	000821cd 	.word	0x000821cd
   823e8:	2007abc8 	.word	0x2007abc8
   823ec:	0501bd00 	.word	0x0501bd00
   823f0:	0008178d 	.word	0x0008178d
   823f4:	20070570 	.word	0x20070570
   823f8:	00082639 	.word	0x00082639
   823fc:	20070140 	.word	0x20070140
   82400:	00082311 	.word	0x00082311
   82404:	000853fc 	.word	0x000853fc
   82408:	00080abd 	.word	0x00080abd
   8240c:	20070144 	.word	0x20070144
   82410:	00085404 	.word	0x00085404
   82414:	00080cc1 	.word	0x00080cc1

00082418 <vApplicationIdleHook>:
}

/* Idle hook functions MUST be called vApplicationIdleHook(), take no parameters,
and return void. */
void vApplicationIdleHook( void )
{
   82418:	b508      	push	{r3, lr}
	/* This hook function does nothing but increment a counter. */
	ulIdleCycleCount++;
   8241a:	4a04      	ldr	r2, [pc, #16]	; (8242c <vApplicationIdleHook+0x14>)
   8241c:	6813      	ldr	r3, [r2, #0]
   8241e:	3301      	adds	r3, #1
   82420:	6013      	str	r3, [r2, #0]
#if 1
	/* lets enter sleep mode here, CPU clock will be off */
	pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
   82422:	2002      	movs	r0, #2
   82424:	4b02      	ldr	r3, [pc, #8]	; (82430 <vApplicationIdleHook+0x18>)
   82426:	4798      	blx	r3
   82428:	bd08      	pop	{r3, pc}
   8242a:	bf00      	nop
   8242c:	2007ab90 	.word	0x2007ab90
   82430:	00081d09 	.word	0x00081d09

00082434 <vApplicationMallocFailedHook>:
	
}
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
   82434:	e7fe      	b.n	82434 <vApplicationMallocFailedHook>
   82436:	bf00      	nop

00082438 <__libc_init_array>:
   82438:	b570      	push	{r4, r5, r6, lr}
   8243a:	4e0f      	ldr	r6, [pc, #60]	; (82478 <__libc_init_array+0x40>)
   8243c:	4d0f      	ldr	r5, [pc, #60]	; (8247c <__libc_init_array+0x44>)
   8243e:	1b76      	subs	r6, r6, r5
   82440:	10b6      	asrs	r6, r6, #2
   82442:	bf18      	it	ne
   82444:	2400      	movne	r4, #0
   82446:	d005      	beq.n	82454 <__libc_init_array+0x1c>
   82448:	3401      	adds	r4, #1
   8244a:	f855 3b04 	ldr.w	r3, [r5], #4
   8244e:	4798      	blx	r3
   82450:	42a6      	cmp	r6, r4
   82452:	d1f9      	bne.n	82448 <__libc_init_array+0x10>
   82454:	4e0a      	ldr	r6, [pc, #40]	; (82480 <__libc_init_array+0x48>)
   82456:	4d0b      	ldr	r5, [pc, #44]	; (82484 <__libc_init_array+0x4c>)
   82458:	f003 f82c 	bl	854b4 <_init>
   8245c:	1b76      	subs	r6, r6, r5
   8245e:	10b6      	asrs	r6, r6, #2
   82460:	bf18      	it	ne
   82462:	2400      	movne	r4, #0
   82464:	d006      	beq.n	82474 <__libc_init_array+0x3c>
   82466:	3401      	adds	r4, #1
   82468:	f855 3b04 	ldr.w	r3, [r5], #4
   8246c:	4798      	blx	r3
   8246e:	42a6      	cmp	r6, r4
   82470:	d1f9      	bne.n	82466 <__libc_init_array+0x2e>
   82472:	bd70      	pop	{r4, r5, r6, pc}
   82474:	bd70      	pop	{r4, r5, r6, pc}
   82476:	bf00      	nop
   82478:	000854c0 	.word	0x000854c0
   8247c:	000854c0 	.word	0x000854c0
   82480:	000854c8 	.word	0x000854c8
   82484:	000854c0 	.word	0x000854c0

00082488 <iprintf>:
   82488:	b40f      	push	{r0, r1, r2, r3}
   8248a:	b510      	push	{r4, lr}
   8248c:	4b07      	ldr	r3, [pc, #28]	; (824ac <iprintf+0x24>)
   8248e:	b082      	sub	sp, #8
   82490:	ac04      	add	r4, sp, #16
   82492:	f854 2b04 	ldr.w	r2, [r4], #4
   82496:	6818      	ldr	r0, [r3, #0]
   82498:	4623      	mov	r3, r4
   8249a:	6881      	ldr	r1, [r0, #8]
   8249c:	9401      	str	r4, [sp, #4]
   8249e:	f000 fa19 	bl	828d4 <_vfiprintf_r>
   824a2:	b002      	add	sp, #8
   824a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   824a8:	b004      	add	sp, #16
   824aa:	4770      	bx	lr
   824ac:	20070570 	.word	0x20070570

000824b0 <memcpy>:
   824b0:	4684      	mov	ip, r0
   824b2:	ea41 0300 	orr.w	r3, r1, r0
   824b6:	f013 0303 	ands.w	r3, r3, #3
   824ba:	d149      	bne.n	82550 <memcpy+0xa0>
   824bc:	3a40      	subs	r2, #64	; 0x40
   824be:	d323      	bcc.n	82508 <memcpy+0x58>
   824c0:	680b      	ldr	r3, [r1, #0]
   824c2:	6003      	str	r3, [r0, #0]
   824c4:	684b      	ldr	r3, [r1, #4]
   824c6:	6043      	str	r3, [r0, #4]
   824c8:	688b      	ldr	r3, [r1, #8]
   824ca:	6083      	str	r3, [r0, #8]
   824cc:	68cb      	ldr	r3, [r1, #12]
   824ce:	60c3      	str	r3, [r0, #12]
   824d0:	690b      	ldr	r3, [r1, #16]
   824d2:	6103      	str	r3, [r0, #16]
   824d4:	694b      	ldr	r3, [r1, #20]
   824d6:	6143      	str	r3, [r0, #20]
   824d8:	698b      	ldr	r3, [r1, #24]
   824da:	6183      	str	r3, [r0, #24]
   824dc:	69cb      	ldr	r3, [r1, #28]
   824de:	61c3      	str	r3, [r0, #28]
   824e0:	6a0b      	ldr	r3, [r1, #32]
   824e2:	6203      	str	r3, [r0, #32]
   824e4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   824e6:	6243      	str	r3, [r0, #36]	; 0x24
   824e8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   824ea:	6283      	str	r3, [r0, #40]	; 0x28
   824ec:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   824ee:	62c3      	str	r3, [r0, #44]	; 0x2c
   824f0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   824f2:	6303      	str	r3, [r0, #48]	; 0x30
   824f4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   824f6:	6343      	str	r3, [r0, #52]	; 0x34
   824f8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   824fa:	6383      	str	r3, [r0, #56]	; 0x38
   824fc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   824fe:	63c3      	str	r3, [r0, #60]	; 0x3c
   82500:	3040      	adds	r0, #64	; 0x40
   82502:	3140      	adds	r1, #64	; 0x40
   82504:	3a40      	subs	r2, #64	; 0x40
   82506:	d2db      	bcs.n	824c0 <memcpy+0x10>
   82508:	3230      	adds	r2, #48	; 0x30
   8250a:	d30b      	bcc.n	82524 <memcpy+0x74>
   8250c:	680b      	ldr	r3, [r1, #0]
   8250e:	6003      	str	r3, [r0, #0]
   82510:	684b      	ldr	r3, [r1, #4]
   82512:	6043      	str	r3, [r0, #4]
   82514:	688b      	ldr	r3, [r1, #8]
   82516:	6083      	str	r3, [r0, #8]
   82518:	68cb      	ldr	r3, [r1, #12]
   8251a:	60c3      	str	r3, [r0, #12]
   8251c:	3010      	adds	r0, #16
   8251e:	3110      	adds	r1, #16
   82520:	3a10      	subs	r2, #16
   82522:	d2f3      	bcs.n	8250c <memcpy+0x5c>
   82524:	320c      	adds	r2, #12
   82526:	d305      	bcc.n	82534 <memcpy+0x84>
   82528:	f851 3b04 	ldr.w	r3, [r1], #4
   8252c:	f840 3b04 	str.w	r3, [r0], #4
   82530:	3a04      	subs	r2, #4
   82532:	d2f9      	bcs.n	82528 <memcpy+0x78>
   82534:	3204      	adds	r2, #4
   82536:	d008      	beq.n	8254a <memcpy+0x9a>
   82538:	07d2      	lsls	r2, r2, #31
   8253a:	bf1c      	itt	ne
   8253c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82540:	f800 3b01 	strbne.w	r3, [r0], #1
   82544:	d301      	bcc.n	8254a <memcpy+0x9a>
   82546:	880b      	ldrh	r3, [r1, #0]
   82548:	8003      	strh	r3, [r0, #0]
   8254a:	4660      	mov	r0, ip
   8254c:	4770      	bx	lr
   8254e:	bf00      	nop
   82550:	2a08      	cmp	r2, #8
   82552:	d313      	bcc.n	8257c <memcpy+0xcc>
   82554:	078b      	lsls	r3, r1, #30
   82556:	d0b1      	beq.n	824bc <memcpy+0xc>
   82558:	f010 0303 	ands.w	r3, r0, #3
   8255c:	d0ae      	beq.n	824bc <memcpy+0xc>
   8255e:	f1c3 0304 	rsb	r3, r3, #4
   82562:	1ad2      	subs	r2, r2, r3
   82564:	07db      	lsls	r3, r3, #31
   82566:	bf1c      	itt	ne
   82568:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8256c:	f800 3b01 	strbne.w	r3, [r0], #1
   82570:	d3a4      	bcc.n	824bc <memcpy+0xc>
   82572:	f831 3b02 	ldrh.w	r3, [r1], #2
   82576:	f820 3b02 	strh.w	r3, [r0], #2
   8257a:	e79f      	b.n	824bc <memcpy+0xc>
   8257c:	3a04      	subs	r2, #4
   8257e:	d3d9      	bcc.n	82534 <memcpy+0x84>
   82580:	3a01      	subs	r2, #1
   82582:	f811 3b01 	ldrb.w	r3, [r1], #1
   82586:	f800 3b01 	strb.w	r3, [r0], #1
   8258a:	d2f9      	bcs.n	82580 <memcpy+0xd0>
   8258c:	780b      	ldrb	r3, [r1, #0]
   8258e:	7003      	strb	r3, [r0, #0]
   82590:	784b      	ldrb	r3, [r1, #1]
   82592:	7043      	strb	r3, [r0, #1]
   82594:	788b      	ldrb	r3, [r1, #2]
   82596:	7083      	strb	r3, [r0, #2]
   82598:	4660      	mov	r0, ip
   8259a:	4770      	bx	lr

0008259c <memset>:
   8259c:	b470      	push	{r4, r5, r6}
   8259e:	0784      	lsls	r4, r0, #30
   825a0:	d046      	beq.n	82630 <memset+0x94>
   825a2:	1e54      	subs	r4, r2, #1
   825a4:	2a00      	cmp	r2, #0
   825a6:	d041      	beq.n	8262c <memset+0x90>
   825a8:	b2cd      	uxtb	r5, r1
   825aa:	4603      	mov	r3, r0
   825ac:	e002      	b.n	825b4 <memset+0x18>
   825ae:	1e62      	subs	r2, r4, #1
   825b0:	b3e4      	cbz	r4, 8262c <memset+0x90>
   825b2:	4614      	mov	r4, r2
   825b4:	f803 5b01 	strb.w	r5, [r3], #1
   825b8:	079a      	lsls	r2, r3, #30
   825ba:	d1f8      	bne.n	825ae <memset+0x12>
   825bc:	2c03      	cmp	r4, #3
   825be:	d92e      	bls.n	8261e <memset+0x82>
   825c0:	b2cd      	uxtb	r5, r1
   825c2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   825c6:	2c0f      	cmp	r4, #15
   825c8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   825cc:	d919      	bls.n	82602 <memset+0x66>
   825ce:	4626      	mov	r6, r4
   825d0:	f103 0210 	add.w	r2, r3, #16
   825d4:	3e10      	subs	r6, #16
   825d6:	2e0f      	cmp	r6, #15
   825d8:	f842 5c10 	str.w	r5, [r2, #-16]
   825dc:	f842 5c0c 	str.w	r5, [r2, #-12]
   825e0:	f842 5c08 	str.w	r5, [r2, #-8]
   825e4:	f842 5c04 	str.w	r5, [r2, #-4]
   825e8:	f102 0210 	add.w	r2, r2, #16
   825ec:	d8f2      	bhi.n	825d4 <memset+0x38>
   825ee:	f1a4 0210 	sub.w	r2, r4, #16
   825f2:	f022 020f 	bic.w	r2, r2, #15
   825f6:	f004 040f 	and.w	r4, r4, #15
   825fa:	3210      	adds	r2, #16
   825fc:	2c03      	cmp	r4, #3
   825fe:	4413      	add	r3, r2
   82600:	d90d      	bls.n	8261e <memset+0x82>
   82602:	461e      	mov	r6, r3
   82604:	4622      	mov	r2, r4
   82606:	3a04      	subs	r2, #4
   82608:	2a03      	cmp	r2, #3
   8260a:	f846 5b04 	str.w	r5, [r6], #4
   8260e:	d8fa      	bhi.n	82606 <memset+0x6a>
   82610:	1f22      	subs	r2, r4, #4
   82612:	f022 0203 	bic.w	r2, r2, #3
   82616:	3204      	adds	r2, #4
   82618:	4413      	add	r3, r2
   8261a:	f004 0403 	and.w	r4, r4, #3
   8261e:	b12c      	cbz	r4, 8262c <memset+0x90>
   82620:	b2c9      	uxtb	r1, r1
   82622:	441c      	add	r4, r3
   82624:	f803 1b01 	strb.w	r1, [r3], #1
   82628:	42a3      	cmp	r3, r4
   8262a:	d1fb      	bne.n	82624 <memset+0x88>
   8262c:	bc70      	pop	{r4, r5, r6}
   8262e:	4770      	bx	lr
   82630:	4614      	mov	r4, r2
   82632:	4603      	mov	r3, r0
   82634:	e7c2      	b.n	825bc <memset+0x20>
   82636:	bf00      	nop

00082638 <setbuf>:
   82638:	2900      	cmp	r1, #0
   8263a:	bf0c      	ite	eq
   8263c:	2202      	moveq	r2, #2
   8263e:	2200      	movne	r2, #0
   82640:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82644:	f000 b800 	b.w	82648 <setvbuf>

00082648 <setvbuf>:
   82648:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   8264c:	4d51      	ldr	r5, [pc, #324]	; (82794 <setvbuf+0x14c>)
   8264e:	b083      	sub	sp, #12
   82650:	682d      	ldr	r5, [r5, #0]
   82652:	4604      	mov	r4, r0
   82654:	460f      	mov	r7, r1
   82656:	4690      	mov	r8, r2
   82658:	461e      	mov	r6, r3
   8265a:	b115      	cbz	r5, 82662 <setvbuf+0x1a>
   8265c:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8265e:	2b00      	cmp	r3, #0
   82660:	d079      	beq.n	82756 <setvbuf+0x10e>
   82662:	f1b8 0f02 	cmp.w	r8, #2
   82666:	d004      	beq.n	82672 <setvbuf+0x2a>
   82668:	f1b8 0f01 	cmp.w	r8, #1
   8266c:	d87f      	bhi.n	8276e <setvbuf+0x126>
   8266e:	2e00      	cmp	r6, #0
   82670:	db7d      	blt.n	8276e <setvbuf+0x126>
   82672:	4621      	mov	r1, r4
   82674:	4628      	mov	r0, r5
   82676:	f001 f96f 	bl	83958 <_fflush_r>
   8267a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8267c:	b141      	cbz	r1, 82690 <setvbuf+0x48>
   8267e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82682:	4299      	cmp	r1, r3
   82684:	d002      	beq.n	8268c <setvbuf+0x44>
   82686:	4628      	mov	r0, r5
   82688:	f001 fac2 	bl	83c10 <_free_r>
   8268c:	2300      	movs	r3, #0
   8268e:	6323      	str	r3, [r4, #48]	; 0x30
   82690:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82694:	2200      	movs	r2, #0
   82696:	61a2      	str	r2, [r4, #24]
   82698:	6062      	str	r2, [r4, #4]
   8269a:	061a      	lsls	r2, r3, #24
   8269c:	d454      	bmi.n	82748 <setvbuf+0x100>
   8269e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   826a2:	f023 0303 	bic.w	r3, r3, #3
   826a6:	f1b8 0f02 	cmp.w	r8, #2
   826aa:	81a3      	strh	r3, [r4, #12]
   826ac:	d039      	beq.n	82722 <setvbuf+0xda>
   826ae:	ab01      	add	r3, sp, #4
   826b0:	466a      	mov	r2, sp
   826b2:	4621      	mov	r1, r4
   826b4:	4628      	mov	r0, r5
   826b6:	f001 fd49 	bl	8414c <__swhatbuf_r>
   826ba:	89a3      	ldrh	r3, [r4, #12]
   826bc:	4318      	orrs	r0, r3
   826be:	81a0      	strh	r0, [r4, #12]
   826c0:	b326      	cbz	r6, 8270c <setvbuf+0xc4>
   826c2:	b327      	cbz	r7, 8270e <setvbuf+0xc6>
   826c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   826c6:	2b00      	cmp	r3, #0
   826c8:	d04d      	beq.n	82766 <setvbuf+0x11e>
   826ca:	9b00      	ldr	r3, [sp, #0]
   826cc:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   826d0:	429e      	cmp	r6, r3
   826d2:	bf1c      	itt	ne
   826d4:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
   826d8:	81a0      	strhne	r0, [r4, #12]
   826da:	f1b8 0f01 	cmp.w	r8, #1
   826de:	bf08      	it	eq
   826e0:	f040 0001 	orreq.w	r0, r0, #1
   826e4:	b283      	uxth	r3, r0
   826e6:	bf08      	it	eq
   826e8:	81a0      	strheq	r0, [r4, #12]
   826ea:	f003 0008 	and.w	r0, r3, #8
   826ee:	b280      	uxth	r0, r0
   826f0:	6027      	str	r7, [r4, #0]
   826f2:	6127      	str	r7, [r4, #16]
   826f4:	6166      	str	r6, [r4, #20]
   826f6:	b318      	cbz	r0, 82740 <setvbuf+0xf8>
   826f8:	f013 0001 	ands.w	r0, r3, #1
   826fc:	d02f      	beq.n	8275e <setvbuf+0x116>
   826fe:	2000      	movs	r0, #0
   82700:	4276      	negs	r6, r6
   82702:	61a6      	str	r6, [r4, #24]
   82704:	60a0      	str	r0, [r4, #8]
   82706:	b003      	add	sp, #12
   82708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8270c:	9e00      	ldr	r6, [sp, #0]
   8270e:	4630      	mov	r0, r6
   82710:	f001 fd90 	bl	84234 <malloc>
   82714:	4607      	mov	r7, r0
   82716:	b368      	cbz	r0, 82774 <setvbuf+0x12c>
   82718:	89a3      	ldrh	r3, [r4, #12]
   8271a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8271e:	81a3      	strh	r3, [r4, #12]
   82720:	e7d0      	b.n	826c4 <setvbuf+0x7c>
   82722:	2000      	movs	r0, #0
   82724:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82728:	f043 0302 	orr.w	r3, r3, #2
   8272c:	2500      	movs	r5, #0
   8272e:	2101      	movs	r1, #1
   82730:	81a3      	strh	r3, [r4, #12]
   82732:	60a5      	str	r5, [r4, #8]
   82734:	6022      	str	r2, [r4, #0]
   82736:	6122      	str	r2, [r4, #16]
   82738:	6161      	str	r1, [r4, #20]
   8273a:	b003      	add	sp, #12
   8273c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82740:	60a0      	str	r0, [r4, #8]
   82742:	b003      	add	sp, #12
   82744:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82748:	6921      	ldr	r1, [r4, #16]
   8274a:	4628      	mov	r0, r5
   8274c:	f001 fa60 	bl	83c10 <_free_r>
   82750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82754:	e7a3      	b.n	8269e <setvbuf+0x56>
   82756:	4628      	mov	r0, r5
   82758:	f001 f992 	bl	83a80 <__sinit>
   8275c:	e781      	b.n	82662 <setvbuf+0x1a>
   8275e:	60a6      	str	r6, [r4, #8]
   82760:	b003      	add	sp, #12
   82762:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82766:	4628      	mov	r0, r5
   82768:	f001 f98a 	bl	83a80 <__sinit>
   8276c:	e7ad      	b.n	826ca <setvbuf+0x82>
   8276e:	f04f 30ff 	mov.w	r0, #4294967295
   82772:	e7e2      	b.n	8273a <setvbuf+0xf2>
   82774:	f8dd 9000 	ldr.w	r9, [sp]
   82778:	45b1      	cmp	r9, r6
   8277a:	d006      	beq.n	8278a <setvbuf+0x142>
   8277c:	4648      	mov	r0, r9
   8277e:	f001 fd59 	bl	84234 <malloc>
   82782:	4607      	mov	r7, r0
   82784:	b108      	cbz	r0, 8278a <setvbuf+0x142>
   82786:	464e      	mov	r6, r9
   82788:	e7c6      	b.n	82718 <setvbuf+0xd0>
   8278a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8278e:	f04f 30ff 	mov.w	r0, #4294967295
   82792:	e7c7      	b.n	82724 <setvbuf+0xdc>
   82794:	20070570 	.word	0x20070570

00082798 <strlen>:
   82798:	f020 0103 	bic.w	r1, r0, #3
   8279c:	f010 0003 	ands.w	r0, r0, #3
   827a0:	f1c0 0000 	rsb	r0, r0, #0
   827a4:	f851 3b04 	ldr.w	r3, [r1], #4
   827a8:	f100 0c04 	add.w	ip, r0, #4
   827ac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   827b0:	f06f 0200 	mvn.w	r2, #0
   827b4:	bf1c      	itt	ne
   827b6:	fa22 f20c 	lsrne.w	r2, r2, ip
   827ba:	4313      	orrne	r3, r2
   827bc:	f04f 0c01 	mov.w	ip, #1
   827c0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   827c4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   827c8:	eba3 020c 	sub.w	r2, r3, ip
   827cc:	ea22 0203 	bic.w	r2, r2, r3
   827d0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   827d4:	bf04      	itt	eq
   827d6:	f851 3b04 	ldreq.w	r3, [r1], #4
   827da:	3004      	addeq	r0, #4
   827dc:	d0f4      	beq.n	827c8 <strlen+0x30>
   827de:	f1c2 0100 	rsb	r1, r2, #0
   827e2:	ea02 0201 	and.w	r2, r2, r1
   827e6:	fab2 f282 	clz	r2, r2
   827ea:	f1c2 021f 	rsb	r2, r2, #31
   827ee:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   827f2:	4770      	bx	lr

000827f4 <strncpy>:
   827f4:	ea40 0301 	orr.w	r3, r0, r1
   827f8:	079b      	lsls	r3, r3, #30
   827fa:	b470      	push	{r4, r5, r6}
   827fc:	d12b      	bne.n	82856 <strncpy+0x62>
   827fe:	2a03      	cmp	r2, #3
   82800:	d929      	bls.n	82856 <strncpy+0x62>
   82802:	460c      	mov	r4, r1
   82804:	4603      	mov	r3, r0
   82806:	4621      	mov	r1, r4
   82808:	f854 6b04 	ldr.w	r6, [r4], #4
   8280c:	f1a6 3501 	sub.w	r5, r6, #16843009	; 0x1010101
   82810:	ea25 0506 	bic.w	r5, r5, r6
   82814:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
   82818:	d106      	bne.n	82828 <strncpy+0x34>
   8281a:	3a04      	subs	r2, #4
   8281c:	2a03      	cmp	r2, #3
   8281e:	f843 6b04 	str.w	r6, [r3], #4
   82822:	4621      	mov	r1, r4
   82824:	d8ef      	bhi.n	82806 <strncpy+0x12>
   82826:	b1a2      	cbz	r2, 82852 <strncpy+0x5e>
   82828:	780c      	ldrb	r4, [r1, #0]
   8282a:	3a01      	subs	r2, #1
   8282c:	701c      	strb	r4, [r3, #0]
   8282e:	3101      	adds	r1, #1
   82830:	3301      	adds	r3, #1
   82832:	b13c      	cbz	r4, 82844 <strncpy+0x50>
   82834:	b16a      	cbz	r2, 82852 <strncpy+0x5e>
   82836:	f811 4b01 	ldrb.w	r4, [r1], #1
   8283a:	3a01      	subs	r2, #1
   8283c:	f803 4b01 	strb.w	r4, [r3], #1
   82840:	2c00      	cmp	r4, #0
   82842:	d1f7      	bne.n	82834 <strncpy+0x40>
   82844:	b12a      	cbz	r2, 82852 <strncpy+0x5e>
   82846:	441a      	add	r2, r3
   82848:	2100      	movs	r1, #0
   8284a:	f803 1b01 	strb.w	r1, [r3], #1
   8284e:	429a      	cmp	r2, r3
   82850:	d1fb      	bne.n	8284a <strncpy+0x56>
   82852:	bc70      	pop	{r4, r5, r6}
   82854:	4770      	bx	lr
   82856:	4603      	mov	r3, r0
   82858:	e7e5      	b.n	82826 <strncpy+0x32>
   8285a:	bf00      	nop

0008285c <__sprint_r.part.0>:
   8285c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   8285e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82862:	049c      	lsls	r4, r3, #18
   82864:	4692      	mov	sl, r2
   82866:	d52c      	bpl.n	828c2 <__sprint_r.part.0+0x66>
   82868:	6893      	ldr	r3, [r2, #8]
   8286a:	6812      	ldr	r2, [r2, #0]
   8286c:	b33b      	cbz	r3, 828be <__sprint_r.part.0+0x62>
   8286e:	460f      	mov	r7, r1
   82870:	4680      	mov	r8, r0
   82872:	f102 0908 	add.w	r9, r2, #8
   82876:	e919 0060 	ldmdb	r9, {r5, r6}
   8287a:	08b6      	lsrs	r6, r6, #2
   8287c:	d017      	beq.n	828ae <__sprint_r.part.0+0x52>
   8287e:	3d04      	subs	r5, #4
   82880:	2400      	movs	r4, #0
   82882:	e001      	b.n	82888 <__sprint_r.part.0+0x2c>
   82884:	42a6      	cmp	r6, r4
   82886:	d010      	beq.n	828aa <__sprint_r.part.0+0x4e>
   82888:	463a      	mov	r2, r7
   8288a:	f855 1f04 	ldr.w	r1, [r5, #4]!
   8288e:	4640      	mov	r0, r8
   82890:	f001 f95e 	bl	83b50 <_fputwc_r>
   82894:	1c43      	adds	r3, r0, #1
   82896:	f104 0401 	add.w	r4, r4, #1
   8289a:	d1f3      	bne.n	82884 <__sprint_r.part.0+0x28>
   8289c:	2300      	movs	r3, #0
   8289e:	f8ca 3008 	str.w	r3, [sl, #8]
   828a2:	f8ca 3004 	str.w	r3, [sl, #4]
   828a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   828aa:	f8da 3008 	ldr.w	r3, [sl, #8]
   828ae:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   828b2:	f8ca 3008 	str.w	r3, [sl, #8]
   828b6:	f109 0908 	add.w	r9, r9, #8
   828ba:	2b00      	cmp	r3, #0
   828bc:	d1db      	bne.n	82876 <__sprint_r.part.0+0x1a>
   828be:	2000      	movs	r0, #0
   828c0:	e7ec      	b.n	8289c <__sprint_r.part.0+0x40>
   828c2:	f001 fa8d 	bl	83de0 <__sfvwrite_r>
   828c6:	2300      	movs	r3, #0
   828c8:	f8ca 3008 	str.w	r3, [sl, #8]
   828cc:	f8ca 3004 	str.w	r3, [sl, #4]
   828d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000828d4 <_vfiprintf_r>:
   828d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   828d8:	b0ab      	sub	sp, #172	; 0xac
   828da:	461c      	mov	r4, r3
   828dc:	9100      	str	r1, [sp, #0]
   828de:	4690      	mov	r8, r2
   828e0:	9304      	str	r3, [sp, #16]
   828e2:	9005      	str	r0, [sp, #20]
   828e4:	b118      	cbz	r0, 828ee <_vfiprintf_r+0x1a>
   828e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   828e8:	2b00      	cmp	r3, #0
   828ea:	f000 80de 	beq.w	82aaa <_vfiprintf_r+0x1d6>
   828ee:	9800      	ldr	r0, [sp, #0]
   828f0:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
   828f4:	b28a      	uxth	r2, r1
   828f6:	0495      	lsls	r5, r2, #18
   828f8:	d407      	bmi.n	8290a <_vfiprintf_r+0x36>
   828fa:	6e43      	ldr	r3, [r0, #100]	; 0x64
   828fc:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   82900:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   82904:	8182      	strh	r2, [r0, #12]
   82906:	6643      	str	r3, [r0, #100]	; 0x64
   82908:	b292      	uxth	r2, r2
   8290a:	0711      	lsls	r1, r2, #28
   8290c:	f140 80b1 	bpl.w	82a72 <_vfiprintf_r+0x19e>
   82910:	9b00      	ldr	r3, [sp, #0]
   82912:	691b      	ldr	r3, [r3, #16]
   82914:	2b00      	cmp	r3, #0
   82916:	f000 80ac 	beq.w	82a72 <_vfiprintf_r+0x19e>
   8291a:	f002 021a 	and.w	r2, r2, #26
   8291e:	2a0a      	cmp	r2, #10
   82920:	f000 80b5 	beq.w	82a8e <_vfiprintf_r+0x1ba>
   82924:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   82928:	46d3      	mov	fp, sl
   8292a:	2300      	movs	r3, #0
   8292c:	9302      	str	r3, [sp, #8]
   8292e:	930f      	str	r3, [sp, #60]	; 0x3c
   82930:	930e      	str	r3, [sp, #56]	; 0x38
   82932:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   82936:	f898 3000 	ldrb.w	r3, [r8]
   8293a:	4644      	mov	r4, r8
   8293c:	b1fb      	cbz	r3, 8297e <_vfiprintf_r+0xaa>
   8293e:	2b25      	cmp	r3, #37	; 0x25
   82940:	d102      	bne.n	82948 <_vfiprintf_r+0x74>
   82942:	e01c      	b.n	8297e <_vfiprintf_r+0xaa>
   82944:	2b25      	cmp	r3, #37	; 0x25
   82946:	d003      	beq.n	82950 <_vfiprintf_r+0x7c>
   82948:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   8294c:	2b00      	cmp	r3, #0
   8294e:	d1f9      	bne.n	82944 <_vfiprintf_r+0x70>
   82950:	ebc8 0504 	rsb	r5, r8, r4
   82954:	b19d      	cbz	r5, 8297e <_vfiprintf_r+0xaa>
   82956:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   82958:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8295a:	3301      	adds	r3, #1
   8295c:	442a      	add	r2, r5
   8295e:	2b07      	cmp	r3, #7
   82960:	f8cb 8000 	str.w	r8, [fp]
   82964:	f8cb 5004 	str.w	r5, [fp, #4]
   82968:	920f      	str	r2, [sp, #60]	; 0x3c
   8296a:	930e      	str	r3, [sp, #56]	; 0x38
   8296c:	dd7b      	ble.n	82a66 <_vfiprintf_r+0x192>
   8296e:	2a00      	cmp	r2, #0
   82970:	f040 851f 	bne.w	833b2 <_vfiprintf_r+0xade>
   82974:	46d3      	mov	fp, sl
   82976:	9b02      	ldr	r3, [sp, #8]
   82978:	920e      	str	r2, [sp, #56]	; 0x38
   8297a:	442b      	add	r3, r5
   8297c:	9302      	str	r3, [sp, #8]
   8297e:	7823      	ldrb	r3, [r4, #0]
   82980:	2b00      	cmp	r3, #0
   82982:	f000 843b 	beq.w	831fc <_vfiprintf_r+0x928>
   82986:	f04f 0300 	mov.w	r3, #0
   8298a:	2100      	movs	r1, #0
   8298c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82990:	f104 0801 	add.w	r8, r4, #1
   82994:	7863      	ldrb	r3, [r4, #1]
   82996:	4608      	mov	r0, r1
   82998:	460e      	mov	r6, r1
   8299a:	460c      	mov	r4, r1
   8299c:	f04f 32ff 	mov.w	r2, #4294967295
   829a0:	9201      	str	r2, [sp, #4]
   829a2:	f108 0801 	add.w	r8, r8, #1
   829a6:	f1a3 0220 	sub.w	r2, r3, #32
   829aa:	2a58      	cmp	r2, #88	; 0x58
   829ac:	f200 838b 	bhi.w	830c6 <_vfiprintf_r+0x7f2>
   829b0:	e8df f012 	tbh	[pc, r2, lsl #1]
   829b4:	0389033d 	.word	0x0389033d
   829b8:	03450389 	.word	0x03450389
   829bc:	03890389 	.word	0x03890389
   829c0:	03890389 	.word	0x03890389
   829c4:	03890389 	.word	0x03890389
   829c8:	026b007e 	.word	0x026b007e
   829cc:	00860389 	.word	0x00860389
   829d0:	03890270 	.word	0x03890270
   829d4:	025d01cc 	.word	0x025d01cc
   829d8:	025d025d 	.word	0x025d025d
   829dc:	025d025d 	.word	0x025d025d
   829e0:	025d025d 	.word	0x025d025d
   829e4:	025d025d 	.word	0x025d025d
   829e8:	03890389 	.word	0x03890389
   829ec:	03890389 	.word	0x03890389
   829f0:	03890389 	.word	0x03890389
   829f4:	03890389 	.word	0x03890389
   829f8:	03890389 	.word	0x03890389
   829fc:	038901d1 	.word	0x038901d1
   82a00:	03890389 	.word	0x03890389
   82a04:	03890389 	.word	0x03890389
   82a08:	03890389 	.word	0x03890389
   82a0c:	03890389 	.word	0x03890389
   82a10:	021a0389 	.word	0x021a0389
   82a14:	03890389 	.word	0x03890389
   82a18:	03890389 	.word	0x03890389
   82a1c:	02e50389 	.word	0x02e50389
   82a20:	03890389 	.word	0x03890389
   82a24:	03890308 	.word	0x03890308
   82a28:	03890389 	.word	0x03890389
   82a2c:	03890389 	.word	0x03890389
   82a30:	03890389 	.word	0x03890389
   82a34:	03890389 	.word	0x03890389
   82a38:	032b0389 	.word	0x032b0389
   82a3c:	03890382 	.word	0x03890382
   82a40:	03890389 	.word	0x03890389
   82a44:	0382035e 	.word	0x0382035e
   82a48:	03890389 	.word	0x03890389
   82a4c:	03890363 	.word	0x03890363
   82a50:	028d0370 	.word	0x028d0370
   82a54:	02e0008b 	.word	0x02e0008b
   82a58:	02930389 	.word	0x02930389
   82a5c:	02b20389 	.word	0x02b20389
   82a60:	03890389 	.word	0x03890389
   82a64:	034a      	.short	0x034a
   82a66:	f10b 0b08 	add.w	fp, fp, #8
   82a6a:	9b02      	ldr	r3, [sp, #8]
   82a6c:	442b      	add	r3, r5
   82a6e:	9302      	str	r3, [sp, #8]
   82a70:	e785      	b.n	8297e <_vfiprintf_r+0xaa>
   82a72:	9900      	ldr	r1, [sp, #0]
   82a74:	9805      	ldr	r0, [sp, #20]
   82a76:	f000 fe57 	bl	83728 <__swsetup_r>
   82a7a:	2800      	cmp	r0, #0
   82a7c:	f040 8545 	bne.w	8350a <_vfiprintf_r+0xc36>
   82a80:	9b00      	ldr	r3, [sp, #0]
   82a82:	899a      	ldrh	r2, [r3, #12]
   82a84:	f002 021a 	and.w	r2, r2, #26
   82a88:	2a0a      	cmp	r2, #10
   82a8a:	f47f af4b 	bne.w	82924 <_vfiprintf_r+0x50>
   82a8e:	9900      	ldr	r1, [sp, #0]
   82a90:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
   82a94:	2b00      	cmp	r3, #0
   82a96:	f6ff af45 	blt.w	82924 <_vfiprintf_r+0x50>
   82a9a:	4623      	mov	r3, r4
   82a9c:	4642      	mov	r2, r8
   82a9e:	9805      	ldr	r0, [sp, #20]
   82aa0:	f000 fe0c 	bl	836bc <__sbprintf>
   82aa4:	b02b      	add	sp, #172	; 0xac
   82aa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82aaa:	f000 ffe9 	bl	83a80 <__sinit>
   82aae:	e71e      	b.n	828ee <_vfiprintf_r+0x1a>
   82ab0:	9a04      	ldr	r2, [sp, #16]
   82ab2:	4613      	mov	r3, r2
   82ab4:	6814      	ldr	r4, [r2, #0]
   82ab6:	3304      	adds	r3, #4
   82ab8:	2c00      	cmp	r4, #0
   82aba:	9304      	str	r3, [sp, #16]
   82abc:	da02      	bge.n	82ac4 <_vfiprintf_r+0x1f0>
   82abe:	4264      	negs	r4, r4
   82ac0:	f046 0604 	orr.w	r6, r6, #4
   82ac4:	f898 3000 	ldrb.w	r3, [r8]
   82ac8:	e76b      	b.n	829a2 <_vfiprintf_r+0xce>
   82aca:	f04f 0300 	mov.w	r3, #0
   82ace:	9804      	ldr	r0, [sp, #16]
   82ad0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82ad4:	4603      	mov	r3, r0
   82ad6:	2130      	movs	r1, #48	; 0x30
   82ad8:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   82adc:	9901      	ldr	r1, [sp, #4]
   82ade:	2278      	movs	r2, #120	; 0x78
   82ae0:	2900      	cmp	r1, #0
   82ae2:	9406      	str	r4, [sp, #24]
   82ae4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   82ae8:	6804      	ldr	r4, [r0, #0]
   82aea:	f103 0304 	add.w	r3, r3, #4
   82aee:	f04f 0500 	mov.w	r5, #0
   82af2:	f046 0202 	orr.w	r2, r6, #2
   82af6:	f2c0 850c 	blt.w	83512 <_vfiprintf_r+0xc3e>
   82afa:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82afe:	ea54 0205 	orrs.w	r2, r4, r5
   82b02:	f046 0602 	orr.w	r6, r6, #2
   82b06:	9304      	str	r3, [sp, #16]
   82b08:	f040 84b5 	bne.w	83476 <_vfiprintf_r+0xba2>
   82b0c:	48b3      	ldr	r0, [pc, #716]	; (82ddc <_vfiprintf_r+0x508>)
   82b0e:	9b01      	ldr	r3, [sp, #4]
   82b10:	2b00      	cmp	r3, #0
   82b12:	f040 8462 	bne.w	833da <_vfiprintf_r+0xb06>
   82b16:	4699      	mov	r9, r3
   82b18:	4657      	mov	r7, sl
   82b1a:	2300      	movs	r3, #0
   82b1c:	9301      	str	r3, [sp, #4]
   82b1e:	9303      	str	r3, [sp, #12]
   82b20:	9b01      	ldr	r3, [sp, #4]
   82b22:	9a03      	ldr	r2, [sp, #12]
   82b24:	4293      	cmp	r3, r2
   82b26:	bfb8      	it	lt
   82b28:	4613      	movlt	r3, r2
   82b2a:	461d      	mov	r5, r3
   82b2c:	f1b9 0f00 	cmp.w	r9, #0
   82b30:	d000      	beq.n	82b34 <_vfiprintf_r+0x260>
   82b32:	3501      	adds	r5, #1
   82b34:	f016 0302 	ands.w	r3, r6, #2
   82b38:	9307      	str	r3, [sp, #28]
   82b3a:	bf18      	it	ne
   82b3c:	3502      	addne	r5, #2
   82b3e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
   82b42:	9308      	str	r3, [sp, #32]
   82b44:	f040 82e8 	bne.w	83118 <_vfiprintf_r+0x844>
   82b48:	9b06      	ldr	r3, [sp, #24]
   82b4a:	1b5c      	subs	r4, r3, r5
   82b4c:	2c00      	cmp	r4, #0
   82b4e:	f340 82e3 	ble.w	83118 <_vfiprintf_r+0x844>
   82b52:	2c10      	cmp	r4, #16
   82b54:	f340 853c 	ble.w	835d0 <_vfiprintf_r+0xcfc>
   82b58:	f8df 9284 	ldr.w	r9, [pc, #644]	; 82de0 <_vfiprintf_r+0x50c>
   82b5c:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   82b60:	46dc      	mov	ip, fp
   82b62:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82b64:	46c3      	mov	fp, r8
   82b66:	2310      	movs	r3, #16
   82b68:	46a8      	mov	r8, r5
   82b6a:	4670      	mov	r0, lr
   82b6c:	464d      	mov	r5, r9
   82b6e:	f8dd 9014 	ldr.w	r9, [sp, #20]
   82b72:	e007      	b.n	82b84 <_vfiprintf_r+0x2b0>
   82b74:	f100 0e02 	add.w	lr, r0, #2
   82b78:	4608      	mov	r0, r1
   82b7a:	f10c 0c08 	add.w	ip, ip, #8
   82b7e:	3c10      	subs	r4, #16
   82b80:	2c10      	cmp	r4, #16
   82b82:	dd13      	ble.n	82bac <_vfiprintf_r+0x2d8>
   82b84:	1c41      	adds	r1, r0, #1
   82b86:	3210      	adds	r2, #16
   82b88:	2907      	cmp	r1, #7
   82b8a:	920f      	str	r2, [sp, #60]	; 0x3c
   82b8c:	f8cc 5000 	str.w	r5, [ip]
   82b90:	f8cc 3004 	str.w	r3, [ip, #4]
   82b94:	910e      	str	r1, [sp, #56]	; 0x38
   82b96:	dded      	ble.n	82b74 <_vfiprintf_r+0x2a0>
   82b98:	2a00      	cmp	r2, #0
   82b9a:	f040 82a5 	bne.w	830e8 <_vfiprintf_r+0x814>
   82b9e:	3c10      	subs	r4, #16
   82ba0:	2c10      	cmp	r4, #16
   82ba2:	4610      	mov	r0, r2
   82ba4:	f04f 0e01 	mov.w	lr, #1
   82ba8:	46d4      	mov	ip, sl
   82baa:	dceb      	bgt.n	82b84 <_vfiprintf_r+0x2b0>
   82bac:	46a9      	mov	r9, r5
   82bae:	4670      	mov	r0, lr
   82bb0:	4645      	mov	r5, r8
   82bb2:	46d8      	mov	r8, fp
   82bb4:	46e3      	mov	fp, ip
   82bb6:	4422      	add	r2, r4
   82bb8:	2807      	cmp	r0, #7
   82bba:	920f      	str	r2, [sp, #60]	; 0x3c
   82bbc:	f8cb 9000 	str.w	r9, [fp]
   82bc0:	f8cb 4004 	str.w	r4, [fp, #4]
   82bc4:	900e      	str	r0, [sp, #56]	; 0x38
   82bc6:	f300 836d 	bgt.w	832a4 <_vfiprintf_r+0x9d0>
   82bca:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   82bce:	f10b 0b08 	add.w	fp, fp, #8
   82bd2:	f100 0e01 	add.w	lr, r0, #1
   82bd6:	2b00      	cmp	r3, #0
   82bd8:	f040 82a7 	bne.w	8312a <_vfiprintf_r+0x856>
   82bdc:	9b07      	ldr	r3, [sp, #28]
   82bde:	2b00      	cmp	r3, #0
   82be0:	f000 82ba 	beq.w	83158 <_vfiprintf_r+0x884>
   82be4:	3202      	adds	r2, #2
   82be6:	a90c      	add	r1, sp, #48	; 0x30
   82be8:	2302      	movs	r3, #2
   82bea:	f1be 0f07 	cmp.w	lr, #7
   82bee:	920f      	str	r2, [sp, #60]	; 0x3c
   82bf0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   82bf4:	e88b 000a 	stmia.w	fp, {r1, r3}
   82bf8:	f340 8370 	ble.w	832dc <_vfiprintf_r+0xa08>
   82bfc:	2a00      	cmp	r2, #0
   82bfe:	f040 8400 	bne.w	83402 <_vfiprintf_r+0xb2e>
   82c02:	9b08      	ldr	r3, [sp, #32]
   82c04:	f04f 0e01 	mov.w	lr, #1
   82c08:	2b80      	cmp	r3, #128	; 0x80
   82c0a:	4610      	mov	r0, r2
   82c0c:	46d3      	mov	fp, sl
   82c0e:	f040 82a7 	bne.w	83160 <_vfiprintf_r+0x88c>
   82c12:	9b06      	ldr	r3, [sp, #24]
   82c14:	1b5c      	subs	r4, r3, r5
   82c16:	2c00      	cmp	r4, #0
   82c18:	f340 82a2 	ble.w	83160 <_vfiprintf_r+0x88c>
   82c1c:	2c10      	cmp	r4, #16
   82c1e:	f340 84f8 	ble.w	83612 <_vfiprintf_r+0xd3e>
   82c22:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 82de4 <_vfiprintf_r+0x510>
   82c26:	46de      	mov	lr, fp
   82c28:	2310      	movs	r3, #16
   82c2a:	46c3      	mov	fp, r8
   82c2c:	46a8      	mov	r8, r5
   82c2e:	464d      	mov	r5, r9
   82c30:	f8dd 9014 	ldr.w	r9, [sp, #20]
   82c34:	e007      	b.n	82c46 <_vfiprintf_r+0x372>
   82c36:	f100 0c02 	add.w	ip, r0, #2
   82c3a:	4608      	mov	r0, r1
   82c3c:	f10e 0e08 	add.w	lr, lr, #8
   82c40:	3c10      	subs	r4, #16
   82c42:	2c10      	cmp	r4, #16
   82c44:	dd13      	ble.n	82c6e <_vfiprintf_r+0x39a>
   82c46:	1c41      	adds	r1, r0, #1
   82c48:	3210      	adds	r2, #16
   82c4a:	2907      	cmp	r1, #7
   82c4c:	920f      	str	r2, [sp, #60]	; 0x3c
   82c4e:	f8ce 5000 	str.w	r5, [lr]
   82c52:	f8ce 3004 	str.w	r3, [lr, #4]
   82c56:	910e      	str	r1, [sp, #56]	; 0x38
   82c58:	dded      	ble.n	82c36 <_vfiprintf_r+0x362>
   82c5a:	2a00      	cmp	r2, #0
   82c5c:	f040 830c 	bne.w	83278 <_vfiprintf_r+0x9a4>
   82c60:	3c10      	subs	r4, #16
   82c62:	2c10      	cmp	r4, #16
   82c64:	f04f 0c01 	mov.w	ip, #1
   82c68:	4610      	mov	r0, r2
   82c6a:	46d6      	mov	lr, sl
   82c6c:	dceb      	bgt.n	82c46 <_vfiprintf_r+0x372>
   82c6e:	46a9      	mov	r9, r5
   82c70:	4645      	mov	r5, r8
   82c72:	46d8      	mov	r8, fp
   82c74:	46f3      	mov	fp, lr
   82c76:	4422      	add	r2, r4
   82c78:	f1bc 0f07 	cmp.w	ip, #7
   82c7c:	920f      	str	r2, [sp, #60]	; 0x3c
   82c7e:	f8cb 9000 	str.w	r9, [fp]
   82c82:	f8cb 4004 	str.w	r4, [fp, #4]
   82c86:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
   82c8a:	f300 83c8 	bgt.w	8341e <_vfiprintf_r+0xb4a>
   82c8e:	9b01      	ldr	r3, [sp, #4]
   82c90:	9903      	ldr	r1, [sp, #12]
   82c92:	f10b 0b08 	add.w	fp, fp, #8
   82c96:	1a5c      	subs	r4, r3, r1
   82c98:	2c00      	cmp	r4, #0
   82c9a:	f10c 0e01 	add.w	lr, ip, #1
   82c9e:	4660      	mov	r0, ip
   82ca0:	f300 8264 	bgt.w	8316c <_vfiprintf_r+0x898>
   82ca4:	9903      	ldr	r1, [sp, #12]
   82ca6:	f1be 0f07 	cmp.w	lr, #7
   82caa:	440a      	add	r2, r1
   82cac:	920f      	str	r2, [sp, #60]	; 0x3c
   82cae:	f8cb 7000 	str.w	r7, [fp]
   82cb2:	f8cb 1004 	str.w	r1, [fp, #4]
   82cb6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   82cba:	f340 82c5 	ble.w	83248 <_vfiprintf_r+0x974>
   82cbe:	2a00      	cmp	r2, #0
   82cc0:	f040 8332 	bne.w	83328 <_vfiprintf_r+0xa54>
   82cc4:	0770      	lsls	r0, r6, #29
   82cc6:	920e      	str	r2, [sp, #56]	; 0x38
   82cc8:	d538      	bpl.n	82d3c <_vfiprintf_r+0x468>
   82cca:	9b06      	ldr	r3, [sp, #24]
   82ccc:	1b5c      	subs	r4, r3, r5
   82cce:	2c00      	cmp	r4, #0
   82cd0:	dd34      	ble.n	82d3c <_vfiprintf_r+0x468>
   82cd2:	46d3      	mov	fp, sl
   82cd4:	2c10      	cmp	r4, #16
   82cd6:	f340 8496 	ble.w	83606 <_vfiprintf_r+0xd32>
   82cda:	f8df 9104 	ldr.w	r9, [pc, #260]	; 82de0 <_vfiprintf_r+0x50c>
   82cde:	990e      	ldr	r1, [sp, #56]	; 0x38
   82ce0:	464f      	mov	r7, r9
   82ce2:	2610      	movs	r6, #16
   82ce4:	f8dd 9014 	ldr.w	r9, [sp, #20]
   82ce8:	e006      	b.n	82cf8 <_vfiprintf_r+0x424>
   82cea:	1c88      	adds	r0, r1, #2
   82cec:	4619      	mov	r1, r3
   82cee:	f10b 0b08 	add.w	fp, fp, #8
   82cf2:	3c10      	subs	r4, #16
   82cf4:	2c10      	cmp	r4, #16
   82cf6:	dd13      	ble.n	82d20 <_vfiprintf_r+0x44c>
   82cf8:	1c4b      	adds	r3, r1, #1
   82cfa:	3210      	adds	r2, #16
   82cfc:	2b07      	cmp	r3, #7
   82cfe:	920f      	str	r2, [sp, #60]	; 0x3c
   82d00:	f8cb 7000 	str.w	r7, [fp]
   82d04:	f8cb 6004 	str.w	r6, [fp, #4]
   82d08:	930e      	str	r3, [sp, #56]	; 0x38
   82d0a:	ddee      	ble.n	82cea <_vfiprintf_r+0x416>
   82d0c:	2a00      	cmp	r2, #0
   82d0e:	f040 8285 	bne.w	8321c <_vfiprintf_r+0x948>
   82d12:	3c10      	subs	r4, #16
   82d14:	2c10      	cmp	r4, #16
   82d16:	f04f 0001 	mov.w	r0, #1
   82d1a:	4611      	mov	r1, r2
   82d1c:	46d3      	mov	fp, sl
   82d1e:	dceb      	bgt.n	82cf8 <_vfiprintf_r+0x424>
   82d20:	46b9      	mov	r9, r7
   82d22:	4422      	add	r2, r4
   82d24:	2807      	cmp	r0, #7
   82d26:	920f      	str	r2, [sp, #60]	; 0x3c
   82d28:	f8cb 9000 	str.w	r9, [fp]
   82d2c:	f8cb 4004 	str.w	r4, [fp, #4]
   82d30:	900e      	str	r0, [sp, #56]	; 0x38
   82d32:	f340 8292 	ble.w	8325a <_vfiprintf_r+0x986>
   82d36:	2a00      	cmp	r2, #0
   82d38:	f040 840c 	bne.w	83554 <_vfiprintf_r+0xc80>
   82d3c:	9b02      	ldr	r3, [sp, #8]
   82d3e:	9a06      	ldr	r2, [sp, #24]
   82d40:	42aa      	cmp	r2, r5
   82d42:	bfac      	ite	ge
   82d44:	189b      	addge	r3, r3, r2
   82d46:	195b      	addlt	r3, r3, r5
   82d48:	9302      	str	r3, [sp, #8]
   82d4a:	e290      	b.n	8326e <_vfiprintf_r+0x99a>
   82d4c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
   82d50:	f898 3000 	ldrb.w	r3, [r8]
   82d54:	e625      	b.n	829a2 <_vfiprintf_r+0xce>
   82d56:	9406      	str	r4, [sp, #24]
   82d58:	2900      	cmp	r1, #0
   82d5a:	f040 8485 	bne.w	83668 <_vfiprintf_r+0xd94>
   82d5e:	f046 0610 	orr.w	r6, r6, #16
   82d62:	06b3      	lsls	r3, r6, #26
   82d64:	f140 8304 	bpl.w	83370 <_vfiprintf_r+0xa9c>
   82d68:	9904      	ldr	r1, [sp, #16]
   82d6a:	3107      	adds	r1, #7
   82d6c:	f021 0107 	bic.w	r1, r1, #7
   82d70:	e9d1 2300 	ldrd	r2, r3, [r1]
   82d74:	4614      	mov	r4, r2
   82d76:	461d      	mov	r5, r3
   82d78:	3108      	adds	r1, #8
   82d7a:	9104      	str	r1, [sp, #16]
   82d7c:	2a00      	cmp	r2, #0
   82d7e:	f173 0300 	sbcs.w	r3, r3, #0
   82d82:	f2c0 837c 	blt.w	8347e <_vfiprintf_r+0xbaa>
   82d86:	9b01      	ldr	r3, [sp, #4]
   82d88:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   82d8c:	2b00      	cmp	r3, #0
   82d8e:	f2c0 830b 	blt.w	833a8 <_vfiprintf_r+0xad4>
   82d92:	ea54 0305 	orrs.w	r3, r4, r5
   82d96:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82d9a:	f000 80de 	beq.w	82f5a <_vfiprintf_r+0x686>
   82d9e:	2d00      	cmp	r5, #0
   82da0:	bf08      	it	eq
   82da2:	2c0a      	cmpeq	r4, #10
   82da4:	f0c0 80de 	bcc.w	82f64 <_vfiprintf_r+0x690>
   82da8:	4657      	mov	r7, sl
   82daa:	4620      	mov	r0, r4
   82dac:	4629      	mov	r1, r5
   82dae:	220a      	movs	r2, #10
   82db0:	2300      	movs	r3, #0
   82db2:	f002 f97d 	bl	850b0 <__aeabi_uldivmod>
   82db6:	3230      	adds	r2, #48	; 0x30
   82db8:	f807 2d01 	strb.w	r2, [r7, #-1]!
   82dbc:	4620      	mov	r0, r4
   82dbe:	4629      	mov	r1, r5
   82dc0:	2300      	movs	r3, #0
   82dc2:	220a      	movs	r2, #10
   82dc4:	f002 f974 	bl	850b0 <__aeabi_uldivmod>
   82dc8:	4604      	mov	r4, r0
   82dca:	460d      	mov	r5, r1
   82dcc:	ea54 0305 	orrs.w	r3, r4, r5
   82dd0:	d1eb      	bne.n	82daa <_vfiprintf_r+0x4d6>
   82dd2:	ebc7 030a 	rsb	r3, r7, sl
   82dd6:	9303      	str	r3, [sp, #12]
   82dd8:	e6a2      	b.n	82b20 <_vfiprintf_r+0x24c>
   82dda:	bf00      	nop
   82ddc:	00085488 	.word	0x00085488
   82de0:	000854a4 	.word	0x000854a4
   82de4:	00085464 	.word	0x00085464
   82de8:	9406      	str	r4, [sp, #24]
   82dea:	2900      	cmp	r1, #0
   82dec:	f040 8438 	bne.w	83660 <_vfiprintf_r+0xd8c>
   82df0:	f046 0610 	orr.w	r6, r6, #16
   82df4:	f016 0320 	ands.w	r3, r6, #32
   82df8:	f000 82a1 	beq.w	8333e <_vfiprintf_r+0xa6a>
   82dfc:	f04f 0200 	mov.w	r2, #0
   82e00:	9b04      	ldr	r3, [sp, #16]
   82e02:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   82e06:	3307      	adds	r3, #7
   82e08:	f023 0307 	bic.w	r3, r3, #7
   82e0c:	f103 0208 	add.w	r2, r3, #8
   82e10:	e9d3 4500 	ldrd	r4, r5, [r3]
   82e14:	9b01      	ldr	r3, [sp, #4]
   82e16:	9204      	str	r2, [sp, #16]
   82e18:	2b00      	cmp	r3, #0
   82e1a:	db0a      	blt.n	82e32 <_vfiprintf_r+0x55e>
   82e1c:	ea54 0305 	orrs.w	r3, r4, r5
   82e20:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82e24:	d105      	bne.n	82e32 <_vfiprintf_r+0x55e>
   82e26:	9b01      	ldr	r3, [sp, #4]
   82e28:	2b00      	cmp	r3, #0
   82e2a:	f000 8427 	beq.w	8367c <_vfiprintf_r+0xda8>
   82e2e:	2400      	movs	r4, #0
   82e30:	2500      	movs	r5, #0
   82e32:	f04f 0900 	mov.w	r9, #0
   82e36:	4657      	mov	r7, sl
   82e38:	08e2      	lsrs	r2, r4, #3
   82e3a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   82e3e:	08e9      	lsrs	r1, r5, #3
   82e40:	f004 0307 	and.w	r3, r4, #7
   82e44:	460d      	mov	r5, r1
   82e46:	4614      	mov	r4, r2
   82e48:	3330      	adds	r3, #48	; 0x30
   82e4a:	ea54 0205 	orrs.w	r2, r4, r5
   82e4e:	f807 3d01 	strb.w	r3, [r7, #-1]!
   82e52:	d1f1      	bne.n	82e38 <_vfiprintf_r+0x564>
   82e54:	07f4      	lsls	r4, r6, #31
   82e56:	d5bc      	bpl.n	82dd2 <_vfiprintf_r+0x4fe>
   82e58:	2b30      	cmp	r3, #48	; 0x30
   82e5a:	d0ba      	beq.n	82dd2 <_vfiprintf_r+0x4fe>
   82e5c:	2230      	movs	r2, #48	; 0x30
   82e5e:	1e7b      	subs	r3, r7, #1
   82e60:	f807 2c01 	strb.w	r2, [r7, #-1]
   82e64:	ebc3 020a 	rsb	r2, r3, sl
   82e68:	9203      	str	r2, [sp, #12]
   82e6a:	461f      	mov	r7, r3
   82e6c:	e658      	b.n	82b20 <_vfiprintf_r+0x24c>
   82e6e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82e72:	2400      	movs	r4, #0
   82e74:	f818 3b01 	ldrb.w	r3, [r8], #1
   82e78:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   82e7c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
   82e80:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82e84:	2a09      	cmp	r2, #9
   82e86:	d9f5      	bls.n	82e74 <_vfiprintf_r+0x5a0>
   82e88:	e58d      	b.n	829a6 <_vfiprintf_r+0xd2>
   82e8a:	f898 3000 	ldrb.w	r3, [r8]
   82e8e:	2101      	movs	r1, #1
   82e90:	202b      	movs	r0, #43	; 0x2b
   82e92:	e586      	b.n	829a2 <_vfiprintf_r+0xce>
   82e94:	f898 3000 	ldrb.w	r3, [r8]
   82e98:	f108 0501 	add.w	r5, r8, #1
   82e9c:	2b2a      	cmp	r3, #42	; 0x2a
   82e9e:	f000 83cc 	beq.w	8363a <_vfiprintf_r+0xd66>
   82ea2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82ea6:	2a09      	cmp	r2, #9
   82ea8:	46a8      	mov	r8, r5
   82eaa:	bf98      	it	ls
   82eac:	2500      	movls	r5, #0
   82eae:	f200 83b5 	bhi.w	8361c <_vfiprintf_r+0xd48>
   82eb2:	f818 3b01 	ldrb.w	r3, [r8], #1
   82eb6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   82eba:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   82ebe:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82ec2:	2a09      	cmp	r2, #9
   82ec4:	d9f5      	bls.n	82eb2 <_vfiprintf_r+0x5de>
   82ec6:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
   82eca:	9201      	str	r2, [sp, #4]
   82ecc:	e56b      	b.n	829a6 <_vfiprintf_r+0xd2>
   82ece:	9406      	str	r4, [sp, #24]
   82ed0:	2900      	cmp	r1, #0
   82ed2:	d08f      	beq.n	82df4 <_vfiprintf_r+0x520>
   82ed4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   82ed8:	e78c      	b.n	82df4 <_vfiprintf_r+0x520>
   82eda:	f04f 0300 	mov.w	r3, #0
   82ede:	9a04      	ldr	r2, [sp, #16]
   82ee0:	9406      	str	r4, [sp, #24]
   82ee2:	6817      	ldr	r7, [r2, #0]
   82ee4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82ee8:	1d14      	adds	r4, r2, #4
   82eea:	9b01      	ldr	r3, [sp, #4]
   82eec:	2f00      	cmp	r7, #0
   82eee:	f000 837f 	beq.w	835f0 <_vfiprintf_r+0xd1c>
   82ef2:	2b00      	cmp	r3, #0
   82ef4:	f2c0 8353 	blt.w	8359e <_vfiprintf_r+0xcca>
   82ef8:	461a      	mov	r2, r3
   82efa:	2100      	movs	r1, #0
   82efc:	4638      	mov	r0, r7
   82efe:	f001 fc4d 	bl	8479c <memchr>
   82f02:	2800      	cmp	r0, #0
   82f04:	f000 838e 	beq.w	83624 <_vfiprintf_r+0xd50>
   82f08:	1bc3      	subs	r3, r0, r7
   82f0a:	9303      	str	r3, [sp, #12]
   82f0c:	2300      	movs	r3, #0
   82f0e:	9404      	str	r4, [sp, #16]
   82f10:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   82f14:	9301      	str	r3, [sp, #4]
   82f16:	e603      	b.n	82b20 <_vfiprintf_r+0x24c>
   82f18:	9406      	str	r4, [sp, #24]
   82f1a:	2900      	cmp	r1, #0
   82f1c:	f040 839d 	bne.w	8365a <_vfiprintf_r+0xd86>
   82f20:	f016 0920 	ands.w	r9, r6, #32
   82f24:	d134      	bne.n	82f90 <_vfiprintf_r+0x6bc>
   82f26:	f016 0310 	ands.w	r3, r6, #16
   82f2a:	d103      	bne.n	82f34 <_vfiprintf_r+0x660>
   82f2c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   82f30:	f040 831f 	bne.w	83572 <_vfiprintf_r+0xc9e>
   82f34:	9a04      	ldr	r2, [sp, #16]
   82f36:	2500      	movs	r5, #0
   82f38:	4613      	mov	r3, r2
   82f3a:	6814      	ldr	r4, [r2, #0]
   82f3c:	9a01      	ldr	r2, [sp, #4]
   82f3e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   82f42:	2a00      	cmp	r2, #0
   82f44:	f103 0304 	add.w	r3, r3, #4
   82f48:	f2c0 8327 	blt.w	8359a <_vfiprintf_r+0xcc6>
   82f4c:	ea54 0205 	orrs.w	r2, r4, r5
   82f50:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82f54:	9304      	str	r3, [sp, #16]
   82f56:	f47f af22 	bne.w	82d9e <_vfiprintf_r+0x4ca>
   82f5a:	9b01      	ldr	r3, [sp, #4]
   82f5c:	2b00      	cmp	r3, #0
   82f5e:	f43f addb 	beq.w	82b18 <_vfiprintf_r+0x244>
   82f62:	2400      	movs	r4, #0
   82f64:	af2a      	add	r7, sp, #168	; 0xa8
   82f66:	3430      	adds	r4, #48	; 0x30
   82f68:	f807 4d41 	strb.w	r4, [r7, #-65]!
   82f6c:	ebc7 030a 	rsb	r3, r7, sl
   82f70:	9303      	str	r3, [sp, #12]
   82f72:	e5d5      	b.n	82b20 <_vfiprintf_r+0x24c>
   82f74:	f046 0620 	orr.w	r6, r6, #32
   82f78:	f898 3000 	ldrb.w	r3, [r8]
   82f7c:	e511      	b.n	829a2 <_vfiprintf_r+0xce>
   82f7e:	9406      	str	r4, [sp, #24]
   82f80:	2900      	cmp	r1, #0
   82f82:	f040 8375 	bne.w	83670 <_vfiprintf_r+0xd9c>
   82f86:	f046 0610 	orr.w	r6, r6, #16
   82f8a:	f016 0920 	ands.w	r9, r6, #32
   82f8e:	d0ca      	beq.n	82f26 <_vfiprintf_r+0x652>
   82f90:	f04f 0200 	mov.w	r2, #0
   82f94:	9b04      	ldr	r3, [sp, #16]
   82f96:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   82f9a:	3307      	adds	r3, #7
   82f9c:	f023 0307 	bic.w	r3, r3, #7
   82fa0:	f103 0208 	add.w	r2, r3, #8
   82fa4:	e9d3 4500 	ldrd	r4, r5, [r3]
   82fa8:	9b01      	ldr	r3, [sp, #4]
   82faa:	9204      	str	r2, [sp, #16]
   82fac:	2b00      	cmp	r3, #0
   82fae:	f2c0 81f9 	blt.w	833a4 <_vfiprintf_r+0xad0>
   82fb2:	ea54 0305 	orrs.w	r3, r4, r5
   82fb6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82fba:	f04f 0900 	mov.w	r9, #0
   82fbe:	f47f aeee 	bne.w	82d9e <_vfiprintf_r+0x4ca>
   82fc2:	e7ca      	b.n	82f5a <_vfiprintf_r+0x686>
   82fc4:	9406      	str	r4, [sp, #24]
   82fc6:	2900      	cmp	r1, #0
   82fc8:	f040 8355 	bne.w	83676 <_vfiprintf_r+0xda2>
   82fcc:	06b2      	lsls	r2, r6, #26
   82fce:	48b2      	ldr	r0, [pc, #712]	; (83298 <_vfiprintf_r+0x9c4>)
   82fd0:	d541      	bpl.n	83056 <_vfiprintf_r+0x782>
   82fd2:	9a04      	ldr	r2, [sp, #16]
   82fd4:	3207      	adds	r2, #7
   82fd6:	f022 0207 	bic.w	r2, r2, #7
   82fda:	f102 0108 	add.w	r1, r2, #8
   82fde:	9104      	str	r1, [sp, #16]
   82fe0:	e9d2 4500 	ldrd	r4, r5, [r2]
   82fe4:	f016 0901 	ands.w	r9, r6, #1
   82fe8:	f000 817e 	beq.w	832e8 <_vfiprintf_r+0xa14>
   82fec:	ea54 0205 	orrs.w	r2, r4, r5
   82ff0:	f040 822b 	bne.w	8344a <_vfiprintf_r+0xb76>
   82ff4:	f04f 0300 	mov.w	r3, #0
   82ff8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82ffc:	9b01      	ldr	r3, [sp, #4]
   82ffe:	2b00      	cmp	r3, #0
   83000:	f2c0 82f3 	blt.w	835ea <_vfiprintf_r+0xd16>
   83004:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83008:	e581      	b.n	82b0e <_vfiprintf_r+0x23a>
   8300a:	9a04      	ldr	r2, [sp, #16]
   8300c:	f04f 0100 	mov.w	r1, #0
   83010:	6813      	ldr	r3, [r2, #0]
   83012:	2501      	movs	r5, #1
   83014:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   83018:	4613      	mov	r3, r2
   8301a:	3304      	adds	r3, #4
   8301c:	9406      	str	r4, [sp, #24]
   8301e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   83022:	9304      	str	r3, [sp, #16]
   83024:	9503      	str	r5, [sp, #12]
   83026:	af10      	add	r7, sp, #64	; 0x40
   83028:	2300      	movs	r3, #0
   8302a:	9301      	str	r3, [sp, #4]
   8302c:	e582      	b.n	82b34 <_vfiprintf_r+0x260>
   8302e:	f898 3000 	ldrb.w	r3, [r8]
   83032:	2800      	cmp	r0, #0
   83034:	f47f acb5 	bne.w	829a2 <_vfiprintf_r+0xce>
   83038:	2101      	movs	r1, #1
   8303a:	2020      	movs	r0, #32
   8303c:	e4b1      	b.n	829a2 <_vfiprintf_r+0xce>
   8303e:	f046 0601 	orr.w	r6, r6, #1
   83042:	f898 3000 	ldrb.w	r3, [r8]
   83046:	e4ac      	b.n	829a2 <_vfiprintf_r+0xce>
   83048:	9406      	str	r4, [sp, #24]
   8304a:	2900      	cmp	r1, #0
   8304c:	f040 832a 	bne.w	836a4 <_vfiprintf_r+0xdd0>
   83050:	06b2      	lsls	r2, r6, #26
   83052:	4892      	ldr	r0, [pc, #584]	; (8329c <_vfiprintf_r+0x9c8>)
   83054:	d4bd      	bmi.n	82fd2 <_vfiprintf_r+0x6fe>
   83056:	9904      	ldr	r1, [sp, #16]
   83058:	06f7      	lsls	r7, r6, #27
   8305a:	460a      	mov	r2, r1
   8305c:	f100 819d 	bmi.w	8339a <_vfiprintf_r+0xac6>
   83060:	0675      	lsls	r5, r6, #25
   83062:	f140 819a 	bpl.w	8339a <_vfiprintf_r+0xac6>
   83066:	3204      	adds	r2, #4
   83068:	880c      	ldrh	r4, [r1, #0]
   8306a:	9204      	str	r2, [sp, #16]
   8306c:	2500      	movs	r5, #0
   8306e:	e7b9      	b.n	82fe4 <_vfiprintf_r+0x710>
   83070:	f046 0640 	orr.w	r6, r6, #64	; 0x40
   83074:	f898 3000 	ldrb.w	r3, [r8]
   83078:	e493      	b.n	829a2 <_vfiprintf_r+0xce>
   8307a:	f898 3000 	ldrb.w	r3, [r8]
   8307e:	2b6c      	cmp	r3, #108	; 0x6c
   83080:	bf03      	ittte	eq
   83082:	f898 3001 	ldrbeq.w	r3, [r8, #1]
   83086:	f046 0620 	orreq.w	r6, r6, #32
   8308a:	f108 0801 	addeq.w	r8, r8, #1
   8308e:	f046 0610 	orrne.w	r6, r6, #16
   83092:	e486      	b.n	829a2 <_vfiprintf_r+0xce>
   83094:	2900      	cmp	r1, #0
   83096:	f040 8302 	bne.w	8369e <_vfiprintf_r+0xdca>
   8309a:	06b4      	lsls	r4, r6, #26
   8309c:	f140 8220 	bpl.w	834e0 <_vfiprintf_r+0xc0c>
   830a0:	9a04      	ldr	r2, [sp, #16]
   830a2:	4613      	mov	r3, r2
   830a4:	3304      	adds	r3, #4
   830a6:	9304      	str	r3, [sp, #16]
   830a8:	9b02      	ldr	r3, [sp, #8]
   830aa:	6811      	ldr	r1, [r2, #0]
   830ac:	17dd      	asrs	r5, r3, #31
   830ae:	461a      	mov	r2, r3
   830b0:	462b      	mov	r3, r5
   830b2:	e9c1 2300 	strd	r2, r3, [r1]
   830b6:	e43e      	b.n	82936 <_vfiprintf_r+0x62>
   830b8:	9406      	str	r4, [sp, #24]
   830ba:	2900      	cmp	r1, #0
   830bc:	f43f ae51 	beq.w	82d62 <_vfiprintf_r+0x48e>
   830c0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   830c4:	e64d      	b.n	82d62 <_vfiprintf_r+0x48e>
   830c6:	9406      	str	r4, [sp, #24]
   830c8:	2900      	cmp	r1, #0
   830ca:	f040 82e5 	bne.w	83698 <_vfiprintf_r+0xdc4>
   830ce:	2b00      	cmp	r3, #0
   830d0:	f000 8094 	beq.w	831fc <_vfiprintf_r+0x928>
   830d4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   830d8:	f04f 0300 	mov.w	r3, #0
   830dc:	2501      	movs	r5, #1
   830de:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   830e2:	9503      	str	r5, [sp, #12]
   830e4:	af10      	add	r7, sp, #64	; 0x40
   830e6:	e79f      	b.n	83028 <_vfiprintf_r+0x754>
   830e8:	aa0d      	add	r2, sp, #52	; 0x34
   830ea:	9900      	ldr	r1, [sp, #0]
   830ec:	4648      	mov	r0, r9
   830ee:	9309      	str	r3, [sp, #36]	; 0x24
   830f0:	f7ff fbb4 	bl	8285c <__sprint_r.part.0>
   830f4:	2800      	cmp	r0, #0
   830f6:	f040 8088 	bne.w	8320a <_vfiprintf_r+0x936>
   830fa:	980e      	ldr	r0, [sp, #56]	; 0x38
   830fc:	46d4      	mov	ip, sl
   830fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83100:	f100 0e01 	add.w	lr, r0, #1
   83104:	9b09      	ldr	r3, [sp, #36]	; 0x24
   83106:	e53a      	b.n	82b7e <_vfiprintf_r+0x2aa>
   83108:	aa0d      	add	r2, sp, #52	; 0x34
   8310a:	9900      	ldr	r1, [sp, #0]
   8310c:	9805      	ldr	r0, [sp, #20]
   8310e:	f7ff fba5 	bl	8285c <__sprint_r.part.0>
   83112:	2800      	cmp	r0, #0
   83114:	d179      	bne.n	8320a <_vfiprintf_r+0x936>
   83116:	46d3      	mov	fp, sl
   83118:	980e      	ldr	r0, [sp, #56]	; 0x38
   8311a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8311e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83120:	f100 0e01 	add.w	lr, r0, #1
   83124:	2b00      	cmp	r3, #0
   83126:	f43f ad59 	beq.w	82bdc <_vfiprintf_r+0x308>
   8312a:	3201      	adds	r2, #1
   8312c:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   83130:	2301      	movs	r3, #1
   83132:	f1be 0f07 	cmp.w	lr, #7
   83136:	920f      	str	r2, [sp, #60]	; 0x3c
   83138:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   8313c:	e88b 000a 	stmia.w	fp, {r1, r3}
   83140:	f340 80c0 	ble.w	832c4 <_vfiprintf_r+0x9f0>
   83144:	2a00      	cmp	r2, #0
   83146:	f040 814d 	bne.w	833e4 <_vfiprintf_r+0xb10>
   8314a:	9907      	ldr	r1, [sp, #28]
   8314c:	2900      	cmp	r1, #0
   8314e:	f040 80bf 	bne.w	832d0 <_vfiprintf_r+0x9fc>
   83152:	469e      	mov	lr, r3
   83154:	4610      	mov	r0, r2
   83156:	46d3      	mov	fp, sl
   83158:	9b08      	ldr	r3, [sp, #32]
   8315a:	2b80      	cmp	r3, #128	; 0x80
   8315c:	f43f ad59 	beq.w	82c12 <_vfiprintf_r+0x33e>
   83160:	9b01      	ldr	r3, [sp, #4]
   83162:	9903      	ldr	r1, [sp, #12]
   83164:	1a5c      	subs	r4, r3, r1
   83166:	2c00      	cmp	r4, #0
   83168:	f77f ad9c 	ble.w	82ca4 <_vfiprintf_r+0x3d0>
   8316c:	2c10      	cmp	r4, #16
   8316e:	f8df 9130 	ldr.w	r9, [pc, #304]	; 832a0 <_vfiprintf_r+0x9cc>
   83172:	dd25      	ble.n	831c0 <_vfiprintf_r+0x8ec>
   83174:	46dc      	mov	ip, fp
   83176:	2310      	movs	r3, #16
   83178:	46c3      	mov	fp, r8
   8317a:	46a8      	mov	r8, r5
   8317c:	464d      	mov	r5, r9
   8317e:	f8dd 9014 	ldr.w	r9, [sp, #20]
   83182:	e007      	b.n	83194 <_vfiprintf_r+0x8c0>
   83184:	f100 0e02 	add.w	lr, r0, #2
   83188:	4608      	mov	r0, r1
   8318a:	f10c 0c08 	add.w	ip, ip, #8
   8318e:	3c10      	subs	r4, #16
   83190:	2c10      	cmp	r4, #16
   83192:	dd11      	ble.n	831b8 <_vfiprintf_r+0x8e4>
   83194:	1c41      	adds	r1, r0, #1
   83196:	3210      	adds	r2, #16
   83198:	2907      	cmp	r1, #7
   8319a:	920f      	str	r2, [sp, #60]	; 0x3c
   8319c:	f8cc 5000 	str.w	r5, [ip]
   831a0:	f8cc 3004 	str.w	r3, [ip, #4]
   831a4:	910e      	str	r1, [sp, #56]	; 0x38
   831a6:	dded      	ble.n	83184 <_vfiprintf_r+0x8b0>
   831a8:	b9d2      	cbnz	r2, 831e0 <_vfiprintf_r+0x90c>
   831aa:	3c10      	subs	r4, #16
   831ac:	2c10      	cmp	r4, #16
   831ae:	f04f 0e01 	mov.w	lr, #1
   831b2:	4610      	mov	r0, r2
   831b4:	46d4      	mov	ip, sl
   831b6:	dced      	bgt.n	83194 <_vfiprintf_r+0x8c0>
   831b8:	46a9      	mov	r9, r5
   831ba:	4645      	mov	r5, r8
   831bc:	46d8      	mov	r8, fp
   831be:	46e3      	mov	fp, ip
   831c0:	4422      	add	r2, r4
   831c2:	f1be 0f07 	cmp.w	lr, #7
   831c6:	920f      	str	r2, [sp, #60]	; 0x3c
   831c8:	f8cb 9000 	str.w	r9, [fp]
   831cc:	f8cb 4004 	str.w	r4, [fp, #4]
   831d0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   831d4:	dc2e      	bgt.n	83234 <_vfiprintf_r+0x960>
   831d6:	f10b 0b08 	add.w	fp, fp, #8
   831da:	f10e 0e01 	add.w	lr, lr, #1
   831de:	e561      	b.n	82ca4 <_vfiprintf_r+0x3d0>
   831e0:	aa0d      	add	r2, sp, #52	; 0x34
   831e2:	9900      	ldr	r1, [sp, #0]
   831e4:	4648      	mov	r0, r9
   831e6:	9301      	str	r3, [sp, #4]
   831e8:	f7ff fb38 	bl	8285c <__sprint_r.part.0>
   831ec:	b968      	cbnz	r0, 8320a <_vfiprintf_r+0x936>
   831ee:	980e      	ldr	r0, [sp, #56]	; 0x38
   831f0:	46d4      	mov	ip, sl
   831f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   831f4:	f100 0e01 	add.w	lr, r0, #1
   831f8:	9b01      	ldr	r3, [sp, #4]
   831fa:	e7c8      	b.n	8318e <_vfiprintf_r+0x8ba>
   831fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   831fe:	b123      	cbz	r3, 8320a <_vfiprintf_r+0x936>
   83200:	9805      	ldr	r0, [sp, #20]
   83202:	aa0d      	add	r2, sp, #52	; 0x34
   83204:	9900      	ldr	r1, [sp, #0]
   83206:	f7ff fb29 	bl	8285c <__sprint_r.part.0>
   8320a:	9b00      	ldr	r3, [sp, #0]
   8320c:	899b      	ldrh	r3, [r3, #12]
   8320e:	065a      	lsls	r2, r3, #25
   83210:	f100 817b 	bmi.w	8350a <_vfiprintf_r+0xc36>
   83214:	9802      	ldr	r0, [sp, #8]
   83216:	b02b      	add	sp, #172	; 0xac
   83218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8321c:	aa0d      	add	r2, sp, #52	; 0x34
   8321e:	9900      	ldr	r1, [sp, #0]
   83220:	4648      	mov	r0, r9
   83222:	f7ff fb1b 	bl	8285c <__sprint_r.part.0>
   83226:	2800      	cmp	r0, #0
   83228:	d1ef      	bne.n	8320a <_vfiprintf_r+0x936>
   8322a:	990e      	ldr	r1, [sp, #56]	; 0x38
   8322c:	46d3      	mov	fp, sl
   8322e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83230:	1c48      	adds	r0, r1, #1
   83232:	e55e      	b.n	82cf2 <_vfiprintf_r+0x41e>
   83234:	2a00      	cmp	r2, #0
   83236:	f040 80fa 	bne.w	8342e <_vfiprintf_r+0xb5a>
   8323a:	46d3      	mov	fp, sl
   8323c:	9a03      	ldr	r2, [sp, #12]
   8323e:	2301      	movs	r3, #1
   83240:	921b      	str	r2, [sp, #108]	; 0x6c
   83242:	920f      	str	r2, [sp, #60]	; 0x3c
   83244:	971a      	str	r7, [sp, #104]	; 0x68
   83246:	930e      	str	r3, [sp, #56]	; 0x38
   83248:	f10b 0b08 	add.w	fp, fp, #8
   8324c:	0771      	lsls	r1, r6, #29
   8324e:	d504      	bpl.n	8325a <_vfiprintf_r+0x986>
   83250:	9b06      	ldr	r3, [sp, #24]
   83252:	1b5c      	subs	r4, r3, r5
   83254:	2c00      	cmp	r4, #0
   83256:	f73f ad3d 	bgt.w	82cd4 <_vfiprintf_r+0x400>
   8325a:	9b02      	ldr	r3, [sp, #8]
   8325c:	9906      	ldr	r1, [sp, #24]
   8325e:	42a9      	cmp	r1, r5
   83260:	bfac      	ite	ge
   83262:	185b      	addge	r3, r3, r1
   83264:	195b      	addlt	r3, r3, r5
   83266:	9302      	str	r3, [sp, #8]
   83268:	2a00      	cmp	r2, #0
   8326a:	f040 80ad 	bne.w	833c8 <_vfiprintf_r+0xaf4>
   8326e:	2300      	movs	r3, #0
   83270:	930e      	str	r3, [sp, #56]	; 0x38
   83272:	46d3      	mov	fp, sl
   83274:	f7ff bb5f 	b.w	82936 <_vfiprintf_r+0x62>
   83278:	aa0d      	add	r2, sp, #52	; 0x34
   8327a:	9900      	ldr	r1, [sp, #0]
   8327c:	4648      	mov	r0, r9
   8327e:	9307      	str	r3, [sp, #28]
   83280:	f7ff faec 	bl	8285c <__sprint_r.part.0>
   83284:	2800      	cmp	r0, #0
   83286:	d1c0      	bne.n	8320a <_vfiprintf_r+0x936>
   83288:	980e      	ldr	r0, [sp, #56]	; 0x38
   8328a:	46d6      	mov	lr, sl
   8328c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8328e:	f100 0c01 	add.w	ip, r0, #1
   83292:	9b07      	ldr	r3, [sp, #28]
   83294:	e4d4      	b.n	82c40 <_vfiprintf_r+0x36c>
   83296:	bf00      	nop
   83298:	00085474 	.word	0x00085474
   8329c:	00085488 	.word	0x00085488
   832a0:	00085464 	.word	0x00085464
   832a4:	2a00      	cmp	r2, #0
   832a6:	f47f af2f 	bne.w	83108 <_vfiprintf_r+0x834>
   832aa:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   832ae:	2b00      	cmp	r3, #0
   832b0:	f000 80f3 	beq.w	8349a <_vfiprintf_r+0xbc6>
   832b4:	2301      	movs	r3, #1
   832b6:	461a      	mov	r2, r3
   832b8:	469e      	mov	lr, r3
   832ba:	46d3      	mov	fp, sl
   832bc:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   832c0:	931b      	str	r3, [sp, #108]	; 0x6c
   832c2:	911a      	str	r1, [sp, #104]	; 0x68
   832c4:	4670      	mov	r0, lr
   832c6:	f10b 0b08 	add.w	fp, fp, #8
   832ca:	f10e 0e01 	add.w	lr, lr, #1
   832ce:	e485      	b.n	82bdc <_vfiprintf_r+0x308>
   832d0:	469e      	mov	lr, r3
   832d2:	46d3      	mov	fp, sl
   832d4:	a90c      	add	r1, sp, #48	; 0x30
   832d6:	2202      	movs	r2, #2
   832d8:	911a      	str	r1, [sp, #104]	; 0x68
   832da:	921b      	str	r2, [sp, #108]	; 0x6c
   832dc:	4670      	mov	r0, lr
   832de:	f10b 0b08 	add.w	fp, fp, #8
   832e2:	f10e 0e01 	add.w	lr, lr, #1
   832e6:	e737      	b.n	83158 <_vfiprintf_r+0x884>
   832e8:	9b01      	ldr	r3, [sp, #4]
   832ea:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   832ee:	2b00      	cmp	r3, #0
   832f0:	f2c0 811b 	blt.w	8352a <_vfiprintf_r+0xc56>
   832f4:	ea54 0305 	orrs.w	r3, r4, r5
   832f8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   832fc:	f43f ac07 	beq.w	82b0e <_vfiprintf_r+0x23a>
   83300:	4657      	mov	r7, sl
   83302:	0923      	lsrs	r3, r4, #4
   83304:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   83308:	0929      	lsrs	r1, r5, #4
   8330a:	f004 020f 	and.w	r2, r4, #15
   8330e:	460d      	mov	r5, r1
   83310:	461c      	mov	r4, r3
   83312:	5c83      	ldrb	r3, [r0, r2]
   83314:	f807 3d01 	strb.w	r3, [r7, #-1]!
   83318:	ea54 0305 	orrs.w	r3, r4, r5
   8331c:	d1f1      	bne.n	83302 <_vfiprintf_r+0xa2e>
   8331e:	ebc7 030a 	rsb	r3, r7, sl
   83322:	9303      	str	r3, [sp, #12]
   83324:	f7ff bbfc 	b.w	82b20 <_vfiprintf_r+0x24c>
   83328:	aa0d      	add	r2, sp, #52	; 0x34
   8332a:	9900      	ldr	r1, [sp, #0]
   8332c:	9805      	ldr	r0, [sp, #20]
   8332e:	f7ff fa95 	bl	8285c <__sprint_r.part.0>
   83332:	2800      	cmp	r0, #0
   83334:	f47f af69 	bne.w	8320a <_vfiprintf_r+0x936>
   83338:	46d3      	mov	fp, sl
   8333a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8333c:	e786      	b.n	8324c <_vfiprintf_r+0x978>
   8333e:	f016 0210 	ands.w	r2, r6, #16
   83342:	f000 80b5 	beq.w	834b0 <_vfiprintf_r+0xbdc>
   83346:	9904      	ldr	r1, [sp, #16]
   83348:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8334c:	460a      	mov	r2, r1
   8334e:	680c      	ldr	r4, [r1, #0]
   83350:	9901      	ldr	r1, [sp, #4]
   83352:	3204      	adds	r2, #4
   83354:	2900      	cmp	r1, #0
   83356:	f04f 0500 	mov.w	r5, #0
   8335a:	f2c0 8152 	blt.w	83602 <_vfiprintf_r+0xd2e>
   8335e:	ea54 0105 	orrs.w	r1, r4, r5
   83362:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83366:	9204      	str	r2, [sp, #16]
   83368:	f43f ad5d 	beq.w	82e26 <_vfiprintf_r+0x552>
   8336c:	4699      	mov	r9, r3
   8336e:	e562      	b.n	82e36 <_vfiprintf_r+0x562>
   83370:	9a04      	ldr	r2, [sp, #16]
   83372:	06f7      	lsls	r7, r6, #27
   83374:	4613      	mov	r3, r2
   83376:	d409      	bmi.n	8338c <_vfiprintf_r+0xab8>
   83378:	0675      	lsls	r5, r6, #25
   8337a:	d507      	bpl.n	8338c <_vfiprintf_r+0xab8>
   8337c:	f9b2 4000 	ldrsh.w	r4, [r2]
   83380:	3304      	adds	r3, #4
   83382:	17e5      	asrs	r5, r4, #31
   83384:	9304      	str	r3, [sp, #16]
   83386:	4622      	mov	r2, r4
   83388:	462b      	mov	r3, r5
   8338a:	e4f7      	b.n	82d7c <_vfiprintf_r+0x4a8>
   8338c:	681c      	ldr	r4, [r3, #0]
   8338e:	3304      	adds	r3, #4
   83390:	17e5      	asrs	r5, r4, #31
   83392:	9304      	str	r3, [sp, #16]
   83394:	4622      	mov	r2, r4
   83396:	462b      	mov	r3, r5
   83398:	e4f0      	b.n	82d7c <_vfiprintf_r+0x4a8>
   8339a:	6814      	ldr	r4, [r2, #0]
   8339c:	3204      	adds	r2, #4
   8339e:	9204      	str	r2, [sp, #16]
   833a0:	2500      	movs	r5, #0
   833a2:	e61f      	b.n	82fe4 <_vfiprintf_r+0x710>
   833a4:	f04f 0900 	mov.w	r9, #0
   833a8:	ea54 0305 	orrs.w	r3, r4, r5
   833ac:	f47f acf7 	bne.w	82d9e <_vfiprintf_r+0x4ca>
   833b0:	e5d8      	b.n	82f64 <_vfiprintf_r+0x690>
   833b2:	aa0d      	add	r2, sp, #52	; 0x34
   833b4:	9900      	ldr	r1, [sp, #0]
   833b6:	9805      	ldr	r0, [sp, #20]
   833b8:	f7ff fa50 	bl	8285c <__sprint_r.part.0>
   833bc:	2800      	cmp	r0, #0
   833be:	f47f af24 	bne.w	8320a <_vfiprintf_r+0x936>
   833c2:	46d3      	mov	fp, sl
   833c4:	f7ff bb51 	b.w	82a6a <_vfiprintf_r+0x196>
   833c8:	aa0d      	add	r2, sp, #52	; 0x34
   833ca:	9900      	ldr	r1, [sp, #0]
   833cc:	9805      	ldr	r0, [sp, #20]
   833ce:	f7ff fa45 	bl	8285c <__sprint_r.part.0>
   833d2:	2800      	cmp	r0, #0
   833d4:	f43f af4b 	beq.w	8326e <_vfiprintf_r+0x99a>
   833d8:	e717      	b.n	8320a <_vfiprintf_r+0x936>
   833da:	2400      	movs	r4, #0
   833dc:	2500      	movs	r5, #0
   833de:	f04f 0900 	mov.w	r9, #0
   833e2:	e78d      	b.n	83300 <_vfiprintf_r+0xa2c>
   833e4:	aa0d      	add	r2, sp, #52	; 0x34
   833e6:	9900      	ldr	r1, [sp, #0]
   833e8:	9805      	ldr	r0, [sp, #20]
   833ea:	f7ff fa37 	bl	8285c <__sprint_r.part.0>
   833ee:	2800      	cmp	r0, #0
   833f0:	f47f af0b 	bne.w	8320a <_vfiprintf_r+0x936>
   833f4:	980e      	ldr	r0, [sp, #56]	; 0x38
   833f6:	46d3      	mov	fp, sl
   833f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   833fa:	f100 0e01 	add.w	lr, r0, #1
   833fe:	f7ff bbed 	b.w	82bdc <_vfiprintf_r+0x308>
   83402:	aa0d      	add	r2, sp, #52	; 0x34
   83404:	9900      	ldr	r1, [sp, #0]
   83406:	9805      	ldr	r0, [sp, #20]
   83408:	f7ff fa28 	bl	8285c <__sprint_r.part.0>
   8340c:	2800      	cmp	r0, #0
   8340e:	f47f aefc 	bne.w	8320a <_vfiprintf_r+0x936>
   83412:	980e      	ldr	r0, [sp, #56]	; 0x38
   83414:	46d3      	mov	fp, sl
   83416:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83418:	f100 0e01 	add.w	lr, r0, #1
   8341c:	e69c      	b.n	83158 <_vfiprintf_r+0x884>
   8341e:	2a00      	cmp	r2, #0
   83420:	f040 80c8 	bne.w	835b4 <_vfiprintf_r+0xce0>
   83424:	f04f 0e01 	mov.w	lr, #1
   83428:	4610      	mov	r0, r2
   8342a:	46d3      	mov	fp, sl
   8342c:	e698      	b.n	83160 <_vfiprintf_r+0x88c>
   8342e:	aa0d      	add	r2, sp, #52	; 0x34
   83430:	9900      	ldr	r1, [sp, #0]
   83432:	9805      	ldr	r0, [sp, #20]
   83434:	f7ff fa12 	bl	8285c <__sprint_r.part.0>
   83438:	2800      	cmp	r0, #0
   8343a:	f47f aee6 	bne.w	8320a <_vfiprintf_r+0x936>
   8343e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   83440:	46d3      	mov	fp, sl
   83442:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83444:	f103 0e01 	add.w	lr, r3, #1
   83448:	e42c      	b.n	82ca4 <_vfiprintf_r+0x3d0>
   8344a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   8344e:	f04f 0300 	mov.w	r3, #0
   83452:	2230      	movs	r2, #48	; 0x30
   83454:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   83458:	9a01      	ldr	r2, [sp, #4]
   8345a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8345e:	2a00      	cmp	r2, #0
   83460:	f046 0302 	orr.w	r3, r6, #2
   83464:	f2c0 80bb 	blt.w	835de <_vfiprintf_r+0xd0a>
   83468:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8346c:	f046 0602 	orr.w	r6, r6, #2
   83470:	f04f 0900 	mov.w	r9, #0
   83474:	e744      	b.n	83300 <_vfiprintf_r+0xa2c>
   83476:	f04f 0900 	mov.w	r9, #0
   8347a:	488c      	ldr	r0, [pc, #560]	; (836ac <_vfiprintf_r+0xdd8>)
   8347c:	e740      	b.n	83300 <_vfiprintf_r+0xa2c>
   8347e:	9b01      	ldr	r3, [sp, #4]
   83480:	4264      	negs	r4, r4
   83482:	f04f 092d 	mov.w	r9, #45	; 0x2d
   83486:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8348a:	2b00      	cmp	r3, #0
   8348c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   83490:	f6ff ac85 	blt.w	82d9e <_vfiprintf_r+0x4ca>
   83494:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83498:	e481      	b.n	82d9e <_vfiprintf_r+0x4ca>
   8349a:	9b07      	ldr	r3, [sp, #28]
   8349c:	2b00      	cmp	r3, #0
   8349e:	d063      	beq.n	83568 <_vfiprintf_r+0xc94>
   834a0:	ab0c      	add	r3, sp, #48	; 0x30
   834a2:	2202      	movs	r2, #2
   834a4:	931a      	str	r3, [sp, #104]	; 0x68
   834a6:	921b      	str	r2, [sp, #108]	; 0x6c
   834a8:	f04f 0e01 	mov.w	lr, #1
   834ac:	46d3      	mov	fp, sl
   834ae:	e715      	b.n	832dc <_vfiprintf_r+0xa08>
   834b0:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   834b4:	d03b      	beq.n	8352e <_vfiprintf_r+0xc5a>
   834b6:	9904      	ldr	r1, [sp, #16]
   834b8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   834bc:	460b      	mov	r3, r1
   834be:	880c      	ldrh	r4, [r1, #0]
   834c0:	9901      	ldr	r1, [sp, #4]
   834c2:	3304      	adds	r3, #4
   834c4:	2900      	cmp	r1, #0
   834c6:	f04f 0500 	mov.w	r5, #0
   834ca:	f2c0 808c 	blt.w	835e6 <_vfiprintf_r+0xd12>
   834ce:	ea54 0105 	orrs.w	r1, r4, r5
   834d2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   834d6:	9304      	str	r3, [sp, #16]
   834d8:	f43f aca5 	beq.w	82e26 <_vfiprintf_r+0x552>
   834dc:	4691      	mov	r9, r2
   834de:	e4aa      	b.n	82e36 <_vfiprintf_r+0x562>
   834e0:	06f0      	lsls	r0, r6, #27
   834e2:	d40a      	bmi.n	834fa <_vfiprintf_r+0xc26>
   834e4:	0671      	lsls	r1, r6, #25
   834e6:	d508      	bpl.n	834fa <_vfiprintf_r+0xc26>
   834e8:	9a04      	ldr	r2, [sp, #16]
   834ea:	6813      	ldr	r3, [r2, #0]
   834ec:	3204      	adds	r2, #4
   834ee:	9204      	str	r2, [sp, #16]
   834f0:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   834f4:	801a      	strh	r2, [r3, #0]
   834f6:	f7ff ba1e 	b.w	82936 <_vfiprintf_r+0x62>
   834fa:	9a04      	ldr	r2, [sp, #16]
   834fc:	6813      	ldr	r3, [r2, #0]
   834fe:	3204      	adds	r2, #4
   83500:	9204      	str	r2, [sp, #16]
   83502:	9a02      	ldr	r2, [sp, #8]
   83504:	601a      	str	r2, [r3, #0]
   83506:	f7ff ba16 	b.w	82936 <_vfiprintf_r+0x62>
   8350a:	f04f 30ff 	mov.w	r0, #4294967295
   8350e:	f7ff bac9 	b.w	82aa4 <_vfiprintf_r+0x1d0>
   83512:	4616      	mov	r6, r2
   83514:	4865      	ldr	r0, [pc, #404]	; (836ac <_vfiprintf_r+0xdd8>)
   83516:	ea54 0205 	orrs.w	r2, r4, r5
   8351a:	9304      	str	r3, [sp, #16]
   8351c:	f04f 0900 	mov.w	r9, #0
   83520:	f47f aeee 	bne.w	83300 <_vfiprintf_r+0xa2c>
   83524:	2400      	movs	r4, #0
   83526:	2500      	movs	r5, #0
   83528:	e6ea      	b.n	83300 <_vfiprintf_r+0xa2c>
   8352a:	9b04      	ldr	r3, [sp, #16]
   8352c:	e7f3      	b.n	83516 <_vfiprintf_r+0xc42>
   8352e:	9a04      	ldr	r2, [sp, #16]
   83530:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   83534:	4613      	mov	r3, r2
   83536:	6814      	ldr	r4, [r2, #0]
   83538:	9a01      	ldr	r2, [sp, #4]
   8353a:	3304      	adds	r3, #4
   8353c:	2a00      	cmp	r2, #0
   8353e:	f04f 0500 	mov.w	r5, #0
   83542:	db50      	blt.n	835e6 <_vfiprintf_r+0xd12>
   83544:	ea54 0205 	orrs.w	r2, r4, r5
   83548:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8354c:	9304      	str	r3, [sp, #16]
   8354e:	f47f ac72 	bne.w	82e36 <_vfiprintf_r+0x562>
   83552:	e468      	b.n	82e26 <_vfiprintf_r+0x552>
   83554:	aa0d      	add	r2, sp, #52	; 0x34
   83556:	9900      	ldr	r1, [sp, #0]
   83558:	9805      	ldr	r0, [sp, #20]
   8355a:	f7ff f97f 	bl	8285c <__sprint_r.part.0>
   8355e:	2800      	cmp	r0, #0
   83560:	f47f ae53 	bne.w	8320a <_vfiprintf_r+0x936>
   83564:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   83566:	e678      	b.n	8325a <_vfiprintf_r+0x986>
   83568:	4610      	mov	r0, r2
   8356a:	f04f 0e01 	mov.w	lr, #1
   8356e:	46d3      	mov	fp, sl
   83570:	e5f6      	b.n	83160 <_vfiprintf_r+0x88c>
   83572:	9904      	ldr	r1, [sp, #16]
   83574:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   83578:	460a      	mov	r2, r1
   8357a:	880c      	ldrh	r4, [r1, #0]
   8357c:	9901      	ldr	r1, [sp, #4]
   8357e:	3204      	adds	r2, #4
   83580:	2900      	cmp	r1, #0
   83582:	f04f 0500 	mov.w	r5, #0
   83586:	db55      	blt.n	83634 <_vfiprintf_r+0xd60>
   83588:	ea54 0105 	orrs.w	r1, r4, r5
   8358c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   83590:	9204      	str	r2, [sp, #16]
   83592:	4699      	mov	r9, r3
   83594:	f47f ac03 	bne.w	82d9e <_vfiprintf_r+0x4ca>
   83598:	e4df      	b.n	82f5a <_vfiprintf_r+0x686>
   8359a:	9304      	str	r3, [sp, #16]
   8359c:	e704      	b.n	833a8 <_vfiprintf_r+0xad4>
   8359e:	4638      	mov	r0, r7
   835a0:	9404      	str	r4, [sp, #16]
   835a2:	f7ff f8f9 	bl	82798 <strlen>
   835a6:	2300      	movs	r3, #0
   835a8:	9003      	str	r0, [sp, #12]
   835aa:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   835ae:	9301      	str	r3, [sp, #4]
   835b0:	f7ff bab6 	b.w	82b20 <_vfiprintf_r+0x24c>
   835b4:	aa0d      	add	r2, sp, #52	; 0x34
   835b6:	9900      	ldr	r1, [sp, #0]
   835b8:	9805      	ldr	r0, [sp, #20]
   835ba:	f7ff f94f 	bl	8285c <__sprint_r.part.0>
   835be:	2800      	cmp	r0, #0
   835c0:	f47f ae23 	bne.w	8320a <_vfiprintf_r+0x936>
   835c4:	980e      	ldr	r0, [sp, #56]	; 0x38
   835c6:	46d3      	mov	fp, sl
   835c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   835ca:	f100 0e01 	add.w	lr, r0, #1
   835ce:	e5c7      	b.n	83160 <_vfiprintf_r+0x88c>
   835d0:	980e      	ldr	r0, [sp, #56]	; 0x38
   835d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   835d4:	3001      	adds	r0, #1
   835d6:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 836b4 <_vfiprintf_r+0xde0>
   835da:	f7ff baec 	b.w	82bb6 <_vfiprintf_r+0x2e2>
   835de:	461e      	mov	r6, r3
   835e0:	f04f 0900 	mov.w	r9, #0
   835e4:	e68c      	b.n	83300 <_vfiprintf_r+0xa2c>
   835e6:	9304      	str	r3, [sp, #16]
   835e8:	e423      	b.n	82e32 <_vfiprintf_r+0x55e>
   835ea:	f04f 0900 	mov.w	r9, #0
   835ee:	e799      	b.n	83524 <_vfiprintf_r+0xc50>
   835f0:	2b06      	cmp	r3, #6
   835f2:	bf28      	it	cs
   835f4:	2306      	movcs	r3, #6
   835f6:	9303      	str	r3, [sp, #12]
   835f8:	9404      	str	r4, [sp, #16]
   835fa:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
   835fe:	4f2c      	ldr	r7, [pc, #176]	; (836b0 <_vfiprintf_r+0xddc>)
   83600:	e512      	b.n	83028 <_vfiprintf_r+0x754>
   83602:	9204      	str	r2, [sp, #16]
   83604:	e415      	b.n	82e32 <_vfiprintf_r+0x55e>
   83606:	980e      	ldr	r0, [sp, #56]	; 0x38
   83608:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 836b4 <_vfiprintf_r+0xde0>
   8360c:	3001      	adds	r0, #1
   8360e:	f7ff bb88 	b.w	82d22 <_vfiprintf_r+0x44e>
   83612:	46f4      	mov	ip, lr
   83614:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 836b8 <_vfiprintf_r+0xde4>
   83618:	f7ff bb2d 	b.w	82c76 <_vfiprintf_r+0x3a2>
   8361c:	2200      	movs	r2, #0
   8361e:	9201      	str	r2, [sp, #4]
   83620:	f7ff b9c1 	b.w	829a6 <_vfiprintf_r+0xd2>
   83624:	9b01      	ldr	r3, [sp, #4]
   83626:	9404      	str	r4, [sp, #16]
   83628:	9303      	str	r3, [sp, #12]
   8362a:	9001      	str	r0, [sp, #4]
   8362c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   83630:	f7ff ba76 	b.w	82b20 <_vfiprintf_r+0x24c>
   83634:	9204      	str	r2, [sp, #16]
   83636:	4699      	mov	r9, r3
   83638:	e6b6      	b.n	833a8 <_vfiprintf_r+0xad4>
   8363a:	9a04      	ldr	r2, [sp, #16]
   8363c:	6813      	ldr	r3, [r2, #0]
   8363e:	3204      	adds	r2, #4
   83640:	2b00      	cmp	r3, #0
   83642:	9301      	str	r3, [sp, #4]
   83644:	9204      	str	r2, [sp, #16]
   83646:	f898 3001 	ldrb.w	r3, [r8, #1]
   8364a:	46a8      	mov	r8, r5
   8364c:	f6bf a9a9 	bge.w	829a2 <_vfiprintf_r+0xce>
   83650:	f04f 32ff 	mov.w	r2, #4294967295
   83654:	9201      	str	r2, [sp, #4]
   83656:	f7ff b9a4 	b.w	829a2 <_vfiprintf_r+0xce>
   8365a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8365e:	e45f      	b.n	82f20 <_vfiprintf_r+0x64c>
   83660:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83664:	f7ff bbc4 	b.w	82df0 <_vfiprintf_r+0x51c>
   83668:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8366c:	f7ff bb77 	b.w	82d5e <_vfiprintf_r+0x48a>
   83670:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   83674:	e487      	b.n	82f86 <_vfiprintf_r+0x6b2>
   83676:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8367a:	e4a7      	b.n	82fcc <_vfiprintf_r+0x6f8>
   8367c:	4699      	mov	r9, r3
   8367e:	07f3      	lsls	r3, r6, #31
   83680:	d505      	bpl.n	8368e <_vfiprintf_r+0xdba>
   83682:	af2a      	add	r7, sp, #168	; 0xa8
   83684:	2330      	movs	r3, #48	; 0x30
   83686:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8368a:	f7ff bba2 	b.w	82dd2 <_vfiprintf_r+0x4fe>
   8368e:	9b01      	ldr	r3, [sp, #4]
   83690:	4657      	mov	r7, sl
   83692:	9303      	str	r3, [sp, #12]
   83694:	f7ff ba44 	b.w	82b20 <_vfiprintf_r+0x24c>
   83698:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8369c:	e517      	b.n	830ce <_vfiprintf_r+0x7fa>
   8369e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   836a2:	e4fa      	b.n	8309a <_vfiprintf_r+0x7c6>
   836a4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   836a8:	e4d2      	b.n	83050 <_vfiprintf_r+0x77c>
   836aa:	bf00      	nop
   836ac:	00085488 	.word	0x00085488
   836b0:	0008549c 	.word	0x0008549c
   836b4:	000854a4 	.word	0x000854a4
   836b8:	00085464 	.word	0x00085464

000836bc <__sbprintf>:
   836bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   836be:	460c      	mov	r4, r1
   836c0:	8989      	ldrh	r1, [r1, #12]
   836c2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   836c6:	6e65      	ldr	r5, [r4, #100]	; 0x64
   836c8:	f021 0102 	bic.w	r1, r1, #2
   836cc:	6a66      	ldr	r6, [r4, #36]	; 0x24
   836ce:	f8ad 100c 	strh.w	r1, [sp, #12]
   836d2:	69e1      	ldr	r1, [r4, #28]
   836d4:	89e7      	ldrh	r7, [r4, #14]
   836d6:	9519      	str	r5, [sp, #100]	; 0x64
   836d8:	2500      	movs	r5, #0
   836da:	9107      	str	r1, [sp, #28]
   836dc:	9609      	str	r6, [sp, #36]	; 0x24
   836de:	9506      	str	r5, [sp, #24]
   836e0:	ae1a      	add	r6, sp, #104	; 0x68
   836e2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   836e6:	4669      	mov	r1, sp
   836e8:	9600      	str	r6, [sp, #0]
   836ea:	9604      	str	r6, [sp, #16]
   836ec:	9502      	str	r5, [sp, #8]
   836ee:	9505      	str	r5, [sp, #20]
   836f0:	f8ad 700e 	strh.w	r7, [sp, #14]
   836f4:	4606      	mov	r6, r0
   836f6:	f7ff f8ed 	bl	828d4 <_vfiprintf_r>
   836fa:	1e05      	subs	r5, r0, #0
   836fc:	db07      	blt.n	8370e <__sbprintf+0x52>
   836fe:	4630      	mov	r0, r6
   83700:	4669      	mov	r1, sp
   83702:	f000 f929 	bl	83958 <_fflush_r>
   83706:	2800      	cmp	r0, #0
   83708:	bf18      	it	ne
   8370a:	f04f 35ff 	movne.w	r5, #4294967295
   8370e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   83712:	065b      	lsls	r3, r3, #25
   83714:	d503      	bpl.n	8371e <__sbprintf+0x62>
   83716:	89a3      	ldrh	r3, [r4, #12]
   83718:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8371c:	81a3      	strh	r3, [r4, #12]
   8371e:	4628      	mov	r0, r5
   83720:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   83724:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83726:	bf00      	nop

00083728 <__swsetup_r>:
   83728:	b538      	push	{r3, r4, r5, lr}
   8372a:	4b30      	ldr	r3, [pc, #192]	; (837ec <__swsetup_r+0xc4>)
   8372c:	4605      	mov	r5, r0
   8372e:	6818      	ldr	r0, [r3, #0]
   83730:	460c      	mov	r4, r1
   83732:	b110      	cbz	r0, 8373a <__swsetup_r+0x12>
   83734:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83736:	2b00      	cmp	r3, #0
   83738:	d038      	beq.n	837ac <__swsetup_r+0x84>
   8373a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8373e:	b293      	uxth	r3, r2
   83740:	0718      	lsls	r0, r3, #28
   83742:	d50c      	bpl.n	8375e <__swsetup_r+0x36>
   83744:	6920      	ldr	r0, [r4, #16]
   83746:	b1a8      	cbz	r0, 83774 <__swsetup_r+0x4c>
   83748:	f013 0201 	ands.w	r2, r3, #1
   8374c:	d01e      	beq.n	8378c <__swsetup_r+0x64>
   8374e:	6963      	ldr	r3, [r4, #20]
   83750:	2200      	movs	r2, #0
   83752:	425b      	negs	r3, r3
   83754:	61a3      	str	r3, [r4, #24]
   83756:	60a2      	str	r2, [r4, #8]
   83758:	b1f0      	cbz	r0, 83798 <__swsetup_r+0x70>
   8375a:	2000      	movs	r0, #0
   8375c:	bd38      	pop	{r3, r4, r5, pc}
   8375e:	06d9      	lsls	r1, r3, #27
   83760:	d53b      	bpl.n	837da <__swsetup_r+0xb2>
   83762:	0758      	lsls	r0, r3, #29
   83764:	d425      	bmi.n	837b2 <__swsetup_r+0x8a>
   83766:	6920      	ldr	r0, [r4, #16]
   83768:	f042 0308 	orr.w	r3, r2, #8
   8376c:	81a3      	strh	r3, [r4, #12]
   8376e:	b29b      	uxth	r3, r3
   83770:	2800      	cmp	r0, #0
   83772:	d1e9      	bne.n	83748 <__swsetup_r+0x20>
   83774:	f403 7220 	and.w	r2, r3, #640	; 0x280
   83778:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   8377c:	d0e4      	beq.n	83748 <__swsetup_r+0x20>
   8377e:	4628      	mov	r0, r5
   83780:	4621      	mov	r1, r4
   83782:	f000 fd13 	bl	841ac <__smakebuf_r>
   83786:	89a3      	ldrh	r3, [r4, #12]
   83788:	6920      	ldr	r0, [r4, #16]
   8378a:	e7dd      	b.n	83748 <__swsetup_r+0x20>
   8378c:	0799      	lsls	r1, r3, #30
   8378e:	bf58      	it	pl
   83790:	6962      	ldrpl	r2, [r4, #20]
   83792:	60a2      	str	r2, [r4, #8]
   83794:	2800      	cmp	r0, #0
   83796:	d1e0      	bne.n	8375a <__swsetup_r+0x32>
   83798:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8379c:	061a      	lsls	r2, r3, #24
   8379e:	d5dd      	bpl.n	8375c <__swsetup_r+0x34>
   837a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   837a4:	81a3      	strh	r3, [r4, #12]
   837a6:	f04f 30ff 	mov.w	r0, #4294967295
   837aa:	bd38      	pop	{r3, r4, r5, pc}
   837ac:	f000 f968 	bl	83a80 <__sinit>
   837b0:	e7c3      	b.n	8373a <__swsetup_r+0x12>
   837b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   837b4:	b151      	cbz	r1, 837cc <__swsetup_r+0xa4>
   837b6:	f104 0340 	add.w	r3, r4, #64	; 0x40
   837ba:	4299      	cmp	r1, r3
   837bc:	d004      	beq.n	837c8 <__swsetup_r+0xa0>
   837be:	4628      	mov	r0, r5
   837c0:	f000 fa26 	bl	83c10 <_free_r>
   837c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   837c8:	2300      	movs	r3, #0
   837ca:	6323      	str	r3, [r4, #48]	; 0x30
   837cc:	6920      	ldr	r0, [r4, #16]
   837ce:	2300      	movs	r3, #0
   837d0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   837d4:	e884 0009 	stmia.w	r4, {r0, r3}
   837d8:	e7c6      	b.n	83768 <__swsetup_r+0x40>
   837da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   837de:	2309      	movs	r3, #9
   837e0:	602b      	str	r3, [r5, #0]
   837e2:	f04f 30ff 	mov.w	r0, #4294967295
   837e6:	81a2      	strh	r2, [r4, #12]
   837e8:	bd38      	pop	{r3, r4, r5, pc}
   837ea:	bf00      	nop
   837ec:	20070570 	.word	0x20070570

000837f0 <register_fini>:
   837f0:	4b02      	ldr	r3, [pc, #8]	; (837fc <register_fini+0xc>)
   837f2:	b113      	cbz	r3, 837fa <register_fini+0xa>
   837f4:	4802      	ldr	r0, [pc, #8]	; (83800 <register_fini+0x10>)
   837f6:	f000 b805 	b.w	83804 <atexit>
   837fa:	4770      	bx	lr
   837fc:	00000000 	.word	0x00000000
   83800:	00083a95 	.word	0x00083a95

00083804 <atexit>:
   83804:	2300      	movs	r3, #0
   83806:	4601      	mov	r1, r0
   83808:	461a      	mov	r2, r3
   8380a:	4618      	mov	r0, r3
   8380c:	f001 bb58 	b.w	84ec0 <__register_exitproc>

00083810 <__sflush_r>:
   83810:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   83814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83818:	b29a      	uxth	r2, r3
   8381a:	460d      	mov	r5, r1
   8381c:	0711      	lsls	r1, r2, #28
   8381e:	4680      	mov	r8, r0
   83820:	d43c      	bmi.n	8389c <__sflush_r+0x8c>
   83822:	686a      	ldr	r2, [r5, #4]
   83824:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83828:	2a00      	cmp	r2, #0
   8382a:	81ab      	strh	r3, [r5, #12]
   8382c:	dd73      	ble.n	83916 <__sflush_r+0x106>
   8382e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83830:	2c00      	cmp	r4, #0
   83832:	d04b      	beq.n	838cc <__sflush_r+0xbc>
   83834:	b29b      	uxth	r3, r3
   83836:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   8383a:	2100      	movs	r1, #0
   8383c:	b292      	uxth	r2, r2
   8383e:	f8d8 6000 	ldr.w	r6, [r8]
   83842:	f8c8 1000 	str.w	r1, [r8]
   83846:	2a00      	cmp	r2, #0
   83848:	d069      	beq.n	8391e <__sflush_r+0x10e>
   8384a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8384c:	075f      	lsls	r7, r3, #29
   8384e:	d505      	bpl.n	8385c <__sflush_r+0x4c>
   83850:	6869      	ldr	r1, [r5, #4]
   83852:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   83854:	1a52      	subs	r2, r2, r1
   83856:	b10b      	cbz	r3, 8385c <__sflush_r+0x4c>
   83858:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8385a:	1ad2      	subs	r2, r2, r3
   8385c:	2300      	movs	r3, #0
   8385e:	69e9      	ldr	r1, [r5, #28]
   83860:	4640      	mov	r0, r8
   83862:	47a0      	blx	r4
   83864:	1c44      	adds	r4, r0, #1
   83866:	d03c      	beq.n	838e2 <__sflush_r+0xd2>
   83868:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   8386c:	6929      	ldr	r1, [r5, #16]
   8386e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   83872:	2200      	movs	r2, #0
   83874:	81ab      	strh	r3, [r5, #12]
   83876:	04db      	lsls	r3, r3, #19
   83878:	e885 0006 	stmia.w	r5, {r1, r2}
   8387c:	d449      	bmi.n	83912 <__sflush_r+0x102>
   8387e:	6b29      	ldr	r1, [r5, #48]	; 0x30
   83880:	f8c8 6000 	str.w	r6, [r8]
   83884:	b311      	cbz	r1, 838cc <__sflush_r+0xbc>
   83886:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8388a:	4299      	cmp	r1, r3
   8388c:	d002      	beq.n	83894 <__sflush_r+0x84>
   8388e:	4640      	mov	r0, r8
   83890:	f000 f9be 	bl	83c10 <_free_r>
   83894:	2000      	movs	r0, #0
   83896:	6328      	str	r0, [r5, #48]	; 0x30
   83898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8389c:	692e      	ldr	r6, [r5, #16]
   8389e:	b1ae      	cbz	r6, 838cc <__sflush_r+0xbc>
   838a0:	0790      	lsls	r0, r2, #30
   838a2:	682c      	ldr	r4, [r5, #0]
   838a4:	bf0c      	ite	eq
   838a6:	696b      	ldreq	r3, [r5, #20]
   838a8:	2300      	movne	r3, #0
   838aa:	602e      	str	r6, [r5, #0]
   838ac:	1ba4      	subs	r4, r4, r6
   838ae:	60ab      	str	r3, [r5, #8]
   838b0:	e00a      	b.n	838c8 <__sflush_r+0xb8>
   838b2:	4623      	mov	r3, r4
   838b4:	4632      	mov	r2, r6
   838b6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   838b8:	69e9      	ldr	r1, [r5, #28]
   838ba:	4640      	mov	r0, r8
   838bc:	47b8      	blx	r7
   838be:	2800      	cmp	r0, #0
   838c0:	eba4 0400 	sub.w	r4, r4, r0
   838c4:	4406      	add	r6, r0
   838c6:	dd04      	ble.n	838d2 <__sflush_r+0xc2>
   838c8:	2c00      	cmp	r4, #0
   838ca:	dcf2      	bgt.n	838b2 <__sflush_r+0xa2>
   838cc:	2000      	movs	r0, #0
   838ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   838d2:	89ab      	ldrh	r3, [r5, #12]
   838d4:	f04f 30ff 	mov.w	r0, #4294967295
   838d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   838dc:	81ab      	strh	r3, [r5, #12]
   838de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   838e2:	f8d8 2000 	ldr.w	r2, [r8]
   838e6:	2a1d      	cmp	r2, #29
   838e8:	d8f3      	bhi.n	838d2 <__sflush_r+0xc2>
   838ea:	4b1a      	ldr	r3, [pc, #104]	; (83954 <__sflush_r+0x144>)
   838ec:	40d3      	lsrs	r3, r2
   838ee:	f003 0301 	and.w	r3, r3, #1
   838f2:	f083 0401 	eor.w	r4, r3, #1
   838f6:	2b00      	cmp	r3, #0
   838f8:	d0eb      	beq.n	838d2 <__sflush_r+0xc2>
   838fa:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   838fe:	6929      	ldr	r1, [r5, #16]
   83900:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   83904:	6029      	str	r1, [r5, #0]
   83906:	04d9      	lsls	r1, r3, #19
   83908:	606c      	str	r4, [r5, #4]
   8390a:	81ab      	strh	r3, [r5, #12]
   8390c:	d5b7      	bpl.n	8387e <__sflush_r+0x6e>
   8390e:	2a00      	cmp	r2, #0
   83910:	d1b5      	bne.n	8387e <__sflush_r+0x6e>
   83912:	6528      	str	r0, [r5, #80]	; 0x50
   83914:	e7b3      	b.n	8387e <__sflush_r+0x6e>
   83916:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   83918:	2a00      	cmp	r2, #0
   8391a:	dc88      	bgt.n	8382e <__sflush_r+0x1e>
   8391c:	e7d6      	b.n	838cc <__sflush_r+0xbc>
   8391e:	2301      	movs	r3, #1
   83920:	69e9      	ldr	r1, [r5, #28]
   83922:	4640      	mov	r0, r8
   83924:	47a0      	blx	r4
   83926:	1c43      	adds	r3, r0, #1
   83928:	4602      	mov	r2, r0
   8392a:	d002      	beq.n	83932 <__sflush_r+0x122>
   8392c:	89ab      	ldrh	r3, [r5, #12]
   8392e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83930:	e78c      	b.n	8384c <__sflush_r+0x3c>
   83932:	f8d8 3000 	ldr.w	r3, [r8]
   83936:	2b00      	cmp	r3, #0
   83938:	d0f8      	beq.n	8392c <__sflush_r+0x11c>
   8393a:	2b1d      	cmp	r3, #29
   8393c:	d001      	beq.n	83942 <__sflush_r+0x132>
   8393e:	2b16      	cmp	r3, #22
   83940:	d102      	bne.n	83948 <__sflush_r+0x138>
   83942:	f8c8 6000 	str.w	r6, [r8]
   83946:	e7c1      	b.n	838cc <__sflush_r+0xbc>
   83948:	89ab      	ldrh	r3, [r5, #12]
   8394a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8394e:	81ab      	strh	r3, [r5, #12]
   83950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83954:	20400001 	.word	0x20400001

00083958 <_fflush_r>:
   83958:	b510      	push	{r4, lr}
   8395a:	4604      	mov	r4, r0
   8395c:	b082      	sub	sp, #8
   8395e:	b108      	cbz	r0, 83964 <_fflush_r+0xc>
   83960:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83962:	b153      	cbz	r3, 8397a <_fflush_r+0x22>
   83964:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   83968:	b908      	cbnz	r0, 8396e <_fflush_r+0x16>
   8396a:	b002      	add	sp, #8
   8396c:	bd10      	pop	{r4, pc}
   8396e:	4620      	mov	r0, r4
   83970:	b002      	add	sp, #8
   83972:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83976:	f7ff bf4b 	b.w	83810 <__sflush_r>
   8397a:	9101      	str	r1, [sp, #4]
   8397c:	f000 f880 	bl	83a80 <__sinit>
   83980:	9901      	ldr	r1, [sp, #4]
   83982:	e7ef      	b.n	83964 <_fflush_r+0xc>

00083984 <_cleanup_r>:
   83984:	4901      	ldr	r1, [pc, #4]	; (8398c <_cleanup_r+0x8>)
   83986:	f000 bbaf 	b.w	840e8 <_fwalk_reent>
   8398a:	bf00      	nop
   8398c:	00084f89 	.word	0x00084f89

00083990 <__sinit.part.1>:
   83990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83994:	4607      	mov	r7, r0
   83996:	4835      	ldr	r0, [pc, #212]	; (83a6c <__sinit.part.1+0xdc>)
   83998:	687d      	ldr	r5, [r7, #4]
   8399a:	2400      	movs	r4, #0
   8399c:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   839a0:	2304      	movs	r3, #4
   839a2:	2103      	movs	r1, #3
   839a4:	63f8      	str	r0, [r7, #60]	; 0x3c
   839a6:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   839aa:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   839ae:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   839b2:	b083      	sub	sp, #12
   839b4:	602c      	str	r4, [r5, #0]
   839b6:	606c      	str	r4, [r5, #4]
   839b8:	60ac      	str	r4, [r5, #8]
   839ba:	666c      	str	r4, [r5, #100]	; 0x64
   839bc:	81ec      	strh	r4, [r5, #14]
   839be:	612c      	str	r4, [r5, #16]
   839c0:	616c      	str	r4, [r5, #20]
   839c2:	61ac      	str	r4, [r5, #24]
   839c4:	81ab      	strh	r3, [r5, #12]
   839c6:	4621      	mov	r1, r4
   839c8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   839cc:	2208      	movs	r2, #8
   839ce:	f7fe fde5 	bl	8259c <memset>
   839d2:	f8df b09c 	ldr.w	fp, [pc, #156]	; 83a70 <__sinit.part.1+0xe0>
   839d6:	68be      	ldr	r6, [r7, #8]
   839d8:	f8df a098 	ldr.w	sl, [pc, #152]	; 83a74 <__sinit.part.1+0xe4>
   839dc:	f8df 9098 	ldr.w	r9, [pc, #152]	; 83a78 <__sinit.part.1+0xe8>
   839e0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83a7c <__sinit.part.1+0xec>
   839e4:	2301      	movs	r3, #1
   839e6:	2209      	movs	r2, #9
   839e8:	f8c5 b020 	str.w	fp, [r5, #32]
   839ec:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   839f0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   839f4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   839f8:	61ed      	str	r5, [r5, #28]
   839fa:	4621      	mov	r1, r4
   839fc:	81f3      	strh	r3, [r6, #14]
   839fe:	81b2      	strh	r2, [r6, #12]
   83a00:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   83a04:	6034      	str	r4, [r6, #0]
   83a06:	6074      	str	r4, [r6, #4]
   83a08:	60b4      	str	r4, [r6, #8]
   83a0a:	6674      	str	r4, [r6, #100]	; 0x64
   83a0c:	6134      	str	r4, [r6, #16]
   83a0e:	6174      	str	r4, [r6, #20]
   83a10:	61b4      	str	r4, [r6, #24]
   83a12:	2208      	movs	r2, #8
   83a14:	9301      	str	r3, [sp, #4]
   83a16:	f7fe fdc1 	bl	8259c <memset>
   83a1a:	68fd      	ldr	r5, [r7, #12]
   83a1c:	2012      	movs	r0, #18
   83a1e:	2202      	movs	r2, #2
   83a20:	61f6      	str	r6, [r6, #28]
   83a22:	f8c6 b020 	str.w	fp, [r6, #32]
   83a26:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   83a2a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   83a2e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   83a32:	4621      	mov	r1, r4
   83a34:	81a8      	strh	r0, [r5, #12]
   83a36:	81ea      	strh	r2, [r5, #14]
   83a38:	602c      	str	r4, [r5, #0]
   83a3a:	606c      	str	r4, [r5, #4]
   83a3c:	60ac      	str	r4, [r5, #8]
   83a3e:	666c      	str	r4, [r5, #100]	; 0x64
   83a40:	612c      	str	r4, [r5, #16]
   83a42:	616c      	str	r4, [r5, #20]
   83a44:	61ac      	str	r4, [r5, #24]
   83a46:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83a4a:	2208      	movs	r2, #8
   83a4c:	f7fe fda6 	bl	8259c <memset>
   83a50:	9b01      	ldr	r3, [sp, #4]
   83a52:	61ed      	str	r5, [r5, #28]
   83a54:	f8c5 b020 	str.w	fp, [r5, #32]
   83a58:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83a5c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83a60:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83a64:	63bb      	str	r3, [r7, #56]	; 0x38
   83a66:	b003      	add	sp, #12
   83a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83a6c:	00083985 	.word	0x00083985
   83a70:	00084cf1 	.word	0x00084cf1
   83a74:	00084d15 	.word	0x00084d15
   83a78:	00084d51 	.word	0x00084d51
   83a7c:	00084d71 	.word	0x00084d71

00083a80 <__sinit>:
   83a80:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83a82:	b103      	cbz	r3, 83a86 <__sinit+0x6>
   83a84:	4770      	bx	lr
   83a86:	f7ff bf83 	b.w	83990 <__sinit.part.1>
   83a8a:	bf00      	nop

00083a8c <__sfp_lock_acquire>:
   83a8c:	4770      	bx	lr
   83a8e:	bf00      	nop

00083a90 <__sfp_lock_release>:
   83a90:	4770      	bx	lr
   83a92:	bf00      	nop

00083a94 <__libc_fini_array>:
   83a94:	b538      	push	{r3, r4, r5, lr}
   83a96:	4d07      	ldr	r5, [pc, #28]	; (83ab4 <__libc_fini_array+0x20>)
   83a98:	4c07      	ldr	r4, [pc, #28]	; (83ab8 <__libc_fini_array+0x24>)
   83a9a:	1b2c      	subs	r4, r5, r4
   83a9c:	10a4      	asrs	r4, r4, #2
   83a9e:	d005      	beq.n	83aac <__libc_fini_array+0x18>
   83aa0:	3c01      	subs	r4, #1
   83aa2:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83aa6:	4798      	blx	r3
   83aa8:	2c00      	cmp	r4, #0
   83aaa:	d1f9      	bne.n	83aa0 <__libc_fini_array+0xc>
   83aac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83ab0:	f001 bd0a 	b.w	854c8 <_fini>
   83ab4:	000854d8 	.word	0x000854d8
   83ab8:	000854d4 	.word	0x000854d4

00083abc <__fputwc>:
   83abc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83ac0:	b082      	sub	sp, #8
   83ac2:	4606      	mov	r6, r0
   83ac4:	460f      	mov	r7, r1
   83ac6:	4614      	mov	r4, r2
   83ac8:	f000 fb3a 	bl	84140 <__locale_mb_cur_max>
   83acc:	2801      	cmp	r0, #1
   83ace:	d032      	beq.n	83b36 <__fputwc+0x7a>
   83ad0:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   83ad4:	463a      	mov	r2, r7
   83ad6:	a901      	add	r1, sp, #4
   83ad8:	4630      	mov	r0, r6
   83ada:	f001 f9a3 	bl	84e24 <_wcrtomb_r>
   83ade:	f1b0 3fff 	cmp.w	r0, #4294967295
   83ae2:	4680      	mov	r8, r0
   83ae4:	d020      	beq.n	83b28 <__fputwc+0x6c>
   83ae6:	b370      	cbz	r0, 83b46 <__fputwc+0x8a>
   83ae8:	f89d 1004 	ldrb.w	r1, [sp, #4]
   83aec:	2500      	movs	r5, #0
   83aee:	e008      	b.n	83b02 <__fputwc+0x46>
   83af0:	6823      	ldr	r3, [r4, #0]
   83af2:	1c5a      	adds	r2, r3, #1
   83af4:	6022      	str	r2, [r4, #0]
   83af6:	7019      	strb	r1, [r3, #0]
   83af8:	3501      	adds	r5, #1
   83afa:	4545      	cmp	r5, r8
   83afc:	d223      	bcs.n	83b46 <__fputwc+0x8a>
   83afe:	ab01      	add	r3, sp, #4
   83b00:	5d59      	ldrb	r1, [r3, r5]
   83b02:	68a3      	ldr	r3, [r4, #8]
   83b04:	3b01      	subs	r3, #1
   83b06:	2b00      	cmp	r3, #0
   83b08:	60a3      	str	r3, [r4, #8]
   83b0a:	daf1      	bge.n	83af0 <__fputwc+0x34>
   83b0c:	69a2      	ldr	r2, [r4, #24]
   83b0e:	4293      	cmp	r3, r2
   83b10:	db01      	blt.n	83b16 <__fputwc+0x5a>
   83b12:	290a      	cmp	r1, #10
   83b14:	d1ec      	bne.n	83af0 <__fputwc+0x34>
   83b16:	4622      	mov	r2, r4
   83b18:	4630      	mov	r0, r6
   83b1a:	f001 f92d 	bl	84d78 <__swbuf_r>
   83b1e:	1c43      	adds	r3, r0, #1
   83b20:	d1ea      	bne.n	83af8 <__fputwc+0x3c>
   83b22:	b002      	add	sp, #8
   83b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b28:	89a3      	ldrh	r3, [r4, #12]
   83b2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83b2e:	81a3      	strh	r3, [r4, #12]
   83b30:	b002      	add	sp, #8
   83b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b36:	1e7b      	subs	r3, r7, #1
   83b38:	2bfe      	cmp	r3, #254	; 0xfe
   83b3a:	d8c9      	bhi.n	83ad0 <__fputwc+0x14>
   83b3c:	b2f9      	uxtb	r1, r7
   83b3e:	4680      	mov	r8, r0
   83b40:	f88d 1004 	strb.w	r1, [sp, #4]
   83b44:	e7d2      	b.n	83aec <__fputwc+0x30>
   83b46:	4638      	mov	r0, r7
   83b48:	b002      	add	sp, #8
   83b4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83b4e:	bf00      	nop

00083b50 <_fputwc_r>:
   83b50:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   83b54:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   83b58:	d10a      	bne.n	83b70 <_fputwc_r+0x20>
   83b5a:	b410      	push	{r4}
   83b5c:	6e54      	ldr	r4, [r2, #100]	; 0x64
   83b5e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83b62:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   83b66:	6654      	str	r4, [r2, #100]	; 0x64
   83b68:	8193      	strh	r3, [r2, #12]
   83b6a:	bc10      	pop	{r4}
   83b6c:	f7ff bfa6 	b.w	83abc <__fputwc>
   83b70:	f7ff bfa4 	b.w	83abc <__fputwc>

00083b74 <_malloc_trim_r>:
   83b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83b76:	460c      	mov	r4, r1
   83b78:	4f22      	ldr	r7, [pc, #136]	; (83c04 <_malloc_trim_r+0x90>)
   83b7a:	4606      	mov	r6, r0
   83b7c:	f000 feb8 	bl	848f0 <__malloc_lock>
   83b80:	68bb      	ldr	r3, [r7, #8]
   83b82:	685d      	ldr	r5, [r3, #4]
   83b84:	f025 0503 	bic.w	r5, r5, #3
   83b88:	1b29      	subs	r1, r5, r4
   83b8a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   83b8e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83b92:	f021 010f 	bic.w	r1, r1, #15
   83b96:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   83b9a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   83b9e:	db07      	blt.n	83bb0 <_malloc_trim_r+0x3c>
   83ba0:	2100      	movs	r1, #0
   83ba2:	4630      	mov	r0, r6
   83ba4:	f001 f892 	bl	84ccc <_sbrk_r>
   83ba8:	68bb      	ldr	r3, [r7, #8]
   83baa:	442b      	add	r3, r5
   83bac:	4298      	cmp	r0, r3
   83bae:	d004      	beq.n	83bba <_malloc_trim_r+0x46>
   83bb0:	4630      	mov	r0, r6
   83bb2:	f000 fe9f 	bl	848f4 <__malloc_unlock>
   83bb6:	2000      	movs	r0, #0
   83bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83bba:	4261      	negs	r1, r4
   83bbc:	4630      	mov	r0, r6
   83bbe:	f001 f885 	bl	84ccc <_sbrk_r>
   83bc2:	3001      	adds	r0, #1
   83bc4:	d00d      	beq.n	83be2 <_malloc_trim_r+0x6e>
   83bc6:	4b10      	ldr	r3, [pc, #64]	; (83c08 <_malloc_trim_r+0x94>)
   83bc8:	68ba      	ldr	r2, [r7, #8]
   83bca:	6819      	ldr	r1, [r3, #0]
   83bcc:	1b2d      	subs	r5, r5, r4
   83bce:	f045 0501 	orr.w	r5, r5, #1
   83bd2:	4630      	mov	r0, r6
   83bd4:	1b09      	subs	r1, r1, r4
   83bd6:	6055      	str	r5, [r2, #4]
   83bd8:	6019      	str	r1, [r3, #0]
   83bda:	f000 fe8b 	bl	848f4 <__malloc_unlock>
   83bde:	2001      	movs	r0, #1
   83be0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83be2:	2100      	movs	r1, #0
   83be4:	4630      	mov	r0, r6
   83be6:	f001 f871 	bl	84ccc <_sbrk_r>
   83bea:	68ba      	ldr	r2, [r7, #8]
   83bec:	1a83      	subs	r3, r0, r2
   83bee:	2b0f      	cmp	r3, #15
   83bf0:	ddde      	ble.n	83bb0 <_malloc_trim_r+0x3c>
   83bf2:	4c06      	ldr	r4, [pc, #24]	; (83c0c <_malloc_trim_r+0x98>)
   83bf4:	4904      	ldr	r1, [pc, #16]	; (83c08 <_malloc_trim_r+0x94>)
   83bf6:	6824      	ldr	r4, [r4, #0]
   83bf8:	f043 0301 	orr.w	r3, r3, #1
   83bfc:	1b00      	subs	r0, r0, r4
   83bfe:	6053      	str	r3, [r2, #4]
   83c00:	6008      	str	r0, [r1, #0]
   83c02:	e7d5      	b.n	83bb0 <_malloc_trim_r+0x3c>
   83c04:	20070598 	.word	0x20070598
   83c08:	2007aba0 	.word	0x2007aba0
   83c0c:	200709a4 	.word	0x200709a4

00083c10 <_free_r>:
   83c10:	2900      	cmp	r1, #0
   83c12:	d045      	beq.n	83ca0 <_free_r+0x90>
   83c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83c18:	460d      	mov	r5, r1
   83c1a:	4680      	mov	r8, r0
   83c1c:	f000 fe68 	bl	848f0 <__malloc_lock>
   83c20:	f855 7c04 	ldr.w	r7, [r5, #-4]
   83c24:	496a      	ldr	r1, [pc, #424]	; (83dd0 <_free_r+0x1c0>)
   83c26:	f1a5 0408 	sub.w	r4, r5, #8
   83c2a:	f027 0301 	bic.w	r3, r7, #1
   83c2e:	18e2      	adds	r2, r4, r3
   83c30:	688e      	ldr	r6, [r1, #8]
   83c32:	6850      	ldr	r0, [r2, #4]
   83c34:	42b2      	cmp	r2, r6
   83c36:	f020 0003 	bic.w	r0, r0, #3
   83c3a:	d062      	beq.n	83d02 <_free_r+0xf2>
   83c3c:	07fe      	lsls	r6, r7, #31
   83c3e:	6050      	str	r0, [r2, #4]
   83c40:	d40b      	bmi.n	83c5a <_free_r+0x4a>
   83c42:	f855 7c08 	ldr.w	r7, [r5, #-8]
   83c46:	f101 0e08 	add.w	lr, r1, #8
   83c4a:	1be4      	subs	r4, r4, r7
   83c4c:	68a5      	ldr	r5, [r4, #8]
   83c4e:	443b      	add	r3, r7
   83c50:	4575      	cmp	r5, lr
   83c52:	d06f      	beq.n	83d34 <_free_r+0x124>
   83c54:	68e7      	ldr	r7, [r4, #12]
   83c56:	60ef      	str	r7, [r5, #12]
   83c58:	60bd      	str	r5, [r7, #8]
   83c5a:	1815      	adds	r5, r2, r0
   83c5c:	686d      	ldr	r5, [r5, #4]
   83c5e:	07ed      	lsls	r5, r5, #31
   83c60:	d542      	bpl.n	83ce8 <_free_r+0xd8>
   83c62:	f043 0201 	orr.w	r2, r3, #1
   83c66:	6062      	str	r2, [r4, #4]
   83c68:	50e3      	str	r3, [r4, r3]
   83c6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83c6e:	d218      	bcs.n	83ca2 <_free_r+0x92>
   83c70:	08db      	lsrs	r3, r3, #3
   83c72:	6848      	ldr	r0, [r1, #4]
   83c74:	109d      	asrs	r5, r3, #2
   83c76:	2201      	movs	r2, #1
   83c78:	3301      	adds	r3, #1
   83c7a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   83c7e:	fa02 f505 	lsl.w	r5, r2, r5
   83c82:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   83c86:	4328      	orrs	r0, r5
   83c88:	3a08      	subs	r2, #8
   83c8a:	60e2      	str	r2, [r4, #12]
   83c8c:	60a7      	str	r7, [r4, #8]
   83c8e:	6048      	str	r0, [r1, #4]
   83c90:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   83c94:	60fc      	str	r4, [r7, #12]
   83c96:	4640      	mov	r0, r8
   83c98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83c9c:	f000 be2a 	b.w	848f4 <__malloc_unlock>
   83ca0:	4770      	bx	lr
   83ca2:	0a5a      	lsrs	r2, r3, #9
   83ca4:	2a04      	cmp	r2, #4
   83ca6:	d853      	bhi.n	83d50 <_free_r+0x140>
   83ca8:	099a      	lsrs	r2, r3, #6
   83caa:	f102 0739 	add.w	r7, r2, #57	; 0x39
   83cae:	007f      	lsls	r7, r7, #1
   83cb0:	f102 0538 	add.w	r5, r2, #56	; 0x38
   83cb4:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   83cb8:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   83cbc:	3808      	subs	r0, #8
   83cbe:	4290      	cmp	r0, r2
   83cc0:	4943      	ldr	r1, [pc, #268]	; (83dd0 <_free_r+0x1c0>)
   83cc2:	d04d      	beq.n	83d60 <_free_r+0x150>
   83cc4:	6851      	ldr	r1, [r2, #4]
   83cc6:	f021 0103 	bic.w	r1, r1, #3
   83cca:	428b      	cmp	r3, r1
   83ccc:	d202      	bcs.n	83cd4 <_free_r+0xc4>
   83cce:	6892      	ldr	r2, [r2, #8]
   83cd0:	4290      	cmp	r0, r2
   83cd2:	d1f7      	bne.n	83cc4 <_free_r+0xb4>
   83cd4:	68d0      	ldr	r0, [r2, #12]
   83cd6:	60e0      	str	r0, [r4, #12]
   83cd8:	60a2      	str	r2, [r4, #8]
   83cda:	6084      	str	r4, [r0, #8]
   83cdc:	60d4      	str	r4, [r2, #12]
   83cde:	4640      	mov	r0, r8
   83ce0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83ce4:	f000 be06 	b.w	848f4 <__malloc_unlock>
   83ce8:	6895      	ldr	r5, [r2, #8]
   83cea:	4f3a      	ldr	r7, [pc, #232]	; (83dd4 <_free_r+0x1c4>)
   83cec:	4403      	add	r3, r0
   83cee:	42bd      	cmp	r5, r7
   83cf0:	d03f      	beq.n	83d72 <_free_r+0x162>
   83cf2:	68d0      	ldr	r0, [r2, #12]
   83cf4:	f043 0201 	orr.w	r2, r3, #1
   83cf8:	60e8      	str	r0, [r5, #12]
   83cfa:	6085      	str	r5, [r0, #8]
   83cfc:	6062      	str	r2, [r4, #4]
   83cfe:	50e3      	str	r3, [r4, r3]
   83d00:	e7b3      	b.n	83c6a <_free_r+0x5a>
   83d02:	07ff      	lsls	r7, r7, #31
   83d04:	4403      	add	r3, r0
   83d06:	d407      	bmi.n	83d18 <_free_r+0x108>
   83d08:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83d0c:	1b64      	subs	r4, r4, r5
   83d0e:	68e2      	ldr	r2, [r4, #12]
   83d10:	68a0      	ldr	r0, [r4, #8]
   83d12:	442b      	add	r3, r5
   83d14:	60c2      	str	r2, [r0, #12]
   83d16:	6090      	str	r0, [r2, #8]
   83d18:	4a2f      	ldr	r2, [pc, #188]	; (83dd8 <_free_r+0x1c8>)
   83d1a:	f043 0001 	orr.w	r0, r3, #1
   83d1e:	6812      	ldr	r2, [r2, #0]
   83d20:	6060      	str	r0, [r4, #4]
   83d22:	4293      	cmp	r3, r2
   83d24:	608c      	str	r4, [r1, #8]
   83d26:	d3b6      	bcc.n	83c96 <_free_r+0x86>
   83d28:	4b2c      	ldr	r3, [pc, #176]	; (83ddc <_free_r+0x1cc>)
   83d2a:	4640      	mov	r0, r8
   83d2c:	6819      	ldr	r1, [r3, #0]
   83d2e:	f7ff ff21 	bl	83b74 <_malloc_trim_r>
   83d32:	e7b0      	b.n	83c96 <_free_r+0x86>
   83d34:	1811      	adds	r1, r2, r0
   83d36:	6849      	ldr	r1, [r1, #4]
   83d38:	07c9      	lsls	r1, r1, #31
   83d3a:	d444      	bmi.n	83dc6 <_free_r+0x1b6>
   83d3c:	6891      	ldr	r1, [r2, #8]
   83d3e:	4403      	add	r3, r0
   83d40:	68d2      	ldr	r2, [r2, #12]
   83d42:	f043 0001 	orr.w	r0, r3, #1
   83d46:	60ca      	str	r2, [r1, #12]
   83d48:	6091      	str	r1, [r2, #8]
   83d4a:	6060      	str	r0, [r4, #4]
   83d4c:	50e3      	str	r3, [r4, r3]
   83d4e:	e7a2      	b.n	83c96 <_free_r+0x86>
   83d50:	2a14      	cmp	r2, #20
   83d52:	d817      	bhi.n	83d84 <_free_r+0x174>
   83d54:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   83d58:	007f      	lsls	r7, r7, #1
   83d5a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   83d5e:	e7a9      	b.n	83cb4 <_free_r+0xa4>
   83d60:	10aa      	asrs	r2, r5, #2
   83d62:	684b      	ldr	r3, [r1, #4]
   83d64:	2501      	movs	r5, #1
   83d66:	fa05 f202 	lsl.w	r2, r5, r2
   83d6a:	4313      	orrs	r3, r2
   83d6c:	604b      	str	r3, [r1, #4]
   83d6e:	4602      	mov	r2, r0
   83d70:	e7b1      	b.n	83cd6 <_free_r+0xc6>
   83d72:	f043 0201 	orr.w	r2, r3, #1
   83d76:	614c      	str	r4, [r1, #20]
   83d78:	610c      	str	r4, [r1, #16]
   83d7a:	60e5      	str	r5, [r4, #12]
   83d7c:	60a5      	str	r5, [r4, #8]
   83d7e:	6062      	str	r2, [r4, #4]
   83d80:	50e3      	str	r3, [r4, r3]
   83d82:	e788      	b.n	83c96 <_free_r+0x86>
   83d84:	2a54      	cmp	r2, #84	; 0x54
   83d86:	d806      	bhi.n	83d96 <_free_r+0x186>
   83d88:	0b1a      	lsrs	r2, r3, #12
   83d8a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   83d8e:	007f      	lsls	r7, r7, #1
   83d90:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   83d94:	e78e      	b.n	83cb4 <_free_r+0xa4>
   83d96:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83d9a:	d806      	bhi.n	83daa <_free_r+0x19a>
   83d9c:	0bda      	lsrs	r2, r3, #15
   83d9e:	f102 0778 	add.w	r7, r2, #120	; 0x78
   83da2:	007f      	lsls	r7, r7, #1
   83da4:	f102 0577 	add.w	r5, r2, #119	; 0x77
   83da8:	e784      	b.n	83cb4 <_free_r+0xa4>
   83daa:	f240 5054 	movw	r0, #1364	; 0x554
   83dae:	4282      	cmp	r2, r0
   83db0:	d806      	bhi.n	83dc0 <_free_r+0x1b0>
   83db2:	0c9a      	lsrs	r2, r3, #18
   83db4:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   83db8:	007f      	lsls	r7, r7, #1
   83dba:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   83dbe:	e779      	b.n	83cb4 <_free_r+0xa4>
   83dc0:	27fe      	movs	r7, #254	; 0xfe
   83dc2:	257e      	movs	r5, #126	; 0x7e
   83dc4:	e776      	b.n	83cb4 <_free_r+0xa4>
   83dc6:	f043 0201 	orr.w	r2, r3, #1
   83dca:	6062      	str	r2, [r4, #4]
   83dcc:	50e3      	str	r3, [r4, r3]
   83dce:	e762      	b.n	83c96 <_free_r+0x86>
   83dd0:	20070598 	.word	0x20070598
   83dd4:	200705a0 	.word	0x200705a0
   83dd8:	200709a0 	.word	0x200709a0
   83ddc:	2007ab9c 	.word	0x2007ab9c

00083de0 <__sfvwrite_r>:
   83de0:	6893      	ldr	r3, [r2, #8]
   83de2:	2b00      	cmp	r3, #0
   83de4:	f000 80ab 	beq.w	83f3e <__sfvwrite_r+0x15e>
   83de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83dec:	898b      	ldrh	r3, [r1, #12]
   83dee:	b085      	sub	sp, #20
   83df0:	460c      	mov	r4, r1
   83df2:	0719      	lsls	r1, r3, #28
   83df4:	9002      	str	r0, [sp, #8]
   83df6:	4616      	mov	r6, r2
   83df8:	d528      	bpl.n	83e4c <__sfvwrite_r+0x6c>
   83dfa:	6922      	ldr	r2, [r4, #16]
   83dfc:	b332      	cbz	r2, 83e4c <__sfvwrite_r+0x6c>
   83dfe:	f003 0802 	and.w	r8, r3, #2
   83e02:	fa1f f088 	uxth.w	r0, r8
   83e06:	6835      	ldr	r5, [r6, #0]
   83e08:	b378      	cbz	r0, 83e6a <__sfvwrite_r+0x8a>
   83e0a:	f04f 0900 	mov.w	r9, #0
   83e0e:	46c8      	mov	r8, r9
   83e10:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 840e4 <__sfvwrite_r+0x304>
   83e14:	f1b8 0f00 	cmp.w	r8, #0
   83e18:	f000 808b 	beq.w	83f32 <__sfvwrite_r+0x152>
   83e1c:	45d0      	cmp	r8, sl
   83e1e:	4643      	mov	r3, r8
   83e20:	464a      	mov	r2, r9
   83e22:	bf28      	it	cs
   83e24:	4653      	movcs	r3, sl
   83e26:	69e1      	ldr	r1, [r4, #28]
   83e28:	9802      	ldr	r0, [sp, #8]
   83e2a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83e2c:	47b8      	blx	r7
   83e2e:	2800      	cmp	r0, #0
   83e30:	f340 80a5 	ble.w	83f7e <__sfvwrite_r+0x19e>
   83e34:	68b3      	ldr	r3, [r6, #8]
   83e36:	4481      	add	r9, r0
   83e38:	1a1b      	subs	r3, r3, r0
   83e3a:	ebc0 0808 	rsb	r8, r0, r8
   83e3e:	60b3      	str	r3, [r6, #8]
   83e40:	2b00      	cmp	r3, #0
   83e42:	d1e7      	bne.n	83e14 <__sfvwrite_r+0x34>
   83e44:	2000      	movs	r0, #0
   83e46:	b005      	add	sp, #20
   83e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e4c:	4621      	mov	r1, r4
   83e4e:	9802      	ldr	r0, [sp, #8]
   83e50:	f7ff fc6a 	bl	83728 <__swsetup_r>
   83e54:	2800      	cmp	r0, #0
   83e56:	f040 813c 	bne.w	840d2 <__sfvwrite_r+0x2f2>
   83e5a:	89a3      	ldrh	r3, [r4, #12]
   83e5c:	6835      	ldr	r5, [r6, #0]
   83e5e:	f003 0802 	and.w	r8, r3, #2
   83e62:	fa1f f088 	uxth.w	r0, r8
   83e66:	2800      	cmp	r0, #0
   83e68:	d1cf      	bne.n	83e0a <__sfvwrite_r+0x2a>
   83e6a:	f013 0901 	ands.w	r9, r3, #1
   83e6e:	f040 8090 	bne.w	83f92 <__sfvwrite_r+0x1b2>
   83e72:	464f      	mov	r7, r9
   83e74:	9601      	str	r6, [sp, #4]
   83e76:	2f00      	cmp	r7, #0
   83e78:	d056      	beq.n	83f28 <__sfvwrite_r+0x148>
   83e7a:	059a      	lsls	r2, r3, #22
   83e7c:	f8d4 8008 	ldr.w	r8, [r4, #8]
   83e80:	d55f      	bpl.n	83f42 <__sfvwrite_r+0x162>
   83e82:	4547      	cmp	r7, r8
   83e84:	46c2      	mov	sl, r8
   83e86:	f0c0 80bf 	bcc.w	84008 <__sfvwrite_r+0x228>
   83e8a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   83e8e:	f000 80bd 	beq.w	8400c <__sfvwrite_r+0x22c>
   83e92:	6962      	ldr	r2, [r4, #20]
   83e94:	6820      	ldr	r0, [r4, #0]
   83e96:	6921      	ldr	r1, [r4, #16]
   83e98:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   83e9c:	ebc1 0a00 	rsb	sl, r1, r0
   83ea0:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83ea4:	f10a 0001 	add.w	r0, sl, #1
   83ea8:	ea4f 0868 	mov.w	r8, r8, asr #1
   83eac:	4438      	add	r0, r7
   83eae:	4540      	cmp	r0, r8
   83eb0:	4642      	mov	r2, r8
   83eb2:	bf84      	itt	hi
   83eb4:	4680      	movhi	r8, r0
   83eb6:	4642      	movhi	r2, r8
   83eb8:	055b      	lsls	r3, r3, #21
   83eba:	f140 80f2 	bpl.w	840a2 <__sfvwrite_r+0x2c2>
   83ebe:	4611      	mov	r1, r2
   83ec0:	9802      	ldr	r0, [sp, #8]
   83ec2:	f000 f9bf 	bl	84244 <_malloc_r>
   83ec6:	4683      	mov	fp, r0
   83ec8:	2800      	cmp	r0, #0
   83eca:	f000 8105 	beq.w	840d8 <__sfvwrite_r+0x2f8>
   83ece:	4652      	mov	r2, sl
   83ed0:	6921      	ldr	r1, [r4, #16]
   83ed2:	f7fe faed 	bl	824b0 <memcpy>
   83ed6:	89a3      	ldrh	r3, [r4, #12]
   83ed8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   83edc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83ee0:	81a3      	strh	r3, [r4, #12]
   83ee2:	ebca 0308 	rsb	r3, sl, r8
   83ee6:	eb0b 000a 	add.w	r0, fp, sl
   83eea:	f8c4 8014 	str.w	r8, [r4, #20]
   83eee:	46ba      	mov	sl, r7
   83ef0:	46b8      	mov	r8, r7
   83ef2:	f8c4 b010 	str.w	fp, [r4, #16]
   83ef6:	6020      	str	r0, [r4, #0]
   83ef8:	60a3      	str	r3, [r4, #8]
   83efa:	4652      	mov	r2, sl
   83efc:	4649      	mov	r1, r9
   83efe:	f000 fc93 	bl	84828 <memmove>
   83f02:	68a0      	ldr	r0, [r4, #8]
   83f04:	6823      	ldr	r3, [r4, #0]
   83f06:	ebc8 0000 	rsb	r0, r8, r0
   83f0a:	60a0      	str	r0, [r4, #8]
   83f0c:	4638      	mov	r0, r7
   83f0e:	4453      	add	r3, sl
   83f10:	6023      	str	r3, [r4, #0]
   83f12:	9a01      	ldr	r2, [sp, #4]
   83f14:	4481      	add	r9, r0
   83f16:	6893      	ldr	r3, [r2, #8]
   83f18:	1a3f      	subs	r7, r7, r0
   83f1a:	1a1b      	subs	r3, r3, r0
   83f1c:	6093      	str	r3, [r2, #8]
   83f1e:	2b00      	cmp	r3, #0
   83f20:	d090      	beq.n	83e44 <__sfvwrite_r+0x64>
   83f22:	89a3      	ldrh	r3, [r4, #12]
   83f24:	2f00      	cmp	r7, #0
   83f26:	d1a8      	bne.n	83e7a <__sfvwrite_r+0x9a>
   83f28:	f8d5 9000 	ldr.w	r9, [r5]
   83f2c:	686f      	ldr	r7, [r5, #4]
   83f2e:	3508      	adds	r5, #8
   83f30:	e7a1      	b.n	83e76 <__sfvwrite_r+0x96>
   83f32:	f8d5 9000 	ldr.w	r9, [r5]
   83f36:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83f3a:	3508      	adds	r5, #8
   83f3c:	e76a      	b.n	83e14 <__sfvwrite_r+0x34>
   83f3e:	2000      	movs	r0, #0
   83f40:	4770      	bx	lr
   83f42:	6820      	ldr	r0, [r4, #0]
   83f44:	6923      	ldr	r3, [r4, #16]
   83f46:	4298      	cmp	r0, r3
   83f48:	d803      	bhi.n	83f52 <__sfvwrite_r+0x172>
   83f4a:	6962      	ldr	r2, [r4, #20]
   83f4c:	4297      	cmp	r7, r2
   83f4e:	f080 8083 	bcs.w	84058 <__sfvwrite_r+0x278>
   83f52:	45b8      	cmp	r8, r7
   83f54:	bf28      	it	cs
   83f56:	46b8      	movcs	r8, r7
   83f58:	4649      	mov	r1, r9
   83f5a:	4642      	mov	r2, r8
   83f5c:	f000 fc64 	bl	84828 <memmove>
   83f60:	68a3      	ldr	r3, [r4, #8]
   83f62:	6822      	ldr	r2, [r4, #0]
   83f64:	ebc8 0303 	rsb	r3, r8, r3
   83f68:	4442      	add	r2, r8
   83f6a:	60a3      	str	r3, [r4, #8]
   83f6c:	6022      	str	r2, [r4, #0]
   83f6e:	2b00      	cmp	r3, #0
   83f70:	d148      	bne.n	84004 <__sfvwrite_r+0x224>
   83f72:	4621      	mov	r1, r4
   83f74:	9802      	ldr	r0, [sp, #8]
   83f76:	f7ff fcef 	bl	83958 <_fflush_r>
   83f7a:	2800      	cmp	r0, #0
   83f7c:	d042      	beq.n	84004 <__sfvwrite_r+0x224>
   83f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83f86:	f04f 30ff 	mov.w	r0, #4294967295
   83f8a:	81a3      	strh	r3, [r4, #12]
   83f8c:	b005      	add	sp, #20
   83f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f92:	4680      	mov	r8, r0
   83f94:	4682      	mov	sl, r0
   83f96:	4681      	mov	r9, r0
   83f98:	9001      	str	r0, [sp, #4]
   83f9a:	f1b9 0f00 	cmp.w	r9, #0
   83f9e:	d029      	beq.n	83ff4 <__sfvwrite_r+0x214>
   83fa0:	9b01      	ldr	r3, [sp, #4]
   83fa2:	2b00      	cmp	r3, #0
   83fa4:	d04b      	beq.n	8403e <__sfvwrite_r+0x25e>
   83fa6:	45c8      	cmp	r8, r9
   83fa8:	46c3      	mov	fp, r8
   83faa:	bf28      	it	cs
   83fac:	46cb      	movcs	fp, r9
   83fae:	6820      	ldr	r0, [r4, #0]
   83fb0:	6923      	ldr	r3, [r4, #16]
   83fb2:	465f      	mov	r7, fp
   83fb4:	4298      	cmp	r0, r3
   83fb6:	6962      	ldr	r2, [r4, #20]
   83fb8:	d903      	bls.n	83fc2 <__sfvwrite_r+0x1e2>
   83fba:	68a3      	ldr	r3, [r4, #8]
   83fbc:	4413      	add	r3, r2
   83fbe:	459b      	cmp	fp, r3
   83fc0:	dc5c      	bgt.n	8407c <__sfvwrite_r+0x29c>
   83fc2:	4593      	cmp	fp, r2
   83fc4:	db24      	blt.n	84010 <__sfvwrite_r+0x230>
   83fc6:	4613      	mov	r3, r2
   83fc8:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83fca:	4652      	mov	r2, sl
   83fcc:	69e1      	ldr	r1, [r4, #28]
   83fce:	9802      	ldr	r0, [sp, #8]
   83fd0:	47b8      	blx	r7
   83fd2:	1e07      	subs	r7, r0, #0
   83fd4:	ddd3      	ble.n	83f7e <__sfvwrite_r+0x19e>
   83fd6:	ebb8 0807 	subs.w	r8, r8, r7
   83fda:	d027      	beq.n	8402c <__sfvwrite_r+0x24c>
   83fdc:	68b3      	ldr	r3, [r6, #8]
   83fde:	44ba      	add	sl, r7
   83fe0:	1bdb      	subs	r3, r3, r7
   83fe2:	ebc7 0909 	rsb	r9, r7, r9
   83fe6:	60b3      	str	r3, [r6, #8]
   83fe8:	2b00      	cmp	r3, #0
   83fea:	f43f af2b 	beq.w	83e44 <__sfvwrite_r+0x64>
   83fee:	f1b9 0f00 	cmp.w	r9, #0
   83ff2:	d1d5      	bne.n	83fa0 <__sfvwrite_r+0x1c0>
   83ff4:	2300      	movs	r3, #0
   83ff6:	f8d5 a000 	ldr.w	sl, [r5]
   83ffa:	f8d5 9004 	ldr.w	r9, [r5, #4]
   83ffe:	9301      	str	r3, [sp, #4]
   84000:	3508      	adds	r5, #8
   84002:	e7ca      	b.n	83f9a <__sfvwrite_r+0x1ba>
   84004:	4640      	mov	r0, r8
   84006:	e784      	b.n	83f12 <__sfvwrite_r+0x132>
   84008:	46b8      	mov	r8, r7
   8400a:	46ba      	mov	sl, r7
   8400c:	6820      	ldr	r0, [r4, #0]
   8400e:	e774      	b.n	83efa <__sfvwrite_r+0x11a>
   84010:	465a      	mov	r2, fp
   84012:	4651      	mov	r1, sl
   84014:	f000 fc08 	bl	84828 <memmove>
   84018:	68a2      	ldr	r2, [r4, #8]
   8401a:	6823      	ldr	r3, [r4, #0]
   8401c:	ebcb 0202 	rsb	r2, fp, r2
   84020:	445b      	add	r3, fp
   84022:	ebb8 0807 	subs.w	r8, r8, r7
   84026:	60a2      	str	r2, [r4, #8]
   84028:	6023      	str	r3, [r4, #0]
   8402a:	d1d7      	bne.n	83fdc <__sfvwrite_r+0x1fc>
   8402c:	4621      	mov	r1, r4
   8402e:	9802      	ldr	r0, [sp, #8]
   84030:	f7ff fc92 	bl	83958 <_fflush_r>
   84034:	2800      	cmp	r0, #0
   84036:	d1a2      	bne.n	83f7e <__sfvwrite_r+0x19e>
   84038:	f8cd 8004 	str.w	r8, [sp, #4]
   8403c:	e7ce      	b.n	83fdc <__sfvwrite_r+0x1fc>
   8403e:	464a      	mov	r2, r9
   84040:	210a      	movs	r1, #10
   84042:	4650      	mov	r0, sl
   84044:	f000 fbaa 	bl	8479c <memchr>
   84048:	2800      	cmp	r0, #0
   8404a:	d03d      	beq.n	840c8 <__sfvwrite_r+0x2e8>
   8404c:	3001      	adds	r0, #1
   8404e:	2301      	movs	r3, #1
   84050:	ebca 0800 	rsb	r8, sl, r0
   84054:	9301      	str	r3, [sp, #4]
   84056:	e7a6      	b.n	83fa6 <__sfvwrite_r+0x1c6>
   84058:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   8405c:	42bb      	cmp	r3, r7
   8405e:	bf28      	it	cs
   84060:	463b      	movcs	r3, r7
   84062:	fb93 f3f2 	sdiv	r3, r3, r2
   84066:	69e1      	ldr	r1, [r4, #28]
   84068:	fb02 f303 	mul.w	r3, r2, r3
   8406c:	9802      	ldr	r0, [sp, #8]
   8406e:	464a      	mov	r2, r9
   84070:	6a66      	ldr	r6, [r4, #36]	; 0x24
   84072:	47b0      	blx	r6
   84074:	2800      	cmp	r0, #0
   84076:	f73f af4c 	bgt.w	83f12 <__sfvwrite_r+0x132>
   8407a:	e780      	b.n	83f7e <__sfvwrite_r+0x19e>
   8407c:	461a      	mov	r2, r3
   8407e:	4651      	mov	r1, sl
   84080:	9303      	str	r3, [sp, #12]
   84082:	f000 fbd1 	bl	84828 <memmove>
   84086:	6822      	ldr	r2, [r4, #0]
   84088:	9b03      	ldr	r3, [sp, #12]
   8408a:	4621      	mov	r1, r4
   8408c:	441a      	add	r2, r3
   8408e:	6022      	str	r2, [r4, #0]
   84090:	9802      	ldr	r0, [sp, #8]
   84092:	f7ff fc61 	bl	83958 <_fflush_r>
   84096:	9b03      	ldr	r3, [sp, #12]
   84098:	2800      	cmp	r0, #0
   8409a:	f47f af70 	bne.w	83f7e <__sfvwrite_r+0x19e>
   8409e:	461f      	mov	r7, r3
   840a0:	e799      	b.n	83fd6 <__sfvwrite_r+0x1f6>
   840a2:	9802      	ldr	r0, [sp, #8]
   840a4:	f000 fc28 	bl	848f8 <_realloc_r>
   840a8:	4683      	mov	fp, r0
   840aa:	2800      	cmp	r0, #0
   840ac:	f47f af19 	bne.w	83ee2 <__sfvwrite_r+0x102>
   840b0:	9d02      	ldr	r5, [sp, #8]
   840b2:	6921      	ldr	r1, [r4, #16]
   840b4:	4628      	mov	r0, r5
   840b6:	f7ff fdab 	bl	83c10 <_free_r>
   840ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   840be:	220c      	movs	r2, #12
   840c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   840c4:	602a      	str	r2, [r5, #0]
   840c6:	e75c      	b.n	83f82 <__sfvwrite_r+0x1a2>
   840c8:	2301      	movs	r3, #1
   840ca:	f109 0801 	add.w	r8, r9, #1
   840ce:	9301      	str	r3, [sp, #4]
   840d0:	e769      	b.n	83fa6 <__sfvwrite_r+0x1c6>
   840d2:	f04f 30ff 	mov.w	r0, #4294967295
   840d6:	e6b6      	b.n	83e46 <__sfvwrite_r+0x66>
   840d8:	9a02      	ldr	r2, [sp, #8]
   840da:	230c      	movs	r3, #12
   840dc:	6013      	str	r3, [r2, #0]
   840de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   840e2:	e74e      	b.n	83f82 <__sfvwrite_r+0x1a2>
   840e4:	7ffffc00 	.word	0x7ffffc00

000840e8 <_fwalk_reent>:
   840e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   840ec:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   840f0:	d01e      	beq.n	84130 <_fwalk_reent+0x48>
   840f2:	4688      	mov	r8, r1
   840f4:	4607      	mov	r7, r0
   840f6:	f04f 0900 	mov.w	r9, #0
   840fa:	6875      	ldr	r5, [r6, #4]
   840fc:	68b4      	ldr	r4, [r6, #8]
   840fe:	3d01      	subs	r5, #1
   84100:	d410      	bmi.n	84124 <_fwalk_reent+0x3c>
   84102:	89a3      	ldrh	r3, [r4, #12]
   84104:	3d01      	subs	r5, #1
   84106:	2b01      	cmp	r3, #1
   84108:	d908      	bls.n	8411c <_fwalk_reent+0x34>
   8410a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8410e:	3301      	adds	r3, #1
   84110:	d004      	beq.n	8411c <_fwalk_reent+0x34>
   84112:	4621      	mov	r1, r4
   84114:	4638      	mov	r0, r7
   84116:	47c0      	blx	r8
   84118:	ea49 0900 	orr.w	r9, r9, r0
   8411c:	1c6b      	adds	r3, r5, #1
   8411e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   84122:	d1ee      	bne.n	84102 <_fwalk_reent+0x1a>
   84124:	6836      	ldr	r6, [r6, #0]
   84126:	2e00      	cmp	r6, #0
   84128:	d1e7      	bne.n	840fa <_fwalk_reent+0x12>
   8412a:	4648      	mov	r0, r9
   8412c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84130:	46b1      	mov	r9, r6
   84132:	4648      	mov	r0, r9
   84134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00084138 <__locale_charset>:
   84138:	4800      	ldr	r0, [pc, #0]	; (8413c <__locale_charset+0x4>)
   8413a:	4770      	bx	lr
   8413c:	20070574 	.word	0x20070574

00084140 <__locale_mb_cur_max>:
   84140:	4b01      	ldr	r3, [pc, #4]	; (84148 <__locale_mb_cur_max+0x8>)
   84142:	6818      	ldr	r0, [r3, #0]
   84144:	4770      	bx	lr
   84146:	bf00      	nop
   84148:	20070594 	.word	0x20070594

0008414c <__swhatbuf_r>:
   8414c:	b570      	push	{r4, r5, r6, lr}
   8414e:	460e      	mov	r6, r1
   84150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84154:	b090      	sub	sp, #64	; 0x40
   84156:	2900      	cmp	r1, #0
   84158:	4614      	mov	r4, r2
   8415a:	461d      	mov	r5, r3
   8415c:	db14      	blt.n	84188 <__swhatbuf_r+0x3c>
   8415e:	aa01      	add	r2, sp, #4
   84160:	f000 ff54 	bl	8500c <_fstat_r>
   84164:	2800      	cmp	r0, #0
   84166:	db0f      	blt.n	84188 <__swhatbuf_r+0x3c>
   84168:	9a02      	ldr	r2, [sp, #8]
   8416a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8416e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   84172:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   84176:	fab2 f282 	clz	r2, r2
   8417a:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8417e:	0952      	lsrs	r2, r2, #5
   84180:	602a      	str	r2, [r5, #0]
   84182:	6023      	str	r3, [r4, #0]
   84184:	b010      	add	sp, #64	; 0x40
   84186:	bd70      	pop	{r4, r5, r6, pc}
   84188:	89b2      	ldrh	r2, [r6, #12]
   8418a:	2000      	movs	r0, #0
   8418c:	f002 0280 	and.w	r2, r2, #128	; 0x80
   84190:	b292      	uxth	r2, r2
   84192:	6028      	str	r0, [r5, #0]
   84194:	b11a      	cbz	r2, 8419e <__swhatbuf_r+0x52>
   84196:	2340      	movs	r3, #64	; 0x40
   84198:	6023      	str	r3, [r4, #0]
   8419a:	b010      	add	sp, #64	; 0x40
   8419c:	bd70      	pop	{r4, r5, r6, pc}
   8419e:	4610      	mov	r0, r2
   841a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   841a4:	6023      	str	r3, [r4, #0]
   841a6:	b010      	add	sp, #64	; 0x40
   841a8:	bd70      	pop	{r4, r5, r6, pc}
   841aa:	bf00      	nop

000841ac <__smakebuf_r>:
   841ac:	898a      	ldrh	r2, [r1, #12]
   841ae:	460b      	mov	r3, r1
   841b0:	0792      	lsls	r2, r2, #30
   841b2:	d506      	bpl.n	841c2 <__smakebuf_r+0x16>
   841b4:	f101 0243 	add.w	r2, r1, #67	; 0x43
   841b8:	2101      	movs	r1, #1
   841ba:	601a      	str	r2, [r3, #0]
   841bc:	611a      	str	r2, [r3, #16]
   841be:	6159      	str	r1, [r3, #20]
   841c0:	4770      	bx	lr
   841c2:	b5f0      	push	{r4, r5, r6, r7, lr}
   841c4:	b083      	sub	sp, #12
   841c6:	ab01      	add	r3, sp, #4
   841c8:	466a      	mov	r2, sp
   841ca:	460c      	mov	r4, r1
   841cc:	4605      	mov	r5, r0
   841ce:	f7ff ffbd 	bl	8414c <__swhatbuf_r>
   841d2:	9900      	ldr	r1, [sp, #0]
   841d4:	4606      	mov	r6, r0
   841d6:	4628      	mov	r0, r5
   841d8:	f000 f834 	bl	84244 <_malloc_r>
   841dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   841e0:	b1d0      	cbz	r0, 84218 <__smakebuf_r+0x6c>
   841e2:	e89d 0006 	ldmia.w	sp, {r1, r2}
   841e6:	4f12      	ldr	r7, [pc, #72]	; (84230 <__smakebuf_r+0x84>)
   841e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   841ec:	63ef      	str	r7, [r5, #60]	; 0x3c
   841ee:	81a3      	strh	r3, [r4, #12]
   841f0:	6020      	str	r0, [r4, #0]
   841f2:	6120      	str	r0, [r4, #16]
   841f4:	6161      	str	r1, [r4, #20]
   841f6:	b91a      	cbnz	r2, 84200 <__smakebuf_r+0x54>
   841f8:	4333      	orrs	r3, r6
   841fa:	81a3      	strh	r3, [r4, #12]
   841fc:	b003      	add	sp, #12
   841fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84200:	4628      	mov	r0, r5
   84202:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84206:	f000 ff15 	bl	85034 <_isatty_r>
   8420a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8420e:	2800      	cmp	r0, #0
   84210:	d0f2      	beq.n	841f8 <__smakebuf_r+0x4c>
   84212:	f043 0301 	orr.w	r3, r3, #1
   84216:	e7ef      	b.n	841f8 <__smakebuf_r+0x4c>
   84218:	059a      	lsls	r2, r3, #22
   8421a:	d4ef      	bmi.n	841fc <__smakebuf_r+0x50>
   8421c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84220:	f043 0302 	orr.w	r3, r3, #2
   84224:	2101      	movs	r1, #1
   84226:	81a3      	strh	r3, [r4, #12]
   84228:	6022      	str	r2, [r4, #0]
   8422a:	6122      	str	r2, [r4, #16]
   8422c:	6161      	str	r1, [r4, #20]
   8422e:	e7e5      	b.n	841fc <__smakebuf_r+0x50>
   84230:	00083985 	.word	0x00083985

00084234 <malloc>:
   84234:	4b02      	ldr	r3, [pc, #8]	; (84240 <malloc+0xc>)
   84236:	4601      	mov	r1, r0
   84238:	6818      	ldr	r0, [r3, #0]
   8423a:	f000 b803 	b.w	84244 <_malloc_r>
   8423e:	bf00      	nop
   84240:	20070570 	.word	0x20070570

00084244 <_malloc_r>:
   84244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84248:	f101 050b 	add.w	r5, r1, #11
   8424c:	2d16      	cmp	r5, #22
   8424e:	b083      	sub	sp, #12
   84250:	4606      	mov	r6, r0
   84252:	f240 80a0 	bls.w	84396 <_malloc_r+0x152>
   84256:	f035 0507 	bics.w	r5, r5, #7
   8425a:	f100 80c0 	bmi.w	843de <_malloc_r+0x19a>
   8425e:	42a9      	cmp	r1, r5
   84260:	f200 80bd 	bhi.w	843de <_malloc_r+0x19a>
   84264:	f000 fb44 	bl	848f0 <__malloc_lock>
   84268:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   8426c:	f0c0 8290 	bcc.w	84790 <_malloc_r+0x54c>
   84270:	0a6b      	lsrs	r3, r5, #9
   84272:	f000 80bb 	beq.w	843ec <_malloc_r+0x1a8>
   84276:	2b04      	cmp	r3, #4
   84278:	f200 8177 	bhi.w	8456a <_malloc_r+0x326>
   8427c:	09a8      	lsrs	r0, r5, #6
   8427e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   84282:	ea4f 014e 	mov.w	r1, lr, lsl #1
   84286:	3038      	adds	r0, #56	; 0x38
   84288:	4fbe      	ldr	r7, [pc, #760]	; (84584 <_malloc_r+0x340>)
   8428a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8428e:	684c      	ldr	r4, [r1, #4]
   84290:	3908      	subs	r1, #8
   84292:	42a1      	cmp	r1, r4
   84294:	d107      	bne.n	842a6 <_malloc_r+0x62>
   84296:	e0ae      	b.n	843f6 <_malloc_r+0x1b2>
   84298:	2a00      	cmp	r2, #0
   8429a:	f280 80ae 	bge.w	843fa <_malloc_r+0x1b6>
   8429e:	68e4      	ldr	r4, [r4, #12]
   842a0:	42a1      	cmp	r1, r4
   842a2:	f000 80a8 	beq.w	843f6 <_malloc_r+0x1b2>
   842a6:	6863      	ldr	r3, [r4, #4]
   842a8:	f023 0303 	bic.w	r3, r3, #3
   842ac:	1b5a      	subs	r2, r3, r5
   842ae:	2a0f      	cmp	r2, #15
   842b0:	ddf2      	ble.n	84298 <_malloc_r+0x54>
   842b2:	49b4      	ldr	r1, [pc, #720]	; (84584 <_malloc_r+0x340>)
   842b4:	693c      	ldr	r4, [r7, #16]
   842b6:	f101 0e08 	add.w	lr, r1, #8
   842ba:	4574      	cmp	r4, lr
   842bc:	f000 81a8 	beq.w	84610 <_malloc_r+0x3cc>
   842c0:	6863      	ldr	r3, [r4, #4]
   842c2:	f023 0303 	bic.w	r3, r3, #3
   842c6:	1b5a      	subs	r2, r3, r5
   842c8:	2a0f      	cmp	r2, #15
   842ca:	f300 818e 	bgt.w	845ea <_malloc_r+0x3a6>
   842ce:	2a00      	cmp	r2, #0
   842d0:	f8c1 e014 	str.w	lr, [r1, #20]
   842d4:	f8c1 e010 	str.w	lr, [r1, #16]
   842d8:	f280 8093 	bge.w	84402 <_malloc_r+0x1be>
   842dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   842e0:	f080 815c 	bcs.w	8459c <_malloc_r+0x358>
   842e4:	08db      	lsrs	r3, r3, #3
   842e6:	684a      	ldr	r2, [r1, #4]
   842e8:	ea4f 09a3 	mov.w	r9, r3, asr #2
   842ec:	f04f 0c01 	mov.w	ip, #1
   842f0:	3301      	adds	r3, #1
   842f2:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   842f6:	fa0c f909 	lsl.w	r9, ip, r9
   842fa:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   842fe:	ea49 0202 	orr.w	r2, r9, r2
   84302:	f1ac 0c08 	sub.w	ip, ip, #8
   84306:	f8c4 c00c 	str.w	ip, [r4, #12]
   8430a:	f8c4 8008 	str.w	r8, [r4, #8]
   8430e:	604a      	str	r2, [r1, #4]
   84310:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   84314:	f8c8 400c 	str.w	r4, [r8, #12]
   84318:	1083      	asrs	r3, r0, #2
   8431a:	2401      	movs	r4, #1
   8431c:	409c      	lsls	r4, r3
   8431e:	4294      	cmp	r4, r2
   84320:	d87c      	bhi.n	8441c <_malloc_r+0x1d8>
   84322:	4214      	tst	r4, r2
   84324:	d106      	bne.n	84334 <_malloc_r+0xf0>
   84326:	f020 0003 	bic.w	r0, r0, #3
   8432a:	0064      	lsls	r4, r4, #1
   8432c:	4214      	tst	r4, r2
   8432e:	f100 0004 	add.w	r0, r0, #4
   84332:	d0fa      	beq.n	8432a <_malloc_r+0xe6>
   84334:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   84338:	46cc      	mov	ip, r9
   8433a:	4680      	mov	r8, r0
   8433c:	f8dc 100c 	ldr.w	r1, [ip, #12]
   84340:	458c      	cmp	ip, r1
   84342:	d107      	bne.n	84354 <_malloc_r+0x110>
   84344:	e166      	b.n	84614 <_malloc_r+0x3d0>
   84346:	2a00      	cmp	r2, #0
   84348:	f280 8174 	bge.w	84634 <_malloc_r+0x3f0>
   8434c:	68c9      	ldr	r1, [r1, #12]
   8434e:	458c      	cmp	ip, r1
   84350:	f000 8160 	beq.w	84614 <_malloc_r+0x3d0>
   84354:	684b      	ldr	r3, [r1, #4]
   84356:	f023 0303 	bic.w	r3, r3, #3
   8435a:	1b5a      	subs	r2, r3, r5
   8435c:	2a0f      	cmp	r2, #15
   8435e:	ddf2      	ble.n	84346 <_malloc_r+0x102>
   84360:	460c      	mov	r4, r1
   84362:	68cb      	ldr	r3, [r1, #12]
   84364:	f854 cf08 	ldr.w	ip, [r4, #8]!
   84368:	f045 0801 	orr.w	r8, r5, #1
   8436c:	f8c1 8004 	str.w	r8, [r1, #4]
   84370:	440d      	add	r5, r1
   84372:	f042 0101 	orr.w	r1, r2, #1
   84376:	f8cc 300c 	str.w	r3, [ip, #12]
   8437a:	4630      	mov	r0, r6
   8437c:	f8c3 c008 	str.w	ip, [r3, #8]
   84380:	617d      	str	r5, [r7, #20]
   84382:	613d      	str	r5, [r7, #16]
   84384:	f8c5 e00c 	str.w	lr, [r5, #12]
   84388:	f8c5 e008 	str.w	lr, [r5, #8]
   8438c:	6069      	str	r1, [r5, #4]
   8438e:	50aa      	str	r2, [r5, r2]
   84390:	f000 fab0 	bl	848f4 <__malloc_unlock>
   84394:	e01f      	b.n	843d6 <_malloc_r+0x192>
   84396:	2910      	cmp	r1, #16
   84398:	d821      	bhi.n	843de <_malloc_r+0x19a>
   8439a:	f000 faa9 	bl	848f0 <__malloc_lock>
   8439e:	2510      	movs	r5, #16
   843a0:	2306      	movs	r3, #6
   843a2:	2002      	movs	r0, #2
   843a4:	4f77      	ldr	r7, [pc, #476]	; (84584 <_malloc_r+0x340>)
   843a6:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   843aa:	685c      	ldr	r4, [r3, #4]
   843ac:	f1a3 0208 	sub.w	r2, r3, #8
   843b0:	4294      	cmp	r4, r2
   843b2:	f000 8138 	beq.w	84626 <_malloc_r+0x3e2>
   843b6:	6863      	ldr	r3, [r4, #4]
   843b8:	68e1      	ldr	r1, [r4, #12]
   843ba:	f023 0303 	bic.w	r3, r3, #3
   843be:	4423      	add	r3, r4
   843c0:	685a      	ldr	r2, [r3, #4]
   843c2:	68a5      	ldr	r5, [r4, #8]
   843c4:	f042 0201 	orr.w	r2, r2, #1
   843c8:	60e9      	str	r1, [r5, #12]
   843ca:	4630      	mov	r0, r6
   843cc:	608d      	str	r5, [r1, #8]
   843ce:	605a      	str	r2, [r3, #4]
   843d0:	f000 fa90 	bl	848f4 <__malloc_unlock>
   843d4:	3408      	adds	r4, #8
   843d6:	4620      	mov	r0, r4
   843d8:	b003      	add	sp, #12
   843da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843de:	2400      	movs	r4, #0
   843e0:	4620      	mov	r0, r4
   843e2:	230c      	movs	r3, #12
   843e4:	6033      	str	r3, [r6, #0]
   843e6:	b003      	add	sp, #12
   843e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   843ec:	2180      	movs	r1, #128	; 0x80
   843ee:	f04f 0e40 	mov.w	lr, #64	; 0x40
   843f2:	203f      	movs	r0, #63	; 0x3f
   843f4:	e748      	b.n	84288 <_malloc_r+0x44>
   843f6:	4670      	mov	r0, lr
   843f8:	e75b      	b.n	842b2 <_malloc_r+0x6e>
   843fa:	4423      	add	r3, r4
   843fc:	685a      	ldr	r2, [r3, #4]
   843fe:	68e1      	ldr	r1, [r4, #12]
   84400:	e7df      	b.n	843c2 <_malloc_r+0x17e>
   84402:	4423      	add	r3, r4
   84404:	685a      	ldr	r2, [r3, #4]
   84406:	4630      	mov	r0, r6
   84408:	f042 0201 	orr.w	r2, r2, #1
   8440c:	605a      	str	r2, [r3, #4]
   8440e:	3408      	adds	r4, #8
   84410:	f000 fa70 	bl	848f4 <__malloc_unlock>
   84414:	4620      	mov	r0, r4
   84416:	b003      	add	sp, #12
   84418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8441c:	68bc      	ldr	r4, [r7, #8]
   8441e:	6863      	ldr	r3, [r4, #4]
   84420:	f023 0803 	bic.w	r8, r3, #3
   84424:	45a8      	cmp	r8, r5
   84426:	d304      	bcc.n	84432 <_malloc_r+0x1ee>
   84428:	ebc5 0308 	rsb	r3, r5, r8
   8442c:	2b0f      	cmp	r3, #15
   8442e:	f300 808c 	bgt.w	8454a <_malloc_r+0x306>
   84432:	4b55      	ldr	r3, [pc, #340]	; (84588 <_malloc_r+0x344>)
   84434:	f8df 9160 	ldr.w	r9, [pc, #352]	; 84598 <_malloc_r+0x354>
   84438:	681a      	ldr	r2, [r3, #0]
   8443a:	f8d9 3000 	ldr.w	r3, [r9]
   8443e:	442a      	add	r2, r5
   84440:	3301      	adds	r3, #1
   84442:	eb04 0a08 	add.w	sl, r4, r8
   84446:	f000 8160 	beq.w	8470a <_malloc_r+0x4c6>
   8444a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   8444e:	320f      	adds	r2, #15
   84450:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   84454:	f022 020f 	bic.w	r2, r2, #15
   84458:	4611      	mov	r1, r2
   8445a:	4630      	mov	r0, r6
   8445c:	9201      	str	r2, [sp, #4]
   8445e:	f000 fc35 	bl	84ccc <_sbrk_r>
   84462:	f1b0 3fff 	cmp.w	r0, #4294967295
   84466:	4683      	mov	fp, r0
   84468:	9a01      	ldr	r2, [sp, #4]
   8446a:	f000 8158 	beq.w	8471e <_malloc_r+0x4da>
   8446e:	4582      	cmp	sl, r0
   84470:	f200 80fc 	bhi.w	8466c <_malloc_r+0x428>
   84474:	4b45      	ldr	r3, [pc, #276]	; (8458c <_malloc_r+0x348>)
   84476:	45da      	cmp	sl, fp
   84478:	6819      	ldr	r1, [r3, #0]
   8447a:	4411      	add	r1, r2
   8447c:	6019      	str	r1, [r3, #0]
   8447e:	f000 8153 	beq.w	84728 <_malloc_r+0x4e4>
   84482:	f8d9 0000 	ldr.w	r0, [r9]
   84486:	f8df e110 	ldr.w	lr, [pc, #272]	; 84598 <_malloc_r+0x354>
   8448a:	3001      	adds	r0, #1
   8448c:	bf1b      	ittet	ne
   8448e:	ebca 0a0b 	rsbne	sl, sl, fp
   84492:	4451      	addne	r1, sl
   84494:	f8ce b000 	streq.w	fp, [lr]
   84498:	6019      	strne	r1, [r3, #0]
   8449a:	f01b 0107 	ands.w	r1, fp, #7
   8449e:	f000 8117 	beq.w	846d0 <_malloc_r+0x48c>
   844a2:	f1c1 0008 	rsb	r0, r1, #8
   844a6:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   844aa:	4483      	add	fp, r0
   844ac:	3108      	adds	r1, #8
   844ae:	445a      	add	r2, fp
   844b0:	f3c2 020b 	ubfx	r2, r2, #0, #12
   844b4:	ebc2 0901 	rsb	r9, r2, r1
   844b8:	4649      	mov	r1, r9
   844ba:	4630      	mov	r0, r6
   844bc:	9301      	str	r3, [sp, #4]
   844be:	f000 fc05 	bl	84ccc <_sbrk_r>
   844c2:	1c43      	adds	r3, r0, #1
   844c4:	9b01      	ldr	r3, [sp, #4]
   844c6:	f000 813f 	beq.w	84748 <_malloc_r+0x504>
   844ca:	ebcb 0200 	rsb	r2, fp, r0
   844ce:	444a      	add	r2, r9
   844d0:	f042 0201 	orr.w	r2, r2, #1
   844d4:	6819      	ldr	r1, [r3, #0]
   844d6:	42bc      	cmp	r4, r7
   844d8:	4449      	add	r1, r9
   844da:	f8c7 b008 	str.w	fp, [r7, #8]
   844de:	6019      	str	r1, [r3, #0]
   844e0:	f8cb 2004 	str.w	r2, [fp, #4]
   844e4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8458c <_malloc_r+0x348>
   844e8:	d016      	beq.n	84518 <_malloc_r+0x2d4>
   844ea:	f1b8 0f0f 	cmp.w	r8, #15
   844ee:	f240 80fd 	bls.w	846ec <_malloc_r+0x4a8>
   844f2:	6862      	ldr	r2, [r4, #4]
   844f4:	f1a8 030c 	sub.w	r3, r8, #12
   844f8:	f023 0307 	bic.w	r3, r3, #7
   844fc:	f002 0201 	and.w	r2, r2, #1
   84500:	18e0      	adds	r0, r4, r3
   84502:	f04f 0e05 	mov.w	lr, #5
   84506:	431a      	orrs	r2, r3
   84508:	2b0f      	cmp	r3, #15
   8450a:	6062      	str	r2, [r4, #4]
   8450c:	f8c0 e004 	str.w	lr, [r0, #4]
   84510:	f8c0 e008 	str.w	lr, [r0, #8]
   84514:	f200 811c 	bhi.w	84750 <_malloc_r+0x50c>
   84518:	4b1d      	ldr	r3, [pc, #116]	; (84590 <_malloc_r+0x34c>)
   8451a:	68bc      	ldr	r4, [r7, #8]
   8451c:	681a      	ldr	r2, [r3, #0]
   8451e:	4291      	cmp	r1, r2
   84520:	bf88      	it	hi
   84522:	6019      	strhi	r1, [r3, #0]
   84524:	4b1b      	ldr	r3, [pc, #108]	; (84594 <_malloc_r+0x350>)
   84526:	681a      	ldr	r2, [r3, #0]
   84528:	4291      	cmp	r1, r2
   8452a:	6862      	ldr	r2, [r4, #4]
   8452c:	bf88      	it	hi
   8452e:	6019      	strhi	r1, [r3, #0]
   84530:	f022 0203 	bic.w	r2, r2, #3
   84534:	4295      	cmp	r5, r2
   84536:	eba2 0305 	sub.w	r3, r2, r5
   8453a:	d801      	bhi.n	84540 <_malloc_r+0x2fc>
   8453c:	2b0f      	cmp	r3, #15
   8453e:	dc04      	bgt.n	8454a <_malloc_r+0x306>
   84540:	4630      	mov	r0, r6
   84542:	f000 f9d7 	bl	848f4 <__malloc_unlock>
   84546:	2400      	movs	r4, #0
   84548:	e745      	b.n	843d6 <_malloc_r+0x192>
   8454a:	f045 0201 	orr.w	r2, r5, #1
   8454e:	f043 0301 	orr.w	r3, r3, #1
   84552:	4425      	add	r5, r4
   84554:	6062      	str	r2, [r4, #4]
   84556:	4630      	mov	r0, r6
   84558:	60bd      	str	r5, [r7, #8]
   8455a:	3408      	adds	r4, #8
   8455c:	606b      	str	r3, [r5, #4]
   8455e:	f000 f9c9 	bl	848f4 <__malloc_unlock>
   84562:	4620      	mov	r0, r4
   84564:	b003      	add	sp, #12
   84566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8456a:	2b14      	cmp	r3, #20
   8456c:	d971      	bls.n	84652 <_malloc_r+0x40e>
   8456e:	2b54      	cmp	r3, #84	; 0x54
   84570:	f200 80a4 	bhi.w	846bc <_malloc_r+0x478>
   84574:	0b28      	lsrs	r0, r5, #12
   84576:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   8457a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8457e:	306e      	adds	r0, #110	; 0x6e
   84580:	e682      	b.n	84288 <_malloc_r+0x44>
   84582:	bf00      	nop
   84584:	20070598 	.word	0x20070598
   84588:	2007ab9c 	.word	0x2007ab9c
   8458c:	2007aba0 	.word	0x2007aba0
   84590:	2007ab98 	.word	0x2007ab98
   84594:	2007ab94 	.word	0x2007ab94
   84598:	200709a4 	.word	0x200709a4
   8459c:	0a5a      	lsrs	r2, r3, #9
   8459e:	2a04      	cmp	r2, #4
   845a0:	d95e      	bls.n	84660 <_malloc_r+0x41c>
   845a2:	2a14      	cmp	r2, #20
   845a4:	f200 80b3 	bhi.w	8470e <_malloc_r+0x4ca>
   845a8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   845ac:	0049      	lsls	r1, r1, #1
   845ae:	325b      	adds	r2, #91	; 0x5b
   845b0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   845b4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   845b8:	f1ac 0c08 	sub.w	ip, ip, #8
   845bc:	458c      	cmp	ip, r1
   845be:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 84798 <_malloc_r+0x554>
   845c2:	f000 8088 	beq.w	846d6 <_malloc_r+0x492>
   845c6:	684a      	ldr	r2, [r1, #4]
   845c8:	f022 0203 	bic.w	r2, r2, #3
   845cc:	4293      	cmp	r3, r2
   845ce:	d202      	bcs.n	845d6 <_malloc_r+0x392>
   845d0:	6889      	ldr	r1, [r1, #8]
   845d2:	458c      	cmp	ip, r1
   845d4:	d1f7      	bne.n	845c6 <_malloc_r+0x382>
   845d6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   845da:	687a      	ldr	r2, [r7, #4]
   845dc:	f8c4 c00c 	str.w	ip, [r4, #12]
   845e0:	60a1      	str	r1, [r4, #8]
   845e2:	f8cc 4008 	str.w	r4, [ip, #8]
   845e6:	60cc      	str	r4, [r1, #12]
   845e8:	e696      	b.n	84318 <_malloc_r+0xd4>
   845ea:	f045 0701 	orr.w	r7, r5, #1
   845ee:	f042 0301 	orr.w	r3, r2, #1
   845f2:	4425      	add	r5, r4
   845f4:	6067      	str	r7, [r4, #4]
   845f6:	4630      	mov	r0, r6
   845f8:	614d      	str	r5, [r1, #20]
   845fa:	610d      	str	r5, [r1, #16]
   845fc:	f8c5 e00c 	str.w	lr, [r5, #12]
   84600:	f8c5 e008 	str.w	lr, [r5, #8]
   84604:	606b      	str	r3, [r5, #4]
   84606:	50aa      	str	r2, [r5, r2]
   84608:	3408      	adds	r4, #8
   8460a:	f000 f973 	bl	848f4 <__malloc_unlock>
   8460e:	e6e2      	b.n	843d6 <_malloc_r+0x192>
   84610:	684a      	ldr	r2, [r1, #4]
   84612:	e681      	b.n	84318 <_malloc_r+0xd4>
   84614:	f108 0801 	add.w	r8, r8, #1
   84618:	f018 0f03 	tst.w	r8, #3
   8461c:	f10c 0c08 	add.w	ip, ip, #8
   84620:	f47f ae8c 	bne.w	8433c <_malloc_r+0xf8>
   84624:	e030      	b.n	84688 <_malloc_r+0x444>
   84626:	68dc      	ldr	r4, [r3, #12]
   84628:	42a3      	cmp	r3, r4
   8462a:	bf08      	it	eq
   8462c:	3002      	addeq	r0, #2
   8462e:	f43f ae40 	beq.w	842b2 <_malloc_r+0x6e>
   84632:	e6c0      	b.n	843b6 <_malloc_r+0x172>
   84634:	460c      	mov	r4, r1
   84636:	440b      	add	r3, r1
   84638:	685a      	ldr	r2, [r3, #4]
   8463a:	68c9      	ldr	r1, [r1, #12]
   8463c:	f854 5f08 	ldr.w	r5, [r4, #8]!
   84640:	f042 0201 	orr.w	r2, r2, #1
   84644:	605a      	str	r2, [r3, #4]
   84646:	4630      	mov	r0, r6
   84648:	60e9      	str	r1, [r5, #12]
   8464a:	608d      	str	r5, [r1, #8]
   8464c:	f000 f952 	bl	848f4 <__malloc_unlock>
   84650:	e6c1      	b.n	843d6 <_malloc_r+0x192>
   84652:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   84656:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   8465a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8465e:	e613      	b.n	84288 <_malloc_r+0x44>
   84660:	099a      	lsrs	r2, r3, #6
   84662:	f102 0139 	add.w	r1, r2, #57	; 0x39
   84666:	0049      	lsls	r1, r1, #1
   84668:	3238      	adds	r2, #56	; 0x38
   8466a:	e7a1      	b.n	845b0 <_malloc_r+0x36c>
   8466c:	42bc      	cmp	r4, r7
   8466e:	4b4a      	ldr	r3, [pc, #296]	; (84798 <_malloc_r+0x554>)
   84670:	f43f af00 	beq.w	84474 <_malloc_r+0x230>
   84674:	689c      	ldr	r4, [r3, #8]
   84676:	6862      	ldr	r2, [r4, #4]
   84678:	f022 0203 	bic.w	r2, r2, #3
   8467c:	e75a      	b.n	84534 <_malloc_r+0x2f0>
   8467e:	f859 3908 	ldr.w	r3, [r9], #-8
   84682:	4599      	cmp	r9, r3
   84684:	f040 8082 	bne.w	8478c <_malloc_r+0x548>
   84688:	f010 0f03 	tst.w	r0, #3
   8468c:	f100 30ff 	add.w	r0, r0, #4294967295
   84690:	d1f5      	bne.n	8467e <_malloc_r+0x43a>
   84692:	687b      	ldr	r3, [r7, #4]
   84694:	ea23 0304 	bic.w	r3, r3, r4
   84698:	607b      	str	r3, [r7, #4]
   8469a:	0064      	lsls	r4, r4, #1
   8469c:	429c      	cmp	r4, r3
   8469e:	f63f aebd 	bhi.w	8441c <_malloc_r+0x1d8>
   846a2:	2c00      	cmp	r4, #0
   846a4:	f43f aeba 	beq.w	8441c <_malloc_r+0x1d8>
   846a8:	421c      	tst	r4, r3
   846aa:	4640      	mov	r0, r8
   846ac:	f47f ae42 	bne.w	84334 <_malloc_r+0xf0>
   846b0:	0064      	lsls	r4, r4, #1
   846b2:	421c      	tst	r4, r3
   846b4:	f100 0004 	add.w	r0, r0, #4
   846b8:	d0fa      	beq.n	846b0 <_malloc_r+0x46c>
   846ba:	e63b      	b.n	84334 <_malloc_r+0xf0>
   846bc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   846c0:	d818      	bhi.n	846f4 <_malloc_r+0x4b0>
   846c2:	0be8      	lsrs	r0, r5, #15
   846c4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   846c8:	ea4f 014e 	mov.w	r1, lr, lsl #1
   846cc:	3077      	adds	r0, #119	; 0x77
   846ce:	e5db      	b.n	84288 <_malloc_r+0x44>
   846d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   846d4:	e6eb      	b.n	844ae <_malloc_r+0x26a>
   846d6:	2101      	movs	r1, #1
   846d8:	f8d8 3004 	ldr.w	r3, [r8, #4]
   846dc:	1092      	asrs	r2, r2, #2
   846de:	fa01 f202 	lsl.w	r2, r1, r2
   846e2:	431a      	orrs	r2, r3
   846e4:	f8c8 2004 	str.w	r2, [r8, #4]
   846e8:	4661      	mov	r1, ip
   846ea:	e777      	b.n	845dc <_malloc_r+0x398>
   846ec:	2301      	movs	r3, #1
   846ee:	f8cb 3004 	str.w	r3, [fp, #4]
   846f2:	e725      	b.n	84540 <_malloc_r+0x2fc>
   846f4:	f240 5254 	movw	r2, #1364	; 0x554
   846f8:	4293      	cmp	r3, r2
   846fa:	d820      	bhi.n	8473e <_malloc_r+0x4fa>
   846fc:	0ca8      	lsrs	r0, r5, #18
   846fe:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   84702:	ea4f 014e 	mov.w	r1, lr, lsl #1
   84706:	307c      	adds	r0, #124	; 0x7c
   84708:	e5be      	b.n	84288 <_malloc_r+0x44>
   8470a:	3210      	adds	r2, #16
   8470c:	e6a4      	b.n	84458 <_malloc_r+0x214>
   8470e:	2a54      	cmp	r2, #84	; 0x54
   84710:	d826      	bhi.n	84760 <_malloc_r+0x51c>
   84712:	0b1a      	lsrs	r2, r3, #12
   84714:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   84718:	0049      	lsls	r1, r1, #1
   8471a:	326e      	adds	r2, #110	; 0x6e
   8471c:	e748      	b.n	845b0 <_malloc_r+0x36c>
   8471e:	68bc      	ldr	r4, [r7, #8]
   84720:	6862      	ldr	r2, [r4, #4]
   84722:	f022 0203 	bic.w	r2, r2, #3
   84726:	e705      	b.n	84534 <_malloc_r+0x2f0>
   84728:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8472c:	2800      	cmp	r0, #0
   8472e:	f47f aea8 	bne.w	84482 <_malloc_r+0x23e>
   84732:	4442      	add	r2, r8
   84734:	68bb      	ldr	r3, [r7, #8]
   84736:	f042 0201 	orr.w	r2, r2, #1
   8473a:	605a      	str	r2, [r3, #4]
   8473c:	e6ec      	b.n	84518 <_malloc_r+0x2d4>
   8473e:	21fe      	movs	r1, #254	; 0xfe
   84740:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   84744:	207e      	movs	r0, #126	; 0x7e
   84746:	e59f      	b.n	84288 <_malloc_r+0x44>
   84748:	2201      	movs	r2, #1
   8474a:	f04f 0900 	mov.w	r9, #0
   8474e:	e6c1      	b.n	844d4 <_malloc_r+0x290>
   84750:	f104 0108 	add.w	r1, r4, #8
   84754:	4630      	mov	r0, r6
   84756:	f7ff fa5b 	bl	83c10 <_free_r>
   8475a:	f8d9 1000 	ldr.w	r1, [r9]
   8475e:	e6db      	b.n	84518 <_malloc_r+0x2d4>
   84760:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   84764:	d805      	bhi.n	84772 <_malloc_r+0x52e>
   84766:	0bda      	lsrs	r2, r3, #15
   84768:	f102 0178 	add.w	r1, r2, #120	; 0x78
   8476c:	0049      	lsls	r1, r1, #1
   8476e:	3277      	adds	r2, #119	; 0x77
   84770:	e71e      	b.n	845b0 <_malloc_r+0x36c>
   84772:	f240 5154 	movw	r1, #1364	; 0x554
   84776:	428a      	cmp	r2, r1
   84778:	d805      	bhi.n	84786 <_malloc_r+0x542>
   8477a:	0c9a      	lsrs	r2, r3, #18
   8477c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   84780:	0049      	lsls	r1, r1, #1
   84782:	327c      	adds	r2, #124	; 0x7c
   84784:	e714      	b.n	845b0 <_malloc_r+0x36c>
   84786:	21fe      	movs	r1, #254	; 0xfe
   84788:	227e      	movs	r2, #126	; 0x7e
   8478a:	e711      	b.n	845b0 <_malloc_r+0x36c>
   8478c:	687b      	ldr	r3, [r7, #4]
   8478e:	e784      	b.n	8469a <_malloc_r+0x456>
   84790:	08e8      	lsrs	r0, r5, #3
   84792:	1c43      	adds	r3, r0, #1
   84794:	005b      	lsls	r3, r3, #1
   84796:	e605      	b.n	843a4 <_malloc_r+0x160>
   84798:	20070598 	.word	0x20070598

0008479c <memchr>:
   8479c:	0783      	lsls	r3, r0, #30
   8479e:	b470      	push	{r4, r5, r6}
   847a0:	b2cd      	uxtb	r5, r1
   847a2:	d03d      	beq.n	84820 <memchr+0x84>
   847a4:	1e53      	subs	r3, r2, #1
   847a6:	b302      	cbz	r2, 847ea <memchr+0x4e>
   847a8:	7802      	ldrb	r2, [r0, #0]
   847aa:	42aa      	cmp	r2, r5
   847ac:	d01e      	beq.n	847ec <memchr+0x50>
   847ae:	1c42      	adds	r2, r0, #1
   847b0:	e004      	b.n	847bc <memchr+0x20>
   847b2:	b1d3      	cbz	r3, 847ea <memchr+0x4e>
   847b4:	7804      	ldrb	r4, [r0, #0]
   847b6:	3b01      	subs	r3, #1
   847b8:	42ac      	cmp	r4, r5
   847ba:	d017      	beq.n	847ec <memchr+0x50>
   847bc:	f012 0f03 	tst.w	r2, #3
   847c0:	4610      	mov	r0, r2
   847c2:	f102 0201 	add.w	r2, r2, #1
   847c6:	d1f4      	bne.n	847b2 <memchr+0x16>
   847c8:	2b03      	cmp	r3, #3
   847ca:	d811      	bhi.n	847f0 <memchr+0x54>
   847cc:	b353      	cbz	r3, 84824 <memchr+0x88>
   847ce:	7802      	ldrb	r2, [r0, #0]
   847d0:	42aa      	cmp	r2, r5
   847d2:	d00b      	beq.n	847ec <memchr+0x50>
   847d4:	4403      	add	r3, r0
   847d6:	1c42      	adds	r2, r0, #1
   847d8:	e002      	b.n	847e0 <memchr+0x44>
   847da:	7801      	ldrb	r1, [r0, #0]
   847dc:	42a9      	cmp	r1, r5
   847de:	d005      	beq.n	847ec <memchr+0x50>
   847e0:	4293      	cmp	r3, r2
   847e2:	4610      	mov	r0, r2
   847e4:	f102 0201 	add.w	r2, r2, #1
   847e8:	d1f7      	bne.n	847da <memchr+0x3e>
   847ea:	2000      	movs	r0, #0
   847ec:	bc70      	pop	{r4, r5, r6}
   847ee:	4770      	bx	lr
   847f0:	4604      	mov	r4, r0
   847f2:	020e      	lsls	r6, r1, #8
   847f4:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
   847f8:	432e      	orrs	r6, r5
   847fa:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   847fe:	6822      	ldr	r2, [r4, #0]
   84800:	4620      	mov	r0, r4
   84802:	4072      	eors	r2, r6
   84804:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   84808:	ea21 0202 	bic.w	r2, r1, r2
   8480c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   84810:	f104 0404 	add.w	r4, r4, #4
   84814:	d1db      	bne.n	847ce <memchr+0x32>
   84816:	3b04      	subs	r3, #4
   84818:	2b03      	cmp	r3, #3
   8481a:	4620      	mov	r0, r4
   8481c:	d8ef      	bhi.n	847fe <memchr+0x62>
   8481e:	e7d5      	b.n	847cc <memchr+0x30>
   84820:	4613      	mov	r3, r2
   84822:	e7d1      	b.n	847c8 <memchr+0x2c>
   84824:	4618      	mov	r0, r3
   84826:	e7e1      	b.n	847ec <memchr+0x50>

00084828 <memmove>:
   84828:	4288      	cmp	r0, r1
   8482a:	b5f0      	push	{r4, r5, r6, r7, lr}
   8482c:	d90d      	bls.n	8484a <memmove+0x22>
   8482e:	188b      	adds	r3, r1, r2
   84830:	4298      	cmp	r0, r3
   84832:	d20a      	bcs.n	8484a <memmove+0x22>
   84834:	1881      	adds	r1, r0, r2
   84836:	2a00      	cmp	r2, #0
   84838:	d051      	beq.n	848de <memmove+0xb6>
   8483a:	1a9a      	subs	r2, r3, r2
   8483c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   84840:	4293      	cmp	r3, r2
   84842:	f801 4d01 	strb.w	r4, [r1, #-1]!
   84846:	d1f9      	bne.n	8483c <memmove+0x14>
   84848:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8484a:	2a0f      	cmp	r2, #15
   8484c:	d948      	bls.n	848e0 <memmove+0xb8>
   8484e:	ea41 0300 	orr.w	r3, r1, r0
   84852:	079b      	lsls	r3, r3, #30
   84854:	d146      	bne.n	848e4 <memmove+0xbc>
   84856:	4615      	mov	r5, r2
   84858:	f100 0410 	add.w	r4, r0, #16
   8485c:	f101 0310 	add.w	r3, r1, #16
   84860:	f853 6c10 	ldr.w	r6, [r3, #-16]
   84864:	3d10      	subs	r5, #16
   84866:	f844 6c10 	str.w	r6, [r4, #-16]
   8486a:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   8486e:	2d0f      	cmp	r5, #15
   84870:	f844 6c0c 	str.w	r6, [r4, #-12]
   84874:	f853 6c08 	ldr.w	r6, [r3, #-8]
   84878:	f104 0410 	add.w	r4, r4, #16
   8487c:	f844 6c18 	str.w	r6, [r4, #-24]
   84880:	f853 6c04 	ldr.w	r6, [r3, #-4]
   84884:	f103 0310 	add.w	r3, r3, #16
   84888:	f844 6c14 	str.w	r6, [r4, #-20]
   8488c:	d8e8      	bhi.n	84860 <memmove+0x38>
   8488e:	f1a2 0310 	sub.w	r3, r2, #16
   84892:	f023 030f 	bic.w	r3, r3, #15
   84896:	f002 0e0f 	and.w	lr, r2, #15
   8489a:	3310      	adds	r3, #16
   8489c:	f1be 0f03 	cmp.w	lr, #3
   848a0:	4419      	add	r1, r3
   848a2:	4403      	add	r3, r0
   848a4:	d921      	bls.n	848ea <memmove+0xc2>
   848a6:	460e      	mov	r6, r1
   848a8:	4674      	mov	r4, lr
   848aa:	1f1d      	subs	r5, r3, #4
   848ac:	f856 7b04 	ldr.w	r7, [r6], #4
   848b0:	3c04      	subs	r4, #4
   848b2:	2c03      	cmp	r4, #3
   848b4:	f845 7f04 	str.w	r7, [r5, #4]!
   848b8:	d8f8      	bhi.n	848ac <memmove+0x84>
   848ba:	f1ae 0404 	sub.w	r4, lr, #4
   848be:	f024 0403 	bic.w	r4, r4, #3
   848c2:	3404      	adds	r4, #4
   848c4:	4423      	add	r3, r4
   848c6:	4421      	add	r1, r4
   848c8:	f002 0203 	and.w	r2, r2, #3
   848cc:	b162      	cbz	r2, 848e8 <memmove+0xc0>
   848ce:	3b01      	subs	r3, #1
   848d0:	440a      	add	r2, r1
   848d2:	f811 4b01 	ldrb.w	r4, [r1], #1
   848d6:	428a      	cmp	r2, r1
   848d8:	f803 4f01 	strb.w	r4, [r3, #1]!
   848dc:	d1f9      	bne.n	848d2 <memmove+0xaa>
   848de:	bdf0      	pop	{r4, r5, r6, r7, pc}
   848e0:	4603      	mov	r3, r0
   848e2:	e7f3      	b.n	848cc <memmove+0xa4>
   848e4:	4603      	mov	r3, r0
   848e6:	e7f2      	b.n	848ce <memmove+0xa6>
   848e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   848ea:	4672      	mov	r2, lr
   848ec:	e7ee      	b.n	848cc <memmove+0xa4>
   848ee:	bf00      	nop

000848f0 <__malloc_lock>:
   848f0:	4770      	bx	lr
   848f2:	bf00      	nop

000848f4 <__malloc_unlock>:
   848f4:	4770      	bx	lr
   848f6:	bf00      	nop

000848f8 <_realloc_r>:
   848f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   848fc:	4617      	mov	r7, r2
   848fe:	b083      	sub	sp, #12
   84900:	2900      	cmp	r1, #0
   84902:	f000 808f 	beq.w	84a24 <_realloc_r+0x12c>
   84906:	460d      	mov	r5, r1
   84908:	4681      	mov	r9, r0
   8490a:	f107 040b 	add.w	r4, r7, #11
   8490e:	f7ff ffef 	bl	848f0 <__malloc_lock>
   84912:	f855 ec04 	ldr.w	lr, [r5, #-4]
   84916:	2c16      	cmp	r4, #22
   84918:	f02e 0603 	bic.w	r6, lr, #3
   8491c:	f1a5 0808 	sub.w	r8, r5, #8
   84920:	d83c      	bhi.n	8499c <_realloc_r+0xa4>
   84922:	2210      	movs	r2, #16
   84924:	4614      	mov	r4, r2
   84926:	42a7      	cmp	r7, r4
   84928:	d83d      	bhi.n	849a6 <_realloc_r+0xae>
   8492a:	4296      	cmp	r6, r2
   8492c:	da42      	bge.n	849b4 <_realloc_r+0xbc>
   8492e:	4bc6      	ldr	r3, [pc, #792]	; (84c48 <_realloc_r+0x350>)
   84930:	eb08 0006 	add.w	r0, r8, r6
   84934:	6899      	ldr	r1, [r3, #8]
   84936:	4288      	cmp	r0, r1
   84938:	6841      	ldr	r1, [r0, #4]
   8493a:	f000 80d7 	beq.w	84aec <_realloc_r+0x1f4>
   8493e:	f021 0301 	bic.w	r3, r1, #1
   84942:	4403      	add	r3, r0
   84944:	685b      	ldr	r3, [r3, #4]
   84946:	07db      	lsls	r3, r3, #31
   84948:	d54c      	bpl.n	849e4 <_realloc_r+0xec>
   8494a:	f01e 0f01 	tst.w	lr, #1
   8494e:	f000 809d 	beq.w	84a8c <_realloc_r+0x194>
   84952:	4639      	mov	r1, r7
   84954:	4648      	mov	r0, r9
   84956:	f7ff fc75 	bl	84244 <_malloc_r>
   8495a:	4607      	mov	r7, r0
   8495c:	2800      	cmp	r0, #0
   8495e:	d03a      	beq.n	849d6 <_realloc_r+0xde>
   84960:	f855 3c04 	ldr.w	r3, [r5, #-4]
   84964:	f1a0 0208 	sub.w	r2, r0, #8
   84968:	f023 0301 	bic.w	r3, r3, #1
   8496c:	4443      	add	r3, r8
   8496e:	429a      	cmp	r2, r3
   84970:	f000 813e 	beq.w	84bf0 <_realloc_r+0x2f8>
   84974:	1f32      	subs	r2, r6, #4
   84976:	2a24      	cmp	r2, #36	; 0x24
   84978:	f200 812b 	bhi.w	84bd2 <_realloc_r+0x2da>
   8497c:	2a13      	cmp	r2, #19
   8497e:	f200 80ff 	bhi.w	84b80 <_realloc_r+0x288>
   84982:	4603      	mov	r3, r0
   84984:	462a      	mov	r2, r5
   84986:	6811      	ldr	r1, [r2, #0]
   84988:	6019      	str	r1, [r3, #0]
   8498a:	6851      	ldr	r1, [r2, #4]
   8498c:	6059      	str	r1, [r3, #4]
   8498e:	6892      	ldr	r2, [r2, #8]
   84990:	609a      	str	r2, [r3, #8]
   84992:	4629      	mov	r1, r5
   84994:	4648      	mov	r0, r9
   84996:	f7ff f93b 	bl	83c10 <_free_r>
   8499a:	e01c      	b.n	849d6 <_realloc_r+0xde>
   8499c:	f024 0407 	bic.w	r4, r4, #7
   849a0:	2c00      	cmp	r4, #0
   849a2:	4622      	mov	r2, r4
   849a4:	dabf      	bge.n	84926 <_realloc_r+0x2e>
   849a6:	230c      	movs	r3, #12
   849a8:	2000      	movs	r0, #0
   849aa:	f8c9 3000 	str.w	r3, [r9]
   849ae:	b003      	add	sp, #12
   849b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849b4:	462f      	mov	r7, r5
   849b6:	1b33      	subs	r3, r6, r4
   849b8:	2b0f      	cmp	r3, #15
   849ba:	f8d8 2004 	ldr.w	r2, [r8, #4]
   849be:	d81d      	bhi.n	849fc <_realloc_r+0x104>
   849c0:	f002 0201 	and.w	r2, r2, #1
   849c4:	4332      	orrs	r2, r6
   849c6:	eb08 0106 	add.w	r1, r8, r6
   849ca:	f8c8 2004 	str.w	r2, [r8, #4]
   849ce:	684b      	ldr	r3, [r1, #4]
   849d0:	f043 0301 	orr.w	r3, r3, #1
   849d4:	604b      	str	r3, [r1, #4]
   849d6:	4648      	mov	r0, r9
   849d8:	f7ff ff8c 	bl	848f4 <__malloc_unlock>
   849dc:	4638      	mov	r0, r7
   849de:	b003      	add	sp, #12
   849e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   849e4:	f021 0103 	bic.w	r1, r1, #3
   849e8:	4431      	add	r1, r6
   849ea:	4291      	cmp	r1, r2
   849ec:	db20      	blt.n	84a30 <_realloc_r+0x138>
   849ee:	68c3      	ldr	r3, [r0, #12]
   849f0:	6882      	ldr	r2, [r0, #8]
   849f2:	462f      	mov	r7, r5
   849f4:	60d3      	str	r3, [r2, #12]
   849f6:	460e      	mov	r6, r1
   849f8:	609a      	str	r2, [r3, #8]
   849fa:	e7dc      	b.n	849b6 <_realloc_r+0xbe>
   849fc:	f002 0201 	and.w	r2, r2, #1
   84a00:	eb08 0104 	add.w	r1, r8, r4
   84a04:	4314      	orrs	r4, r2
   84a06:	f043 0201 	orr.w	r2, r3, #1
   84a0a:	f8c8 4004 	str.w	r4, [r8, #4]
   84a0e:	440b      	add	r3, r1
   84a10:	604a      	str	r2, [r1, #4]
   84a12:	685a      	ldr	r2, [r3, #4]
   84a14:	3108      	adds	r1, #8
   84a16:	f042 0201 	orr.w	r2, r2, #1
   84a1a:	605a      	str	r2, [r3, #4]
   84a1c:	4648      	mov	r0, r9
   84a1e:	f7ff f8f7 	bl	83c10 <_free_r>
   84a22:	e7d8      	b.n	849d6 <_realloc_r+0xde>
   84a24:	4611      	mov	r1, r2
   84a26:	b003      	add	sp, #12
   84a28:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84a2c:	f7ff bc0a 	b.w	84244 <_malloc_r>
   84a30:	f01e 0f01 	tst.w	lr, #1
   84a34:	d18d      	bne.n	84952 <_realloc_r+0x5a>
   84a36:	f855 3c08 	ldr.w	r3, [r5, #-8]
   84a3a:	ebc3 0a08 	rsb	sl, r3, r8
   84a3e:	f8da 3004 	ldr.w	r3, [sl, #4]
   84a42:	f023 0c03 	bic.w	ip, r3, #3
   84a46:	eb01 0e0c 	add.w	lr, r1, ip
   84a4a:	4596      	cmp	lr, r2
   84a4c:	db26      	blt.n	84a9c <_realloc_r+0x1a4>
   84a4e:	4657      	mov	r7, sl
   84a50:	68c3      	ldr	r3, [r0, #12]
   84a52:	6881      	ldr	r1, [r0, #8]
   84a54:	1f32      	subs	r2, r6, #4
   84a56:	60cb      	str	r3, [r1, #12]
   84a58:	6099      	str	r1, [r3, #8]
   84a5a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   84a5e:	f8da 300c 	ldr.w	r3, [sl, #12]
   84a62:	2a24      	cmp	r2, #36	; 0x24
   84a64:	60cb      	str	r3, [r1, #12]
   84a66:	6099      	str	r1, [r3, #8]
   84a68:	f200 80c9 	bhi.w	84bfe <_realloc_r+0x306>
   84a6c:	2a13      	cmp	r2, #19
   84a6e:	f240 8092 	bls.w	84b96 <_realloc_r+0x29e>
   84a72:	682b      	ldr	r3, [r5, #0]
   84a74:	2a1b      	cmp	r2, #27
   84a76:	f8ca 3008 	str.w	r3, [sl, #8]
   84a7a:	686b      	ldr	r3, [r5, #4]
   84a7c:	f8ca 300c 	str.w	r3, [sl, #12]
   84a80:	f200 80cd 	bhi.w	84c1e <_realloc_r+0x326>
   84a84:	3508      	adds	r5, #8
   84a86:	f10a 0310 	add.w	r3, sl, #16
   84a8a:	e085      	b.n	84b98 <_realloc_r+0x2a0>
   84a8c:	f855 3c08 	ldr.w	r3, [r5, #-8]
   84a90:	ebc3 0a08 	rsb	sl, r3, r8
   84a94:	f8da 3004 	ldr.w	r3, [sl, #4]
   84a98:	f023 0c03 	bic.w	ip, r3, #3
   84a9c:	eb06 030c 	add.w	r3, r6, ip
   84aa0:	4293      	cmp	r3, r2
   84aa2:	f6ff af56 	blt.w	84952 <_realloc_r+0x5a>
   84aa6:	4657      	mov	r7, sl
   84aa8:	f8da 100c 	ldr.w	r1, [sl, #12]
   84aac:	f857 0f08 	ldr.w	r0, [r7, #8]!
   84ab0:	1f32      	subs	r2, r6, #4
   84ab2:	2a24      	cmp	r2, #36	; 0x24
   84ab4:	60c1      	str	r1, [r0, #12]
   84ab6:	6088      	str	r0, [r1, #8]
   84ab8:	f200 80aa 	bhi.w	84c10 <_realloc_r+0x318>
   84abc:	2a13      	cmp	r2, #19
   84abe:	f240 80a5 	bls.w	84c0c <_realloc_r+0x314>
   84ac2:	6829      	ldr	r1, [r5, #0]
   84ac4:	2a1b      	cmp	r2, #27
   84ac6:	f8ca 1008 	str.w	r1, [sl, #8]
   84aca:	6869      	ldr	r1, [r5, #4]
   84acc:	f8ca 100c 	str.w	r1, [sl, #12]
   84ad0:	f200 80bc 	bhi.w	84c4c <_realloc_r+0x354>
   84ad4:	3508      	adds	r5, #8
   84ad6:	f10a 0210 	add.w	r2, sl, #16
   84ada:	6829      	ldr	r1, [r5, #0]
   84adc:	461e      	mov	r6, r3
   84ade:	6011      	str	r1, [r2, #0]
   84ae0:	6869      	ldr	r1, [r5, #4]
   84ae2:	46d0      	mov	r8, sl
   84ae4:	6051      	str	r1, [r2, #4]
   84ae6:	68ab      	ldr	r3, [r5, #8]
   84ae8:	6093      	str	r3, [r2, #8]
   84aea:	e764      	b.n	849b6 <_realloc_r+0xbe>
   84aec:	f021 0b03 	bic.w	fp, r1, #3
   84af0:	f104 0010 	add.w	r0, r4, #16
   84af4:	44b3      	add	fp, r6
   84af6:	4583      	cmp	fp, r0
   84af8:	da57      	bge.n	84baa <_realloc_r+0x2b2>
   84afa:	f01e 0f01 	tst.w	lr, #1
   84afe:	f47f af28 	bne.w	84952 <_realloc_r+0x5a>
   84b02:	f855 1c08 	ldr.w	r1, [r5, #-8]
   84b06:	ebc1 0a08 	rsb	sl, r1, r8
   84b0a:	f8da 1004 	ldr.w	r1, [sl, #4]
   84b0e:	f021 0c03 	bic.w	ip, r1, #3
   84b12:	44e3      	add	fp, ip
   84b14:	4558      	cmp	r0, fp
   84b16:	dcc1      	bgt.n	84a9c <_realloc_r+0x1a4>
   84b18:	4657      	mov	r7, sl
   84b1a:	f8da 100c 	ldr.w	r1, [sl, #12]
   84b1e:	f857 0f08 	ldr.w	r0, [r7, #8]!
   84b22:	1f32      	subs	r2, r6, #4
   84b24:	2a24      	cmp	r2, #36	; 0x24
   84b26:	60c1      	str	r1, [r0, #12]
   84b28:	6088      	str	r0, [r1, #8]
   84b2a:	f200 80b1 	bhi.w	84c90 <_realloc_r+0x398>
   84b2e:	2a13      	cmp	r2, #19
   84b30:	f240 80a2 	bls.w	84c78 <_realloc_r+0x380>
   84b34:	6829      	ldr	r1, [r5, #0]
   84b36:	2a1b      	cmp	r2, #27
   84b38:	f8ca 1008 	str.w	r1, [sl, #8]
   84b3c:	6869      	ldr	r1, [r5, #4]
   84b3e:	f8ca 100c 	str.w	r1, [sl, #12]
   84b42:	f200 80ac 	bhi.w	84c9e <_realloc_r+0x3a6>
   84b46:	3508      	adds	r5, #8
   84b48:	f10a 0210 	add.w	r2, sl, #16
   84b4c:	6829      	ldr	r1, [r5, #0]
   84b4e:	6011      	str	r1, [r2, #0]
   84b50:	6869      	ldr	r1, [r5, #4]
   84b52:	6051      	str	r1, [r2, #4]
   84b54:	68a9      	ldr	r1, [r5, #8]
   84b56:	6091      	str	r1, [r2, #8]
   84b58:	ebc4 020b 	rsb	r2, r4, fp
   84b5c:	eb0a 0104 	add.w	r1, sl, r4
   84b60:	f042 0201 	orr.w	r2, r2, #1
   84b64:	6099      	str	r1, [r3, #8]
   84b66:	604a      	str	r2, [r1, #4]
   84b68:	f8da 3004 	ldr.w	r3, [sl, #4]
   84b6c:	4648      	mov	r0, r9
   84b6e:	f003 0301 	and.w	r3, r3, #1
   84b72:	431c      	orrs	r4, r3
   84b74:	f8ca 4004 	str.w	r4, [sl, #4]
   84b78:	f7ff febc 	bl	848f4 <__malloc_unlock>
   84b7c:	4638      	mov	r0, r7
   84b7e:	e72e      	b.n	849de <_realloc_r+0xe6>
   84b80:	682b      	ldr	r3, [r5, #0]
   84b82:	2a1b      	cmp	r2, #27
   84b84:	6003      	str	r3, [r0, #0]
   84b86:	686b      	ldr	r3, [r5, #4]
   84b88:	6043      	str	r3, [r0, #4]
   84b8a:	d826      	bhi.n	84bda <_realloc_r+0x2e2>
   84b8c:	f100 0308 	add.w	r3, r0, #8
   84b90:	f105 0208 	add.w	r2, r5, #8
   84b94:	e6f7      	b.n	84986 <_realloc_r+0x8e>
   84b96:	463b      	mov	r3, r7
   84b98:	682a      	ldr	r2, [r5, #0]
   84b9a:	4676      	mov	r6, lr
   84b9c:	601a      	str	r2, [r3, #0]
   84b9e:	686a      	ldr	r2, [r5, #4]
   84ba0:	46d0      	mov	r8, sl
   84ba2:	605a      	str	r2, [r3, #4]
   84ba4:	68aa      	ldr	r2, [r5, #8]
   84ba6:	609a      	str	r2, [r3, #8]
   84ba8:	e705      	b.n	849b6 <_realloc_r+0xbe>
   84baa:	ebc4 0b0b 	rsb	fp, r4, fp
   84bae:	eb08 0104 	add.w	r1, r8, r4
   84bb2:	f04b 0201 	orr.w	r2, fp, #1
   84bb6:	6099      	str	r1, [r3, #8]
   84bb8:	604a      	str	r2, [r1, #4]
   84bba:	f855 3c04 	ldr.w	r3, [r5, #-4]
   84bbe:	4648      	mov	r0, r9
   84bc0:	f003 0301 	and.w	r3, r3, #1
   84bc4:	431c      	orrs	r4, r3
   84bc6:	f845 4c04 	str.w	r4, [r5, #-4]
   84bca:	f7ff fe93 	bl	848f4 <__malloc_unlock>
   84bce:	4628      	mov	r0, r5
   84bd0:	e705      	b.n	849de <_realloc_r+0xe6>
   84bd2:	4629      	mov	r1, r5
   84bd4:	f7ff fe28 	bl	84828 <memmove>
   84bd8:	e6db      	b.n	84992 <_realloc_r+0x9a>
   84bda:	68ab      	ldr	r3, [r5, #8]
   84bdc:	2a24      	cmp	r2, #36	; 0x24
   84bde:	6083      	str	r3, [r0, #8]
   84be0:	68eb      	ldr	r3, [r5, #12]
   84be2:	60c3      	str	r3, [r0, #12]
   84be4:	d027      	beq.n	84c36 <_realloc_r+0x33e>
   84be6:	f100 0310 	add.w	r3, r0, #16
   84bea:	f105 0210 	add.w	r2, r5, #16
   84bee:	e6ca      	b.n	84986 <_realloc_r+0x8e>
   84bf0:	f850 3c04 	ldr.w	r3, [r0, #-4]
   84bf4:	462f      	mov	r7, r5
   84bf6:	f023 0303 	bic.w	r3, r3, #3
   84bfa:	441e      	add	r6, r3
   84bfc:	e6db      	b.n	849b6 <_realloc_r+0xbe>
   84bfe:	4629      	mov	r1, r5
   84c00:	4638      	mov	r0, r7
   84c02:	4676      	mov	r6, lr
   84c04:	46d0      	mov	r8, sl
   84c06:	f7ff fe0f 	bl	84828 <memmove>
   84c0a:	e6d4      	b.n	849b6 <_realloc_r+0xbe>
   84c0c:	463a      	mov	r2, r7
   84c0e:	e764      	b.n	84ada <_realloc_r+0x1e2>
   84c10:	4629      	mov	r1, r5
   84c12:	4638      	mov	r0, r7
   84c14:	461e      	mov	r6, r3
   84c16:	46d0      	mov	r8, sl
   84c18:	f7ff fe06 	bl	84828 <memmove>
   84c1c:	e6cb      	b.n	849b6 <_realloc_r+0xbe>
   84c1e:	68ab      	ldr	r3, [r5, #8]
   84c20:	2a24      	cmp	r2, #36	; 0x24
   84c22:	f8ca 3010 	str.w	r3, [sl, #16]
   84c26:	68eb      	ldr	r3, [r5, #12]
   84c28:	f8ca 3014 	str.w	r3, [sl, #20]
   84c2c:	d01a      	beq.n	84c64 <_realloc_r+0x36c>
   84c2e:	3510      	adds	r5, #16
   84c30:	f10a 0318 	add.w	r3, sl, #24
   84c34:	e7b0      	b.n	84b98 <_realloc_r+0x2a0>
   84c36:	692a      	ldr	r2, [r5, #16]
   84c38:	f100 0318 	add.w	r3, r0, #24
   84c3c:	6102      	str	r2, [r0, #16]
   84c3e:	6969      	ldr	r1, [r5, #20]
   84c40:	f105 0218 	add.w	r2, r5, #24
   84c44:	6141      	str	r1, [r0, #20]
   84c46:	e69e      	b.n	84986 <_realloc_r+0x8e>
   84c48:	20070598 	.word	0x20070598
   84c4c:	68a9      	ldr	r1, [r5, #8]
   84c4e:	2a24      	cmp	r2, #36	; 0x24
   84c50:	f8ca 1010 	str.w	r1, [sl, #16]
   84c54:	68e9      	ldr	r1, [r5, #12]
   84c56:	f8ca 1014 	str.w	r1, [sl, #20]
   84c5a:	d00f      	beq.n	84c7c <_realloc_r+0x384>
   84c5c:	3510      	adds	r5, #16
   84c5e:	f10a 0218 	add.w	r2, sl, #24
   84c62:	e73a      	b.n	84ada <_realloc_r+0x1e2>
   84c64:	692a      	ldr	r2, [r5, #16]
   84c66:	f10a 0320 	add.w	r3, sl, #32
   84c6a:	f8ca 2018 	str.w	r2, [sl, #24]
   84c6e:	696a      	ldr	r2, [r5, #20]
   84c70:	3518      	adds	r5, #24
   84c72:	f8ca 201c 	str.w	r2, [sl, #28]
   84c76:	e78f      	b.n	84b98 <_realloc_r+0x2a0>
   84c78:	463a      	mov	r2, r7
   84c7a:	e767      	b.n	84b4c <_realloc_r+0x254>
   84c7c:	6929      	ldr	r1, [r5, #16]
   84c7e:	f10a 0220 	add.w	r2, sl, #32
   84c82:	f8ca 1018 	str.w	r1, [sl, #24]
   84c86:	6969      	ldr	r1, [r5, #20]
   84c88:	3518      	adds	r5, #24
   84c8a:	f8ca 101c 	str.w	r1, [sl, #28]
   84c8e:	e724      	b.n	84ada <_realloc_r+0x1e2>
   84c90:	4629      	mov	r1, r5
   84c92:	4638      	mov	r0, r7
   84c94:	9301      	str	r3, [sp, #4]
   84c96:	f7ff fdc7 	bl	84828 <memmove>
   84c9a:	9b01      	ldr	r3, [sp, #4]
   84c9c:	e75c      	b.n	84b58 <_realloc_r+0x260>
   84c9e:	68a9      	ldr	r1, [r5, #8]
   84ca0:	2a24      	cmp	r2, #36	; 0x24
   84ca2:	f8ca 1010 	str.w	r1, [sl, #16]
   84ca6:	68e9      	ldr	r1, [r5, #12]
   84ca8:	f8ca 1014 	str.w	r1, [sl, #20]
   84cac:	d003      	beq.n	84cb6 <_realloc_r+0x3be>
   84cae:	3510      	adds	r5, #16
   84cb0:	f10a 0218 	add.w	r2, sl, #24
   84cb4:	e74a      	b.n	84b4c <_realloc_r+0x254>
   84cb6:	6929      	ldr	r1, [r5, #16]
   84cb8:	f10a 0220 	add.w	r2, sl, #32
   84cbc:	f8ca 1018 	str.w	r1, [sl, #24]
   84cc0:	6969      	ldr	r1, [r5, #20]
   84cc2:	3518      	adds	r5, #24
   84cc4:	f8ca 101c 	str.w	r1, [sl, #28]
   84cc8:	e740      	b.n	84b4c <_realloc_r+0x254>
   84cca:	bf00      	nop

00084ccc <_sbrk_r>:
   84ccc:	b538      	push	{r3, r4, r5, lr}
   84cce:	4c07      	ldr	r4, [pc, #28]	; (84cec <_sbrk_r+0x20>)
   84cd0:	2300      	movs	r3, #0
   84cd2:	4605      	mov	r5, r0
   84cd4:	4608      	mov	r0, r1
   84cd6:	6023      	str	r3, [r4, #0]
   84cd8:	f7fd fa50 	bl	8217c <_sbrk>
   84cdc:	1c43      	adds	r3, r0, #1
   84cde:	d000      	beq.n	84ce2 <_sbrk_r+0x16>
   84ce0:	bd38      	pop	{r3, r4, r5, pc}
   84ce2:	6823      	ldr	r3, [r4, #0]
   84ce4:	2b00      	cmp	r3, #0
   84ce6:	d0fb      	beq.n	84ce0 <_sbrk_r+0x14>
   84ce8:	602b      	str	r3, [r5, #0]
   84cea:	bd38      	pop	{r3, r4, r5, pc}
   84cec:	2007abd4 	.word	0x2007abd4

00084cf0 <__sread>:
   84cf0:	b510      	push	{r4, lr}
   84cf2:	460c      	mov	r4, r1
   84cf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84cf8:	f000 f9c4 	bl	85084 <_read_r>
   84cfc:	2800      	cmp	r0, #0
   84cfe:	db03      	blt.n	84d08 <__sread+0x18>
   84d00:	6d23      	ldr	r3, [r4, #80]	; 0x50
   84d02:	4403      	add	r3, r0
   84d04:	6523      	str	r3, [r4, #80]	; 0x50
   84d06:	bd10      	pop	{r4, pc}
   84d08:	89a3      	ldrh	r3, [r4, #12]
   84d0a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84d0e:	81a3      	strh	r3, [r4, #12]
   84d10:	bd10      	pop	{r4, pc}
   84d12:	bf00      	nop

00084d14 <__swrite>:
   84d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84d18:	460c      	mov	r4, r1
   84d1a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   84d1e:	461f      	mov	r7, r3
   84d20:	05cb      	lsls	r3, r1, #23
   84d22:	4616      	mov	r6, r2
   84d24:	4605      	mov	r5, r0
   84d26:	d507      	bpl.n	84d38 <__swrite+0x24>
   84d28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84d2c:	2302      	movs	r3, #2
   84d2e:	2200      	movs	r2, #0
   84d30:	f000 f992 	bl	85058 <_lseek_r>
   84d34:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   84d38:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   84d3c:	81a1      	strh	r1, [r4, #12]
   84d3e:	463b      	mov	r3, r7
   84d40:	4632      	mov	r2, r6
   84d42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84d46:	4628      	mov	r0, r5
   84d48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   84d4c:	f000 b8a2 	b.w	84e94 <_write_r>

00084d50 <__sseek>:
   84d50:	b510      	push	{r4, lr}
   84d52:	460c      	mov	r4, r1
   84d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84d58:	f000 f97e 	bl	85058 <_lseek_r>
   84d5c:	89a3      	ldrh	r3, [r4, #12]
   84d5e:	1c42      	adds	r2, r0, #1
   84d60:	bf0e      	itee	eq
   84d62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   84d66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   84d6a:	6520      	strne	r0, [r4, #80]	; 0x50
   84d6c:	81a3      	strh	r3, [r4, #12]
   84d6e:	bd10      	pop	{r4, pc}

00084d70 <__sclose>:
   84d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84d74:	f000 b8f6 	b.w	84f64 <_close_r>

00084d78 <__swbuf_r>:
   84d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84d7a:	460e      	mov	r6, r1
   84d7c:	4614      	mov	r4, r2
   84d7e:	4607      	mov	r7, r0
   84d80:	b110      	cbz	r0, 84d88 <__swbuf_r+0x10>
   84d82:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84d84:	2b00      	cmp	r3, #0
   84d86:	d04a      	beq.n	84e1e <__swbuf_r+0xa6>
   84d88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84d8c:	69a3      	ldr	r3, [r4, #24]
   84d8e:	b291      	uxth	r1, r2
   84d90:	0708      	lsls	r0, r1, #28
   84d92:	60a3      	str	r3, [r4, #8]
   84d94:	d538      	bpl.n	84e08 <__swbuf_r+0x90>
   84d96:	6923      	ldr	r3, [r4, #16]
   84d98:	2b00      	cmp	r3, #0
   84d9a:	d035      	beq.n	84e08 <__swbuf_r+0x90>
   84d9c:	0489      	lsls	r1, r1, #18
   84d9e:	b2f5      	uxtb	r5, r6
   84da0:	d515      	bpl.n	84dce <__swbuf_r+0x56>
   84da2:	6822      	ldr	r2, [r4, #0]
   84da4:	6961      	ldr	r1, [r4, #20]
   84da6:	1ad3      	subs	r3, r2, r3
   84da8:	428b      	cmp	r3, r1
   84daa:	da1c      	bge.n	84de6 <__swbuf_r+0x6e>
   84dac:	3301      	adds	r3, #1
   84dae:	68a1      	ldr	r1, [r4, #8]
   84db0:	1c50      	adds	r0, r2, #1
   84db2:	3901      	subs	r1, #1
   84db4:	60a1      	str	r1, [r4, #8]
   84db6:	6020      	str	r0, [r4, #0]
   84db8:	7016      	strb	r6, [r2, #0]
   84dba:	6962      	ldr	r2, [r4, #20]
   84dbc:	429a      	cmp	r2, r3
   84dbe:	d01a      	beq.n	84df6 <__swbuf_r+0x7e>
   84dc0:	89a3      	ldrh	r3, [r4, #12]
   84dc2:	07db      	lsls	r3, r3, #31
   84dc4:	d501      	bpl.n	84dca <__swbuf_r+0x52>
   84dc6:	2d0a      	cmp	r5, #10
   84dc8:	d015      	beq.n	84df6 <__swbuf_r+0x7e>
   84dca:	4628      	mov	r0, r5
   84dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84dce:	6e61      	ldr	r1, [r4, #100]	; 0x64
   84dd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84dd4:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   84dd8:	81a2      	strh	r2, [r4, #12]
   84dda:	6822      	ldr	r2, [r4, #0]
   84ddc:	6661      	str	r1, [r4, #100]	; 0x64
   84dde:	6961      	ldr	r1, [r4, #20]
   84de0:	1ad3      	subs	r3, r2, r3
   84de2:	428b      	cmp	r3, r1
   84de4:	dbe2      	blt.n	84dac <__swbuf_r+0x34>
   84de6:	4621      	mov	r1, r4
   84de8:	4638      	mov	r0, r7
   84dea:	f7fe fdb5 	bl	83958 <_fflush_r>
   84dee:	b940      	cbnz	r0, 84e02 <__swbuf_r+0x8a>
   84df0:	6822      	ldr	r2, [r4, #0]
   84df2:	2301      	movs	r3, #1
   84df4:	e7db      	b.n	84dae <__swbuf_r+0x36>
   84df6:	4621      	mov	r1, r4
   84df8:	4638      	mov	r0, r7
   84dfa:	f7fe fdad 	bl	83958 <_fflush_r>
   84dfe:	2800      	cmp	r0, #0
   84e00:	d0e3      	beq.n	84dca <__swbuf_r+0x52>
   84e02:	f04f 30ff 	mov.w	r0, #4294967295
   84e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84e08:	4621      	mov	r1, r4
   84e0a:	4638      	mov	r0, r7
   84e0c:	f7fe fc8c 	bl	83728 <__swsetup_r>
   84e10:	2800      	cmp	r0, #0
   84e12:	d1f6      	bne.n	84e02 <__swbuf_r+0x8a>
   84e14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84e18:	6923      	ldr	r3, [r4, #16]
   84e1a:	b291      	uxth	r1, r2
   84e1c:	e7be      	b.n	84d9c <__swbuf_r+0x24>
   84e1e:	f7fe fe2f 	bl	83a80 <__sinit>
   84e22:	e7b1      	b.n	84d88 <__swbuf_r+0x10>

00084e24 <_wcrtomb_r>:
   84e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84e28:	4605      	mov	r5, r0
   84e2a:	b086      	sub	sp, #24
   84e2c:	461e      	mov	r6, r3
   84e2e:	460c      	mov	r4, r1
   84e30:	b1a1      	cbz	r1, 84e5c <_wcrtomb_r+0x38>
   84e32:	4b10      	ldr	r3, [pc, #64]	; (84e74 <_wcrtomb_r+0x50>)
   84e34:	4617      	mov	r7, r2
   84e36:	f8d3 8000 	ldr.w	r8, [r3]
   84e3a:	f7ff f97d 	bl	84138 <__locale_charset>
   84e3e:	9600      	str	r6, [sp, #0]
   84e40:	4603      	mov	r3, r0
   84e42:	463a      	mov	r2, r7
   84e44:	4621      	mov	r1, r4
   84e46:	4628      	mov	r0, r5
   84e48:	47c0      	blx	r8
   84e4a:	1c43      	adds	r3, r0, #1
   84e4c:	d103      	bne.n	84e56 <_wcrtomb_r+0x32>
   84e4e:	2200      	movs	r2, #0
   84e50:	238a      	movs	r3, #138	; 0x8a
   84e52:	6032      	str	r2, [r6, #0]
   84e54:	602b      	str	r3, [r5, #0]
   84e56:	b006      	add	sp, #24
   84e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84e5c:	4b05      	ldr	r3, [pc, #20]	; (84e74 <_wcrtomb_r+0x50>)
   84e5e:	681f      	ldr	r7, [r3, #0]
   84e60:	f7ff f96a 	bl	84138 <__locale_charset>
   84e64:	9600      	str	r6, [sp, #0]
   84e66:	4603      	mov	r3, r0
   84e68:	4622      	mov	r2, r4
   84e6a:	a903      	add	r1, sp, #12
   84e6c:	4628      	mov	r0, r5
   84e6e:	47b8      	blx	r7
   84e70:	e7eb      	b.n	84e4a <_wcrtomb_r+0x26>
   84e72:	bf00      	nop
   84e74:	200709a8 	.word	0x200709a8

00084e78 <__ascii_wctomb>:
   84e78:	b121      	cbz	r1, 84e84 <__ascii_wctomb+0xc>
   84e7a:	2aff      	cmp	r2, #255	; 0xff
   84e7c:	d804      	bhi.n	84e88 <__ascii_wctomb+0x10>
   84e7e:	700a      	strb	r2, [r1, #0]
   84e80:	2001      	movs	r0, #1
   84e82:	4770      	bx	lr
   84e84:	4608      	mov	r0, r1
   84e86:	4770      	bx	lr
   84e88:	238a      	movs	r3, #138	; 0x8a
   84e8a:	6003      	str	r3, [r0, #0]
   84e8c:	f04f 30ff 	mov.w	r0, #4294967295
   84e90:	4770      	bx	lr
   84e92:	bf00      	nop

00084e94 <_write_r>:
   84e94:	b570      	push	{r4, r5, r6, lr}
   84e96:	460d      	mov	r5, r1
   84e98:	4c08      	ldr	r4, [pc, #32]	; (84ebc <_write_r+0x28>)
   84e9a:	4611      	mov	r1, r2
   84e9c:	4606      	mov	r6, r0
   84e9e:	461a      	mov	r2, r3
   84ea0:	4628      	mov	r0, r5
   84ea2:	2300      	movs	r3, #0
   84ea4:	6023      	str	r3, [r4, #0]
   84ea6:	f7fc fc49 	bl	8173c <_write>
   84eaa:	1c43      	adds	r3, r0, #1
   84eac:	d000      	beq.n	84eb0 <_write_r+0x1c>
   84eae:	bd70      	pop	{r4, r5, r6, pc}
   84eb0:	6823      	ldr	r3, [r4, #0]
   84eb2:	2b00      	cmp	r3, #0
   84eb4:	d0fb      	beq.n	84eae <_write_r+0x1a>
   84eb6:	6033      	str	r3, [r6, #0]
   84eb8:	bd70      	pop	{r4, r5, r6, pc}
   84eba:	bf00      	nop
   84ebc:	2007abd4 	.word	0x2007abd4

00084ec0 <__register_exitproc>:
   84ec0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84ec4:	4c25      	ldr	r4, [pc, #148]	; (84f5c <__register_exitproc+0x9c>)
   84ec6:	4606      	mov	r6, r0
   84ec8:	6825      	ldr	r5, [r4, #0]
   84eca:	4688      	mov	r8, r1
   84ecc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   84ed0:	4692      	mov	sl, r2
   84ed2:	4699      	mov	r9, r3
   84ed4:	b3c4      	cbz	r4, 84f48 <__register_exitproc+0x88>
   84ed6:	6860      	ldr	r0, [r4, #4]
   84ed8:	281f      	cmp	r0, #31
   84eda:	dc17      	bgt.n	84f0c <__register_exitproc+0x4c>
   84edc:	1c41      	adds	r1, r0, #1
   84ede:	b176      	cbz	r6, 84efe <__register_exitproc+0x3e>
   84ee0:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   84ee4:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   84ee8:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   84eec:	2201      	movs	r2, #1
   84eee:	4082      	lsls	r2, r0
   84ef0:	4315      	orrs	r5, r2
   84ef2:	2e02      	cmp	r6, #2
   84ef4:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   84ef8:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   84efc:	d01e      	beq.n	84f3c <__register_exitproc+0x7c>
   84efe:	1c83      	adds	r3, r0, #2
   84f00:	6061      	str	r1, [r4, #4]
   84f02:	2000      	movs	r0, #0
   84f04:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   84f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84f0c:	4b14      	ldr	r3, [pc, #80]	; (84f60 <__register_exitproc+0xa0>)
   84f0e:	b303      	cbz	r3, 84f52 <__register_exitproc+0x92>
   84f10:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84f14:	f7ff f98e 	bl	84234 <malloc>
   84f18:	4604      	mov	r4, r0
   84f1a:	b1d0      	cbz	r0, 84f52 <__register_exitproc+0x92>
   84f1c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   84f20:	2700      	movs	r7, #0
   84f22:	e884 0088 	stmia.w	r4, {r3, r7}
   84f26:	4638      	mov	r0, r7
   84f28:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   84f2c:	2101      	movs	r1, #1
   84f2e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   84f32:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   84f36:	2e00      	cmp	r6, #0
   84f38:	d0e1      	beq.n	84efe <__register_exitproc+0x3e>
   84f3a:	e7d1      	b.n	84ee0 <__register_exitproc+0x20>
   84f3c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84f40:	431a      	orrs	r2, r3
   84f42:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   84f46:	e7da      	b.n	84efe <__register_exitproc+0x3e>
   84f48:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   84f4c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   84f50:	e7c1      	b.n	84ed6 <__register_exitproc+0x16>
   84f52:	f04f 30ff 	mov.w	r0, #4294967295
   84f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84f5a:	bf00      	nop
   84f5c:	00085460 	.word	0x00085460
   84f60:	00084235 	.word	0x00084235

00084f64 <_close_r>:
   84f64:	b538      	push	{r3, r4, r5, lr}
   84f66:	4c07      	ldr	r4, [pc, #28]	; (84f84 <_close_r+0x20>)
   84f68:	2300      	movs	r3, #0
   84f6a:	4605      	mov	r5, r0
   84f6c:	4608      	mov	r0, r1
   84f6e:	6023      	str	r3, [r4, #0]
   84f70:	f7fd f91e 	bl	821b0 <_close>
   84f74:	1c43      	adds	r3, r0, #1
   84f76:	d000      	beq.n	84f7a <_close_r+0x16>
   84f78:	bd38      	pop	{r3, r4, r5, pc}
   84f7a:	6823      	ldr	r3, [r4, #0]
   84f7c:	2b00      	cmp	r3, #0
   84f7e:	d0fb      	beq.n	84f78 <_close_r+0x14>
   84f80:	602b      	str	r3, [r5, #0]
   84f82:	bd38      	pop	{r3, r4, r5, pc}
   84f84:	2007abd4 	.word	0x2007abd4

00084f88 <_fclose_r>:
   84f88:	2900      	cmp	r1, #0
   84f8a:	d03d      	beq.n	85008 <_fclose_r+0x80>
   84f8c:	b570      	push	{r4, r5, r6, lr}
   84f8e:	4605      	mov	r5, r0
   84f90:	460c      	mov	r4, r1
   84f92:	b108      	cbz	r0, 84f98 <_fclose_r+0x10>
   84f94:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84f96:	b37b      	cbz	r3, 84ff8 <_fclose_r+0x70>
   84f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84f9c:	b90b      	cbnz	r3, 84fa2 <_fclose_r+0x1a>
   84f9e:	2000      	movs	r0, #0
   84fa0:	bd70      	pop	{r4, r5, r6, pc}
   84fa2:	4621      	mov	r1, r4
   84fa4:	4628      	mov	r0, r5
   84fa6:	f7fe fc33 	bl	83810 <__sflush_r>
   84faa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   84fac:	4606      	mov	r6, r0
   84fae:	b133      	cbz	r3, 84fbe <_fclose_r+0x36>
   84fb0:	69e1      	ldr	r1, [r4, #28]
   84fb2:	4628      	mov	r0, r5
   84fb4:	4798      	blx	r3
   84fb6:	2800      	cmp	r0, #0
   84fb8:	bfb8      	it	lt
   84fba:	f04f 36ff 	movlt.w	r6, #4294967295
   84fbe:	89a3      	ldrh	r3, [r4, #12]
   84fc0:	061b      	lsls	r3, r3, #24
   84fc2:	d41c      	bmi.n	84ffe <_fclose_r+0x76>
   84fc4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84fc6:	b141      	cbz	r1, 84fda <_fclose_r+0x52>
   84fc8:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84fcc:	4299      	cmp	r1, r3
   84fce:	d002      	beq.n	84fd6 <_fclose_r+0x4e>
   84fd0:	4628      	mov	r0, r5
   84fd2:	f7fe fe1d 	bl	83c10 <_free_r>
   84fd6:	2300      	movs	r3, #0
   84fd8:	6323      	str	r3, [r4, #48]	; 0x30
   84fda:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84fdc:	b121      	cbz	r1, 84fe8 <_fclose_r+0x60>
   84fde:	4628      	mov	r0, r5
   84fe0:	f7fe fe16 	bl	83c10 <_free_r>
   84fe4:	2300      	movs	r3, #0
   84fe6:	6463      	str	r3, [r4, #68]	; 0x44
   84fe8:	f7fe fd50 	bl	83a8c <__sfp_lock_acquire>
   84fec:	2300      	movs	r3, #0
   84fee:	81a3      	strh	r3, [r4, #12]
   84ff0:	f7fe fd4e 	bl	83a90 <__sfp_lock_release>
   84ff4:	4630      	mov	r0, r6
   84ff6:	bd70      	pop	{r4, r5, r6, pc}
   84ff8:	f7fe fd42 	bl	83a80 <__sinit>
   84ffc:	e7cc      	b.n	84f98 <_fclose_r+0x10>
   84ffe:	6921      	ldr	r1, [r4, #16]
   85000:	4628      	mov	r0, r5
   85002:	f7fe fe05 	bl	83c10 <_free_r>
   85006:	e7dd      	b.n	84fc4 <_fclose_r+0x3c>
   85008:	2000      	movs	r0, #0
   8500a:	4770      	bx	lr

0008500c <_fstat_r>:
   8500c:	b538      	push	{r3, r4, r5, lr}
   8500e:	460b      	mov	r3, r1
   85010:	4c07      	ldr	r4, [pc, #28]	; (85030 <_fstat_r+0x24>)
   85012:	4605      	mov	r5, r0
   85014:	4611      	mov	r1, r2
   85016:	4618      	mov	r0, r3
   85018:	2300      	movs	r3, #0
   8501a:	6023      	str	r3, [r4, #0]
   8501c:	f7fd f8cc 	bl	821b8 <_fstat>
   85020:	1c43      	adds	r3, r0, #1
   85022:	d000      	beq.n	85026 <_fstat_r+0x1a>
   85024:	bd38      	pop	{r3, r4, r5, pc}
   85026:	6823      	ldr	r3, [r4, #0]
   85028:	2b00      	cmp	r3, #0
   8502a:	d0fb      	beq.n	85024 <_fstat_r+0x18>
   8502c:	602b      	str	r3, [r5, #0]
   8502e:	bd38      	pop	{r3, r4, r5, pc}
   85030:	2007abd4 	.word	0x2007abd4

00085034 <_isatty_r>:
   85034:	b538      	push	{r3, r4, r5, lr}
   85036:	4c07      	ldr	r4, [pc, #28]	; (85054 <_isatty_r+0x20>)
   85038:	2300      	movs	r3, #0
   8503a:	4605      	mov	r5, r0
   8503c:	4608      	mov	r0, r1
   8503e:	6023      	str	r3, [r4, #0]
   85040:	f7fd f8c0 	bl	821c4 <_isatty>
   85044:	1c43      	adds	r3, r0, #1
   85046:	d000      	beq.n	8504a <_isatty_r+0x16>
   85048:	bd38      	pop	{r3, r4, r5, pc}
   8504a:	6823      	ldr	r3, [r4, #0]
   8504c:	2b00      	cmp	r3, #0
   8504e:	d0fb      	beq.n	85048 <_isatty_r+0x14>
   85050:	602b      	str	r3, [r5, #0]
   85052:	bd38      	pop	{r3, r4, r5, pc}
   85054:	2007abd4 	.word	0x2007abd4

00085058 <_lseek_r>:
   85058:	b570      	push	{r4, r5, r6, lr}
   8505a:	460d      	mov	r5, r1
   8505c:	4c08      	ldr	r4, [pc, #32]	; (85080 <_lseek_r+0x28>)
   8505e:	4611      	mov	r1, r2
   85060:	4606      	mov	r6, r0
   85062:	461a      	mov	r2, r3
   85064:	4628      	mov	r0, r5
   85066:	2300      	movs	r3, #0
   85068:	6023      	str	r3, [r4, #0]
   8506a:	f7fd f8ad 	bl	821c8 <_lseek>
   8506e:	1c43      	adds	r3, r0, #1
   85070:	d000      	beq.n	85074 <_lseek_r+0x1c>
   85072:	bd70      	pop	{r4, r5, r6, pc}
   85074:	6823      	ldr	r3, [r4, #0]
   85076:	2b00      	cmp	r3, #0
   85078:	d0fb      	beq.n	85072 <_lseek_r+0x1a>
   8507a:	6033      	str	r3, [r6, #0]
   8507c:	bd70      	pop	{r4, r5, r6, pc}
   8507e:	bf00      	nop
   85080:	2007abd4 	.word	0x2007abd4

00085084 <_read_r>:
   85084:	b570      	push	{r4, r5, r6, lr}
   85086:	460d      	mov	r5, r1
   85088:	4c08      	ldr	r4, [pc, #32]	; (850ac <_read_r+0x28>)
   8508a:	4611      	mov	r1, r2
   8508c:	4606      	mov	r6, r0
   8508e:	461a      	mov	r2, r3
   85090:	4628      	mov	r0, r5
   85092:	2300      	movs	r3, #0
   85094:	6023      	str	r3, [r4, #0]
   85096:	f7fb f85b 	bl	80150 <_read>
   8509a:	1c43      	adds	r3, r0, #1
   8509c:	d000      	beq.n	850a0 <_read_r+0x1c>
   8509e:	bd70      	pop	{r4, r5, r6, pc}
   850a0:	6823      	ldr	r3, [r4, #0]
   850a2:	2b00      	cmp	r3, #0
   850a4:	d0fb      	beq.n	8509e <_read_r+0x1a>
   850a6:	6033      	str	r3, [r6, #0]
   850a8:	bd70      	pop	{r4, r5, r6, pc}
   850aa:	bf00      	nop
   850ac:	2007abd4 	.word	0x2007abd4

000850b0 <__aeabi_uldivmod>:
   850b0:	b953      	cbnz	r3, 850c8 <__aeabi_uldivmod+0x18>
   850b2:	b94a      	cbnz	r2, 850c8 <__aeabi_uldivmod+0x18>
   850b4:	2900      	cmp	r1, #0
   850b6:	bf08      	it	eq
   850b8:	2800      	cmpeq	r0, #0
   850ba:	bf1c      	itt	ne
   850bc:	f04f 31ff 	movne.w	r1, #4294967295
   850c0:	f04f 30ff 	movne.w	r0, #4294967295
   850c4:	f000 b982 	b.w	853cc <__aeabi_idiv0>
   850c8:	f1ad 0c08 	sub.w	ip, sp, #8
   850cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   850d0:	f000 f806 	bl	850e0 <__udivmoddi4>
   850d4:	f8dd e004 	ldr.w	lr, [sp, #4]
   850d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   850dc:	b004      	add	sp, #16
   850de:	4770      	bx	lr

000850e0 <__udivmoddi4>:
   850e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   850e4:	468c      	mov	ip, r1
   850e6:	460c      	mov	r4, r1
   850e8:	4605      	mov	r5, r0
   850ea:	9e09      	ldr	r6, [sp, #36]	; 0x24
   850ec:	2b00      	cmp	r3, #0
   850ee:	d14f      	bne.n	85190 <__udivmoddi4+0xb0>
   850f0:	428a      	cmp	r2, r1
   850f2:	4617      	mov	r7, r2
   850f4:	d96b      	bls.n	851ce <__udivmoddi4+0xee>
   850f6:	fab2 fe82 	clz	lr, r2
   850fa:	f1be 0f00 	cmp.w	lr, #0
   850fe:	d00b      	beq.n	85118 <__udivmoddi4+0x38>
   85100:	f1ce 0520 	rsb	r5, lr, #32
   85104:	fa20 f505 	lsr.w	r5, r0, r5
   85108:	fa01 f30e 	lsl.w	r3, r1, lr
   8510c:	ea45 0c03 	orr.w	ip, r5, r3
   85110:	fa02 f70e 	lsl.w	r7, r2, lr
   85114:	fa00 f50e 	lsl.w	r5, r0, lr
   85118:	0c39      	lsrs	r1, r7, #16
   8511a:	fbbc f0f1 	udiv	r0, ip, r1
   8511e:	b2ba      	uxth	r2, r7
   85120:	fb01 c310 	mls	r3, r1, r0, ip
   85124:	fb00 f802 	mul.w	r8, r0, r2
   85128:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8512c:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
   85130:	45a0      	cmp	r8, r4
   85132:	d909      	bls.n	85148 <__udivmoddi4+0x68>
   85134:	19e4      	adds	r4, r4, r7
   85136:	f100 33ff 	add.w	r3, r0, #4294967295
   8513a:	f080 8128 	bcs.w	8538e <__udivmoddi4+0x2ae>
   8513e:	45a0      	cmp	r8, r4
   85140:	f240 8125 	bls.w	8538e <__udivmoddi4+0x2ae>
   85144:	3802      	subs	r0, #2
   85146:	443c      	add	r4, r7
   85148:	ebc8 0404 	rsb	r4, r8, r4
   8514c:	fbb4 f3f1 	udiv	r3, r4, r1
   85150:	fb01 4c13 	mls	ip, r1, r3, r4
   85154:	fb03 f202 	mul.w	r2, r3, r2
   85158:	b2ac      	uxth	r4, r5
   8515a:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
   8515e:	428a      	cmp	r2, r1
   85160:	d909      	bls.n	85176 <__udivmoddi4+0x96>
   85162:	19c9      	adds	r1, r1, r7
   85164:	f103 34ff 	add.w	r4, r3, #4294967295
   85168:	f080 810f 	bcs.w	8538a <__udivmoddi4+0x2aa>
   8516c:	428a      	cmp	r2, r1
   8516e:	f240 810c 	bls.w	8538a <__udivmoddi4+0x2aa>
   85172:	3b02      	subs	r3, #2
   85174:	4439      	add	r1, r7
   85176:	1a8a      	subs	r2, r1, r2
   85178:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   8517c:	2100      	movs	r1, #0
   8517e:	2e00      	cmp	r6, #0
   85180:	d063      	beq.n	8524a <__udivmoddi4+0x16a>
   85182:	fa22 f20e 	lsr.w	r2, r2, lr
   85186:	2300      	movs	r3, #0
   85188:	e886 000c 	stmia.w	r6, {r2, r3}
   8518c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85190:	428b      	cmp	r3, r1
   85192:	d907      	bls.n	851a4 <__udivmoddi4+0xc4>
   85194:	2e00      	cmp	r6, #0
   85196:	d056      	beq.n	85246 <__udivmoddi4+0x166>
   85198:	2100      	movs	r1, #0
   8519a:	e886 0011 	stmia.w	r6, {r0, r4}
   8519e:	4608      	mov	r0, r1
   851a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   851a4:	fab3 f183 	clz	r1, r3
   851a8:	2900      	cmp	r1, #0
   851aa:	f040 8093 	bne.w	852d4 <__udivmoddi4+0x1f4>
   851ae:	42a3      	cmp	r3, r4
   851b0:	d302      	bcc.n	851b8 <__udivmoddi4+0xd8>
   851b2:	4282      	cmp	r2, r0
   851b4:	f200 80fe 	bhi.w	853b4 <__udivmoddi4+0x2d4>
   851b8:	1a85      	subs	r5, r0, r2
   851ba:	eb64 0303 	sbc.w	r3, r4, r3
   851be:	469c      	mov	ip, r3
   851c0:	2001      	movs	r0, #1
   851c2:	2e00      	cmp	r6, #0
   851c4:	d041      	beq.n	8524a <__udivmoddi4+0x16a>
   851c6:	e886 1020 	stmia.w	r6, {r5, ip}
   851ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   851ce:	b912      	cbnz	r2, 851d6 <__udivmoddi4+0xf6>
   851d0:	2701      	movs	r7, #1
   851d2:	fbb7 f7f2 	udiv	r7, r7, r2
   851d6:	fab7 fe87 	clz	lr, r7
   851da:	f1be 0f00 	cmp.w	lr, #0
   851de:	d136      	bne.n	8524e <__udivmoddi4+0x16e>
   851e0:	1be4      	subs	r4, r4, r7
   851e2:	ea4f 4817 	mov.w	r8, r7, lsr #16
   851e6:	fa1f f987 	uxth.w	r9, r7
   851ea:	2101      	movs	r1, #1
   851ec:	fbb4 f3f8 	udiv	r3, r4, r8
   851f0:	fb08 4413 	mls	r4, r8, r3, r4
   851f4:	fb09 f203 	mul.w	r2, r9, r3
   851f8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   851fc:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
   85200:	42a2      	cmp	r2, r4
   85202:	d907      	bls.n	85214 <__udivmoddi4+0x134>
   85204:	19e4      	adds	r4, r4, r7
   85206:	f103 30ff 	add.w	r0, r3, #4294967295
   8520a:	d202      	bcs.n	85212 <__udivmoddi4+0x132>
   8520c:	42a2      	cmp	r2, r4
   8520e:	f200 80d3 	bhi.w	853b8 <__udivmoddi4+0x2d8>
   85212:	4603      	mov	r3, r0
   85214:	1aa4      	subs	r4, r4, r2
   85216:	fbb4 f0f8 	udiv	r0, r4, r8
   8521a:	fb08 4810 	mls	r8, r8, r0, r4
   8521e:	fb09 f900 	mul.w	r9, r9, r0
   85222:	b2ac      	uxth	r4, r5
   85224:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
   85228:	4591      	cmp	r9, r2
   8522a:	d907      	bls.n	8523c <__udivmoddi4+0x15c>
   8522c:	19d2      	adds	r2, r2, r7
   8522e:	f100 34ff 	add.w	r4, r0, #4294967295
   85232:	d202      	bcs.n	8523a <__udivmoddi4+0x15a>
   85234:	4591      	cmp	r9, r2
   85236:	f200 80ba 	bhi.w	853ae <__udivmoddi4+0x2ce>
   8523a:	4620      	mov	r0, r4
   8523c:	ebc9 0202 	rsb	r2, r9, r2
   85240:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   85244:	e79b      	b.n	8517e <__udivmoddi4+0x9e>
   85246:	4631      	mov	r1, r6
   85248:	4630      	mov	r0, r6
   8524a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8524e:	fa07 f70e 	lsl.w	r7, r7, lr
   85252:	f1ce 0c20 	rsb	ip, lr, #32
   85256:	fa24 f30c 	lsr.w	r3, r4, ip
   8525a:	ea4f 4817 	mov.w	r8, r7, lsr #16
   8525e:	fbb3 faf8 	udiv	sl, r3, r8
   85262:	fa1f f987 	uxth.w	r9, r7
   85266:	fb08 351a 	mls	r5, r8, sl, r3
   8526a:	fa20 fc0c 	lsr.w	ip, r0, ip
   8526e:	fa04 f40e 	lsl.w	r4, r4, lr
   85272:	fb0a fb09 	mul.w	fp, sl, r9
   85276:	ea4c 0c04 	orr.w	ip, ip, r4
   8527a:	ea4f 421c 	mov.w	r2, ip, lsr #16
   8527e:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
   85282:	459b      	cmp	fp, r3
   85284:	fa00 f50e 	lsl.w	r5, r0, lr
   85288:	d90a      	bls.n	852a0 <__udivmoddi4+0x1c0>
   8528a:	19db      	adds	r3, r3, r7
   8528c:	f10a 32ff 	add.w	r2, sl, #4294967295
   85290:	f080 808b 	bcs.w	853aa <__udivmoddi4+0x2ca>
   85294:	459b      	cmp	fp, r3
   85296:	f240 8088 	bls.w	853aa <__udivmoddi4+0x2ca>
   8529a:	f1aa 0a02 	sub.w	sl, sl, #2
   8529e:	443b      	add	r3, r7
   852a0:	ebcb 0303 	rsb	r3, fp, r3
   852a4:	fbb3 f0f8 	udiv	r0, r3, r8
   852a8:	fb08 3310 	mls	r3, r8, r0, r3
   852ac:	fb00 f409 	mul.w	r4, r0, r9
   852b0:	fa1f fc8c 	uxth.w	ip, ip
   852b4:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
   852b8:	429c      	cmp	r4, r3
   852ba:	d907      	bls.n	852cc <__udivmoddi4+0x1ec>
   852bc:	19db      	adds	r3, r3, r7
   852be:	f100 32ff 	add.w	r2, r0, #4294967295
   852c2:	d26e      	bcs.n	853a2 <__udivmoddi4+0x2c2>
   852c4:	429c      	cmp	r4, r3
   852c6:	d96c      	bls.n	853a2 <__udivmoddi4+0x2c2>
   852c8:	3802      	subs	r0, #2
   852ca:	443b      	add	r3, r7
   852cc:	1b1c      	subs	r4, r3, r4
   852ce:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
   852d2:	e78b      	b.n	851ec <__udivmoddi4+0x10c>
   852d4:	f1c1 0e20 	rsb	lr, r1, #32
   852d8:	408b      	lsls	r3, r1
   852da:	fa22 fc0e 	lsr.w	ip, r2, lr
   852de:	ea4c 0c03 	orr.w	ip, ip, r3
   852e2:	fa24 f70e 	lsr.w	r7, r4, lr
   852e6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   852ea:	fbb7 faf9 	udiv	sl, r7, r9
   852ee:	fa1f f38c 	uxth.w	r3, ip
   852f2:	fb09 771a 	mls	r7, r9, sl, r7
   852f6:	fa20 f80e 	lsr.w	r8, r0, lr
   852fa:	408c      	lsls	r4, r1
   852fc:	fb0a f503 	mul.w	r5, sl, r3
   85300:	ea48 0404 	orr.w	r4, r8, r4
   85304:	ea4f 4814 	mov.w	r8, r4, lsr #16
   85308:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   8530c:	42bd      	cmp	r5, r7
   8530e:	fa02 f201 	lsl.w	r2, r2, r1
   85312:	fa00 fb01 	lsl.w	fp, r0, r1
   85316:	d909      	bls.n	8532c <__udivmoddi4+0x24c>
   85318:	eb17 070c 	adds.w	r7, r7, ip
   8531c:	f10a 30ff 	add.w	r0, sl, #4294967295
   85320:	d241      	bcs.n	853a6 <__udivmoddi4+0x2c6>
   85322:	42bd      	cmp	r5, r7
   85324:	d93f      	bls.n	853a6 <__udivmoddi4+0x2c6>
   85326:	f1aa 0a02 	sub.w	sl, sl, #2
   8532a:	4467      	add	r7, ip
   8532c:	1b7f      	subs	r7, r7, r5
   8532e:	fbb7 f5f9 	udiv	r5, r7, r9
   85332:	fb09 7715 	mls	r7, r9, r5, r7
   85336:	fb05 f303 	mul.w	r3, r5, r3
   8533a:	b2a4      	uxth	r4, r4
   8533c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
   85340:	42bb      	cmp	r3, r7
   85342:	d908      	bls.n	85356 <__udivmoddi4+0x276>
   85344:	eb17 070c 	adds.w	r7, r7, ip
   85348:	f105 30ff 	add.w	r0, r5, #4294967295
   8534c:	d227      	bcs.n	8539e <__udivmoddi4+0x2be>
   8534e:	42bb      	cmp	r3, r7
   85350:	d925      	bls.n	8539e <__udivmoddi4+0x2be>
   85352:	3d02      	subs	r5, #2
   85354:	4467      	add	r7, ip
   85356:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
   8535a:	fba0 8902 	umull	r8, r9, r0, r2
   8535e:	1aff      	subs	r7, r7, r3
   85360:	454f      	cmp	r7, r9
   85362:	4645      	mov	r5, r8
   85364:	464c      	mov	r4, r9
   85366:	d314      	bcc.n	85392 <__udivmoddi4+0x2b2>
   85368:	d029      	beq.n	853be <__udivmoddi4+0x2de>
   8536a:	b366      	cbz	r6, 853c6 <__udivmoddi4+0x2e6>
   8536c:	ebbb 0305 	subs.w	r3, fp, r5
   85370:	eb67 0704 	sbc.w	r7, r7, r4
   85374:	fa07 fe0e 	lsl.w	lr, r7, lr
   85378:	40cb      	lsrs	r3, r1
   8537a:	40cf      	lsrs	r7, r1
   8537c:	ea4e 0303 	orr.w	r3, lr, r3
   85380:	e886 0088 	stmia.w	r6, {r3, r7}
   85384:	2100      	movs	r1, #0
   85386:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8538a:	4623      	mov	r3, r4
   8538c:	e6f3      	b.n	85176 <__udivmoddi4+0x96>
   8538e:	4618      	mov	r0, r3
   85390:	e6da      	b.n	85148 <__udivmoddi4+0x68>
   85392:	ebb8 0502 	subs.w	r5, r8, r2
   85396:	eb69 040c 	sbc.w	r4, r9, ip
   8539a:	3801      	subs	r0, #1
   8539c:	e7e5      	b.n	8536a <__udivmoddi4+0x28a>
   8539e:	4605      	mov	r5, r0
   853a0:	e7d9      	b.n	85356 <__udivmoddi4+0x276>
   853a2:	4610      	mov	r0, r2
   853a4:	e792      	b.n	852cc <__udivmoddi4+0x1ec>
   853a6:	4682      	mov	sl, r0
   853a8:	e7c0      	b.n	8532c <__udivmoddi4+0x24c>
   853aa:	4692      	mov	sl, r2
   853ac:	e778      	b.n	852a0 <__udivmoddi4+0x1c0>
   853ae:	3802      	subs	r0, #2
   853b0:	443a      	add	r2, r7
   853b2:	e743      	b.n	8523c <__udivmoddi4+0x15c>
   853b4:	4608      	mov	r0, r1
   853b6:	e704      	b.n	851c2 <__udivmoddi4+0xe2>
   853b8:	3b02      	subs	r3, #2
   853ba:	443c      	add	r4, r7
   853bc:	e72a      	b.n	85214 <__udivmoddi4+0x134>
   853be:	45c3      	cmp	fp, r8
   853c0:	d3e7      	bcc.n	85392 <__udivmoddi4+0x2b2>
   853c2:	463c      	mov	r4, r7
   853c4:	e7d1      	b.n	8536a <__udivmoddi4+0x28a>
   853c6:	4631      	mov	r1, r6
   853c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000853cc <__aeabi_idiv0>:
   853cc:	4770      	bx	lr
   853ce:	bf00      	nop
   853d0:	09097325 	.word	0x09097325
   853d4:	25096325 	.word	0x25096325
   853d8:	75250975 	.word	0x75250975
   853dc:	0d752509 	.word	0x0d752509
   853e0:	0000000a 	.word	0x0000000a
   853e4:	454c4449 	.word	0x454c4449
   853e8:	00000000 	.word	0x00000000
   853ec:	00000a0d 	.word	0x00000a0d
   853f0:	20726d54 	.word	0x20726d54
   853f4:	00637653 	.word	0x00637653
   853f8:	000a6425 	.word	0x000a6425
   853fc:	6b736154 	.word	0x6b736154
   85400:	00003120 	.word	0x00003120
   85404:	6b736154 	.word	0x6b736154
   85408:	00003220 	.word	0x00003220
   8540c:	6b736154 	.word	0x6b736154
   85410:	69203220 	.word	0x69203220
   85414:	75722073 	.word	0x75722073
   85418:	6e696e6e 	.word	0x6e696e6e
   8541c:	75202c67 	.word	0x75202c67
   85420:	6c64496c 	.word	0x6c64496c
   85424:	63794365 	.word	0x63794365
   85428:	6f43656c 	.word	0x6f43656c
   8542c:	20746e75 	.word	0x20746e75
   85430:	0000203d 	.word	0x0000203d
   85434:	6b736154 	.word	0x6b736154
   85438:	69203120 	.word	0x69203120
   8543c:	75722073 	.word	0x75722073
   85440:	6e696e6e 	.word	0x6e696e6e
   85444:	75202c67 	.word	0x75202c67
   85448:	6c64496c 	.word	0x6c64496c
   8544c:	63794365 	.word	0x63794365
   85450:	6f43656c 	.word	0x6f43656c
   85454:	20746e75 	.word	0x20746e75
   85458:	0000203d 	.word	0x0000203d
   8545c:	00000043 	.word	0x00000043

00085460 <_global_impure_ptr>:
   85460:	20070148                                H.. 

00085464 <zeroes.6993>:
   85464:	30303030 30303030 30303030 30303030     0000000000000000
   85474:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   85484:	00000000 33323130 37363534 62613938     ....0123456789ab
   85494:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

000854a4 <blanks.6992>:
   854a4:	20202020 20202020 20202020 20202020                     

000854b4 <_init>:
   854b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   854b6:	bf00      	nop
   854b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   854ba:	bc08      	pop	{r3}
   854bc:	469e      	mov	lr, r3
   854be:	4770      	bx	lr

000854c0 <__init_array_start>:
   854c0:	000837f1 	.word	0x000837f1

000854c4 <__frame_dummy_init_array_entry>:
   854c4:	00080119                                ....

000854c8 <_fini>:
   854c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   854ca:	bf00      	nop
   854cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   854ce:	bc08      	pop	{r3}
   854d0:	469e      	mov	lr, r3
   854d2:	4770      	bx	lr

000854d4 <__fini_array_start>:
   854d4:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4a14      	ldr	r2, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b13      	ldr	r3, [r2, #48]	; 0x30
2007003c:	f023 0303 	bic.w	r3, r3, #3
20070040:	f043 0301 	orr.w	r3, r3, #1
20070044:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070048:	f013 0f08 	tst.w	r3, #8
2007004c:	d0fb      	beq.n	20070046 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007004e:	4a12      	ldr	r2, [pc, #72]	; (20070098 <SystemInit+0x98>)
20070050:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070052:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070054:	461a      	mov	r2, r3
20070056:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070058:	f013 0f02 	tst.w	r3, #2
2007005c:	d0fb      	beq.n	20070056 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007005e:	2211      	movs	r2, #17
20070060:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070062:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070064:	461a      	mov	r2, r3
20070066:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070068:	f013 0f08 	tst.w	r3, #8
2007006c:	d0fb      	beq.n	20070066 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007006e:	2212      	movs	r2, #18
20070070:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070072:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070074:	461a      	mov	r2, r3
20070076:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070078:	f013 0f08 	tst.w	r3, #8
2007007c:	d0fb      	beq.n	20070076 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007007e:	4a07      	ldr	r2, [pc, #28]	; (2007009c <SystemInit+0x9c>)
20070080:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070082:	601a      	str	r2, [r3, #0]
20070084:	4770      	bx	lr
20070086:	bf00      	nop
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007013c 	.word	0x2007013c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <uxCriticalNesting>:
2007012c:	aaaaaaaa                                ....

20070130 <xFreeBytesRemaining>:
20070130:	0000a000                                ....

20070134 <xNextTaskUnblockTime>:
20070134:	ffffffff                                ....

20070138 <g_interrupt_enabled>:
20070138:	00000001                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <pcTextForTask1>:
20070140:	00085434                                4T..

20070144 <pcTextForTask2>:
20070144:	0008540c                                .T..

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	0008545c 00000000 00000000 00000000     \T..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <lc_ctype_charset>:
20070574:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070594 <__mb_cur_max>:
20070594:	00000001                                ....

20070598 <__malloc_av_>:
	...
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 

200709a0 <__malloc_trim_threshold>:
200709a0:	00020000                                ....

200709a4 <__malloc_sbrk_base>:
200709a4:	ffffffff                                ....

200709a8 <__wctomb>:
200709a8:	00084e79                                yN..
