# OpenFile test_cpu.v 
vsim test_cpu
# vsim test_cpu 
# Loading work.test_cpu
# Loading work.cpu
# Loading work.rom8x1024_sim
# Loading work.ram8x2048_sim
# Loading work.alu
# Loading work.pc
# Loading work.registers
# Loading work.plus4
# Loading work.adder32
# Loading work.mux32_32_32
# Loading work.mux5_5_5
# Loading work.main_ctrl
# Loading work.alu_ctrler
# Loading work.shifter32_32_l2
# Loading work.signext16_32
# Loading work.is_branch
# ** Warning: (vsim-3015) test_cpu.v(49): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'o_pc'. The port definition is at: cpu.v(101).
#         Region: /test_cpu/cpua
view wave
# .main_pane.wave.interior.cs.body.pw.wf
add wave pc
# (vish-4014) No objects found matching 'pc'.
add wave -position insertpoint  \
sim:/test_cpu/o_pc
add wave -position insertpoint  \
sim:/test_cpu/o_reg_idx1
add wave -position insertpoint  \
sim:/test_cpu/o_reg_wdata
add wave -position insertpoint  \
sim:/test_cpu/o_reg_widx
add wave -position insertpoint  \
sim:/test_cpu/o_reg_wen
add wave -position insertpoint  \
sim:/test_cpu/o_ram_addr
add wave -position insertpoint  \
sim:/test_cpu/o_ram_rdata
add wave -position insertpoint  \
sim:/test_cpu/o_ram_wdata
add wave -position insertpoint  \
sim:/test_cpu/o_ram_wen
run 500ns
quit
