var classSff8472 =
[
    [ "Sff8472.mapping", "classSff8472_1_1mapping.html", "classSff8472_1_1mapping" ],
    [ "TPD_G", "classSff8472.html#a59467ecbd6f1ac4678f88367afa9f2bd", null ],
    [ "I2C_SCL_FREQ_G", "classSff8472.html#aca6b9d0b4ebd6f11c0455b3b8c31060a", null ],
    [ "I2C_MIN_PULSE_G", "classSff8472.html#a99a13de643e08234d5db9127e1f5cfbd", null ],
    [ "AXI_CLK_FREQ_G", "classSff8472.html#a79f1a2665e15ca5f4f57a72bc50ed859", null ],
    [ "scl", "classSff8472.html#ad0f6058bc598dfc48f51cd4710c2a1d3", null ],
    [ "sda", "classSff8472.html#a2d87ecb9d47ba11537e95f6c5af26358", null ],
    [ "axilReadMaster", "classSff8472.html#a0e3cca179ac52e5a5b64a695f70be636", null ],
    [ "axilReadSlave", "classSff8472.html#a5fc8bb52f5ab001c5dd3c310728ac1d4", null ],
    [ "axilWriteMaster", "classSff8472.html#a7cf00e22e4b80858310109b6289a950d", null ],
    [ "axilWriteSlave", "classSff8472.html#a78554bc6d7e733f03c398be30b649509", null ],
    [ "axilClk", "classSff8472.html#a358342a257561441dc9ee49e990917ec", null ],
    [ "axilRst", "classSff8472.html#afb9447c132931ea91c6d31f9b8cd5fc9", null ],
    [ "ieee", "classSff8472.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classSff8472.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_unsigned", "classSff8472.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "std_logic_arith", "classSff8472.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "surf", "classSff8472.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classSff8472.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classSff8472.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "I2cPkg", "classSff8472.html#a3345a70e845069bf678d5aa1733529b6", null ]
];