{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 05 23:08:45 2026 " "Info: Processing started: Mon Jan 05 23:08:45 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModelMachine_Top -c ModelMachine_Top --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ModelMachine_Top -c ModelMachine_Top --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ModelMachine_Top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ModelMachine_Top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ModelMachine_Top " "Info: Found entity 1: ModelMachine_Top" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/controller/controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "../../Experiment2/controller/controller.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/controller/controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/ir.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Info: Found entity 1: ir" {  } { { "../../Experiment3/ir.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/ir.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/psw.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/psw.v" { { "Info" "ISGN_ENTITY_NAME" "1 psw " "Info: Found entity 1: psw" {  } { { "../../Experiment3/psw.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/psw.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/reg_group.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/reg_group.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_group " "Info: Found entity 1: reg_group" {  } { { "../../Experiment3/reg_group.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment3/sm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment3/sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "../../Experiment3/sm.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/sm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/au.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Info: Found entity 1: au" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/ins_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/ins_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_decode " "Info: Found entity 1: ins_decode" {  } { { "../../Experiment2/exp_2/ins_decode.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/ins_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/mux2_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Info: Found entity 1: mux2_1" {  } { { "../../Experiment2/exp_2/mux2_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux2_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../Experiment2/exp_2/mux3_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../Experiment2/exp_2/mux3_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Info: Found entity 1: mux3_1" {  } { { "../../Experiment2/exp_2/mux3_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModelMachine_Top " "Info: Elaborating entity \"ModelMachine_Top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst8 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst8\"" {  } { { "ModelMachine_Top.bdf" "inst8" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst8 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst8\"" {  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst8 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ModelMachine_Top.mif " "Info: Parameter \"LPM_FILE\" = \"ModelMachine_Top.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst8\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst8\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst8\|altram:sram LPM_RAM_IO:inst8 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst8\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst8\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "ModelMachine_Top.bdf" "" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 784 784 912 912 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst12 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst12\"" {  } { { "ModelMachine_Top.bdf" "inst12" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 744 1560 1688 1064 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm sm:inst13 " "Info: Elaborating entity \"sm\" for hierarchy \"sm:inst13\"" {  } { { "ModelMachine_Top.bdf" "inst13" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 904 1040 1136 1000 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ins_decode ins_decode:inst16 " "Info: Elaborating entity \"ins_decode\" for hierarchy \"ins_decode:inst16\"" {  } { { "ModelMachine_Top.bdf" "inst16" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 760 1336 1448 1016 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:inst2 " "Info: Elaborating entity \"ir\" for hierarchy \"ir:inst2\"" {  } { { "ModelMachine_Top.bdf" "inst2" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 776 1024 1144 872 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "psw psw:inst11 " "Info: Elaborating entity \"psw\" for hierarchy \"psw:inst11\"" {  } { { "ModelMachine_Top.bdf" "inst11" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1024 280 376 1120 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "au au:inst1 " "Info: Elaborating entity \"au\" for hierarchy \"au:inst1\"" {  } { { "ModelMachine_Top.bdf" "inst1" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1016 496 616 1144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_group reg_group:inst3 " "Info: Elaborating entity \"reg_group\" for hierarchy \"reg_group:inst3\"" {  } { { "ModelMachine_Top.bdf" "inst3" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1048 776 896 1176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mux2_1:inst4 " "Info: Elaborating entity \"mux2_1\" for hierarchy \"mux2_1:inst4\"" {  } { { "ModelMachine_Top.bdf" "inst4" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 1224 776 896 1320 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst\"" {  } { { "ModelMachine_Top.bdf" "inst" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 776 376 496 904 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 mux3_1:inst9 " "Info: Elaborating entity \"mux3_1\" for hierarchy \"mux3_1:inst9\"" {  } { { "ModelMachine_Top.bdf" "inst9" { Schematic "D:/Core Course/Digital circuits and logical programming/Experiment/model machine/monocyclic/ModelMachine_Top.bdf" { { 776 568 688 904 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "36 " "Info: Inferred 36 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux0\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux0" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux1\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux1" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux2\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux2" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux3\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux3" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux4\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux4" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux5\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux5" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux6\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux6" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mux3_1:inst9\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mux3_1:inst9\|Mux7\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "Mux7" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "pc:inst\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"pc:inst\|Add0\"" {  } { { "../../Experiment3/pc.v" "Add0" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 15 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux0\"" {  } { { "../../Experiment3/reg_group.v" "Mux0" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux1\"" {  } { { "../../Experiment3/reg_group.v" "Mux1" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux2\"" {  } { { "../../Experiment3/reg_group.v" "Mux2" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux3\"" {  } { { "../../Experiment3/reg_group.v" "Mux3" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux4\"" {  } { { "../../Experiment3/reg_group.v" "Mux4" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux5\"" {  } { { "../../Experiment3/reg_group.v" "Mux5" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux6\"" {  } { { "../../Experiment3/reg_group.v" "Mux6" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux7\"" {  } { { "../../Experiment3/reg_group.v" "Mux7" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux8\"" {  } { { "../../Experiment3/reg_group.v" "Mux8" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux9 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux9\"" {  } { { "../../Experiment3/reg_group.v" "Mux9" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux10 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux10\"" {  } { { "../../Experiment3/reg_group.v" "Mux10" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux11 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux11\"" {  } { { "../../Experiment3/reg_group.v" "Mux11" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux12 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux12\"" {  } { { "../../Experiment3/reg_group.v" "Mux12" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux13 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux13\"" {  } { { "../../Experiment3/reg_group.v" "Mux13" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux14 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux14\"" {  } { { "../../Experiment3/reg_group.v" "Mux14" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "reg_group:inst3\|Mux15 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"reg_group:inst3\|Mux15\"" {  } { { "../../Experiment3/reg_group.v" "Mux15" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/reg_group.v" 33 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux0\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux0" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "au:inst1\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"au:inst1\|Add0\"" {  } { { "../../Experiment2/exp_2/au.v" "Add0" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "au:inst1\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"au:inst1\|Add1\"" {  } { { "../../Experiment2/exp_2/au.v" "Add1" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux1\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux1" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux2\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux2" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux3\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux3" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux4\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux4" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux5\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux5" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux6\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux6" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux7\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux7" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "au:inst1\|Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"au:inst1\|Mux8\"" {  } { { "../../Experiment2/exp_2/au.v" "Mux8" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "mux3_1:inst9\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"mux3_1:inst9\|lpm_mux:Mux0\"" {  } { { "../../Experiment2/exp_2/mux3_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux3_1:inst9\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"mux3_1:inst9\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment2/exp_2/mux3_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mux3_1:inst9\|lpm_mux:Mux0\|altshift:external_latency_ffs mux3_1:inst9\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"mux3_1:inst9\|lpm_mux:Mux0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mux3_1:inst9\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "../../Experiment2/exp_2/mux3_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mux3_1:inst9\|lpm_mux:Mux0\|muxlut:\$00009 mux3_1:inst9\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"mux3_1:inst9\|lpm_mux:Mux0\|muxlut:\$00009\", which is child of megafunction instantiation \"mux3_1:inst9\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "../../Experiment2/exp_2/mux3_1.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/mux3_1.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pc:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\"" {  } { { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pc:inst\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"pc:inst\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 15 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc:inst\|lpm_add_sub:Add0\|addcore:adder pc:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node pc:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node pc:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pc:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs pc:inst\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"pc:inst\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../../Experiment3/pc.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment3/pc.v" 15 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "au:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_mux:Mux0\"" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "au:inst1\|lpm_mux:Mux0 " "Info: Instantiated megafunction \"au:inst1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\] au:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_mux:Mux0\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"au:inst1\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_mux:Mux0\|muxlut:\$00010 au:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_mux:Mux0\|muxlut:\$00010\", which is child of megafunction instantiation \"au:inst1\|lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012 au:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"au:inst1\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020 au:inst1\|lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_mux:Mux0\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"au:inst1\|lpm_mux:Mux0\"" {  } { { "muxlut.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "au:inst1\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add0\"" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "au:inst1\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"au:inst1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "au:inst1\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"au:inst1\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|addcore:adder au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "au:inst1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs au:inst1\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"au:inst1\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "au:inst1\|lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"au:inst1\|lpm_mux:Mux8\"" {  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "au:inst1\|lpm_mux:Mux8 " "Info: Instantiated megafunction \"au:inst1\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../../Experiment2/exp_2/au.v" "" { Text "D:/Core Course/Digital circuits and logical programming/Experiment/Experiment2/exp_2/au.v" 16 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 05 23:08:51 2026 " "Info: Processing ended: Mon Jan 05 23:08:51 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
