#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Aug  1 10:43:48 2020
# Process ID: 6612
# Current directory: D:/Xilinx/VivadoProjects/Filter_WaveGenerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4068 D:\Xilinx\VivadoProjects\Filter_WaveGenerator\Filter_WaveGenerator.xpr
# Log file: D:/Xilinx/VivadoProjects/Filter_WaveGenerator/vivado.log
# Journal file: D:/Xilinx/VivadoProjects/Filter_WaveGenerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_Top.tcl
relaunch_sim
relaunch_sim
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
close_sim
create_ip -name fir_compiler -vendor xilinx.com -library ip -version 7.2 -module_name fir_compiler_0 -dir d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip
set_property -dict [list CONFIG.Sample_Frequency {100} CONFIG.Clock_Frequency {100} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Sign {Unsigned} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Coefficient_Width {16} CONFIG.Data_Width {8} CONFIG.Data_Fractional_Bits {0} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {17} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {11}] [get_ips fir_compiler_0]
generate_target {instantiation_template} [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
launch_runs -jobs 2 fir_compiler_0_synth_1
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.CoefficientSource {COE_File} CONFIG.Coefficient_File {D:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_5k_signed.coe} CONFIG.Sample_Frequency {0.1} CONFIG.Clock_Frequency {0.1} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {8} CONFIG.Output_Rounding_Mode {Full_Precision} CONFIG.Output_Width {18} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {9}] [get_ips fir_compiler_0]
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 2 fir_compiler_0_synth_1
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source tb_Top.tcl
current_wave_config {Untitled 2}
add_wave {{/tb_Top/FWG_inst/clk_fir}} {{/tb_Top/FWG_inst/m_axis_data_tvalid}} {{/tb_Top/FWG_inst/m_axis_data_tdata}} {{/tb_Top/FWG_inst/s_axis_data_tready}} 
current_wave_config {Untitled 2}
add_wave {{/tb_Top/FWG_inst/DAC_Data}} 
relaunch_sim
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
close_sim
launch_simulation
source tb_Top.tcl
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
reset_run synth_1
launch_runs impl_1 -jobs 2
close_sim
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property -dict [list CONFIG.Coefficient_File {D:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_500_signed.coe} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {8} CONFIG.Output_Width {19}] [get_ips fir_compiler_0]
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 2 fir_compiler_0_synth_1
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source tb_Top.tcl
close_sim
set_property -dict [list CONFIG.Coefficient_File {D:/Xilinx/VivadoProjects/Filter_WaveGenerator/FIR_coef_hamming_500_signed_10kSampling.coe} CONFIG.Sample_Frequency {0.01} CONFIG.Clock_Frequency {0.01} CONFIG.Coefficient_Sets {1} CONFIG.Coefficient_Sign {Signed} CONFIG.Quantization {Integer_Coefficients} CONFIG.Coefficient_Width {8} CONFIG.Coefficient_Fractional_Bits {0} CONFIG.Coefficient_Structure {Symmetric} CONFIG.Data_Width {8} CONFIG.Output_Width {18} CONFIG.Filter_Architecture {Systolic_Multiply_Accumulate} CONFIG.ColumnConfig {9}] [get_ips fir_compiler_0]
generate_target all [get_files  d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci]
catch { config_ip_cache -export [get_ips -all fir_compiler_0] }
export_ip_user_files -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -no_script -sync -force -quiet
reset_run fir_compiler_0_synth_1
launch_runs -jobs 2 fir_compiler_0_synth_1
export_simulation -of_objects [get_files d:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0.xci] -directory D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files -ipstatic_source_dir D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/modelsim} {questa=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/questa} {riviera=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/VivadoProjects/Filter_WaveGenerator/Filter_WaveGenerator.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 2
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
launch_simulation
source tb_Top.tcl
current_wave_config {Untitled 5}
add_wave {{/tb_Top/FWG_inst/m_axis_data_tdata}} {{/tb_Top/FWG_inst/FIR_Out_8}} {{/tb_Top/FWG_inst/clk_fir}} {{/tb_Top/FWG_inst/m_axis_data_tvalid}} {{/tb_Top/FWG_inst/s_axis_data_tready}} 
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
run 10 ms
run 10 ms
close_sim
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
