
Insole_data_acquisition_MCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000088f4  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08008b2c  08008b2c  00009b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008bfc  08008bfc  00009bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08008c00  08008c00  00009c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  08008c04  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000350  2000000c  08008c0d  0000a00c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  2000035c  08008c0d  0000a35c  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000a009  2**0
                  CONTENTS, READONLY
  9 .debug_info   00021c46  00000000  00000000  0000a03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003c22  00000000  00000000  0002bc85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001cb0  00000000  00000000  0002f8a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001623  00000000  00000000  00031558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037024  00000000  00000000  00032b7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00022ed0  00000000  00000000  00069b9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00164578  00000000  00000000  0008ca6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001f0fe7  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007c58  00000000  00000000  001f102c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000077  00000000  00000000  001f8c84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000000c 	.word	0x2000000c
 8000254:	00000000 	.word	0x00000000
 8000258:	08008b14 	.word	0x08008b14

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000010 	.word	0x20000010
 8000274:	08008b14 	.word	0x08008b14

08000278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000278:	b580      	push	{r7, lr}
 800027a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800027c:	f001 f8a2 	bl	80013c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000280:	f000 f814 	bl	80002ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000284:	f000 fb30 	bl	80008e8 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 8000288:	f000 fa6a 	bl	8000760 <MX_GPDMA1_Init>
  MX_FDCAN1_Init();
 800028c:	f000 fa22 	bl	80006d4 <MX_FDCAN1_Init>
  MX_ADC1_Init();
 8000290:	f000 f86e 	bl	8000370 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000294:	f000 f9c4 	bl	8000620 <MX_DAC1_Init>
  MX_SPI2_Init();
 8000298:	f000 fa8e 	bl	80007b8 <MX_SPI2_Init>
  MX_ICACHE_Init();
 800029c:	f000 fa80 	bl	80007a0 <MX_ICACHE_Init>
  MX_TIM17_Init();
 80002a0:	f000 fafa 	bl	8000898 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  P_Charger_Init();
 80002a4:	f000 fc68 	bl	8000b78 <P_Charger_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002a8:	bf00      	nop
 80002aa:	e7fd      	b.n	80002a8 <main+0x30>

080002ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b09e      	sub	sp, #120	@ 0x78
 80002b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002b2:	f107 0318 	add.w	r3, r7, #24
 80002b6:	2260      	movs	r2, #96	@ 0x60
 80002b8:	2100      	movs	r1, #0
 80002ba:	4618      	mov	r0, r3
 80002bc:	f008 fbfe 	bl	8008abc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c0:	463b      	mov	r3, r7
 80002c2:	2200      	movs	r2, #0
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	605a      	str	r2, [r3, #4]
 80002c8:	609a      	str	r2, [r3, #8]
 80002ca:	60da      	str	r2, [r3, #12]
 80002cc:	611a      	str	r2, [r3, #16]
 80002ce:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 80002d0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80002d4:	f005 fabe 	bl	8005854 <HAL_PWREx_ControlVoltageScaling>
 80002d8:	4603      	mov	r3, r0
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d001      	beq.n	80002e2 <SystemClock_Config+0x36>
  {
    Error_Handler();
 80002de:	f000 fc6b 	bl	8000bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80002e2:	230b      	movs	r3, #11
 80002e4:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002f0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002f2:	2310      	movs	r3, #16
 80002f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002f6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80002fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 80002fc:	2300      	movs	r3, #0
 80002fe:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000300:	2302      	movs	r3, #2
 8000302:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000304:	2303      	movs	r3, #3
 8000306:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8000308:	2300      	movs	r3, #0
 800030a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 800030c:	2303      	movs	r3, #3
 800030e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 32;
 8000310:	2320      	movs	r3, #32
 8000312:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000314:	2302      	movs	r3, #2
 8000316:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000318:	2302      	movs	r3, #2
 800031a:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 800031c:	2302      	movs	r3, #2
 800031e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8000320:	2300      	movs	r3, #0
 8000322:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000324:	2300      	movs	r3, #0
 8000326:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000328:	f107 0318 	add.w	r3, r7, #24
 800032c:	4618      	mov	r0, r3
 800032e:	f005 fb2d 	bl	800598c <HAL_RCC_OscConfig>
 8000332:	4603      	mov	r3, r0
 8000334:	2b00      	cmp	r3, #0
 8000336:	d001      	beq.n	800033c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000338:	f000 fc3e 	bl	8000bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800033c:	231f      	movs	r3, #31
 800033e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000340:	2303      	movs	r3, #3
 8000342:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000344:	2300      	movs	r3, #0
 8000346:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000348:	2300      	movs	r3, #0
 800034a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800034c:	2300      	movs	r3, #0
 800034e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000350:	2300      	movs	r3, #0
 8000352:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000354:	463b      	mov	r3, r7
 8000356:	2102      	movs	r1, #2
 8000358:	4618      	mov	r0, r3
 800035a:	f006 f9f3 	bl	8006744 <HAL_RCC_ClockConfig>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000364:	f000 fc28 	bl	8000bb8 <Error_Handler>
  }
}
 8000368:	bf00      	nop
 800036a:	3778      	adds	r7, #120	@ 0x78
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}

08000370 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b088      	sub	sp, #32
 8000374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000376:	463b      	mov	r3, r7
 8000378:	2220      	movs	r2, #32
 800037a:	2100      	movs	r1, #0
 800037c:	4618      	mov	r0, r3
 800037e:	f008 fb9d 	bl	8008abc <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000382:	4b96      	ldr	r3, [pc, #600]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000384:	4a96      	ldr	r2, [pc, #600]	@ (80005e0 <MX_ADC1_Init+0x270>)
 8000386:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000388:	4b94      	ldr	r3, [pc, #592]	@ (80005dc <MX_ADC1_Init+0x26c>)
 800038a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800038e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_14B;
 8000390:	4b92      	ldr	r3, [pc, #584]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000392:	2200      	movs	r2, #0
 8000394:	609a      	str	r2, [r3, #8]
  hadc1.Init.GainCompensation = 0;
 8000396:	4b91      	ldr	r3, [pc, #580]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000398:	2200      	movs	r2, #0
 800039a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800039c:	4b8f      	ldr	r3, [pc, #572]	@ (80005dc <MX_ADC1_Init+0x26c>)
 800039e:	2201      	movs	r2, #1
 80003a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80003a2:	4b8e      	ldr	r3, [pc, #568]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003a4:	2208      	movs	r2, #8
 80003a6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 80003a8:	4b8c      	ldr	r3, [pc, #560]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003aa:	2201      	movs	r2, #1
 80003ac:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80003ae:	4b8b      	ldr	r3, [pc, #556]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.NbrOfConversion = 15;
 80003b6:	4b89      	ldr	r3, [pc, #548]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003b8:	220f      	movs	r2, #15
 80003ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80003bc:	4b87      	ldr	r3, [pc, #540]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003be:	2200      	movs	r2, #0
 80003c0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003c4:	4b85      	ldr	r3, [pc, #532]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003c6:	2200      	movs	r2, #0
 80003c8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003ca:	4b84      	ldr	r3, [pc, #528]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80003d0:	4b82      	ldr	r3, [pc, #520]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80003d8:	4b80      	ldr	r3, [pc, #512]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003da:	2200      	movs	r2, #0
 80003dc:	669a      	str	r2, [r3, #104]	@ 0x68
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80003de:	4b7f      	ldr	r3, [pc, #508]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80003e4:	4b7d      	ldr	r3, [pc, #500]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	651a      	str	r2, [r3, #80]	@ 0x50
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80003ea:	4b7c      	ldr	r3, [pc, #496]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003ec:	2203      	movs	r2, #3
 80003ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80003f0:	4b7a      	ldr	r3, [pc, #488]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003f8:	4878      	ldr	r0, [pc, #480]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80003fa:	f001 fbdb 	bl	8001bb4 <HAL_ADC_Init>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000404:	f000 fbd8 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000408:	4b76      	ldr	r3, [pc, #472]	@ (80005e4 <MX_ADC1_Init+0x274>)
 800040a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800040c:	2306      	movs	r3, #6
 800040e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_5CYCLE;
 8000410:	2300      	movs	r3, #0
 8000412:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000414:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000418:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800041a:	2304      	movs	r3, #4
 800041c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800041e:	2300      	movs	r3, #0
 8000420:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000422:	463b      	mov	r3, r7
 8000424:	4619      	mov	r1, r3
 8000426:	486d      	ldr	r0, [pc, #436]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000428:	f002 f8fc 	bl	8002624 <HAL_ADC_ConfigChannel>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	d001      	beq.n	8000436 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000432:	f000 fbc1 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000436:	4b6c      	ldr	r3, [pc, #432]	@ (80005e8 <MX_ADC1_Init+0x278>)
 8000438:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800043a:	230c      	movs	r3, #12
 800043c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800043e:	463b      	mov	r3, r7
 8000440:	4619      	mov	r1, r3
 8000442:	4866      	ldr	r0, [pc, #408]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000444:	f002 f8ee 	bl	8002624 <HAL_ADC_ConfigChannel>
 8000448:	4603      	mov	r3, r0
 800044a:	2b00      	cmp	r3, #0
 800044c:	d001      	beq.n	8000452 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 800044e:	f000 fbb3 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000452:	4b66      	ldr	r3, [pc, #408]	@ (80005ec <MX_ADC1_Init+0x27c>)
 8000454:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000456:	2312      	movs	r3, #18
 8000458:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800045a:	463b      	mov	r3, r7
 800045c:	4619      	mov	r1, r3
 800045e:	485f      	ldr	r0, [pc, #380]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000460:	f002 f8e0 	bl	8002624 <HAL_ADC_ConfigChannel>
 8000464:	4603      	mov	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d001      	beq.n	800046e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 800046a:	f000 fba5 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800046e:	4b60      	ldr	r3, [pc, #384]	@ (80005f0 <MX_ADC1_Init+0x280>)
 8000470:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000472:	2318      	movs	r3, #24
 8000474:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000476:	463b      	mov	r3, r7
 8000478:	4619      	mov	r1, r3
 800047a:	4858      	ldr	r0, [pc, #352]	@ (80005dc <MX_ADC1_Init+0x26c>)
 800047c:	f002 f8d2 	bl	8002624 <HAL_ADC_ConfigChannel>
 8000480:	4603      	mov	r3, r0
 8000482:	2b00      	cmp	r3, #0
 8000484:	d001      	beq.n	800048a <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000486:	f000 fb97 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800048a:	4b5a      	ldr	r3, [pc, #360]	@ (80005f4 <MX_ADC1_Init+0x284>)
 800048c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800048e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000492:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000494:	463b      	mov	r3, r7
 8000496:	4619      	mov	r1, r3
 8000498:	4850      	ldr	r0, [pc, #320]	@ (80005dc <MX_ADC1_Init+0x26c>)
 800049a:	f002 f8c3 	bl	8002624 <HAL_ADC_ConfigChannel>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 80004a4:	f000 fb88 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004a8:	4b53      	ldr	r3, [pc, #332]	@ (80005f8 <MX_ADC1_Init+0x288>)
 80004aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80004ac:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80004b0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004b2:	463b      	mov	r3, r7
 80004b4:	4619      	mov	r1, r3
 80004b6:	4849      	ldr	r0, [pc, #292]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80004b8:	f002 f8b4 	bl	8002624 <HAL_ADC_ConfigChannel>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_ADC1_Init+0x156>
  {
    Error_Handler();
 80004c2:	f000 fb79 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80004c6:	4b4d      	ldr	r3, [pc, #308]	@ (80005fc <MX_ADC1_Init+0x28c>)
 80004c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80004ca:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 80004ce:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004d0:	463b      	mov	r3, r7
 80004d2:	4619      	mov	r1, r3
 80004d4:	4841      	ldr	r0, [pc, #260]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80004d6:	f002 f8a5 	bl	8002624 <HAL_ADC_ConfigChannel>
 80004da:	4603      	mov	r3, r0
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d001      	beq.n	80004e4 <MX_ADC1_Init+0x174>
  {
    Error_Handler();
 80004e0:	f000 fb6a 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80004e4:	4b46      	ldr	r3, [pc, #280]	@ (8000600 <MX_ADC1_Init+0x290>)
 80004e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80004e8:	f44f 7389 	mov.w	r3, #274	@ 0x112
 80004ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004ee:	463b      	mov	r3, r7
 80004f0:	4619      	mov	r1, r3
 80004f2:	483a      	ldr	r0, [pc, #232]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80004f4:	f002 f896 	bl	8002624 <HAL_ADC_ConfigChannel>
 80004f8:	4603      	mov	r3, r0
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d001      	beq.n	8000502 <MX_ADC1_Init+0x192>
  {
    Error_Handler();
 80004fe:	f000 fb5b 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000502:	4b40      	ldr	r3, [pc, #256]	@ (8000604 <MX_ADC1_Init+0x294>)
 8000504:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000506:	f44f 738c 	mov.w	r3, #280	@ 0x118
 800050a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800050c:	463b      	mov	r3, r7
 800050e:	4619      	mov	r1, r3
 8000510:	4832      	ldr	r0, [pc, #200]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000512:	f002 f887 	bl	8002624 <HAL_ADC_ConfigChannel>
 8000516:	4603      	mov	r3, r0
 8000518:	2b00      	cmp	r3, #0
 800051a:	d001      	beq.n	8000520 <MX_ADC1_Init+0x1b0>
  {
    Error_Handler();
 800051c:	f000 fb4c 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000520:	4b39      	ldr	r3, [pc, #228]	@ (8000608 <MX_ADC1_Init+0x298>)
 8000522:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000524:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000528:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800052a:	463b      	mov	r3, r7
 800052c:	4619      	mov	r1, r3
 800052e:	482b      	ldr	r0, [pc, #172]	@ (80005dc <MX_ADC1_Init+0x26c>)
 8000530:	f002 f878 	bl	8002624 <HAL_ADC_ConfigChannel>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <MX_ADC1_Init+0x1ce>
  {
    Error_Handler();
 800053a:	f000 fb3d 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800053e:	4b33      	ldr	r3, [pc, #204]	@ (800060c <MX_ADC1_Init+0x29c>)
 8000540:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_11;
 8000542:	f240 2306 	movw	r3, #518	@ 0x206
 8000546:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000548:	463b      	mov	r3, r7
 800054a:	4619      	mov	r1, r3
 800054c:	4823      	ldr	r0, [pc, #140]	@ (80005dc <MX_ADC1_Init+0x26c>)
 800054e:	f002 f869 	bl	8002624 <HAL_ADC_ConfigChannel>
 8000552:	4603      	mov	r3, r0
 8000554:	2b00      	cmp	r3, #0
 8000556:	d001      	beq.n	800055c <MX_ADC1_Init+0x1ec>
  {
    Error_Handler();
 8000558:	f000 fb2e 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800055c:	4b2c      	ldr	r3, [pc, #176]	@ (8000610 <MX_ADC1_Init+0x2a0>)
 800055e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_12;
 8000560:	f44f 7303 	mov.w	r3, #524	@ 0x20c
 8000564:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000566:	463b      	mov	r3, r7
 8000568:	4619      	mov	r1, r3
 800056a:	481c      	ldr	r0, [pc, #112]	@ (80005dc <MX_ADC1_Init+0x26c>)
 800056c:	f002 f85a 	bl	8002624 <HAL_ADC_ConfigChannel>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <MX_ADC1_Init+0x20a>
  {
    Error_Handler();
 8000576:	f000 fb1f 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800057a:	4b26      	ldr	r3, [pc, #152]	@ (8000614 <MX_ADC1_Init+0x2a4>)
 800057c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_13;
 800057e:	f240 2312 	movw	r3, #530	@ 0x212
 8000582:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000584:	463b      	mov	r3, r7
 8000586:	4619      	mov	r1, r3
 8000588:	4814      	ldr	r0, [pc, #80]	@ (80005dc <MX_ADC1_Init+0x26c>)
 800058a:	f002 f84b 	bl	8002624 <HAL_ADC_ConfigChannel>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_ADC1_Init+0x228>
  {
    Error_Handler();
 8000594:	f000 fb10 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <MX_ADC1_Init+0x2a8>)
 800059a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_14;
 800059c:	f44f 7306 	mov.w	r3, #536	@ 0x218
 80005a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005a2:	463b      	mov	r3, r7
 80005a4:	4619      	mov	r1, r3
 80005a6:	480d      	ldr	r0, [pc, #52]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80005a8:	f002 f83c 	bl	8002624 <HAL_ADC_ConfigChannel>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d001      	beq.n	80005b6 <MX_ADC1_Init+0x246>
  {
    Error_Handler();
 80005b2:	f000 fb01 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 80005b6:	4b19      	ldr	r3, [pc, #100]	@ (800061c <MX_ADC1_Init+0x2ac>)
 80005b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_15;
 80005ba:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80005be:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c0:	463b      	mov	r3, r7
 80005c2:	4619      	mov	r1, r3
 80005c4:	4805      	ldr	r0, [pc, #20]	@ (80005dc <MX_ADC1_Init+0x26c>)
 80005c6:	f002 f82d 	bl	8002624 <HAL_ADC_ConfigChannel>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_ADC1_Init+0x264>
  {
    Error_Handler();
 80005d0:	f000 faf2 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005d4:	bf00      	nop
 80005d6:	3720      	adds	r7, #32
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	200000c4 	.word	0x200000c4
 80005e0:	42028000 	.word	0x42028000
 80005e4:	04000002 	.word	0x04000002
 80005e8:	08000004 	.word	0x08000004
 80005ec:	0c000008 	.word	0x0c000008
 80005f0:	10000010 	.word	0x10000010
 80005f4:	14000020 	.word	0x14000020
 80005f8:	18000040 	.word	0x18000040
 80005fc:	1c000080 	.word	0x1c000080
 8000600:	20000100 	.word	0x20000100
 8000604:	2e000800 	.word	0x2e000800
 8000608:	32001000 	.word	0x32001000
 800060c:	36002000 	.word	0x36002000
 8000610:	3a004000 	.word	0x3a004000
 8000614:	3e008000 	.word	0x3e008000
 8000618:	42010000 	.word	0x42010000
 800061c:	46020000 	.word	0x46020000

08000620 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b08e      	sub	sp, #56	@ 0x38
 8000624:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000626:	f107 0308 	add.w	r3, r7, #8
 800062a:	2230      	movs	r2, #48	@ 0x30
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f008 fa44 	bl	8008abc <memset>
  DAC_AutonomousModeConfTypeDef sAutonomousMode = {0};
 8000634:	2300      	movs	r3, #0
 8000636:	607b      	str	r3, [r7, #4]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000638:	4b24      	ldr	r3, [pc, #144]	@ (80006cc <MX_DAC1_Init+0xac>)
 800063a:	4a25      	ldr	r2, [pc, #148]	@ (80006d0 <MX_DAC1_Init+0xb0>)
 800063c:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800063e:	4823      	ldr	r0, [pc, #140]	@ (80006cc <MX_DAC1_Init+0xac>)
 8000640:	f003 f884 	bl	800374c <HAL_DAC_Init>
 8000644:	4603      	mov	r3, r0
 8000646:	2b00      	cmp	r3, #0
 8000648:	d001      	beq.n	800064e <MX_DAC1_Init+0x2e>
  {
    Error_Handler();
 800064a:	f000 fab5 	bl	8000bb8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 800064e:	2300      	movs	r3, #0
 8000650:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000652:	2300      	movs	r3, #0
 8000654:	743b      	strb	r3, [r7, #16]
  sConfig.DAC_SignedFormat = DISABLE;
 8000656:	2300      	movs	r3, #0
 8000658:	747b      	strb	r3, [r7, #17]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_ENABLE;
 800065a:	2304      	movs	r3, #4
 800065c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800065e:	2300      	movs	r3, #0
 8000660:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000662:	2300      	movs	r3, #0
 8000664:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8000666:	2301      	movs	r3, #1
 8000668:	623b      	str	r3, [r7, #32]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800066a:	2300      	movs	r3, #0
 800066c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.DAC_SampleAndHoldConfig.DAC_SampleTime = 11;
 800066e:	230b      	movs	r3, #11
 8000670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfig.DAC_SampleAndHoldConfig.DAC_HoldTime = 62;
 8000672:	233e      	movs	r3, #62	@ 0x3e
 8000674:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfig.DAC_SampleAndHoldConfig.DAC_RefreshTime = 4;
 8000676:	2304      	movs	r3, #4
 8000678:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800067a:	f107 0308 	add.w	r3, r7, #8
 800067e:	2200      	movs	r2, #0
 8000680:	4619      	mov	r1, r3
 8000682:	4812      	ldr	r0, [pc, #72]	@ (80006cc <MX_DAC1_Init+0xac>)
 8000684:	f003 f884 	bl	8003790 <HAL_DAC_ConfigChannel>
 8000688:	4603      	mov	r3, r0
 800068a:	2b00      	cmp	r3, #0
 800068c:	d001      	beq.n	8000692 <MX_DAC1_Init+0x72>
  {
    Error_Handler();
 800068e:	f000 fa93 	bl	8000bb8 <Error_Handler>
  }

  /** Configure Autonomous Mode
  */
  sAutonomousMode.AutonomousModeState = DAC_AUTONOMOUS_MODE_DISABLE;
 8000692:	2300      	movs	r3, #0
 8000694:	607b      	str	r3, [r7, #4]
  if (HAL_DACEx_SetConfigAutonomousMode(&hdac1, &sAutonomousMode) != HAL_OK)
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	4619      	mov	r1, r3
 800069a:	480c      	ldr	r0, [pc, #48]	@ (80006cc <MX_DAC1_Init+0xac>)
 800069c:	f003 fa18 	bl	8003ad0 <HAL_DACEx_SetConfigAutonomousMode>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_DAC1_Init+0x8a>
  {
    Error_Handler();
 80006a6:	f000 fa87 	bl	8000bb8 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80006aa:	f107 0308 	add.w	r3, r7, #8
 80006ae:	2210      	movs	r2, #16
 80006b0:	4619      	mov	r1, r3
 80006b2:	4806      	ldr	r0, [pc, #24]	@ (80006cc <MX_DAC1_Init+0xac>)
 80006b4:	f003 f86c 	bl	8003790 <HAL_DAC_ConfigChannel>
 80006b8:	4603      	mov	r3, r0
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d001      	beq.n	80006c2 <MX_DAC1_Init+0xa2>
  {
    Error_Handler();
 80006be:	f000 fa7b 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80006c2:	bf00      	nop
 80006c4:	3738      	adds	r7, #56	@ 0x38
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	20000204 	.word	0x20000204
 80006d0:	46021800 	.word	0x46021800

080006d4 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80006d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 80006da:	4a20      	ldr	r2, [pc, #128]	@ (800075c <MX_FDCAN1_Init+0x88>)
 80006dc:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80006de:	4b1e      	ldr	r3, [pc, #120]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80006e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80006ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 80006f0:	4b19      	ldr	r3, [pc, #100]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80006f6:	4b18      	ldr	r3, [pc, #96]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80006fc:	4b16      	ldr	r3, [pc, #88]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 80006fe:	2200      	movs	r2, #0
 8000700:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8000702:	4b15      	ldr	r3, [pc, #84]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000704:	2204      	movs	r2, #4
 8000706:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000708:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 800070a:	2201      	movs	r2, #1
 800070c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800070e:	4b12      	ldr	r3, [pc, #72]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000710:	220d      	movs	r2, #13
 8000712:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000714:	4b10      	ldr	r3, [pc, #64]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000716:	2202      	movs	r2, #2
 8000718:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 800071c:	2201      	movs	r2, #1
 800071e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000720:	4b0d      	ldr	r3, [pc, #52]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000722:	2201      	movs	r2, #1
 8000724:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000728:	2201      	movs	r2, #1
 800072a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 800072e:	2201      	movs	r2, #1
 8000730:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000734:	2200      	movs	r2, #0
 8000736:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 800073a:	2200      	movs	r2, #0
 800073c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800073e:	4b06      	ldr	r3, [pc, #24]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000740:	2200      	movs	r2, #0
 8000742:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000744:	4804      	ldr	r0, [pc, #16]	@ (8000758 <MX_FDCAN1_Init+0x84>)
 8000746:	f004 faf1 	bl	8004d2c <HAL_FDCAN_Init>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000750:	f000 fa32 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000754:	bf00      	nop
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20000218 	.word	0x20000218
 800075c:	4000a400 	.word	0x4000a400

08000760 <MX_GPDMA1_Init>:
  * @brief GPDMA1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPDMA1_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 8000766:	4b0d      	ldr	r3, [pc, #52]	@ (800079c <MX_GPDMA1_Init+0x3c>)
 8000768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800076c:	4a0b      	ldr	r2, [pc, #44]	@ (800079c <MX_GPDMA1_Init+0x3c>)
 800076e:	f043 0301 	orr.w	r3, r3, #1
 8000772:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 8000776:	4b09      	ldr	r3, [pc, #36]	@ (800079c <MX_GPDMA1_Init+0x3c>)
 8000778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800077c:	f003 0301 	and.w	r3, r3, #1
 8000780:	607b      	str	r3, [r7, #4]
 8000782:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8000784:	2200      	movs	r2, #0
 8000786:	2100      	movs	r1, #0
 8000788:	201d      	movs	r0, #29
 800078a:	f002 ff03 	bl	8003594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 800078e:	201d      	movs	r0, #29
 8000790:	f002 ff1a 	bl	80035c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8000794:	bf00      	nop
 8000796:	3708      	adds	r7, #8
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	46020c00 	.word	0x46020c00

080007a0 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache (default 2-ways set associative cache)
  */
  if (HAL_ICACHE_Enable() != HAL_OK)
 80007a4:	f005 f846 	bl	8005834 <HAL_ICACHE_Enable>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ICACHE_Init+0x12>
  {
    Error_Handler();
 80007ae:	f000 fa03 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
	...

080007b8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 80007be:	1d3b      	adds	r3, r7, #4
 80007c0:	2200      	movs	r2, #0
 80007c2:	601a      	str	r2, [r3, #0]
 80007c4:	605a      	str	r2, [r3, #4]
 80007c6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80007c8:	4b31      	ldr	r3, [pc, #196]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007ca:	4a32      	ldr	r2, [pc, #200]	@ (8000894 <MX_SPI2_Init+0xdc>)
 80007cc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80007ce:	4b30      	ldr	r3, [pc, #192]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007d0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80007d4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80007d6:	4b2e      	ldr	r3, [pc, #184]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80007dc:	4b2c      	ldr	r3, [pc, #176]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007de:	2207      	movs	r2, #7
 80007e0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007e2:	4b2b      	ldr	r3, [pc, #172]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 80007e8:	4b29      	ldr	r3, [pc, #164]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007ea:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80007ee:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80007f0:	4b27      	ldr	r3, [pc, #156]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007f2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80007f6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80007f8:	4b25      	ldr	r3, [pc, #148]	@ (8000890 <MX_SPI2_Init+0xd8>)
 80007fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80007fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000800:	4b23      	ldr	r3, [pc, #140]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000802:	2200      	movs	r2, #0
 8000804:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000806:	4b22      	ldr	r3, [pc, #136]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000808:	2200      	movs	r2, #0
 800080a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800080c:	4b20      	ldr	r3, [pc, #128]	@ (8000890 <MX_SPI2_Init+0xd8>)
 800080e:	2200      	movs	r2, #0
 8000810:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 8000812:	4b1f      	ldr	r3, [pc, #124]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000814:	2207      	movs	r2, #7
 8000816:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000818:	4b1d      	ldr	r3, [pc, #116]	@ (8000890 <MX_SPI2_Init+0xd8>)
 800081a:	2200      	movs	r2, #0
 800081c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800081e:	4b1c      	ldr	r3, [pc, #112]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000820:	2200      	movs	r2, #0
 8000822:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000824:	4b1a      	ldr	r3, [pc, #104]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000826:	2200      	movs	r2, #0
 8000828:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800082a:	4b19      	ldr	r3, [pc, #100]	@ (8000890 <MX_SPI2_Init+0xd8>)
 800082c:	2200      	movs	r2, #0
 800082e:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000830:	4b17      	ldr	r3, [pc, #92]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000832:	2200      	movs	r2, #0
 8000834:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000836:	4b16      	ldr	r3, [pc, #88]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000838:	2200      	movs	r2, #0
 800083a:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800083c:	4b14      	ldr	r3, [pc, #80]	@ (8000890 <MX_SPI2_Init+0xd8>)
 800083e:	2200      	movs	r2, #0
 8000840:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000842:	4b13      	ldr	r3, [pc, #76]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000844:	2200      	movs	r2, #0
 8000846:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8000848:	4b11      	ldr	r3, [pc, #68]	@ (8000890 <MX_SPI2_Init+0xd8>)
 800084a:	2200      	movs	r2, #0
 800084c:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800084e:	4b10      	ldr	r3, [pc, #64]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000850:	2200      	movs	r2, #0
 8000852:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000854:	480e      	ldr	r0, [pc, #56]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000856:	f007 f9e1 	bl	8007c1c <HAL_SPI_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_SPI2_Init+0xac>
  {
    Error_Handler();
 8000860:	f000 f9aa 	bl	8000bb8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 8000864:	2300      	movs	r3, #0
 8000866:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 8000868:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800086c:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	4619      	mov	r1, r3
 8000876:	4806      	ldr	r0, [pc, #24]	@ (8000890 <MX_SPI2_Init+0xd8>)
 8000878:	f007 fdc1 	bl	80083fe <HAL_SPIEx_SetConfigAutonomousMode>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <MX_SPI2_Init+0xce>
  {
    Error_Handler();
 8000882:	f000 f999 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000886:	bf00      	nop
 8000888:	3710      	adds	r7, #16
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	2000027c 	.word	0x2000027c
 8000894:	40003800 	.word	0x40003800

08000898 <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_TIM17_Init+0x48>)
 800089e:	4a11      	ldr	r2, [pc, #68]	@ (80008e4 <MX_TIM17_Init+0x4c>)
 80008a0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 6400-1;
 80008a2:	4b0f      	ldr	r3, [pc, #60]	@ (80008e0 <MX_TIM17_Init+0x48>)
 80008a4:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80008a8:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008aa:	4b0d      	ldr	r3, [pc, #52]	@ (80008e0 <MX_TIM17_Init+0x48>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 80008b0:	4b0b      	ldr	r3, [pc, #44]	@ (80008e0 <MX_TIM17_Init+0x48>)
 80008b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80008b6:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b8:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <MX_TIM17_Init+0x48>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80008be:	4b08      	ldr	r3, [pc, #32]	@ (80008e0 <MX_TIM17_Init+0x48>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c4:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <MX_TIM17_Init+0x48>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80008ca:	4805      	ldr	r0, [pc, #20]	@ (80008e0 <MX_TIM17_Init+0x48>)
 80008cc:	f007 fdd8 	bl	8008480 <HAL_TIM_Base_Init>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 80008d6:	f000 f96f 	bl	8000bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	2000030c 	.word	0x2000030c
 80008e4:	40014800 	.word	0x40014800

080008e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	@ 0x28
 80008ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	2200      	movs	r2, #0
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	605a      	str	r2, [r3, #4]
 80008f8:	609a      	str	r2, [r3, #8]
 80008fa:	60da      	str	r2, [r3, #12]
 80008fc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008fe:	4b97      	ldr	r3, [pc, #604]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000900:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000904:	4a95      	ldr	r2, [pc, #596]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000906:	f043 0304 	orr.w	r3, r3, #4
 800090a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800090e:	4b93      	ldr	r3, [pc, #588]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000910:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000914:	f003 0304 	and.w	r3, r3, #4
 8000918:	613b      	str	r3, [r7, #16]
 800091a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800091c:	4b8f      	ldr	r3, [pc, #572]	@ (8000b5c <MX_GPIO_Init+0x274>)
 800091e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000922:	4a8e      	ldr	r2, [pc, #568]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000928:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800092c:	4b8b      	ldr	r3, [pc, #556]	@ (8000b5c <MX_GPIO_Init+0x274>)
 800092e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b88      	ldr	r3, [pc, #544]	@ (8000b5c <MX_GPIO_Init+0x274>)
 800093c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000940:	4a86      	ldr	r2, [pc, #536]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000942:	f043 0301 	orr.w	r3, r3, #1
 8000946:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800094a:	4b84      	ldr	r3, [pc, #528]	@ (8000b5c <MX_GPIO_Init+0x274>)
 800094c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000950:	f003 0301 	and.w	r3, r3, #1
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000958:	4b80      	ldr	r3, [pc, #512]	@ (8000b5c <MX_GPIO_Init+0x274>)
 800095a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800095e:	4a7f      	ldr	r2, [pc, #508]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000960:	f043 0302 	orr.w	r3, r3, #2
 8000964:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000968:	4b7c      	ldr	r3, [pc, #496]	@ (8000b5c <MX_GPIO_Init+0x274>)
 800096a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800096e:	f003 0302 	and.w	r3, r3, #2
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000976:	4b79      	ldr	r3, [pc, #484]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000978:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800097c:	4a77      	ldr	r2, [pc, #476]	@ (8000b5c <MX_GPIO_Init+0x274>)
 800097e:	f043 0308 	orr.w	r3, r3, #8
 8000982:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000986:	4b75      	ldr	r3, [pc, #468]	@ (8000b5c <MX_GPIO_Init+0x274>)
 8000988:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800098c:	f003 0308 	and.w	r3, r3, #8
 8000990:	603b      	str	r3, [r7, #0]
 8000992:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_CE_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8000994:	2201      	movs	r2, #1
 8000996:	f44f 5127 	mov.w	r1, #10688	@ 0x29c0
 800099a:	4871      	ldr	r0, [pc, #452]	@ (8000b60 <MX_GPIO_Init+0x278>)
 800099c:	f004 fef6 	bl	800578c <HAL_GPIO_WritePin>
                          |LED_Ind_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P_TE_Pin|Unused1_Pin|Unused4_Pin|Unused5_Pin
 80009a0:	2200      	movs	r2, #0
 80009a2:	f44f 4156 	mov.w	r1, #54784	@ 0xd600
 80009a6:	486e      	ldr	r0, [pc, #440]	@ (8000b60 <MX_GPIO_Init+0x278>)
 80009a8:	f004 fef0 	bl	800578c <HAL_GPIO_WritePin>
                          |Unused6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Unused2_Pin|Unused3_Pin|P_SEL_Pin|P_PROG2_Pin, GPIO_PIN_RESET);
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 51b8 	mov.w	r1, #5888	@ 0x1700
 80009b2:	486c      	ldr	r0, [pc, #432]	@ (8000b64 <MX_GPIO_Init+0x27c>)
 80009b4:	f004 feea 	bl	800578c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STB_GPIO_Port, CAN_STB_Pin, GPIO_PIN_SET);
 80009b8:	2201      	movs	r2, #1
 80009ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009be:	486a      	ldr	r0, [pc, #424]	@ (8000b68 <MX_GPIO_Init+0x280>)
 80009c0:	f004 fee4 	bl	800578c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_CS_GPIO_Port, BLE_CS_Pin, GPIO_PIN_SET);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2104      	movs	r1, #4
 80009c8:	4868      	ldr	r0, [pc, #416]	@ (8000b6c <MX_GPIO_Init+0x284>)
 80009ca:	f004 fedf 	bl	800578c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLE_RST_GPIO_Port, BLE_RST_Pin, GPIO_PIN_SET);
 80009ce:	2201      	movs	r2, #1
 80009d0:	2180      	movs	r1, #128	@ 0x80
 80009d2:	4864      	ldr	r0, [pc, #400]	@ (8000b64 <MX_GPIO_Init+0x27c>)
 80009d4:	f004 feda 	bl	800578c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : P_CE_Pin */
  GPIO_InitStruct.Pin = P_CE_Pin;
 80009d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009de:	2301      	movs	r3, #1
 80009e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009e2:	2301      	movs	r3, #1
 80009e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	2300      	movs	r3, #0
 80009e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_CE_GPIO_Port, &GPIO_InitStruct);
 80009ea:	f107 0314 	add.w	r3, r7, #20
 80009ee:	4619      	mov	r1, r3
 80009f0:	485b      	ldr	r0, [pc, #364]	@ (8000b60 <MX_GPIO_Init+0x278>)
 80009f2:	f004 fceb 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pin : P_TE_Pin */
  GPIO_InitStruct.Pin = P_TE_Pin;
 80009f6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80009fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009fc:	2301      	movs	r3, #1
 80009fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a00:	2302      	movs	r3, #2
 8000a02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P_TE_GPIO_Port, &GPIO_InitStruct);
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4854      	ldr	r0, [pc, #336]	@ (8000b60 <MX_GPIO_Init+0x278>)
 8000a10:	f004 fcdc 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused1_Pin SPI2_CS1_Pin SPI2_CS2_Pin SPI2_CS3_Pin
                           Unused4_Pin Unused5_Pin Unused6_Pin */
  GPIO_InitStruct.Pin = Unused1_Pin|SPI2_CS1_Pin|SPI2_CS2_Pin|SPI2_CS3_Pin
 8000a14:	f249 73c0 	movw	r3, #38848	@ 0x97c0
 8000a18:	617b      	str	r3, [r7, #20]
                          |Unused4_Pin|Unused5_Pin|Unused6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a22:	2300      	movs	r3, #0
 8000a24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a26:	f107 0314 	add.w	r3, r7, #20
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	484c      	ldr	r0, [pc, #304]	@ (8000b60 <MX_GPIO_Init+0x278>)
 8000a2e:	f004 fccd 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pins : Unused2_Pin Unused3_Pin */
  GPIO_InitStruct.Pin = Unused2_Pin|Unused3_Pin;
 8000a32:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000a36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a40:	2300      	movs	r3, #0
 8000a42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4846      	ldr	r0, [pc, #280]	@ (8000b64 <MX_GPIO_Init+0x27c>)
 8000a4c:	f004 fcbe 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pins : C1_INTN_Pin C2_INTN_Pin C3_INTN_Pin */
  GPIO_InitStruct.Pin = C1_INTN_Pin|C2_INTN_Pin|C3_INTN_Pin;
 8000a50:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000a54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a56:	4b46      	ldr	r3, [pc, #280]	@ (8000b70 <MX_GPIO_Init+0x288>)
 8000a58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a5e:	f107 0314 	add.w	r3, r7, #20
 8000a62:	4619      	mov	r1, r3
 8000a64:	4840      	ldr	r0, [pc, #256]	@ (8000b68 <MX_GPIO_Init+0x280>)
 8000a66:	f004 fcb1 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN_STB_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin;
 8000a6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000a6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a70:	2301      	movs	r3, #1
 8000a72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN_STB_GPIO_Port, &GPIO_InitStruct);
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	4619      	mov	r1, r3
 8000a82:	4839      	ldr	r0, [pc, #228]	@ (8000b68 <MX_GPIO_Init+0x280>)
 8000a84:	f004 fca2 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Ind_Pin */
  GPIO_InitStruct.Pin = LED_Ind_Pin;
 8000a88:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000a8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000a8e:	2311      	movs	r3, #17
 8000a90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a92:	2300      	movs	r3, #0
 8000a94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a96:	2300      	movs	r3, #0
 8000a98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_Ind_GPIO_Port, &GPIO_InitStruct);
 8000a9a:	f107 0314 	add.w	r3, r7, #20
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	482f      	ldr	r0, [pc, #188]	@ (8000b60 <MX_GPIO_Init+0x278>)
 8000aa2:	f004 fc93 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_CS_Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin;
 8000aa6:	2304      	movs	r3, #4
 8000aa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_CS_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	482b      	ldr	r0, [pc, #172]	@ (8000b6c <MX_GPIO_Init+0x284>)
 8000abe:	f004 fc85 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_EXTI_Pin */
  GPIO_InitStruct.Pin = BLE_EXTI_Pin;
 8000ac2:	2340      	movs	r3, #64	@ 0x40
 8000ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ac6:	4b2b      	ldr	r3, [pc, #172]	@ (8000b74 <MX_GPIO_Init+0x28c>)
 8000ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BLE_EXTI_GPIO_Port, &GPIO_InitStruct);
 8000ace:	f107 0314 	add.w	r3, r7, #20
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4823      	ldr	r0, [pc, #140]	@ (8000b64 <MX_GPIO_Init+0x27c>)
 8000ad6:	f004 fc79 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BLE_RST_Pin */
  GPIO_InitStruct.Pin = BLE_RST_Pin;
 8000ada:	2380      	movs	r3, #128	@ 0x80
 8000adc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000ade:	2311      	movs	r3, #17
 8000ae0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BLE_RST_GPIO_Port, &GPIO_InitStruct);
 8000aea:	f107 0314 	add.w	r3, r7, #20
 8000aee:	4619      	mov	r1, r3
 8000af0:	481c      	ldr	r0, [pc, #112]	@ (8000b64 <MX_GPIO_Init+0x27c>)
 8000af2:	f004 fc6b 	bl	80053cc <HAL_GPIO_Init>

  /*Configure GPIO pins : P_SEL_Pin P_PROG2_Pin */
  GPIO_InitStruct.Pin = P_SEL_Pin|P_PROG2_Pin;
 8000af6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000afa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000afc:	2301      	movs	r3, #1
 8000afe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b04:	2300      	movs	r3, #0
 8000b06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4815      	ldr	r0, [pc, #84]	@ (8000b64 <MX_GPIO_Init+0x27c>)
 8000b10:	f004 fc5c 	bl	80053cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI6_IRQn, 0, 0);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2100      	movs	r1, #0
 8000b18:	2011      	movs	r0, #17
 8000b1a:	f002 fd3b 	bl	8003594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI6_IRQn);
 8000b1e:	2011      	movs	r0, #17
 8000b20:	f002 fd52 	bl	80035c8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI8_IRQn, 0, 0);
 8000b24:	2200      	movs	r2, #0
 8000b26:	2100      	movs	r1, #0
 8000b28:	2013      	movs	r0, #19
 8000b2a:	f002 fd33 	bl	8003594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI8_IRQn);
 8000b2e:	2013      	movs	r0, #19
 8000b30:	f002 fd4a 	bl	80035c8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_IRQn, 0, 0);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2100      	movs	r1, #0
 8000b38:	2014      	movs	r0, #20
 8000b3a:	f002 fd2b 	bl	8003594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_IRQn);
 8000b3e:	2014      	movs	r0, #20
 8000b40:	f002 fd42 	bl	80035c8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI10_IRQn, 0, 0);
 8000b44:	2200      	movs	r2, #0
 8000b46:	2100      	movs	r1, #0
 8000b48:	2015      	movs	r0, #21
 8000b4a:	f002 fd23 	bl	8003594 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI10_IRQn);
 8000b4e:	2015      	movs	r0, #21
 8000b50:	f002 fd3a 	bl	80035c8 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b54:	bf00      	nop
 8000b56:	3728      	adds	r7, #40	@ 0x28
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	46020c00 	.word	0x46020c00
 8000b60:	42020800 	.word	0x42020800
 8000b64:	42020400 	.word	0x42020400
 8000b68:	42020000 	.word	0x42020000
 8000b6c:	42020c00 	.word	0x42020c00
 8000b70:	10210000 	.word	0x10210000
 8000b74:	10110000 	.word	0x10110000

08000b78 <P_Charger_Init>:

/* USER CODE BEGIN 4 */

static void P_Charger_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
	if(P_SEL == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_SEL_Pin, GPIO_PIN_RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b82:	480b      	ldr	r0, [pc, #44]	@ (8000bb0 <P_Charger_Init+0x38>)
 8000b84:	f004 fe02 	bl	800578c <HAL_GPIO_WritePin>
	if(P_PROG2 == 0)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_RESET);
	}else if(P_PROG2 == 1)
	{
		HAL_GPIO_WritePin(GPIOB, P_PROG2_Pin, GPIO_PIN_SET);
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b8e:	4808      	ldr	r0, [pc, #32]	@ (8000bb0 <P_Charger_Init+0x38>)
 8000b90:	f004 fdfc 	bl	800578c <HAL_GPIO_WritePin>
	if(P_TE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_SET);
	}else if(P_TE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_TE_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b9a:	4806      	ldr	r0, [pc, #24]	@ (8000bb4 <P_Charger_Init+0x3c>)
 8000b9c:	f004 fdf6 	bl	800578c <HAL_GPIO_WritePin>
	if(P_CE == 0)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_RESET);
	}else if(P_CE == 1)
	{
		HAL_GPIO_WritePin(GPIOC, P_CE_Pin, GPIO_PIN_SET);
 8000ba0:	2201      	movs	r2, #1
 8000ba2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ba6:	4803      	ldr	r0, [pc, #12]	@ (8000bb4 <P_Charger_Init+0x3c>)
 8000ba8:	f004 fdf0 	bl	800578c <HAL_GPIO_WritePin>
	}
}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	42020400 	.word	0x42020400
 8000bb4:	42020800 	.word	0x42020800

08000bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bbc:	b672      	cpsid	i
}
 8000bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <Error_Handler+0x8>

08000bc4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000bca:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000bd0:	4a08      	ldr	r2, [pc, #32]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bd2:	f043 0304 	orr.w	r3, r3, #4
 8000bd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000bda:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <HAL_MspInit+0x30>)
 8000bdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000be0:	f003 0304 	and.w	r3, r3, #4
 8000be4:	607b      	str	r3, [r7, #4]
 8000be6:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddA();
 8000be8:	f004 fec0 	bl	800596c <HAL_PWREx_EnableVddA>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bec:	bf00      	nop
 8000bee:	3708      	adds	r7, #8
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	46020c00 	.word	0x46020c00

08000bf8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b0d6      	sub	sp, #344	@ 0x158
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000c02:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000c06:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c08:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	601a      	str	r2, [r3, #0]
 8000c10:	605a      	str	r2, [r3, #4]
 8000c12:	609a      	str	r2, [r3, #8]
 8000c14:	60da      	str	r2, [r3, #12]
 8000c16:	611a      	str	r2, [r3, #16]
  DMA_NodeConfTypeDef NodeConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c18:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000c1c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000c20:	4618      	mov	r0, r3
 8000c22:	23c0      	movs	r3, #192	@ 0xc0
 8000c24:	461a      	mov	r2, r3
 8000c26:	2100      	movs	r1, #0
 8000c28:	f007 ff48 	bl	8008abc <memset>
  if(hadc->Instance==ADC1)
 8000c2c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000c30:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a9e      	ldr	r2, [pc, #632]	@ (8000eb4 <HAL_ADC_MspInit+0x2bc>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	f040 8135 	bne.w	8000eaa <HAL_ADC_MspInit+0x2b2>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 8000c40:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000c44:	f5a3 71a0 	sub.w	r1, r3, #320	@ 0x140
 8000c48:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 8000c54:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000c58:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8000c5c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c60:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c64:	f107 0318 	add.w	r3, r7, #24
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f006 f903 	bl	8006e74 <HAL_RCCEx_PeriphCLKConfig>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <HAL_ADC_MspInit+0x80>
    {
      Error_Handler();
 8000c74:	f7ff ffa0 	bl	8000bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000c78:	4b8f      	ldr	r3, [pc, #572]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c7e:	4a8e      	ldr	r2, [pc, #568]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000c80:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c84:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000c88:	4b8b      	ldr	r3, [pc, #556]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000c8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000c8e:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8000c92:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000c96:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000ca0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8000ca4:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca6:	4b84      	ldr	r3, [pc, #528]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000ca8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cac:	4a82      	ldr	r2, [pc, #520]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000cae:	f043 0304 	orr.w	r3, r3, #4
 8000cb2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000cb6:	4b80      	ldr	r3, [pc, #512]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000cb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cbc:	f003 0204 	and.w	r2, r3, #4
 8000cc0:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000cc4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8000cc8:	601a      	str	r2, [r3, #0]
 8000cca:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000cce:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8000cd2:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd4:	4b78      	ldr	r3, [pc, #480]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000cd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cda:	4a77      	ldr	r2, [pc, #476]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000cdc:	f043 0301 	orr.w	r3, r3, #1
 8000ce0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ce4:	4b74      	ldr	r3, [pc, #464]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000cea:	f003 0201 	and.w	r2, r3, #1
 8000cee:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000cf2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000cfc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8000d00:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b6d      	ldr	r3, [pc, #436]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000d04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d08:	4a6b      	ldr	r2, [pc, #428]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000d0a:	f043 0302 	orr.w	r3, r3, #2
 8000d0e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000d12:	4b69      	ldr	r3, [pc, #420]	@ (8000eb8 <HAL_ADC_MspInit+0x2c0>)
 8000d14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000d18:	f003 0202 	and.w	r2, r3, #2
 8000d1c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000d20:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000d2a:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8000d2e:	681b      	ldr	r3, [r3, #0]
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    PB2     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d30:	233f      	movs	r3, #63	@ 0x3f
 8000d32:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d36:	2303      	movs	r3, #3
 8000d38:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d42:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8000d46:	4619      	mov	r1, r3
 8000d48:	485c      	ldr	r0, [pc, #368]	@ (8000ebc <HAL_ADC_MspInit+0x2c4>)
 8000d4a:	f004 fb3f 	bl	80053cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d4e:	23cf      	movs	r3, #207	@ 0xcf
 8000d50:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d54:	2303      	movs	r3, #3
 8000d56:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d60:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8000d64:	4619      	mov	r1, r3
 8000d66:	4856      	ldr	r0, [pc, #344]	@ (8000ec0 <HAL_ADC_MspInit+0x2c8>)
 8000d68:	f004 fb30 	bl	80053cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000d6c:	2307      	movs	r3, #7
 8000d6e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d72:	2303      	movs	r3, #3
 8000d74:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7e:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8000d82:	4619      	mov	r1, r3
 8000d84:	484f      	ldr	r0, [pc, #316]	@ (8000ec4 <HAL_ADC_MspInit+0x2cc>)
 8000d86:	f004 fb21 	bl	80053cc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* GPDMA1_REQUEST_ADC1 Init */
    NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8000d8a:	2321      	movs	r3, #33	@ 0x21
 8000d8c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    NodeConfig.Init.Request = GPDMA1_REQUEST_ADC1;
 8000d90:	2300      	movs	r3, #0
 8000d92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8000d96:	2300      	movs	r3, #0
 8000d98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    NodeConfig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8000da2:	2300      	movs	r3, #0
 8000da4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    NodeConfig.Init.DestInc = DMA_DINC_FIXED;
 8000da8:	2300      	movs	r3, #0
 8000daa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_HALFWORD;
 8000dae:	2301      	movs	r3, #1
 8000db0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_HALFWORD;
 8000db4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000db8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    NodeConfig.Init.SrcBurstLength = 1;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    NodeConfig.Init.DestBurstLength = 1;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    NodeConfig.Init.Mode = DMA_NORMAL;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8000de0:	2300      	movs	r3, #0
 8000de2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8000de6:	2300      	movs	r3, #0
 8000de8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel0) != HAL_OK)
 8000dec:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8000df0:	4935      	ldr	r1, [pc, #212]	@ (8000ec8 <HAL_ADC_MspInit+0x2d0>)
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 f996 	bl	8004124 <HAL_DMAEx_List_BuildNode>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <HAL_ADC_MspInit+0x20a>
    {
      Error_Handler();
 8000dfe:	f7ff fedb 	bl	8000bb8 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel0, NULL, &Node_GPDMA1_Channel0) != HAL_OK)
 8000e02:	4a31      	ldr	r2, [pc, #196]	@ (8000ec8 <HAL_ADC_MspInit+0x2d0>)
 8000e04:	2100      	movs	r1, #0
 8000e06:	4831      	ldr	r0, [pc, #196]	@ (8000ecc <HAL_ADC_MspInit+0x2d4>)
 8000e08:	f003 f9a2 	bl	8004150 <HAL_DMAEx_List_InsertNode>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <HAL_ADC_MspInit+0x21e>
    {
      Error_Handler();
 8000e12:	f7ff fed1 	bl	8000bb8 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel0) != HAL_OK)
 8000e16:	482d      	ldr	r0, [pc, #180]	@ (8000ecc <HAL_ADC_MspInit+0x2d4>)
 8000e18:	f003 fa63 	bl	80042e2 <HAL_DMAEx_List_SetCircularMode>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <HAL_ADC_MspInit+0x22e>
    {
      Error_Handler();
 8000e22:	f7ff fec9 	bl	8000bb8 <Error_Handler>
    }

    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8000e26:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e28:	4a2a      	ldr	r2, [pc, #168]	@ (8000ed4 <HAL_ADC_MspInit+0x2dc>)
 8000e2a:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8000e2c:	4b28      	ldr	r3, [pc, #160]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel0.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8000e32:	4b27      	ldr	r3, [pc, #156]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel0.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8000e38:	4b25      	ldr	r3, [pc, #148]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel0.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8000e3e:	4b24      	ldr	r3, [pc, #144]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel0.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8000e44:	4b22      	ldr	r3, [pc, #136]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e46:	2281      	movs	r2, #129	@ 0x81
 8000e48:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8000e4a:	4821      	ldr	r0, [pc, #132]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e4c:	f003 f83e 	bl	8003ecc <HAL_DMAEx_List_Init>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <HAL_ADC_MspInit+0x262>
    {
      Error_Handler();
 8000e56:	f7ff feaf 	bl	8000bb8 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel0, &List_GPDMA1_Channel0) != HAL_OK)
 8000e5a:	491c      	ldr	r1, [pc, #112]	@ (8000ecc <HAL_ADC_MspInit+0x2d4>)
 8000e5c:	481c      	ldr	r0, [pc, #112]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e5e:	f003 faa1 	bl	80043a4 <HAL_DMAEx_List_LinkQ>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <HAL_ADC_MspInit+0x274>
    {
      Error_Handler();
 8000e68:	f7ff fea6 	bl	8000bb8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc, DMA_Handle, handle_GPDMA1_Channel0);
 8000e6c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000e70:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4a16      	ldr	r2, [pc, #88]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e78:	671a      	str	r2, [r3, #112]	@ 0x70
 8000e7a:	4a15      	ldr	r2, [pc, #84]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e7c:	f507 73ac 	add.w	r3, r7, #344	@ 0x158
 8000e80:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000e88:	2110      	movs	r1, #16
 8000e8a:	4811      	ldr	r0, [pc, #68]	@ (8000ed0 <HAL_ADC_MspInit+0x2d8>)
 8000e8c:	f002 ffe2 	bl	8003e54 <HAL_DMA_ConfigChannelAttributes>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <HAL_ADC_MspInit+0x2a2>
    {
      Error_Handler();
 8000e96:	f7ff fe8f 	bl	8000bb8 <Error_Handler>
    }

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	2025      	movs	r0, #37	@ 0x25
 8000ea0:	f002 fb78 	bl	8003594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000ea4:	2025      	movs	r0, #37	@ 0x25
 8000ea6:	f002 fb8f 	bl	80035c8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000eaa:	bf00      	nop
 8000eac:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	42028000 	.word	0x42028000
 8000eb8:	46020c00 	.word	0x46020c00
 8000ebc:	42020800 	.word	0x42020800
 8000ec0:	42020000 	.word	0x42020000
 8000ec4:	42020400 	.word	0x42020400
 8000ec8:	20000150 	.word	0x20000150
 8000ecc:	20000174 	.word	0x20000174
 8000ed0:	2000018c 	.word	0x2000018c
 8000ed4:	40020050 	.word	0x40020050

08000ed8 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b0ba      	sub	sp, #232	@ 0xe8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	605a      	str	r2, [r3, #4]
 8000eea:	609a      	str	r2, [r3, #8]
 8000eec:	60da      	str	r2, [r3, #12]
 8000eee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef0:	f107 0310 	add.w	r3, r7, #16
 8000ef4:	22c0      	movs	r2, #192	@ 0xc0
 8000ef6:	2100      	movs	r1, #0
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f007 fddf 	bl	8008abc <memset>
  if(hdac->Instance==DAC1)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	4a25      	ldr	r2, [pc, #148]	@ (8000f98 <HAL_DAC_MspInit+0xc0>)
 8000f04:	4293      	cmp	r3, r2
 8000f06:	d143      	bne.n	8000f90 <HAL_DAC_MspInit+0xb8>

    /* USER CODE END DAC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC|RCC_PERIPHCLK_DAC1;
 8000f08:	4a24      	ldr	r2, [pc, #144]	@ (8000f9c <HAL_DAC_MspInit+0xc4>)
 8000f0a:	f04f 0300 	mov.w	r3, #0
 8000f0e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_SYSCLK;
 8000f12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    PeriphClkInit.Dac1ClockSelection = RCC_DAC1CLKSOURCE_LSI;
 8000f1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f1e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f22:	f107 0310 	add.w	r3, r7, #16
 8000f26:	4618      	mov	r0, r3
 8000f28:	f005 ffa4 	bl	8006e74 <HAL_RCCEx_PeriphCLKConfig>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <HAL_DAC_MspInit+0x5e>
    {
      Error_Handler();
 8000f32:	f7ff fe41 	bl	8000bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000f36:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa0 <HAL_DAC_MspInit+0xc8>)
 8000f38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f3c:	4a18      	ldr	r2, [pc, #96]	@ (8000fa0 <HAL_DAC_MspInit+0xc8>)
 8000f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8000f46:	4b16      	ldr	r3, [pc, #88]	@ (8000fa0 <HAL_DAC_MspInit+0xc8>)
 8000f48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f54:	4b12      	ldr	r3, [pc, #72]	@ (8000fa0 <HAL_DAC_MspInit+0xc8>)
 8000f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f5a:	4a11      	ldr	r2, [pc, #68]	@ (8000fa0 <HAL_DAC_MspInit+0xc8>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f64:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa0 <HAL_DAC_MspInit+0xc8>)
 8000f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f6a:	f003 0301 	and.w	r3, r3, #1
 8000f6e:	60bb      	str	r3, [r7, #8]
 8000f70:	68bb      	ldr	r3, [r7, #8]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000f72:	2330      	movs	r3, #48	@ 0x30
 8000f74:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4806      	ldr	r0, [pc, #24]	@ (8000fa4 <HAL_DAC_MspInit+0xcc>)
 8000f8c:	f004 fa1e 	bl	80053cc <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000f90:	bf00      	nop
 8000f92:	37e8      	adds	r7, #232	@ 0xe8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	46021800 	.word	0x46021800
 8000f9c:	10008000 	.word	0x10008000
 8000fa0:	46020c00 	.word	0x46020c00
 8000fa4:	42020000 	.word	0x42020000

08000fa8 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b0ba      	sub	sp, #232	@ 0xe8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fc0:	f107 0310 	add.w	r3, r7, #16
 8000fc4:	22c0      	movs	r2, #192	@ 0xc0
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f007 fd77 	bl	8008abc <memset>
  if(hfdcan->Instance==FDCAN1)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a2f      	ldr	r2, [pc, #188]	@ (8001090 <HAL_FDCAN_MspInit+0xe8>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d157      	bne.n	8001088 <HAL_FDCAN_MspInit+0xe0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 8000fd8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000fdc:	f04f 0300 	mov.w	r3, #0
 8000fe0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8000fe4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fe8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fec:	f107 0310 	add.w	r3, r7, #16
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f005 ff3f 	bl	8006e74 <HAL_RCCEx_PeriphCLKConfig>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000ffc:	f7ff fddc 	bl	8000bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 8001000:	4b24      	ldr	r3, [pc, #144]	@ (8001094 <HAL_FDCAN_MspInit+0xec>)
 8001002:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001006:	4a23      	ldr	r2, [pc, #140]	@ (8001094 <HAL_FDCAN_MspInit+0xec>)
 8001008:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800100c:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 8001010:	4b20      	ldr	r3, [pc, #128]	@ (8001094 <HAL_FDCAN_MspInit+0xec>)
 8001012:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001016:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800101a:	60fb      	str	r3, [r7, #12]
 800101c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800101e:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <HAL_FDCAN_MspInit+0xec>)
 8001020:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001024:	4a1b      	ldr	r2, [pc, #108]	@ (8001094 <HAL_FDCAN_MspInit+0xec>)
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800102e:	4b19      	ldr	r3, [pc, #100]	@ (8001094 <HAL_FDCAN_MspInit+0xec>)
 8001030:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	60bb      	str	r3, [r7, #8]
 800103a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800103c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001040:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001050:	2300      	movs	r3, #0
 8001052:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001056:	2309      	movs	r3, #9
 8001058:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001060:	4619      	mov	r1, r3
 8001062:	480d      	ldr	r0, [pc, #52]	@ (8001098 <HAL_FDCAN_MspInit+0xf0>)
 8001064:	f004 f9b2 	bl	80053cc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001068:	2200      	movs	r2, #0
 800106a:	2100      	movs	r1, #0
 800106c:	2027      	movs	r0, #39	@ 0x27
 800106e:	f002 fa91 	bl	8003594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001072:	2027      	movs	r0, #39	@ 0x27
 8001074:	f002 faa8 	bl	80035c8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 0, 0);
 8001078:	2200      	movs	r2, #0
 800107a:	2100      	movs	r1, #0
 800107c:	2028      	movs	r0, #40	@ 0x28
 800107e:	f002 fa89 	bl	8003594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 8001082:	2028      	movs	r0, #40	@ 0x28
 8001084:	f002 faa0 	bl	80035c8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001088:	bf00      	nop
 800108a:	37e8      	adds	r7, #232	@ 0xe8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	4000a400 	.word	0x4000a400
 8001094:	46020c00 	.word	0x46020c00
 8001098:	42020000 	.word	0x42020000

0800109c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b0ba      	sub	sp, #232	@ 0xe8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a4:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80010a8:	2200      	movs	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
 80010ac:	605a      	str	r2, [r3, #4]
 80010ae:	609a      	str	r2, [r3, #8]
 80010b0:	60da      	str	r2, [r3, #12]
 80010b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	22c0      	movs	r2, #192	@ 0xc0
 80010ba:	2100      	movs	r1, #0
 80010bc:	4618      	mov	r0, r3
 80010be:	f007 fcfd 	bl	8008abc <memset>
  if(hspi->Instance==SPI2)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001174 <HAL_SPI_MspInit+0xd8>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d14f      	bne.n	800116c <HAL_SPI_MspInit+0xd0>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 80010cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 80010d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80010dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010e0:	f107 0310 	add.w	r3, r7, #16
 80010e4:	4618      	mov	r0, r3
 80010e6:	f005 fec5 	bl	8006e74 <HAL_RCCEx_PeriphCLKConfig>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 80010f0:	f7ff fd62 	bl	8000bb8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80010f4:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <HAL_SPI_MspInit+0xdc>)
 80010f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80010fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001178 <HAL_SPI_MspInit+0xdc>)
 80010fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001100:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001104:	4b1c      	ldr	r3, [pc, #112]	@ (8001178 <HAL_SPI_MspInit+0xdc>)
 8001106:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800110a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001112:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_SPI_MspInit+0xdc>)
 8001114:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001118:	4a17      	ldr	r2, [pc, #92]	@ (8001178 <HAL_SPI_MspInit+0xdc>)
 800111a:	f043 0302 	orr.w	r3, r3, #2
 800111e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001122:	4b15      	ldr	r3, [pc, #84]	@ (8001178 <HAL_SPI_MspInit+0xdc>)
 8001124:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	60bb      	str	r3, [r7, #8]
 800112e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001130:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001134:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001138:	2302      	movs	r3, #2
 800113a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113e:	2300      	movs	r3, #0
 8001140:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001144:	2300      	movs	r3, #0
 8001146:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800114a:	2305      	movs	r3, #5
 800114c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001150:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001154:	4619      	mov	r1, r3
 8001156:	4809      	ldr	r0, [pc, #36]	@ (800117c <HAL_SPI_MspInit+0xe0>)
 8001158:	f004 f938 	bl	80053cc <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800115c:	2200      	movs	r2, #0
 800115e:	2100      	movs	r1, #0
 8001160:	203c      	movs	r0, #60	@ 0x3c
 8001162:	f002 fa17 	bl	8003594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001166:	203c      	movs	r0, #60	@ 0x3c
 8001168:	f002 fa2e 	bl	80035c8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800116c:	bf00      	nop
 800116e:	37e8      	adds	r7, #232	@ 0xe8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	40003800 	.word	0x40003800
 8001178:	46020c00 	.word	0x46020c00
 800117c:	42020400 	.word	0x42020400

08001180 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a0e      	ldr	r2, [pc, #56]	@ (80011c8 <HAL_TIM_Base_MspInit+0x48>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d116      	bne.n	80011c0 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001192:	4b0e      	ldr	r3, [pc, #56]	@ (80011cc <HAL_TIM_Base_MspInit+0x4c>)
 8001194:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001198:	4a0c      	ldr	r2, [pc, #48]	@ (80011cc <HAL_TIM_Base_MspInit+0x4c>)
 800119a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800119e:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80011a2:	4b0a      	ldr	r3, [pc, #40]	@ (80011cc <HAL_TIM_Base_MspInit+0x4c>)
 80011a4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80011a8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM17_IRQn, 0, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2100      	movs	r1, #0
 80011b4:	2047      	movs	r0, #71	@ 0x47
 80011b6:	f002 f9ed 	bl	8003594 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_IRQn);
 80011ba:	2047      	movs	r0, #71	@ 0x47
 80011bc:	f002 fa04 	bl	80035c8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 80011c0:	bf00      	nop
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40014800 	.word	0x40014800
 80011cc:	46020c00 	.word	0x46020c00

080011d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <NMI_Handler+0x4>

080011d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <MemManage_Handler+0x4>

080011e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <BusFault_Handler+0x4>

080011f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <UsageFault_Handler+0x4>

080011f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001226:	f000 f973 	bl	8001510 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <EXTI6_IRQHandler>:

/**
  * @brief This function handles EXTI Line6 interrupt.
  */
void EXTI6_IRQHandler(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI6_IRQn 0 */

  /* USER CODE END EXTI6_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8001234:	4802      	ldr	r0, [pc, #8]	@ (8001240 <EXTI6_IRQHandler+0x10>)
 8001236:	f003 fd31 	bl	8004c9c <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI6_IRQn 1 */

  /* USER CODE END EXTI6_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000028 	.word	0x20000028

08001244 <EXTI8_IRQHandler>:

/**
  * @brief This function handles EXTI Line8 interrupt.
  */
void EXTI8_IRQHandler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI8_IRQn 0 */

  /* USER CODE END EXTI8_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C1_INTN_Pin);
 8001248:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800124c:	f004 fab6 	bl	80057bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI8_IRQn 1 */

  /* USER CODE END EXTI8_IRQn 1 */
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <EXTI9_IRQHandler>:

/**
  * @brief This function handles EXTI Line9 interrupt.
  */
void EXTI9_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_IRQn 0 */

  /* USER CODE END EXTI9_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C2_INTN_Pin);
 8001258:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800125c:	f004 faae 	bl	80057bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_IRQn 1 */

  /* USER CODE END EXTI9_IRQn 1 */
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}

08001264 <EXTI10_IRQHandler>:

/**
  * @brief This function handles EXTI Line10 interrupt.
  */
void EXTI10_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI10_IRQn 0 */

  /* USER CODE END EXTI10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(C3_INTN_Pin);
 8001268:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800126c:	f004 faa6 	bl	80057bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI10_IRQn 1 */

  /* USER CODE END EXTI10_IRQn 1 */
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}

08001274 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8001278:	4802      	ldr	r0, [pc, #8]	@ (8001284 <GPDMA1_Channel0_IRQHandler+0x10>)
 800127a:	f002 fc8a 	bl	8003b92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	2000018c 	.word	0x2000018c

08001288 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800128c:	4802      	ldr	r0, [pc, #8]	@ (8001298 <ADC1_IRQHandler+0x10>)
 800128e:	f000 ff5b 	bl	8002148 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200000c4 	.word	0x200000c4

0800129c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80012a0:	4802      	ldr	r0, [pc, #8]	@ (80012ac <FDCAN1_IT0_IRQHandler+0x10>)
 80012a2:	f003 fe95 	bl	8004fd0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	20000218 	.word	0x20000218

080012b0 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80012b4:	4802      	ldr	r0, [pc, #8]	@ (80012c0 <FDCAN1_IT1_IRQHandler+0x10>)
 80012b6:	f003 fe8b 	bl	8004fd0 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000218 	.word	0x20000218

080012c4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80012c8:	4802      	ldr	r0, [pc, #8]	@ (80012d4 <SPI1_IRQHandler+0x10>)
 80012ca:	f006 fdbd 	bl	8007e48 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000034 	.word	0x20000034

080012d8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80012dc:	4802      	ldr	r0, [pc, #8]	@ (80012e8 <SPI2_IRQHandler+0x10>)
 80012de:	f006 fdb3 	bl	8007e48 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	2000027c 	.word	0x2000027c

080012ec <TIM17_IRQHandler>:

/**
  * @brief This function handles TIM17 global interrupt.
  */
void TIM17_IRQHandler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80012f0:	4802      	ldr	r0, [pc, #8]	@ (80012fc <TIM17_IRQHandler+0x10>)
 80012f2:	f007 f91c 	bl	800852e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	2000030c 	.word	0x2000030c

08001300 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001304:	4b18      	ldr	r3, [pc, #96]	@ (8001368 <SystemInit+0x68>)
 8001306:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800130a:	4a17      	ldr	r2, [pc, #92]	@ (8001368 <SystemInit+0x68>)
 800130c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001310:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8001314:	4b15      	ldr	r3, [pc, #84]	@ (800136c <SystemInit+0x6c>)
 8001316:	2201      	movs	r2, #1
 8001318:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800131a:	4b14      	ldr	r3, [pc, #80]	@ (800136c <SystemInit+0x6c>)
 800131c:	2200      	movs	r2, #0
 800131e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8001320:	4b12      	ldr	r3, [pc, #72]	@ (800136c <SystemInit+0x6c>)
 8001322:	2200      	movs	r2, #0
 8001324:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8001326:	4b11      	ldr	r3, [pc, #68]	@ (800136c <SystemInit+0x6c>)
 8001328:	2200      	movs	r2, #0
 800132a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 800132c:	4b0f      	ldr	r3, [pc, #60]	@ (800136c <SystemInit+0x6c>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a0e      	ldr	r2, [pc, #56]	@ (800136c <SystemInit+0x6c>)
 8001332:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8001336:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800133a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 800133c:	4b0b      	ldr	r3, [pc, #44]	@ (800136c <SystemInit+0x6c>)
 800133e:	2200      	movs	r2, #0
 8001340:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8001342:	4b0a      	ldr	r3, [pc, #40]	@ (800136c <SystemInit+0x6c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	4a09      	ldr	r2, [pc, #36]	@ (800136c <SystemInit+0x6c>)
 8001348:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800134c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800134e:	4b07      	ldr	r3, [pc, #28]	@ (800136c <SystemInit+0x6c>)
 8001350:	2200      	movs	r2, #0
 8001352:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001354:	4b04      	ldr	r3, [pc, #16]	@ (8001368 <SystemInit+0x68>)
 8001356:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800135a:	609a      	str	r2, [r3, #8]
  #endif
}
 800135c:	bf00      	nop
 800135e:	46bd      	mov	sp, r7
 8001360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001364:	4770      	bx	lr
 8001366:	bf00      	nop
 8001368:	e000ed00 	.word	0xe000ed00
 800136c:	46020c00 	.word	0x46020c00

08001370 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001370:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013a8 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001374:	f7ff ffc4 	bl	8001300 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001378:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800137a:	e003      	b.n	8001384 <LoopCopyDataInit>

0800137c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800137c:	4b0b      	ldr	r3, [pc, #44]	@ (80013ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800137e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001380:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001382:	3104      	adds	r1, #4

08001384 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001384:	480a      	ldr	r0, [pc, #40]	@ (80013b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8001386:	4b0b      	ldr	r3, [pc, #44]	@ (80013b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001388:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800138a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800138c:	d3f6      	bcc.n	800137c <CopyDataInit>
	ldr	r2, =_sbss
 800138e:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001390:	e002      	b.n	8001398 <LoopFillZerobss>

08001392 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001392:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001394:	f842 3b04 	str.w	r3, [r2], #4

08001398 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <LoopForever+0x16>)
	cmp	r2, r3
 800139a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800139c:	d3f9      	bcc.n	8001392 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800139e:	f007 fb95 	bl	8008acc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80013a2:	f7fe ff69 	bl	8000278 <main>

080013a6 <LoopForever>:

LoopForever:
    b LoopForever
 80013a6:	e7fe      	b.n	80013a6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80013a8:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80013ac:	08008c04 	.word	0x08008c04
	ldr	r0, =_sdata
 80013b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80013b4:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 80013b8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80013bc:	2000035c 	.word	0x2000035c

080013c0 <ADC4_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80013c0:	e7fe      	b.n	80013c0 <ADC4_IRQHandler>
	...

080013c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <HAL_Init+0x50>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a11      	ldr	r2, [pc, #68]	@ (8001414 <HAL_Init+0x50>)
 80013ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80013d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013d4:	2003      	movs	r0, #3
 80013d6:	f002 f8d2 	bl	800357e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80013da:	f005 fba5 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 80013de:	4602      	mov	r2, r0
 80013e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001418 <HAL_Init+0x54>)
 80013e2:	6a1b      	ldr	r3, [r3, #32]
 80013e4:	f003 030f 	and.w	r3, r3, #15
 80013e8:	490c      	ldr	r1, [pc, #48]	@ (800141c <HAL_Init+0x58>)
 80013ea:	5ccb      	ldrb	r3, [r1, r3]
 80013ec:	fa22 f303 	lsr.w	r3, r2, r3
 80013f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001420 <HAL_Init+0x5c>)
 80013f2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80013f4:	2004      	movs	r0, #4
 80013f6:	f002 f917 	bl	8003628 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013fa:	200f      	movs	r0, #15
 80013fc:	f000 f812 	bl	8001424 <HAL_InitTick>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e002      	b.n	8001410 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800140a:	f7ff fbdb 	bl	8000bc4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800140e:	2300      	movs	r3, #0
}
 8001410:	4618      	mov	r0, r3
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40022000 	.word	0x40022000
 8001418:	46020c00 	.word	0x46020c00
 800141c:	08008b2c 	.word	0x08008b2c
 8001420:	20000000 	.word	0x20000000

08001424 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8001430:	4b33      	ldr	r3, [pc, #204]	@ (8001500 <HAL_InitTick+0xdc>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d101      	bne.n	800143c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8001438:	2301      	movs	r3, #1
 800143a:	e05c      	b.n	80014f6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 800143c:	4b31      	ldr	r3, [pc, #196]	@ (8001504 <HAL_InitTick+0xe0>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f003 0304 	and.w	r3, r3, #4
 8001444:	2b04      	cmp	r3, #4
 8001446:	d10c      	bne.n	8001462 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8001448:	4b2f      	ldr	r3, [pc, #188]	@ (8001508 <HAL_InitTick+0xe4>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4b2c      	ldr	r3, [pc, #176]	@ (8001500 <HAL_InitTick+0xdc>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	4619      	mov	r1, r3
 8001452:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001456:	fbb3 f3f1 	udiv	r3, r3, r1
 800145a:	fbb2 f3f3 	udiv	r3, r2, r3
 800145e:	60fb      	str	r3, [r7, #12]
 8001460:	e037      	b.n	80014d2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8001462:	f002 f939 	bl	80036d8 <HAL_SYSTICK_GetCLKSourceConfig>
 8001466:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	2b02      	cmp	r3, #2
 800146c:	d023      	beq.n	80014b6 <HAL_InitTick+0x92>
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	2b02      	cmp	r3, #2
 8001472:	d82d      	bhi.n	80014d0 <HAL_InitTick+0xac>
 8001474:	68bb      	ldr	r3, [r7, #8]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d003      	beq.n	8001482 <HAL_InitTick+0x5e>
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d00d      	beq.n	800149c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8001480:	e026      	b.n	80014d0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8001482:	4b21      	ldr	r3, [pc, #132]	@ (8001508 <HAL_InitTick+0xe4>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	4b1e      	ldr	r3, [pc, #120]	@ (8001500 <HAL_InitTick+0xdc>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	4619      	mov	r1, r3
 800148c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8001490:	fbb3 f3f1 	udiv	r3, r3, r1
 8001494:	fbb2 f3f3 	udiv	r3, r2, r3
 8001498:	60fb      	str	r3, [r7, #12]
        break;
 800149a:	e01a      	b.n	80014d2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800149c:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <HAL_InitTick+0xdc>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	461a      	mov	r2, r3
 80014a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80014aa:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80014ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b2:	60fb      	str	r3, [r7, #12]
        break;
 80014b4:	e00d      	b.n	80014d2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80014b6:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <HAL_InitTick+0xdc>)
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	461a      	mov	r2, r3
 80014bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80014c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80014c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80014cc:	60fb      	str	r3, [r7, #12]
        break;
 80014ce:	e000      	b.n	80014d2 <HAL_InitTick+0xae>
        break;
 80014d0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80014d2:	68f8      	ldr	r0, [r7, #12]
 80014d4:	f002 f886 	bl	80035e4 <HAL_SYSTICK_Config>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e009      	b.n	80014f6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e2:	2200      	movs	r2, #0
 80014e4:	6879      	ldr	r1, [r7, #4]
 80014e6:	f04f 30ff 	mov.w	r0, #4294967295
 80014ea:	f002 f853 	bl	8003594 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80014ee:	4a07      	ldr	r2, [pc, #28]	@ (800150c <HAL_InitTick+0xe8>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000008 	.word	0x20000008
 8001504:	e000e010 	.word	0xe000e010
 8001508:	20000000 	.word	0x20000000
 800150c:	20000004 	.word	0x20000004

08001510 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <HAL_IncTick+0x20>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	461a      	mov	r2, r3
 800151a:	4b06      	ldr	r3, [pc, #24]	@ (8001534 <HAL_IncTick+0x24>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4413      	add	r3, r2
 8001520:	4a04      	ldr	r2, [pc, #16]	@ (8001534 <HAL_IncTick+0x24>)
 8001522:	6013      	str	r3, [r2, #0]
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	20000008 	.word	0x20000008
 8001534:	20000358 	.word	0x20000358

08001538 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001538:	b480      	push	{r7}
 800153a:	af00      	add	r7, sp, #0
  return uwTick;
 800153c:	4b03      	ldr	r3, [pc, #12]	@ (800154c <HAL_GetTick+0x14>)
 800153e:	681b      	ldr	r3, [r3, #0]
}
 8001540:	4618      	mov	r0, r3
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20000358 	.word	0x20000358

08001550 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  return ((DBGMCU->IDCODE & DBGMCU_IDCODE_REV_ID) >> 16);
 8001554:	4b04      	ldr	r3, [pc, #16]	@ (8001568 <HAL_GetREVID+0x18>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	0c1b      	lsrs	r3, r3, #16
 800155a:	b29b      	uxth	r3, r3
}
 800155c:	4618      	mov	r0, r3
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr
 8001566:	bf00      	nop
 8001568:	e0044000 	.word	0xe0044000

0800156c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	431a      	orrs	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	601a      	str	r2, [r3, #0]
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr

08001592 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN, PathInternal);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	431a      	orrs	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	601a      	str	r2, [r3, #0]
}
 80015ac:	bf00      	nop
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSEEN | ADC_CCR_VBATEN));
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	370c      	adds	r7, #12
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <LL_ADC_SetResolution>:
  *         (1): Specific to ADC instance: ADC1, ADC2
  *         (2): Specific to ADC instance: ADC4
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
{
 80015d4:	b480      	push	{r7}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  uint32_t tmp_resolution = Resolution;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	60fb      	str	r3, [r7, #12]
  if (ADCx == ADC4)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001610 <LL_ADC_SetResolution+0x3c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d104      	bne.n	80015f4 <LL_ADC_SetResolution+0x20>
  {
    tmp_resolution = ((tmp_resolution - ADC_RESOLUTION_ADC4_PROCESSING) & ADC_CFGR1_RES);
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	3b01      	subs	r3, #1
 80015ee:	f003 030c 	and.w	r3, r3, #12
 80015f2:	60fb      	str	r3, [r7, #12]
  }

  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_RES, tmp_resolution);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	f023 020c 	bic.w	r2, r3, #12
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	60da      	str	r2, [r3, #12]
}
 8001604:	bf00      	nop
 8001606:	3714      	adds	r7, #20
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr
 8001610:	46021000 	.word	0x46021000

08001614 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001614:	b480      	push	{r7}
 8001616:	b087      	sub	sp, #28
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
 8001620:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	3360      	adds	r3, #96	@ 0x60
 8001626:	461a      	mov	r2, r3
 8001628:	68bb      	ldr	r3, [r7, #8]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	4413      	add	r3, r2
 800162e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	f003 4178 	and.w	r1, r3, #4160749568	@ 0xf8000000
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	430b      	orrs	r3, r1
 8001644:	431a      	orrs	r2, r3
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) << 1UL) | OffsetLevel);
}
 800164a:	bf00      	nop
 800164c:	371c      	adds	r7, #28
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr

08001656 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001656:	b480      	push	{r7}
 8001658:	b085      	sub	sp, #20
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
 800165e:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3360      	adds	r3, #96	@ 0x60
 8001664:	461a      	mov	r2, r3
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	009b      	lsls	r3, r3, #2
 800166a:	4413      	add	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]

  /* Note: Value shift +1 for correspondence with channel definition using ADC_CHANNEL_ID_NUMBER_MASK */
  uint32_t ch_decimal = (READ_BIT(*preg, ADC_OFR1_OFFSET1_CH) >> (ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + 1UL));
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	0edb      	lsrs	r3, r3, #27
 8001674:	f003 031f 	and.w	r3, r3, #31
 8001678:	60bb      	str	r3, [r7, #8]
  return (uint32_t)__LL_ADC_DECIMAL_NB_TO_CHANNEL(ch_decimal);
 800167a:	68bb      	ldr	r3, [r7, #8]
 800167c:	2b09      	cmp	r3, #9
 800167e:	d807      	bhi.n	8001690 <LL_ADC_GetOffsetChannel+0x3a>
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	069a      	lsls	r2, r3, #26
 8001684:	2101      	movs	r1, #1
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	4313      	orrs	r3, r2
 800168e:	e008      	b.n	80016a2 <LL_ADC_GetOffsetChannel+0x4c>
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	069a      	lsls	r2, r3, #26
 8001694:	2101      	movs	r1, #1
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	fa01 f303 	lsl.w	r3, r1, r3
 800169c:	4313      	orrs	r3, r2
 800169e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr

080016ae <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80016ae:	b480      	push	{r7}
 80016b0:	b087      	sub	sp, #28
 80016b2:	af00      	add	r7, sp, #0
 80016b4:	60f8      	str	r0, [r7, #12]
 80016b6:	60b9      	str	r1, [r7, #8]
 80016b8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	3360      	adds	r3, #96	@ 0x60
 80016be:	461a      	mov	r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	4413      	add	r3, r2
 80016c6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg, ADC_OFR1_OFFSETPOS, OffsetSign);
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	431a      	orrs	r2, r3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	601a      	str	r2, [r3, #0]
}
 80016d8:	bf00      	nop
 80016da:	371c      	adds	r7, #28
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                      uint32_t OffsetSignedSaturation)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b087      	sub	sp, #28
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	60f8      	str	r0, [r7, #12]
 80016ec:	60b9      	str	r1, [r7, #8]
 80016ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	3360      	adds	r3, #96	@ 0x60
 80016f4:	461a      	mov	r2, r3
 80016f6:	68bb      	ldr	r3, [r7, #8]
 80016f8:	009b      	lsls	r3, r3, #2
 80016fa:	4413      	add	r3, r2
 80016fc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_SSAT, OffsetSignedSaturation);
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	431a      	orrs	r2, r3
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	601a      	str	r2, [r3, #0]
}
 800170e:	bf00      	nop
 8001710:	371c      	adds	r7, #28
 8001712:	46bd      	mov	sp, r7
 8001714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001718:	4770      	bx	lr

0800171a <LL_ADC_SetOffsetUnsignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetUnsignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety,
                                                        uint32_t OffsetUnsignedSaturation)
{
 800171a:	b480      	push	{r7}
 800171c:	b087      	sub	sp, #28
 800171e:	af00      	add	r7, sp, #0
 8001720:	60f8      	str	r0, [r7, #12]
 8001722:	60b9      	str	r1, [r7, #8]
 8001724:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	3360      	adds	r3, #96	@ 0x60
 800172a:	461a      	mov	r2, r3
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4413      	add	r3, r2
 8001732:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg, ADC_OFR1_USAT, OffsetUnsignedSaturation);
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	431a      	orrs	r2, r3
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	601a      	str	r2, [r3, #0]
}
 8001744:	bf00      	nop
 8001746:	371c      	adds	r7, #28
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800175e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001762:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001766:	683a      	ldr	r2, [r7, #0]
 8001768:	431a      	orrs	r2, r3
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	671a      	str	r2, [r3, #112]	@ 0x70
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_GCOMP_GCOMP_Pos);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001772:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001776:	683a      	ldr	r2, [r7, #0]
 8001778:	2a00      	cmp	r2, #0
 800177a:	d002      	beq.n	8001782 <LL_ADC_SetGainCompensation+0x32>
 800177c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001780:	e000      	b.n	8001784 <LL_ADC_SetGainCompensation+0x34>
 8001782:	2200      	movs	r2, #0
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	671a      	str	r2, [r3, #112]	@ 0x70
}
 800178a:	bf00      	nop
 800178c:	370c      	adds	r7, #12
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr

08001796 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC4_SAMPLINGTIME_814CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8001796:	b480      	push	{r7}
 8001798:	b085      	sub	sp, #20
 800179a:	af00      	add	r7, sp, #0
 800179c:	60f8      	str	r0, [r7, #12]
 800179e:	60b9      	str	r1, [r7, #8]
 80017a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR1,
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	695a      	ldr	r2, [r3, #20]
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	f003 0304 	and.w	r3, r3, #4
 80017ac:	2107      	movs	r1, #7
 80017ae:	fa01 f303 	lsl.w	r3, r1, r3
 80017b2:	43db      	mvns	r3, r3
 80017b4:	401a      	ands	r2, r3
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	6879      	ldr	r1, [r7, #4]
 80017be:	fa01 f303 	lsl.w	r3, r1, r3
 80017c2:	431a      	orrs	r2, r3
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	615a      	str	r2, [r3, #20]
             ADC4_SMPR_SMP1 << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC4_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 80017c8:	bf00      	nop
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80017e8:	2301      	movs	r3, #1
 80017ea:	e000      	b.n	80017ee <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr
	...

080017fc <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32U5, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b089      	sub	sp, #36	@ 0x24
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	4a2b      	ldr	r2, [pc, #172]	@ (80018b8 <LL_ADC_REG_SetSequencerRanks+0xbc>)
 800180c:	4293      	cmp	r3, r2
 800180e:	d020      	beq.n	8001852 <LL_ADC_REG_SetSequencerRanks+0x56>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK)     \
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	3330      	adds	r3, #48	@ 0x30
 8001814:	461a      	mov	r2, r3
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	f003 030c 	and.w	r3, r3, #12
 8001820:	4413      	add	r3, r2
 8001822:	61fb      	str	r3, [r7, #28]
                                                            >> ADC_SQRX_REGOFFSET_POS));

    MODIFY_REG(*preg,
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	f003 031f 	and.w	r3, r3, #31
 800182e:	211f      	movs	r1, #31
 8001830:	fa01 f303 	lsl.w	r3, r1, r3
 8001834:	43db      	mvns	r3, r3
 8001836:	401a      	ands	r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	0e9b      	lsrs	r3, r3, #26
 800183c:	f003 011f 	and.w	r1, r3, #31
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	f003 031f 	and.w	r3, r3, #31
 8001846:	fa01 f303 	lsl.w	r3, r1, r3
 800184a:	431a      	orrs	r2, r3
 800184c:	69fb      	ldr	r3, [r7, #28]
 800184e:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(ADCx->CHSELR,
               ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
               (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)));
  }
}
 8001850:	e02b      	b.n	80018aa <LL_ADC_REG_SetSequencerRanks+0xae>
    MODIFY_REG(ADCx->CHSELR,
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	f003 031f 	and.w	r3, r3, #31
 800185c:	210f      	movs	r1, #15
 800185e:	fa01 f303 	lsl.w	r3, r1, r3
 8001862:	43db      	mvns	r3, r3
 8001864:	401a      	ands	r2, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d104      	bne.n	800187a <LL_ADC_REG_SetSequencerRanks+0x7e>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	0e9b      	lsrs	r3, r3, #26
 8001874:	f003 031f 	and.w	r3, r3, #31
 8001878:	e010      	b.n	800189c <LL_ADC_REG_SetSequencerRanks+0xa0>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800187e:	697b      	ldr	r3, [r7, #20]
 8001880:	fa93 f3a3 	rbit	r3, r3
 8001884:	613b      	str	r3, [r7, #16]
  return result;
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d101      	bne.n	8001894 <LL_ADC_REG_SetSequencerRanks+0x98>
    return 32U;
 8001890:	2320      	movs	r3, #32
 8001892:	e003      	b.n	800189c <LL_ADC_REG_SetSequencerRanks+0xa0>
  return __builtin_clz(value);
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	fab3 f383 	clz	r3, r3
 800189a:	b2db      	uxtb	r3, r3
 800189c:	68b9      	ldr	r1, [r7, #8]
 800189e:	f001 011f 	and.w	r1, r1, #31
 80018a2:	408b      	lsls	r3, r1
 80018a4:	431a      	orrs	r2, r3
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80018aa:	bf00      	nop
 80018ac:	3724      	adds	r7, #36	@ 0x24
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	46021000 	.word	0x46021000

080018bc <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80018bc:	b480      	push	{r7}
 80018be:	b087      	sub	sp, #28
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
 80018c4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (1UL << ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & ADC_CHSELR_CHSEL) & 0x1FUL)));
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d107      	bne.n	80018e0 <LL_ADC_REG_SetSequencerChAdd+0x24>
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	0e9b      	lsrs	r3, r3, #26
 80018d4:	f003 031f 	and.w	r3, r3, #31
 80018d8:	2201      	movs	r2, #1
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	e015      	b.n	800190c <LL_ADC_REG_SetSequencerChAdd+0x50>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	fa93 f3a3 	rbit	r3, r3
 80018ea:	60fb      	str	r3, [r7, #12]
  return result;
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80018f0:	697b      	ldr	r3, [r7, #20]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <LL_ADC_REG_SetSequencerChAdd+0x3e>
    return 32U;
 80018f6:	2320      	movs	r3, #32
 80018f8:	e003      	b.n	8001902 <LL_ADC_REG_SetSequencerChAdd+0x46>
  return __builtin_clz(value);
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	fab3 f383 	clz	r3, r3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	f003 031f 	and.w	r3, r3, #31
 8001906:	2201      	movs	r2, #1
 8001908:	fa02 f303 	lsl.w	r3, r2, r3
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001910:	431a      	orrs	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001916:	bf00      	nop
 8001918:	371c      	adds	r7, #28
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr

08001922 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001922:	b480      	push	{r7}
 8001924:	b083      	sub	sp, #12
 8001926:	af00      	add	r7, sp, #0
 8001928:	6078      	str	r0, [r7, #4]
 800192a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (1UL << ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	0e9b      	lsrs	r3, r3, #26
 8001934:	f003 031f 	and.w	r3, r3, #31
 8001938:	2101      	movs	r1, #1
 800193a:	fa01 f303 	lsl.w	r3, r1, r3
 800193e:	43db      	mvns	r3, r3
 8001940:	401a      	ands	r2, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001946:	bf00      	nop
 8001948:	370c      	adds	r7, #12
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8001952:	b480      	push	{r7}
 8001954:	b083      	sub	sp, #12
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC4_CFGR1_DMAEN | ADC4_CFGR1_DMACFG));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	f003 0303 	and.w	r3, r3, #3
}
 8001962:	4618      	mov	r0, r3
 8001964:	370c      	adds	r7, #12
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800196e:	b480      	push	{r7}
 8001970:	b083      	sub	sp, #12
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800197a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800197e:	2b00      	cmp	r3, #0
 8001980:	d101      	bne.n	8001986 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8001982:	2301      	movs	r3, #1
 8001984:	e000      	b.n	8001988 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8001986:	2300      	movs	r3, #0
}
 8001988:	4618      	mov	r0, r3
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <LL_ADC_SetChannelSamplingTime>:
  *         (1) On STM32U5, parameter available only on ADC instance: ADC1, ADC2.
  *         (2) On STM32U5, parameter available only on ADC instance: ADC4.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001994:	b480      	push	{r7}
 8001996:	b08b      	sub	sp, #44	@ 0x2c
 8001998:	af00      	add	r7, sp, #0
 800199a:	60f8      	str	r0, [r7, #12]
 800199c:	60b9      	str	r1, [r7, #8]
 800199e:	607a      	str	r2, [r7, #4]
  if (ADCx != ADC4) /* ADC1 or ADC2 */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4a2d      	ldr	r2, [pc, #180]	@ (8001a58 <LL_ADC_SetChannelSamplingTime+0xc4>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d042      	beq.n	8001a2e <LL_ADC_SetChannelSamplingTime+0x9a>
  {
    /* Set bits with content of parameter "SamplingTime" with bits position     */
    /* in register and register position depending on parameter "Channel".      */
    /* Parameter "Channel" is used with masks because containing                */
    /* other bits reserved for other purpose.                                   */
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d104      	bne.n	80019bc <LL_ADC_SetChannelSamplingTime+0x28>
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	0e9b      	lsrs	r3, r3, #26
 80019b6:	f003 021f 	and.w	r2, r3, #31
 80019ba:	e011      	b.n	80019e0 <LL_ADC_SetChannelSamplingTime+0x4c>
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	fa93 f3a3 	rbit	r3, r3
 80019c6:	617b      	str	r3, [r7, #20]
  return result;
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d101      	bne.n	80019d6 <LL_ADC_SetChannelSamplingTime+0x42>
    return 32U;
 80019d2:	2320      	movs	r3, #32
 80019d4:	e003      	b.n	80019de <LL_ADC_SetChannelSamplingTime+0x4a>
  return __builtin_clz(value);
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	fab3 f383 	clz	r3, r3
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	461a      	mov	r2, r3
                                                                                 & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) \
                                                                                >> ADC_SMPRX_REGOFFSET_POS))) * 3UL);
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	0e5b      	lsrs	r3, r3, #25
 80019e4:	f003 0101 	and.w	r1, r3, #1
    uint32_t shift_value = ((__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) - (10UL * ((Channel                             \
 80019e8:	460b      	mov	r3, r1
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	440b      	add	r3, r1
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	1ad2      	subs	r2, r2, r3
 80019f2:	4613      	mov	r3, r2
 80019f4:	005b      	lsls	r3, r3, #1
 80019f6:	4413      	add	r3, r2
 80019f8:	627b      	str	r3, [r7, #36]	@ 0x24
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK)            \
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	3314      	adds	r3, #20
 80019fe:	461a      	mov	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	0e5b      	lsrs	r3, r3, #25
 8001a04:	009b      	lsls	r3, r3, #2
 8001a06:	f003 0304 	and.w	r3, r3, #4
 8001a0a:	4413      	add	r3, r2
 8001a0c:	623b      	str	r3, [r7, #32]
                                                             >> ADC_SMPRX_REGOFFSET_POS));

    MODIFY_REG(*preg, ADC_SMPR1_SMP0 << shift_value, SamplingTime   << shift_value);
 8001a0e:	6a3b      	ldr	r3, [r7, #32]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	2107      	movs	r1, #7
 8001a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a16:	fa01 f303 	lsl.w	r3, r1, r3
 8001a1a:	43db      	mvns	r3, r3
 8001a1c:	401a      	ands	r2, r3
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a22:	fa01 f303 	lsl.w	r3, r1, r3
 8001a26:	431a      	orrs	r2, r3
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	601a      	str	r2, [r3, #0]
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS),
               ((Channel & ADC_CHANNEL_ID_BITFIELD_MASK) << ADC4_SMPR_SMPSEL0_BITOFFSET_POS)
               & (SamplingTime & ADC4_SAMPLING_TIME_CH_MASK)
              );
  }
}
 8001a2c:	e00e      	b.n	8001a4c <LL_ADC_SetChannelSamplingTime+0xb8>
    MODIFY_REG(ADCx->SMPR1,
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	695a      	ldr	r2, [r3, #20]
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	021b      	lsls	r3, r3, #8
 8001a36:	43db      	mvns	r3, r3
 8001a38:	401a      	ands	r2, r3
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	0219      	lsls	r1, r3, #8
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	400b      	ands	r3, r1
 8001a42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001a46:	431a      	orrs	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	615a      	str	r2, [r3, #20]
}
 8001a4c:	bf00      	nop
 8001a4e:	372c      	adds	r7, #44	@ 0x2c
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	46021000 	.word	0x46021000

08001a5c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001a74:	43db      	mvns	r3, r3
 8001a76:	401a      	ands	r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f003 0318 	and.w	r3, r3, #24
 8001a7e:	4908      	ldr	r1, [pc, #32]	@ (8001aa0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a80:	40d9      	lsrs	r1, r3
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	400b      	ands	r3, r1
 8001a86:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff                              \
                                                                              & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9c:	4770      	bx	lr
 8001a9e:	bf00      	nop
 8001aa0:	000fffff 	.word	0x000fffff

08001aa4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001ab4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6093      	str	r3, [r2, #8]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001adc:	d101      	bne.n	8001ae2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR, ADC_CR_BITS_PROPERTY_RS, ADC_CR_ADVREGEN);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b2c:	d101      	bne.n	8001b32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f003 0301 	and.w	r3, r3, #1
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <LL_ADC_IsEnabled+0x18>
 8001b54:	2301      	movs	r3, #1
 8001b56:	e000      	b.n	8001b5a <LL_ADC_IsEnabled+0x1a>
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr

08001b66 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b66:	b480      	push	{r7}
 8001b68:	b083      	sub	sp, #12
 8001b6a:	af00      	add	r7, sp, #0
 8001b6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f003 0304 	and.w	r3, r3, #4
 8001b76:	2b04      	cmp	r3, #4
 8001b78:	d101      	bne.n	8001b7e <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e000      	b.n	8001b80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b7e:	2300      	movs	r3, #0
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	370c      	adds	r7, #12
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 0308 	and.w	r3, r3, #8
 8001b9c:	2b08      	cmp	r3, #8
 8001b9e:	d101      	bne.n	8001ba4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e000      	b.n	8001ba6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08a      	sub	sp, #40	@ 0x28
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t tmpCFGR1 = 0UL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	623b      	str	r3, [r7, #32]
  uint32_t tmpCFGR2 = 0UL;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61fb      	str	r3, [r7, #28]
  __IO uint32_t wait_loop_index;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d101      	bne.n	8001bd4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e2b3      	b.n	800213c <HAL_ADC_Init+0x588>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d003      	beq.n	8001be4 <HAL_ADC_Init+0x30>
  {
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a8b      	ldr	r2, [pc, #556]	@ (8001e10 <HAL_ADC_Init+0x25c>)
 8001be2:	4293      	cmp	r3, r2
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d109      	bne.n	8001c00 <HAL_ADC_Init+0x4c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	f7ff f803 	bl	8000bf8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff ff5f 	bl	8001ac8 <LL_ADC_IsDeepPowerDownEnabled>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d004      	beq.n	8001c1a <HAL_ADC_Init+0x66>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff ff45 	bl	8001aa4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff ff7a 	bl	8001b18 <LL_ADC_IsInternalRegulatorEnabled>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d115      	bne.n	8001c56 <HAL_ADC_Init+0xa2>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f7ff ff5e 	bl	8001af0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c34:	4b77      	ldr	r3, [pc, #476]	@ (8001e14 <HAL_ADC_Init+0x260>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	099b      	lsrs	r3, r3, #6
 8001c3a:	4a77      	ldr	r2, [pc, #476]	@ (8001e18 <HAL_ADC_Init+0x264>)
 8001c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c40:	099b      	lsrs	r3, r3, #6
 8001c42:	3301      	adds	r3, #1
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c48:	e002      	b.n	8001c50 <HAL_ADC_Init+0x9c>
    {
      wait_loop_index--;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d1f9      	bne.n	8001c4a <HAL_ADC_Init+0x96>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f7ff ff5c 	bl	8001b18 <LL_ADC_IsInternalRegulatorEnabled>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10e      	bne.n	8001c84 <HAL_ADC_Init+0xd0>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c6a:	f043 0210 	orr.w	r2, r3, #16
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001c76:	f043 0201 	orr.w	r2, r3, #1
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	67da      	str	r2, [r3, #124]	@ 0x7c

    tmp_hal_status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff6c 	bl	8001b66 <LL_ADC_REG_IsConversionOngoing>
 8001c8e:	61b8      	str	r0, [r7, #24]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001c94:	f003 0310 	and.w	r3, r3, #16
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	f040 8244 	bne.w	8002126 <HAL_ADC_Init+0x572>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	f040 8240 	bne.w	8002126 <HAL_ADC_Init+0x572>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001caa:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001cae:	f043 0202 	orr.w	r2, r3, #2
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	679a      	str	r2, [r3, #120]	@ 0x78
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f7ff ff40 	bl	8001b40 <LL_ADC_IsEnabled>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d140      	bne.n	8001d48 <HAL_ADC_Init+0x194>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4a51      	ldr	r2, [pc, #324]	@ (8001e10 <HAL_ADC_Init+0x25c>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d028      	beq.n	8001d22 <HAL_ADC_Init+0x16e>
      {
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a51      	ldr	r2, [pc, #324]	@ (8001e1c <HAL_ADC_Init+0x268>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d109      	bne.n	8001cee <HAL_ADC_Init+0x13a>
 8001cda:	4850      	ldr	r0, [pc, #320]	@ (8001e1c <HAL_ADC_Init+0x268>)
 8001cdc:	f7ff ff30 	bl	8001b40 <LL_ADC_IsEnabled>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	bf0c      	ite	eq
 8001ce6:	2301      	moveq	r3, #1
 8001ce8:	2300      	movne	r3, #0
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	e008      	b.n	8001d00 <HAL_ADC_Init+0x14c>
 8001cee:	4848      	ldr	r0, [pc, #288]	@ (8001e10 <HAL_ADC_Init+0x25c>)
 8001cf0:	f7ff ff26 	bl	8001b40 <LL_ADC_IsEnabled>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	bf0c      	ite	eq
 8001cfa:	2301      	moveq	r3, #1
 8001cfc:	2300      	movne	r3, #0
 8001cfe:	b2db      	uxtb	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d021      	beq.n	8001d48 <HAL_ADC_Init+0x194>
          /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
          /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
          /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
          /*     (set into HAL_ADC_ConfigChannel() or                             */
          /*     HAL_ADCEx_InjectedConfigChannel() )                              */
          LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a44      	ldr	r2, [pc, #272]	@ (8001e1c <HAL_ADC_Init+0x268>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d101      	bne.n	8001d12 <HAL_ADC_Init+0x15e>
 8001d0e:	4a44      	ldr	r2, [pc, #272]	@ (8001e20 <HAL_ADC_Init+0x26c>)
 8001d10:	e000      	b.n	8001d14 <HAL_ADC_Init+0x160>
 8001d12:	4a44      	ldr	r2, [pc, #272]	@ (8001e24 <HAL_ADC_Init+0x270>)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	f7ff fc26 	bl	800156c <LL_ADC_SetCommonClock>
 8001d20:	e012      	b.n	8001d48 <HAL_ADC_Init+0x194>
        /* parameters):                                                         */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() )                              */

        /* Configuration of ADC resolution                                      */
        LL_ADC_SetResolution(hadc->Instance, hadc->Init.Resolution);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	4610      	mov	r0, r2
 8001d2e:	f7ff fc51 	bl	80015d4 <LL_ADC_SetResolution>

        /* Configuration of ADC clock mode: clock source AHB or HSI with        */
        /* selectable prescaler.                                                */
        MODIFY_REG(ADC4_COMMON->CCR,
 8001d32:	4b3c      	ldr	r3, [pc, #240]	@ (8001e24 <HAL_ADC_Init+0x270>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8001d42:	4938      	ldr	r1, [pc, #224]	@ (8001e24 <HAL_ADC_Init+0x270>)
 8001d44:	4313      	orrs	r3, r2
 8001d46:	600b      	str	r3, [r1, #0]
                   ADC_CCR_PRESC,
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a30      	ldr	r2, [pc, #192]	@ (8001e10 <HAL_ADC_Init+0x25c>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d010      	beq.n	8001d74 <HAL_ADC_Init+0x1c0>
      /*  - overrun                                  Init.Overrun               */
      /*  - discontinuous mode                       Init.DiscontinuousConvMode */
      /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */

      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d58:	035a      	lsls	r2, r3, #13
                    hadc->Init.Overrun                                                    |
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                    ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001d5e:	431a      	orrs	r2, r3
                    hadc->Init.Resolution                                                 |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	689b      	ldr	r3, [r3, #8]
                    hadc->Init.Overrun                                                    |
 8001d64:	431a      	orrs	r2, r3
                    ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001d6c:	041b      	lsls	r3, r3, #16
      tmpCFGR1  = (/*ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)             |*/
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	623b      	str	r3, [r7, #32]
 8001d72:	e030      	b.n	8001dd6 <HAL_ADC_Init+0x222>
      /*  - external trigger polarity                                           */
      /*  - data alignment                                                      */
      /*  - resolution                                                          */
      /*  - scan direction                                                      */
      /*  - DMA continuous request                                              */
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	7f1b      	ldrb	r3, [r3, #28]
 8001d78:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d80:	035b      	lsls	r3, r3, #13
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d82:	4313      	orrs	r3, r2
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001d88:	2a00      	cmp	r2, #0
 8001d8a:	d002      	beq.n	8001d92 <HAL_ADC_Init+0x1de>
 8001d8c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001d90:	e000      	b.n	8001d94 <HAL_ADC_Init+0x1e0>
 8001d92:	2200      	movs	r2, #0
                   ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001d94:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                            |
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	695b      	ldr	r3, [r3, #20]
                   ADC_CFGR_OVERRUN(hadc->Init.Overrun)                            |
 8001d9a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	691b      	ldr	r3, [r3, #16]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	da04      	bge.n	8001dae <HAL_ADC_Init+0x1fa>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	691b      	ldr	r3, [r3, #16]
 8001da8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001dac:	e001      	b.n	8001db2 <HAL_ADC_Init+0x1fe>
 8001dae:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                            |
 8001db2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.DMAContinuousRequests));
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4918      	ldr	r1, [pc, #96]	@ (8001e1c <HAL_ADC_Init+0x268>)
 8001dba:	428b      	cmp	r3, r1
 8001dbc:	d103      	bne.n	8001dc6 <HAL_ADC_Init+0x212>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dc4:	e003      	b.n	8001dce <HAL_ADC_Init+0x21a>
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001dcc:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                      |
 8001dce:	4313      	orrs	r3, r2
      tmpCFGR1 |= (ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dd0:	6a3a      	ldr	r2, [r7, #32]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	623b      	str	r3, [r7, #32]
    }

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d12f      	bne.n	8001e40 <HAL_ADC_Init+0x28c>
    {
      if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a0a      	ldr	r2, [pc, #40]	@ (8001e10 <HAL_ADC_Init+0x25c>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d007      	beq.n	8001dfa <HAL_ADC_Init+0x246>
      {
        tmpCFGR1 |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dee:	3b01      	subs	r3, #1
 8001df0:	045b      	lsls	r3, r3, #17
 8001df2:	6a3a      	ldr	r2, [r7, #32]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	623b      	str	r3, [r7, #32]
 8001df8:	e022      	b.n	8001e40 <HAL_ADC_Init+0x28c>
      }
      else
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d111      	bne.n	8001e28 <HAL_ADC_Init+0x274>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001e04:	6a3b      	ldr	r3, [r7, #32]
 8001e06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e0a:	623b      	str	r3, [r7, #32]
 8001e0c:	e018      	b.n	8001e40 <HAL_ADC_Init+0x28c>
 8001e0e:	bf00      	nop
 8001e10:	46021000 	.word	0x46021000
 8001e14:	20000000 	.word	0x20000000
 8001e18:	053e2d63 	.word	0x053e2d63
 8001e1c:	42028000 	.word	0x42028000
 8001e20:	42028308 	.word	0x42028308
 8001e24:	46021308 	.word	0x46021308
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001e2c:	f043 0220 	orr.w	r2, r3, #32
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	679a      	str	r2, [r3, #120]	@ 0x78

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001e38:	f043 0201 	orr.w	r2, r3, #1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	67da      	str	r2, [r3, #124]	@ 0x7c
        }
      }
    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a92      	ldr	r2, [pc, #584]	@ (8002090 <HAL_ADC_Init+0x4dc>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d018      	beq.n	8001e7c <HAL_ADC_Init+0x2c8>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d009      	beq.n	8001e66 <HAL_ADC_Init+0x2b2>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e56:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	6a3a      	ldr	r2, [r7, #32]
 8001e62:	4313      	orrs	r3, r2
 8001e64:	623b      	str	r3, [r7, #32]
      }
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR_FIELDS_1, tmpCFGR1);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	4b89      	ldr	r3, [pc, #548]	@ (8002094 <HAL_ADC_Init+0x4e0>)
 8001e6e:	4013      	ands	r3, r2
 8001e70:	687a      	ldr	r2, [r7, #4]
 8001e72:	6812      	ldr	r2, [r2, #0]
 8001e74:	6a39      	ldr	r1, [r7, #32]
 8001e76:	430b      	orrs	r3, r1
 8001e78:	60d3      	str	r3, [r2, #12]
 8001e7a:	e031      	b.n	8001ee0 <HAL_ADC_Init+0x32c>
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d009      	beq.n	8001e98 <HAL_ADC_Init+0x2e4>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC4_CFGR1_EXTSEL) | hadc->Init.ExternalTrigConvEdge);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e88:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e90:	4313      	orrs	r3, r2
 8001e92:	6a3a      	ldr	r2, [r7, #32]
 8001e94:	4313      	orrs	r3, r2
 8001e96:	623b      	str	r3, [r7, #32]
      }
      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	68da      	ldr	r2, [r3, #12]
 8001e9e:	4b7e      	ldr	r3, [pc, #504]	@ (8002098 <HAL_ADC_Init+0x4e4>)
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	6a39      	ldr	r1, [r7, #32]
 8001ea8:	430b      	orrs	r3, r1
 8001eaa:	60d3      	str	r3, [r2, #12]
                 ADC4_CFGR1_ALIGN     |
                 ADC4_CFGR1_SCANDIR   |
                 ADC4_CFGR1_DMACFG,
                 tmpCFGR1);

      if (hadc->Init.LowPowerAutoPowerOff != ADC_LOW_POWER_NONE)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a1b      	ldr	r3, [r3, #32]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d008      	beq.n	8001ec6 <HAL_ADC_Init+0x312>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.LowPowerAutoPowerOff);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6a1a      	ldr	r2, [r3, #32]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	430a      	orrs	r2, r1
 8001ec4:	645a      	str	r2, [r3, #68]	@ 0x44
      }

      if (hadc->Init.VrefProtection != ADC_VREF_PPROT_NONE)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d008      	beq.n	8001ee0 <HAL_ADC_Init+0x32c>
      {
        SET_BIT(hadc->Instance->PWRR, hadc->Init.VrefProtection);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6c59      	ldr	r1, [r3, #68]	@ 0x44
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	430a      	orrs	r2, r1
 8001ede:	645a      	str	r2, [r3, #68]	@ 0x44
      }

    }

    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a6a      	ldr	r2, [pc, #424]	@ (8002090 <HAL_ADC_Init+0x4dc>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	f000 8093 	beq.w	8002012 <HAL_ADC_Init+0x45e>
      /* Parameters that can be updated when ADC is disabled or enabled without */
      /* conversion on going on regular and injected groups:                    */
      /*  - Conversion data management      Init.ConversionDataManagement       */
      /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
      /*  - Oversampling parameters         Init.Oversampling                   */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f7ff fe38 	bl	8001b66 <LL_ADC_REG_IsConversionOngoing>
 8001ef6:	6178      	str	r0, [r7, #20]
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fe45 	bl	8001b8c <LL_ADC_INJ_IsConversionOngoing>
 8001f02:	6138      	str	r0, [r7, #16]
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f04:	697b      	ldr	r3, [r7, #20]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d161      	bne.n	8001fce <HAL_ADC_Init+0x41a>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001f0a:	693b      	ldr	r3, [r7, #16]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d15e      	bne.n	8001fce <HAL_ADC_Init+0x41a>
         )
      {
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	7f1b      	ldrb	r3, [r3, #28]
 8001f14:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ(hadc, (uint32_t)hadc->Init.ConversionDataManagement));
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4960      	ldr	r1, [pc, #384]	@ (800209c <HAL_ADC_Init+0x4e8>)
 8001f1c:	428b      	cmp	r3, r1
 8001f1e:	d102      	bne.n	8001f26 <HAL_ADC_Init+0x372>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f24:	e002      	b.n	8001f2c <HAL_ADC_Init+0x378>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f2a:	005b      	lsls	r3, r3, #1
        tmpCFGR1 = (ADC_CFGR_AUTODELAY((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	623b      	str	r3, [r7, #32]

        MODIFY_REG(hadc->Instance->CFGR1, ADC_CFGR1_AUTDLY | ADC_CFGR1_DMNGT, tmpCFGR1);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68db      	ldr	r3, [r3, #12]
 8001f36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001f3a:	f023 0303 	bic.w	r3, r3, #3
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6812      	ldr	r2, [r2, #0]
 8001f42:	6a39      	ldr	r1, [r7, #32]
 8001f44:	430b      	orrs	r3, r1
 8001f46:	60d3      	str	r3, [r2, #12]
        if (hadc->Init.GainCompensation != 0UL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d007      	beq.n	8001f60 <HAL_ADC_Init+0x3ac>
        {
          LL_ADC_SetGainCompensation(hadc->Instance, hadc->Init.GainCompensation);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f7ff fbf8 	bl	8001750 <LL_ADC_SetGainCompensation>
        }

        if (hadc->Init.OversamplingMode == ENABLE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d11e      	bne.n	8001fa8 <HAL_ADC_Init+0x3f4>
          assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio));
          assert_param(IS_ADC12_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
          assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
          assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

          if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f6e:	2b00      	cmp	r3, #0
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          /*  - trigger frequency mode                                           */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	691a      	ldr	r2, [r3, #16]
 8001f76:	4b4a      	ldr	r3, [pc, #296]	@ (80020a0 <HAL_ADC_Init+0x4ec>)
 8001f78:	4013      	ands	r3, r2
 8001f7a:	687a      	ldr	r2, [r7, #4]
 8001f7c:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001f7e:	0411      	lsls	r1, r2, #16
 8001f80:	687a      	ldr	r2, [r7, #4]
 8001f82:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8001f84:	4311      	orrs	r1, r2
 8001f86:	687a      	ldr	r2, [r7, #4]
 8001f88:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8001f8a:	4311      	orrs	r1, r2
 8001f8c:	687a      	ldr	r2, [r7, #4]
 8001f8e:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8001f90:	4311      	orrs	r1, r2
 8001f92:	687a      	ldr	r2, [r7, #4]
 8001f94:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8001f96:	0892      	lsrs	r2, r2, #2
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	431a      	orrs	r2, r3
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f042 0201 	orr.w	r2, r2, #1
 8001fa4:	611a      	str	r2, [r3, #16]
 8001fa6:	e007      	b.n	8001fb8 <HAL_ADC_Init+0x404>
                     (hadc->Init.TriggerFrequencyMode >> 2UL));
        }
        else
        {
          /* Disable ADC oversampling scope on ADC group regular */
          CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	691a      	ldr	r2, [r3, #16]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 0201 	bic.w	r2, r2, #1
 8001fb6:	611a      	str	r2, [r3, #16]
        }

        /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	611a      	str	r2, [r3, #16]
      /*   Parameter "NbrOfConversion" is discarded.                            */
      /*   Note: Scan mode is not present by hardware on this device, but       */
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d10c      	bne.n	8001ff0 <HAL_ADC_Init+0x43c>
      {
        /* Set number of ranks in regular group sequencer */
        MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fdc:	f023 010f 	bic.w	r1, r3, #15
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe4:	1e5a      	subs	r2, r3, #1
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	430a      	orrs	r2, r1
 8001fec:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fee:	e007      	b.n	8002000 <HAL_ADC_Init+0x44c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f022 020f 	bic.w	r2, r2, #15
 8001ffe:	631a      	str	r2, [r3, #48]	@ 0x30
      }

      /* Initialize the ADC state */
      /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002004:	f023 0303 	bic.w	r3, r3, #3
 8002008:	f043 0201 	orr.w	r2, r3, #1
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002010:	e092      	b.n	8002138 <HAL_ADC_Init+0x584>

    }
    else
    {
      if (hadc->Init.OversamplingMode == ENABLE)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002018:	2b01      	cmp	r3, #1
 800201a:	d111      	bne.n	8002040 <HAL_ADC_Init+0x48c>
        /*  - oversampling enable                                                 */
        /*  - oversampling ratio                                                  */
        /*  - oversampling shift                                                  */
        /*  - oversampling discontinuous mode (triggered mode)                    */
        /*  - trigger frequency mode                                              */
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
                     hadc->Init.Oversampling.RightBitShift |
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8002024:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode |
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
                     hadc->Init.Oversampling.RightBitShift |
 800202a:	431a      	orrs	r2, r3
                     hadc->Init.TriggerFrequencyMode
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
                     hadc->Init.Oversampling.TriggeredMode |
 8002030:	4313      	orrs	r3, r2
        tmpCFGR2 |= (hadc->Init.Oversampling.Ratio         |
 8002032:	69fa      	ldr	r2, [r7, #28]
 8002034:	4313      	orrs	r3, r2
 8002036:	61fb      	str	r3, [r7, #28]
                    );

        SET_BIT(tmpCFGR2, ADC_CFGR2_ROVSE);
 8002038:	69fb      	ldr	r3, [r7, #28]
 800203a:	f043 0301 	orr.w	r3, r3, #1
 800203e:	61fb      	str	r3, [r7, #28]
      }
      MODIFY_REG(hadc->Instance->CFGR2,
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	691a      	ldr	r2, [r3, #16]
 8002046:	4b17      	ldr	r3, [pc, #92]	@ (80020a4 <HAL_ADC_Init+0x4f0>)
 8002048:	4013      	ands	r3, r2
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6812      	ldr	r2, [r2, #0]
 800204e:	69f9      	ldr	r1, [r7, #28]
 8002050:	430b      	orrs	r3, r1
 8002052:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_LFTRIG | ADC_CFGR2_ROVSE | ADC4_CFGR2_OVSR | ADC_CFGR2_OVSS | ADC_CFGR2_TROVS,
                 tmpCFGR2);


      /* Channel sampling time configuration */
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1,                   \
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800205c:	461a      	mov	r2, r3
 800205e:	2100      	movs	r1, #0
 8002060:	f7ff fb99 	bl	8001796 <LL_ADC_SetSamplingTimeCommonChannels>
                                           hadc->Init.SamplingTimeCommon1);
      LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2,                   \
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6818      	ldr	r0, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206c:	461a      	mov	r2, r3
 800206e:	f06f 01fb 	mvn.w	r1, #251	@ 0xfb
 8002072:	f7ff fb90 	bl	8001796 <LL_ADC_SetSamplingTimeCommonChannels>
      /*   emulated by software for alignment over all STM32 devices.           */
      /* - if scan mode is enabled, regular channels sequence length is set to  */
      /*   parameter "NbrOfConversion".                                         */
      /*   Channels must be configured into each rank using function            */
      /*   "HAL_ADC_ConfigChannel()".                                           */
      if (hadc->Init.ScanConvMode == ADC4_SCAN_DISABLE)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	691b      	ldr	r3, [r3, #16]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d114      	bne.n	80020a8 <HAL_ADC_Init+0x4f4>
      {
        /* Set sequencer scan length by clearing ranks above rank 1             */
        /* and do not modify rank 1 value.                                      */
        SET_BIT(hadc->Instance->CHSELR, ADC_CHSELR_SQ2_TO_SQ8);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f062 020f 	orn	r2, r2, #15
 800208c:	629a      	str	r2, [r3, #40]	@ 0x28
 800208e:	e024      	b.n	80020da <HAL_ADC_Init+0x526>
 8002090:	46021000 	.word	0x46021000
 8002094:	fff0c013 	.word	0xfff0c013
 8002098:	ffde800d 	.word	0xffde800d
 800209c:	42028000 	.word	0x42028000
 80020a0:	fc00f81e 	.word	0xfc00f81e
 80020a4:	f7fffc02 	.word	0xf7fffc02

      }
      else if (hadc->Init.ScanConvMode == ADC4_SCAN_ENABLE)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80020b0:	d113      	bne.n	80020da <HAL_ADC_Init+0x526>
        /*          therefore after the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020bc:	3b01      	subs	r3, #1
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	f003 031c 	and.w	r3, r3, #28
 80020c4:	f06f 020f 	mvn.w	r2, #15
 80020c8:	fa02 f103 	lsl.w	r1, r2, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	430a      	orrs	r2, r1
 80020d8:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Check back that ADC registers have effectively been configured to      */
      /* ensure of no potential problem of ADC core IP clocking.                */
      /* Check through register CFGR1 (excluding analog watchdog configuration: */
      /* set into separate dedicated function, and bits of ADC resolution set   */
      /* out of temporary variable 'tmpCFGR1').                                 */
      if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68da      	ldr	r2, [r3, #12]
 80020e0:	4b18      	ldr	r3, [pc, #96]	@ (8002144 <HAL_ADC_Init+0x590>)
 80020e2:	4013      	ands	r3, r2
 80020e4:	6a3a      	ldr	r2, [r7, #32]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d10b      	bne.n	8002102 <HAL_ADC_Init+0x54e>
          == tmpCFGR1)
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	67da      	str	r2, [r3, #124]	@ 0x7c

        /* Set the ADC state */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80020f4:	f023 0303 	bic.w	r3, r3, #3
 80020f8:	f043 0201 	orr.w	r2, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	679a      	str	r2, [r3, #120]	@ 0x78
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002100:	e01a      	b.n	8002138 <HAL_ADC_Init+0x584>
      }
      else
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_ERROR_INTERNAL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002106:	f023 0312 	bic.w	r3, r3, #18
 800210a:	f043 0210 	orr.w	r2, r3, #16
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	679a      	str	r2, [r3, #120]	@ 0x78

        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002116:	f043 0201 	orr.w	r2, r3, #1
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	67da      	str	r2, [r3, #124]	@ 0x7c

        tmp_hal_status = HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (hadc->Instance != ADC4) /* ADC1 or ADC2 */
 8002124:	e008      	b.n	8002138 <HAL_ADC_Init+0x584>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800212a:	f043 0210 	orr.w	r2, r3, #16
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	679a      	str	r2, [r3, #120]	@ 0x78

    tmp_hal_status = HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return tmp_hal_status;
 8002138:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800213c:	4618      	mov	r0, r3
 800213e:	3728      	adds	r7, #40	@ 0x28
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	833ffff3 	.word	0x833ffff3

08002148 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002150:	2300      	movs	r3, #0
 8002152:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002164:	69bb      	ldr	r3, [r7, #24]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d017      	beq.n	800219e <HAL_ADC_IRQHandler+0x56>
 800216e:	697b      	ldr	r3, [r7, #20]
 8002170:	f003 0302 	and.w	r3, r3, #2
 8002174:	2b00      	cmp	r3, #0
 8002176:	d012      	beq.n	800219e <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800217c:	f003 0310 	and.w	r3, r3, #16
 8002180:	2b00      	cmp	r3, #0
 8002182:	d105      	bne.n	8002190 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002188:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f001 f93d 	bl	8003410 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2202      	movs	r2, #2
 800219c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d004      	beq.n	80021b2 <HAL_ADC_IRQHandler+0x6a>
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	f003 0304 	and.w	r3, r3, #4
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10b      	bne.n	80021ca <HAL_ADC_IRQHandler+0x82>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80021b2:	69bb      	ldr	r3, [r7, #24]
 80021b4:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80a4 	beq.w	8002306 <HAL_ADC_IRQHandler+0x1be>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f003 0308 	and.w	r3, r3, #8
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 809e 	beq.w	8002306 <HAL_ADC_IRQHandler+0x1be>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d105      	bne.n	80021e2 <HAL_ADC_IRQHandler+0x9a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80021da:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	679a      	str	r2, [r3, #120]	@ 0x78
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a3d      	ldr	r2, [pc, #244]	@ (80022dc <HAL_ADC_IRQHandler+0x194>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d047      	beq.n	800227c <HAL_ADC_IRQHandler+0x134>
    {
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f7ff faef 	bl	80017d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d07d      	beq.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
          /* else need to check Master ADC CONT bit */
          tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
          tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
        }
#else
        tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	68db      	ldr	r3, [r3, #12]
 8002202:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Carry on if continuous mode is disabled */
        if (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) != ADC_CFGR1_CONT)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800220a:	2b00      	cmp	r3, #0
 800220c:	d174      	bne.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0308 	and.w	r3, r3, #8
 8002218:	2b08      	cmp	r3, #8
 800221a:	d16d      	bne.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
          {
            /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
            /* ADSTART==0 (no conversion on going)                              */
            if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7ff fca0 	bl	8001b66 <LL_ADC_REG_IsConversionOngoing>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d11a      	bne.n	8002262 <HAL_ADC_IRQHandler+0x11a>
            {
              /* Disable ADC end of sequence conversion interrupt */
              /* Note: Overrun interrupt was enabled with EOC interrupt in      */
              /* HAL_Start_IT(), but is not disabled here because can be used   */
              /* by overrun IRQ process below.                                  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f022 020c 	bic.w	r2, r2, #12
 800223a:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002240:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800224c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d151      	bne.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002258:	f043 0201 	orr.w	r2, r3, #1
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	679a      	str	r2, [r3, #120]	@ 0x78
 8002260:	e04a      	b.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
              }
            }
            else
            {
              /* Change ADC state to error state */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002266:	f043 0210 	orr.w	r2, r3, #16
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	679a      	str	r2, [r3, #120]	@ 0x78

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002272:	f043 0201 	orr.w	r2, r3, #1
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	67da      	str	r2, [r3, #124]	@ 0x7c
 800227a:	e03d      	b.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
    else
    {
      /* Determine whether any further conversion upcoming on group regular     */
      /* by external trigger, continuous mode or scan sequence on going         */
      /* to disable interruption.                                               */
      if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff faa7 	bl	80017d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d035      	beq.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
          && (hadc->Init.ContinuousConvMode == DISABLE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002292:	2b00      	cmp	r3, #0
 8002294:	d130      	bne.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
         )
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f003 0308 	and.w	r3, r3, #8
 80022a0:	2b08      	cmp	r3, #8
 80022a2:	d129      	bne.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
          /* ADSTART==0 (no conversion on going)                                */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff fc5c 	bl	8001b66 <LL_ADC_REG_IsConversionOngoing>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d115      	bne.n	80022e0 <HAL_ADC_IRQHandler+0x198>
          {
            /* Disable ADC end of single conversion interrupt on group regular */
            /* Note: Overrun interrupt was enabled with EOC interrupt in        */
            /* HAL_Start_IT(), but is not disabled here because can be used     */
            /* by overrun IRQ process below.                                    */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685a      	ldr	r2, [r3, #4]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f022 020c 	bic.w	r2, r2, #12
 80022c2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_REG_BUSY, HAL_ADC_STATE_READY);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80022c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80022cc:	f023 0301 	bic.w	r3, r3, #1
 80022d0:	f043 0201 	orr.w	r2, r3, #1
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	679a      	str	r2, [r3, #120]	@ 0x78
 80022d8:	e00e      	b.n	80022f8 <HAL_ADC_IRQHandler+0x1b0>
 80022da:	bf00      	nop
 80022dc:	46021000 	.word	0x46021000
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80022e4:	f043 0220 	orr.w	r2, r3, #32
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	679a      	str	r2, [r3, #120]	@ 0x78

            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80022f0:	f043 0201 	orr.w	r2, r3, #1
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	67da      	str	r2, [r3, #124]	@ 0x7c
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 f957 	bl	80025ac <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	220c      	movs	r2, #12
 8002304:	601a      	str	r2, [r3, #0]
  }

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a6d      	ldr	r2, [pc, #436]	@ (80024c0 <HAL_ADC_IRQHandler+0x378>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d06f      	beq.n	80023f0 <HAL_ADC_IRQHandler+0x2a8>
  {
    /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	f003 0320 	and.w	r3, r3, #32
 8002316:	2b00      	cmp	r3, #0
 8002318:	d004      	beq.n	8002324 <HAL_ADC_IRQHandler+0x1dc>
 800231a:	697b      	ldr	r3, [r7, #20]
 800231c:	f003 0320 	and.w	r3, r3, #32
 8002320:	2b00      	cmp	r3, #0
 8002322:	d109      	bne.n	8002338 <HAL_ADC_IRQHandler+0x1f0>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002324:	69bb      	ldr	r3, [r7, #24]
 8002326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
    if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800232a:	2b00      	cmp	r3, #0
 800232c:	d060      	beq.n	80023f0 <HAL_ADC_IRQHandler+0x2a8>
        (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002334:	2b00      	cmp	r3, #0
 8002336:	d05b      	beq.n	80023f0 <HAL_ADC_IRQHandler+0x2a8>
    {
      /* Update state machine on conversion status if not in error state */
      if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800233c:	f003 0310 	and.w	r3, r3, #16
 8002340:	2b00      	cmp	r3, #0
 8002342:	d105      	bne.n	8002350 <HAL_ADC_IRQHandler+0x208>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002348:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Retrieve ADC configuration */
      tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fb0a 	bl	800196e <LL_ADC_INJ_IsTriggerSourceSWStart>
 800235a:	60f8      	str	r0, [r7, #12]
      tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff fa37 	bl	80017d4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002366:	60b8      	str	r0, [r7, #8]
      {
        tmp_adc_master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmp_adc_master->CFGR1);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR1);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	613b      	str	r3, [r7, #16]
      /* Disable interruption if no further conversion upcoming by injected     */
      /* external trigger or by automatic injected conversion with regular      */
      /* group having no further conversion upcoming (same conditions as        */
      /* regular group interruption disabling above),                           */
      /* and if injected scan sequence is completed.                            */
      if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d035      	beq.n	80023e2 <HAL_ADC_IRQHandler+0x29a>
      {
        if ((READ_BIT(tmp_cfgr, ADC_CFGR1_JAUTO) == 0UL) ||
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800237c:	2b00      	cmp	r3, #0
 800237e:	d007      	beq.n	8002390 <HAL_ADC_IRQHandler+0x248>
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d02d      	beq.n	80023e2 <HAL_ADC_IRQHandler+0x29a>
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
             (READ_BIT(tmp_cfgr, ADC_CFGR1_CONT) == 0UL)))
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
            ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800238c:	2b00      	cmp	r3, #0
 800238e:	d128      	bne.n	80023e2 <HAL_ADC_IRQHandler+0x29a>
        {
          /* If End of Sequence is reached, disable interrupts */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800239a:	2b40      	cmp	r3, #64	@ 0x40
 800239c:	d121      	bne.n	80023e2 <HAL_ADC_IRQHandler+0x29a>
            /* Therefore, state of HAL ADC injected group is kept to busy.        */
            /* No ADC_CFGR1_JQM for STM32U5                                       */

            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff fbf2 	bl	8001b8c <LL_ADC_INJ_IsConversionOngoing>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d119      	bne.n	80023e2 <HAL_ADC_IRQHandler+0x29a>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	685a      	ldr	r2, [r3, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80023bc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	679a      	str	r2, [r3, #120]	@ 0x78

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d105      	bne.n	80023e2 <HAL_ADC_IRQHandler+0x29a>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80023da:	f043 0201 	orr.w	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	679a      	str	r2, [r3, #120]	@ 0x78
                interruption has been triggered by end of conversion or end of
                sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80023e2:	6878      	ldr	r0, [r7, #4]
 80023e4:	f000 fff6 	bl	80033d4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2260      	movs	r2, #96	@ 0x60
 80023ee:	601a      	str	r2, [r3, #0]
    }
  } /* Specific ADC1 or ADC2 only */

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80023f0:	69bb      	ldr	r3, [r7, #24]
 80023f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d011      	beq.n	800241e <HAL_ADC_IRQHandler+0x2d6>
 80023fa:	697b      	ldr	r3, [r7, #20]
 80023fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002400:	2b00      	cmp	r3, #0
 8002402:	d00c      	beq.n	800241e <HAL_ADC_IRQHandler+0x2d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002408:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002410:	6878      	ldr	r0, [r7, #4]
 8002412:	f000 f8d5 	bl	80025c0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2280      	movs	r2, #128	@ 0x80
 800241c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002424:	2b00      	cmp	r3, #0
 8002426:	d012      	beq.n	800244e <HAL_ADC_IRQHandler+0x306>
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800242e:	2b00      	cmp	r3, #0
 8002430:	d00d      	beq.n	800244e <HAL_ADC_IRQHandler+0x306>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002436:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 ffd2 	bl	80033e8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800244c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002454:	2b00      	cmp	r3, #0
 8002456:	d012      	beq.n	800247e <HAL_ADC_IRQHandler+0x336>
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00d      	beq.n	800247e <HAL_ADC_IRQHandler+0x336>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002466:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	679a      	str	r2, [r3, #120]	@ 0x78

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f000 ffc4 	bl	80033fc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800247c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	f003 0310 	and.w	r3, r3, #16
 8002484:	2b00      	cmp	r3, #0
 8002486:	d03d      	beq.n	8002504 <HAL_ADC_IRQHandler+0x3bc>
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	f003 0310 	and.w	r3, r3, #16
 800248e:	2b00      	cmp	r3, #0
 8002490:	d038      	beq.n	8002504 <HAL_ADC_IRQHandler+0x3bc>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002496:	2b00      	cmp	r3, #0
 8002498:	d102      	bne.n	80024a0 <HAL_ADC_IRQHandler+0x358>
    {
      overrun_error = 1UL;
 800249a:	2301      	movs	r3, #1
 800249c:	61fb      	str	r3, [r7, #28]
 800249e:	e01b      	b.n	80024d8 <HAL_ADC_IRQHandler+0x390>
    }
    else
    {
      /* Check DMA configuration */
      if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a06      	ldr	r2, [pc, #24]	@ (80024c0 <HAL_ADC_IRQHandler+0x378>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d00c      	beq.n	80024c4 <HAL_ADC_IRQHandler+0x37c>
            overrun_error = 1UL;
          }
        }
#else
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMNGT) != 0UL)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d00f      	beq.n	80024d8 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 80024b8:	2301      	movs	r3, #1
 80024ba:	61fb      	str	r3, [r7, #28]
 80024bc:	e00c      	b.n	80024d8 <HAL_ADC_IRQHandler+0x390>
 80024be:	bf00      	nop
 80024c0:	46021000 	.word	0x46021000
#endif /* ADC_MULTIMODE_SUPPORT */
      }
      else
      {
        /* Check DMA configuration */
        if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE_ADC4)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7ff fa42 	bl	8001952 <LL_ADC_REG_GetDMATransfer>
 80024ce:	4603      	mov	r3, r0
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d001      	beq.n	80024d8 <HAL_ADC_IRQHandler+0x390>
        {
          overrun_error = 1UL;
 80024d4:	2301      	movs	r3, #1
 80024d6:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d10e      	bne.n	80024fc <HAL_ADC_IRQHandler+0x3b4>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80024e2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	679a      	str	r2, [r3, #120]	@ 0x78

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80024ee:	f043 0202 	orr.w	r2, r3, #2
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	67da      	str	r2, [r3, #124]	@ 0x7c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 f86c 	bl	80025d4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	2210      	movs	r2, #16
 8002502:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8002504:	69bb      	ldr	r3, [r7, #24]
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d01b      	beq.n	8002546 <HAL_ADC_IRQHandler+0x3fe>
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	2b00      	cmp	r3, #0
 8002516:	d016      	beq.n	8002546 <HAL_ADC_IRQHandler+0x3fe>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800251c:	f003 0310 	and.w	r3, r3, #16
 8002520:	2b00      	cmp	r3, #0
 8002522:	d105      	bne.n	8002530 <HAL_ADC_IRQHandler+0x3e8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002528:	f043 0201 	orr.w	r2, r3, #1
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	679a      	str	r2, [r3, #120]	@ 0x78

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f000 f86d 	bl	8002610 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	685a      	ldr	r2, [r3, #4]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0201 	bic.w	r2, r2, #1
 8002544:	605a      	str	r2, [r3, #4]
  }

  if (hadc->Instance == ADC4)  /* ADC4 */
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	4a17      	ldr	r2, [pc, #92]	@ (80025a8 <HAL_ADC_IRQHandler+0x460>)
 800254c:	4293      	cmp	r3, r2
 800254e:	d126      	bne.n	800259e <HAL_ADC_IRQHandler+0x456>
  {
    /* ========== Check End of Calibration flag ========== */
    if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00c      	beq.n	8002574 <HAL_ADC_IRQHandler+0x42c>
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <HAL_ADC_IRQHandler+0x42c>
    {
      /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->CalibrationCpltCallback(hadc);
#else
      HAL_ADC_CalibrationCpltCallback(hadc);
 8002564:	6878      	ldr	r0, [r7, #4]
 8002566:	f000 f83f 	bl	80025e8 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear end of calibration flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002572:	601a      	str	r2, [r3, #0]
    }

    /* ========== Check LDO ready flag ========== */
    if (((tmp_isr & ADC_FLAG_LDORDY) == ADC_FLAG_LDORDY) && ((tmp_ier & ADC_IT_LDORDY) == ADC_IT_LDORDY))
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800257a:	2b00      	cmp	r3, #0
 800257c:	d00f      	beq.n	800259e <HAL_ADC_IRQHandler+0x456>
 800257e:	697b      	ldr	r3, [r7, #20]
 8002580:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00a      	beq.n	800259e <HAL_ADC_IRQHandler+0x456>
    {
      /* Voltage Regulator (LDO) Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->VoltageRegulatorCallback(hadc);
#else
      HAL_ADC_VoltageRegulatorCallback(hadc);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 f837 	bl	80025fc <HAL_ADC_VoltageRegulatorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Disable Voltage Regulator (LDO) Ready interrupt source */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_LDORDY);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800259c:	605a      	str	r2, [r3, #4]
    }
  }
}
 800259e:	bf00      	nop
 80025a0:	3720      	adds	r7, #32
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	46021000 	.word	0x46021000

080025ac <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr

080025d4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_ADC_VoltageRegulatorCallback>:
  * @brief  Voltage Regulator (LDO) Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_VoltageRegulatorCallback(ADC_HandleTypeDef *hadc)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_VoltageRegulatorCallback must be implemented in the user file.
   */
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr

08002610 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8002618:	bf00      	nop
 800261a:	370c      	adds	r7, #12
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr

08002624 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b0bc      	sub	sp, #240	@ 0xf0
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
 800262c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800262e:	2300      	movs	r3, #0
 8002630:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002634:	2300      	movs	r3, #0
 8002636:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_channel;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4aa8      	ldr	r2, [pc, #672]	@ (80028e0 <HAL_ADC_ConfigChannel+0x2bc>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d103      	bne.n	800264a <HAL_ADC_ConfigChannel+0x26>
  }
  else
  {
    assert_param(IS_ADC4_SAMPLE_TIME_COMMON(pConfig->SamplingTime));

    if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)          ||
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000

      assert_param(IS_ADC4_REGULAR_RANK(pConfig->Rank));
    }
  }

  __HAL_LOCK(hadc);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8002650:	2b01      	cmp	r3, #1
 8002652:	d102      	bne.n	800265a <HAL_ADC_ConfigChannel+0x36>
 8002654:	2302      	movs	r3, #2
 8002656:	f000 beb5 	b.w	80033c4 <HAL_ADC_ConfigChannel+0xda0>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2201      	movs	r2, #1
 800265e:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff fa7d 	bl	8001b66 <LL_ADC_REG_IsConversionOngoing>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	f040 8695 	bne.w	800339e <HAL_ADC_ConfigChannel+0xd7a>
  {
    if (hadc->Instance != ADC4)  /* ADC1 or ADC2 */
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a99      	ldr	r2, [pc, #612]	@ (80028e0 <HAL_ADC_ConfigChannel+0x2bc>)
 800267a:	4293      	cmp	r3, r2
 800267c:	f000 83ea 	beq.w	8002e54 <HAL_ADC_ConfigChannel+0x830>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel) & 0x1FUL));
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d108      	bne.n	800269e <HAL_ADC_ConfigChannel+0x7a>
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	0e9b      	lsrs	r3, r3, #26
 8002692:	f003 031f 	and.w	r3, r3, #31
 8002696:	2201      	movs	r2, #1
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	e01d      	b.n	80026da <HAL_ADC_ConfigChannel+0xb6>
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80026aa:	fa93 f3a3 	rbit	r3, r3
 80026ae:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  return result;
 80026b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80026b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  if (value == 0U)
 80026ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_ADC_ConfigChannel+0xa2>
    return 32U;
 80026c2:	2320      	movs	r3, #32
 80026c4:	e004      	b.n	80026d0 <HAL_ADC_ConfigChannel+0xac>
  return __builtin_clz(value);
 80026c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80026ca:	fab3 f383 	clz	r3, r3
 80026ce:	b2db      	uxtb	r3, r3
 80026d0:	f003 031f 	and.w	r3, r3, #31
 80026d4:	2201      	movs	r2, #1
 80026d6:	fa02 f303 	lsl.w	r3, r2, r3
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6812      	ldr	r2, [r2, #0]
 80026de:	69d1      	ldr	r1, [r2, #28]
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	430b      	orrs	r3, r1
 80026e6:	61d3      	str	r3, [r2, #28]

      /* Set ADC group regular sequence: channel on the selected scan sequence rank */
      LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6818      	ldr	r0, [r3, #0]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	6859      	ldr	r1, [r3, #4]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	461a      	mov	r2, r3
 80026f6:	f7ff f881 	bl	80017fc <LL_ADC_REG_SetSequencerRanks>
      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated when ADC is disabled or enabled without   */
      /* conversion on going on regular group:                                    */
      /*  - Channel sampling time                                                 */
      /*  - Channel offset                                                        */
      tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4618      	mov	r0, r3
 8002700:	f7ff fa31 	bl	8001b66 <LL_ADC_REG_IsConversionOngoing>
 8002704:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
      tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff fa3d 	bl	8001b8c <LL_ADC_INJ_IsConversionOngoing>
 8002712:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
      if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002716:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800271a:	2b00      	cmp	r3, #0
 800271c:	f040 81ed 	bne.w	8002afa <HAL_ADC_ConfigChannel+0x4d6>
          && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002720:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002724:	2b00      	cmp	r3, #0
 8002726:	f040 81e8 	bne.w	8002afa <HAL_ADC_ConfigChannel+0x4d6>
         )
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	6819      	ldr	r1, [r3, #0]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	689b      	ldr	r3, [r3, #8]
 8002736:	461a      	mov	r2, r3
 8002738:	f7ff f92c 	bl	8001994 <LL_ADC_SetChannelSamplingTime>

        /* Configure the offset: offset enable/disable, channel, offset value */

        /* Shift the offset with respect to the selected ADC resolution. */
        /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
        tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	695a      	ldr	r2, [r3, #20]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	089b      	lsrs	r3, r3, #2
 8002748:	f003 0303 	and.w	r3, r3, #3
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

        if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	2b04      	cmp	r3, #4
 800275c:	d046      	beq.n	80027ec <HAL_ADC_ConfigChannel+0x1c8>
        {
          /* Set ADC selected offset number */
          LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmp_offset_shifted);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	6919      	ldr	r1, [r3, #16]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800276e:	f7fe ff51 	bl	8001614 <LL_ADC_SetOffset>
          assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
          assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSignedSaturation));
          /* Set ADC selected offset sign */
          LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6818      	ldr	r0, [r3, #0]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6919      	ldr	r1, [r3, #16]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	69db      	ldr	r3, [r3, #28]
 800277e:	461a      	mov	r2, r3
 8002780:	f7fe ff95 	bl	80016ae <LL_ADC_SetOffsetSign>

          /* Configure offset saturation */
          if (pConfig->OffsetSaturation == ENABLE)
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	7e9b      	ldrb	r3, [r3, #26]
 8002788:	2b01      	cmp	r3, #1
 800278a:	d11e      	bne.n	80027ca <HAL_ADC_ConfigChannel+0x1a6>
          {
            /* Set ADC selected offset unsigned/signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6818      	ldr	r0, [r3, #0]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	6919      	ldr	r1, [r3, #16]
                                               (pConfig->OffsetSignedSaturation == DISABLE)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002798:	2b00      	cmp	r3, #0
 800279a:	d102      	bne.n	80027a2 <HAL_ADC_ConfigChannel+0x17e>
 800279c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027a0:	e000      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x180>
 80027a2:	2300      	movs	r3, #0
 80027a4:	461a      	mov	r2, r3
 80027a6:	f7fe ffb8 	bl	800171a <LL_ADC_SetOffsetUnsignedSaturation>
                                               ? LL_ADC_OFFSET_UNSIGNED_SATURATION_ENABLE    \
                                               : LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);

            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6818      	ldr	r0, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	6919      	ldr	r1, [r3, #16]
                                             (pConfig->OffsetSignedSaturation == ENABLE)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	7e5b      	ldrb	r3, [r3, #25]
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d102      	bne.n	80027c0 <HAL_ADC_ConfigChannel+0x19c>
 80027ba:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80027be:	e000      	b.n	80027c2 <HAL_ADC_ConfigChannel+0x19e>
 80027c0:	2300      	movs	r3, #0
 80027c2:	461a      	mov	r2, r3
 80027c4:	f7fe ff8e 	bl	80016e4 <LL_ADC_SetOffsetSignedSaturation>
 80027c8:	e197      	b.n	8002afa <HAL_ADC_ConfigChannel+0x4d6>
                                             : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
          }
          else
          {
            /* Disable ADC offset signed saturation */
            LL_ADC_SetOffsetUnsignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	691b      	ldr	r3, [r3, #16]
 80027d2:	2200      	movs	r2, #0
 80027d4:	4619      	mov	r1, r3
 80027d6:	f7fe ffa0 	bl	800171a <LL_ADC_SetOffsetUnsignedSaturation>
                                               LL_ADC_OFFSET_UNSIGNED_SATURATION_DISABLE);
            LL_ADC_SetOffsetSignedSaturation(hadc->Instance, pConfig->OffsetNumber,
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6818      	ldr	r0, [r3, #0]
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	691b      	ldr	r3, [r3, #16]
 80027e2:	2200      	movs	r2, #0
 80027e4:	4619      	mov	r1, r3
 80027e6:	f7fe ff7d 	bl	80016e4 <LL_ADC_SetOffsetSignedSaturation>
 80027ea:	e186      	b.n	8002afa <HAL_ADC_ConfigChannel+0x4d6>
        }
        else
        {
          /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
             If this is the case, the corresponding offset is disabled since pConfig->OffsetNumber = ADC_OFFSET_NONE. */
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2100      	movs	r1, #0
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fe ff2f 	bl	8001656 <LL_ADC_GetOffsetChannel>
 80027f8:	4603      	mov	r3, r0
 80027fa:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d10a      	bne.n	8002818 <HAL_ADC_ConfigChannel+0x1f4>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2100      	movs	r1, #0
 8002808:	4618      	mov	r0, r3
 800280a:	f7fe ff24 	bl	8001656 <LL_ADC_GetOffsetChannel>
 800280e:	4603      	mov	r3, r0
 8002810:	0e9b      	lsrs	r3, r3, #26
 8002812:	f003 021f 	and.w	r2, r3, #31
 8002816:	e01e      	b.n	8002856 <HAL_ADC_ConfigChannel+0x232>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2100      	movs	r1, #0
 800281e:	4618      	mov	r0, r3
 8002820:	f7fe ff19 	bl	8001656 <LL_ADC_GetOffsetChannel>
 8002824:	4603      	mov	r3, r0
 8002826:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800282e:	fa93 f3a3 	rbit	r3, r3
 8002832:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8002836:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800283a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 800283e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002842:	2b00      	cmp	r3, #0
 8002844:	d101      	bne.n	800284a <HAL_ADC_ConfigChannel+0x226>
    return 32U;
 8002846:	2320      	movs	r3, #32
 8002848:	e004      	b.n	8002854 <HAL_ADC_ConfigChannel+0x230>
  return __builtin_clz(value);
 800284a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800284e:	fab3 f383 	clz	r3, r3
 8002852:	b2db      	uxtb	r3, r3
 8002854:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d105      	bne.n	800286e <HAL_ADC_ConfigChannel+0x24a>
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	0e9b      	lsrs	r3, r3, #26
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	e018      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x27c>
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002876:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800287a:	fa93 f3a3 	rbit	r3, r3
 800287e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8002882:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002886:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 800288a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800288e:	2b00      	cmp	r3, #0
 8002890:	d101      	bne.n	8002896 <HAL_ADC_ConfigChannel+0x272>
    return 32U;
 8002892:	2320      	movs	r3, #32
 8002894:	e004      	b.n	80028a0 <HAL_ADC_ConfigChannel+0x27c>
  return __builtin_clz(value);
 8002896:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800289a:	fab3 f383 	clz	r3, r3
 800289e:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d107      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x290>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_1, pConfig->Channel, 0x0);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6818      	ldr	r0, [r3, #0]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	2300      	movs	r3, #0
 80028ae:	2100      	movs	r1, #0
 80028b0:	f7fe feb0 	bl	8001614 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2101      	movs	r1, #1
 80028ba:	4618      	mov	r0, r3
 80028bc:	f7fe fecb 	bl	8001656 <LL_ADC_GetOffsetChannel>
 80028c0:	4603      	mov	r3, r0
 80028c2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10c      	bne.n	80028e4 <HAL_ADC_ConfigChannel+0x2c0>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2101      	movs	r1, #1
 80028d0:	4618      	mov	r0, r3
 80028d2:	f7fe fec0 	bl	8001656 <LL_ADC_GetOffsetChannel>
 80028d6:	4603      	mov	r3, r0
 80028d8:	0e9b      	lsrs	r3, r3, #26
 80028da:	f003 021f 	and.w	r2, r3, #31
 80028de:	e020      	b.n	8002922 <HAL_ADC_ConfigChannel+0x2fe>
 80028e0:	46021000 	.word	0x46021000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2101      	movs	r1, #1
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7fe feb3 	bl	8001656 <LL_ADC_GetOffsetChannel>
 80028f0:	4603      	mov	r3, r0
 80028f2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80028fa:	fa93 f3a3 	rbit	r3, r3
 80028fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002902:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002906:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800290a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800290e:	2b00      	cmp	r3, #0
 8002910:	d101      	bne.n	8002916 <HAL_ADC_ConfigChannel+0x2f2>
    return 32U;
 8002912:	2320      	movs	r3, #32
 8002914:	e004      	b.n	8002920 <HAL_ADC_ConfigChannel+0x2fc>
  return __builtin_clz(value);
 8002916:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800291a:	fab3 f383 	clz	r3, r3
 800291e:	b2db      	uxtb	r3, r3
 8002920:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800292a:	2b00      	cmp	r3, #0
 800292c:	d105      	bne.n	800293a <HAL_ADC_ConfigChannel+0x316>
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	0e9b      	lsrs	r3, r3, #26
 8002934:	f003 031f 	and.w	r3, r3, #31
 8002938:	e018      	b.n	800296c <HAL_ADC_ConfigChannel+0x348>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002946:	fa93 f3a3 	rbit	r3, r3
 800294a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800294e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002952:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002956:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_ADC_ConfigChannel+0x33e>
    return 32U;
 800295e:	2320      	movs	r3, #32
 8002960:	e004      	b.n	800296c <HAL_ADC_ConfigChannel+0x348>
  return __builtin_clz(value);
 8002962:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002966:	fab3 f383 	clz	r3, r3
 800296a:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800296c:	429a      	cmp	r2, r3
 800296e:	d107      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x35c>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_2, pConfig->Channel, 0x0);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6818      	ldr	r0, [r3, #0]
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	681a      	ldr	r2, [r3, #0]
 8002978:	2300      	movs	r3, #0
 800297a:	2101      	movs	r1, #1
 800297c:	f7fe fe4a 	bl	8001614 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2102      	movs	r1, #2
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe fe65 	bl	8001656 <LL_ADC_GetOffsetChannel>
 800298c:	4603      	mov	r3, r0
 800298e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d10a      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x388>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2102      	movs	r1, #2
 800299c:	4618      	mov	r0, r3
 800299e:	f7fe fe5a 	bl	8001656 <LL_ADC_GetOffsetChannel>
 80029a2:	4603      	mov	r3, r0
 80029a4:	0e9b      	lsrs	r3, r3, #26
 80029a6:	f003 021f 	and.w	r2, r3, #31
 80029aa:	e01e      	b.n	80029ea <HAL_ADC_ConfigChannel+0x3c6>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	2102      	movs	r1, #2
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fe fe4f 	bl	8001656 <LL_ADC_GetOffsetChannel>
 80029b8:	4603      	mov	r3, r0
 80029ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80029c2:	fa93 f3a3 	rbit	r3, r3
 80029c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80029ca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029ce:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80029d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d101      	bne.n	80029de <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 80029da:	2320      	movs	r3, #32
 80029dc:	e004      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80029de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80029e2:	fab3 f383 	clz	r3, r3
 80029e6:	b2db      	uxtb	r3, r3
 80029e8:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d105      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x3de>
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	0e9b      	lsrs	r3, r3, #26
 80029fc:	f003 031f 	and.w	r3, r3, #31
 8002a00:	e018      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x410>
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a0e:	fa93 f3a3 	rbit	r3, r3
 8002a12:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002a16:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a1a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002a1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d101      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x406>
    return 32U;
 8002a26:	2320      	movs	r3, #32
 8002a28:	e004      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x410>
  return __builtin_clz(value);
 8002a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a2e:	fab3 f383 	clz	r3, r3
 8002a32:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d107      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x424>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_3, pConfig->Channel, 0x0);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6818      	ldr	r0, [r3, #0]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	2300      	movs	r3, #0
 8002a42:	2102      	movs	r1, #2
 8002a44:	f7fe fde6 	bl	8001614 <LL_ADC_SetOffset>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2103      	movs	r1, #3
 8002a4e:	4618      	mov	r0, r3
 8002a50:	f7fe fe01 	bl	8001656 <LL_ADC_GetOffsetChannel>
 8002a54:	4603      	mov	r3, r0
 8002a56:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10a      	bne.n	8002a74 <HAL_ADC_ConfigChannel+0x450>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2103      	movs	r1, #3
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fe fdf6 	bl	8001656 <LL_ADC_GetOffsetChannel>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	0e9b      	lsrs	r3, r3, #26
 8002a6e:	f003 021f 	and.w	r2, r3, #31
 8002a72:	e01a      	b.n	8002aaa <HAL_ADC_ConfigChannel+0x486>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2103      	movs	r1, #3
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fe fdeb 	bl	8001656 <LL_ADC_GetOffsetChannel>
 8002a80:	4603      	mov	r3, r0
 8002a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a84:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a86:	fa93 f3a3 	rbit	r3, r3
 8002a8a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002a92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d101      	bne.n	8002a9e <HAL_ADC_ConfigChannel+0x47a>
    return 32U;
 8002a9a:	2320      	movs	r3, #32
 8002a9c:	e004      	b.n	8002aa8 <HAL_ADC_ConfigChannel+0x484>
  return __builtin_clz(value);
 8002a9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002aa2:	fab3 f383 	clz	r3, r3
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	461a      	mov	r2, r3
              == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d105      	bne.n	8002ac2 <HAL_ADC_ConfigChannel+0x49e>
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	0e9b      	lsrs	r3, r3, #26
 8002abc:	f003 031f 	and.w	r3, r3, #31
 8002ac0:	e011      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x4c2>
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002aca:	fa93 f3a3 	rbit	r3, r3
 8002ace:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002ad0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ad2:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002ad4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x4ba>
    return 32U;
 8002ada:	2320      	movs	r3, #32
 8002adc:	e003      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x4c2>
  return __builtin_clz(value);
 8002ade:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ae0:	fab3 f383 	clz	r3, r3
 8002ae4:	b2db      	uxtb	r3, r3
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d107      	bne.n	8002afa <HAL_ADC_ConfigChannel+0x4d6>
          {
            LL_ADC_SetOffset(hadc->Instance, LL_ADC_OFFSET_4, pConfig->Channel, 0x0);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6818      	ldr	r0, [r3, #0]
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	681a      	ldr	r2, [r3, #0]
 8002af2:	2300      	movs	r3, #0
 8002af4:	2103      	movs	r1, #3
 8002af6:	f7fe fd8d 	bl	8001614 <LL_ADC_SetOffset>

      /* Parameters update conditioned to ADC state:                              */
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Single or differential mode                                           */
      /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff f81e 	bl	8001b40 <LL_ADC_IsEnabled>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	f040 8456 	bne.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
      {
        /* Set mode single-ended or differential input of the selected ADC channel */
        LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6818      	ldr	r0, [r3, #0]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	6819      	ldr	r1, [r3, #0]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	f7fe ff9f 	bl	8001a5c <LL_ADC_SetChannelSingleDiff>

        /* Configuration of differential mode */
        if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002b26:	f040 80d6 	bne.w	8002cd6 <HAL_ADC_ConfigChannel+0x6b2>
        {
          /* Set sampling time of the selected ADC channel */
          /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
          tmp_channel = __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel) \
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d10b      	bne.n	8002b4e <HAL_ADC_ConfigChannel+0x52a>
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	0e9b      	lsrs	r3, r3, #26
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	f003 031f 	and.w	r3, r3, #31
 8002b42:	2b09      	cmp	r3, #9
 8002b44:	bf94      	ite	ls
 8002b46:	2301      	movls	r3, #1
 8002b48:	2300      	movhi	r3, #0
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	e019      	b.n	8002b82 <HAL_ADC_ConfigChannel+0x55e>
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b56:	fa93 f3a3 	rbit	r3, r3
 8002b5a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002b5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b5e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002b60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <HAL_ADC_ConfigChannel+0x546>
    return 32U;
 8002b66:	2320      	movs	r3, #32
 8002b68:	e003      	b.n	8002b72 <HAL_ADC_ConfigChannel+0x54e>
  return __builtin_clz(value);
 8002b6a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002b6c:	fab3 f383 	clz	r3, r3
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	3301      	adds	r3, #1
 8002b74:	f003 031f 	and.w	r3, r3, #31
 8002b78:	2b09      	cmp	r3, #9
 8002b7a:	bf94      	ite	ls
 8002b7c:	2301      	movls	r3, #1
 8002b7e:	2300      	movhi	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d04d      	beq.n	8002c22 <HAL_ADC_ConfigChannel+0x5fe>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d107      	bne.n	8002ba2 <HAL_ADC_ConfigChannel+0x57e>
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	0e9b      	lsrs	r3, r3, #26
 8002b98:	3301      	adds	r3, #1
 8002b9a:	069b      	lsls	r3, r3, #26
 8002b9c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002ba0:	e015      	b.n	8002bce <HAL_ADC_ConfigChannel+0x5aa>
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002baa:	fa93 f3a3 	rbit	r3, r3
 8002bae:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002bb0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002bb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d101      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x59a>
    return 32U;
 8002bba:	2320      	movs	r3, #32
 8002bbc:	e003      	b.n	8002bc6 <HAL_ADC_ConfigChannel+0x5a2>
  return __builtin_clz(value);
 8002bbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bc0:	fab3 f383 	clz	r3, r3
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	069b      	lsls	r3, r3, #26
 8002bca:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d109      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x5ca>
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	0e9b      	lsrs	r3, r3, #26
 8002be0:	3301      	adds	r3, #1
 8002be2:	f003 031f 	and.w	r3, r3, #31
 8002be6:	2101      	movs	r1, #1
 8002be8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bec:	e017      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x5fa>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bf6:	fa93 f3a3 	rbit	r3, r3
 8002bfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002bfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002bfe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002c00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x5e6>
    return 32U;
 8002c06:	2320      	movs	r3, #32
 8002c08:	e003      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x5ee>
  return __builtin_clz(value);
 8002c0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c0c:	fab3 f383 	clz	r3, r3
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	3301      	adds	r3, #1
 8002c14:	f003 031f 	and.w	r3, r3, #31
 8002c18:	2101      	movs	r1, #1
 8002c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	e04e      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x69c>
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d107      	bne.n	8002c3e <HAL_ADC_ConfigChannel+0x61a>
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	0e9b      	lsrs	r3, r3, #26
 8002c34:	3301      	adds	r3, #1
 8002c36:	069b      	lsls	r3, r3, #26
 8002c38:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c3c:	e015      	b.n	8002c6a <HAL_ADC_ConfigChannel+0x646>
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c46:	fa93 f3a3 	rbit	r3, r3
 8002c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002c4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c4e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002c50:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_ADC_ConfigChannel+0x636>
    return 32U;
 8002c56:	2320      	movs	r3, #32
 8002c58:	e003      	b.n	8002c62 <HAL_ADC_ConfigChannel+0x63e>
  return __builtin_clz(value);
 8002c5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c5c:	fab3 f383 	clz	r3, r3
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	3301      	adds	r3, #1
 8002c64:	069b      	lsls	r3, r3, #26
 8002c66:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d109      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x666>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	0e9b      	lsrs	r3, r3, #26
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	f003 031f 	and.w	r3, r3, #31
 8002c82:	2101      	movs	r1, #1
 8002c84:	fa01 f303 	lsl.w	r3, r1, r3
 8002c88:	e017      	b.n	8002cba <HAL_ADC_ConfigChannel+0x696>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c92:	fa93 f3a3 	rbit	r3, r3
 8002c96:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002c98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d101      	bne.n	8002ca6 <HAL_ADC_ConfigChannel+0x682>
    return 32U;
 8002ca2:	2320      	movs	r3, #32
 8002ca4:	e003      	b.n	8002cae <HAL_ADC_ConfigChannel+0x68a>
  return __builtin_clz(value);
 8002ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ca8:	fab3 f383 	clz	r3, r3
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	3301      	adds	r3, #1
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	2101      	movs	r1, #1
 8002cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002cc0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
                                                        + 1UL) & 0x1FUL);
          LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6818      	ldr	r0, [r3, #0]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	461a      	mov	r2, r3
 8002cce:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002cd2:	f7fe fe5f 	bl	8001994 <LL_ADC_SetChannelSamplingTime>
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        /* Note: these internal measurement paths can be disabled using           */
        /* HAL_ADC_DeInit().                                                      */

        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f280 836c 	bge.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
        {
          /* Configuration of common ADC parameters                                 */

          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a97      	ldr	r2, [pc, #604]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d101      	bne.n	8002cee <HAL_ADC_ConfigChannel+0x6ca>
 8002cea:	4b97      	ldr	r3, [pc, #604]	@ (8002f48 <HAL_ADC_ConfigChannel+0x924>)
 8002cec:	e000      	b.n	8002cf0 <HAL_ADC_ConfigChannel+0x6cc>
 8002cee:	4b97      	ldr	r3, [pc, #604]	@ (8002f4c <HAL_ADC_ConfigChannel+0x928>)
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7fe fc61 	bl	80015b8 <LL_ADC_GetCommonPathInternalCh>
 8002cf6:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* Software is allowed to change common parameters only when all ADCs   */
          /* of the common group are disabled.                                    */
          if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4a91      	ldr	r2, [pc, #580]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d109      	bne.n	8002d18 <HAL_ADC_ConfigChannel+0x6f4>
 8002d04:	488f      	ldr	r0, [pc, #572]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002d06:	f7fe ff1b 	bl	8001b40 <LL_ADC_IsEnabled>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	bf0c      	ite	eq
 8002d10:	2301      	moveq	r3, #1
 8002d12:	2300      	movne	r3, #0
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	e008      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x706>
 8002d18:	488d      	ldr	r0, [pc, #564]	@ (8002f50 <HAL_ADC_ConfigChannel+0x92c>)
 8002d1a:	f7fe ff11 	bl	8001b40 <LL_ADC_IsEnabled>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	bf0c      	ite	eq
 8002d24:	2301      	moveq	r3, #1
 8002d26:	2300      	movne	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 8088 	beq.w	8002e40 <HAL_ADC_ConfigChannel+0x81c>
          {
            /* If the requested internal measurement path has already been enabled, */
            /* bypass the configuration processing.                                 */
            if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a87      	ldr	r2, [pc, #540]	@ (8002f54 <HAL_ADC_ConfigChannel+0x930>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	d132      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x77c>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d12c      	bne.n	8002da0 <HAL_ADC_ConfigChannel+0x77c>
            {
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a7e      	ldr	r2, [pc, #504]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d005      	beq.n	8002d5c <HAL_ADC_ConfigChannel+0x738>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a7e      	ldr	r2, [pc, #504]	@ (8002f50 <HAL_ADC_ConfigChannel+0x92c>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	f040 832b 	bne.w	80033b2 <HAL_ADC_ConfigChannel+0xd8e>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a78      	ldr	r2, [pc, #480]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d101      	bne.n	8002d6a <HAL_ADC_ConfigChannel+0x746>
 8002d66:	4a78      	ldr	r2, [pc, #480]	@ (8002f48 <HAL_ADC_ConfigChannel+0x924>)
 8002d68:	e000      	b.n	8002d6c <HAL_ADC_ConfigChannel+0x748>
 8002d6a:	4a78      	ldr	r2, [pc, #480]	@ (8002f4c <HAL_ADC_ConfigChannel+0x928>)
 8002d6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d70:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d74:	4619      	mov	r1, r3
 8002d76:	4610      	mov	r0, r2
 8002d78:	f7fe fc0b 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
                /* Wait loop initialization and execution */
                /* Note: Variable divided by 2 to compensate partially              */
                /*       CPU processing cycles, scaling in us split to not          */
                /*       exceed 32 bits register capacity and handle low frequency. */
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
                                   * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d7c:	4b76      	ldr	r3, [pc, #472]	@ (8002f58 <HAL_ADC_ConfigChannel+0x934>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	099b      	lsrs	r3, r3, #6
 8002d82:	4a76      	ldr	r2, [pc, #472]	@ (8002f5c <HAL_ADC_ConfigChannel+0x938>)
 8002d84:	fba2 2303 	umull	r2, r3, r2, r3
 8002d88:	099b      	lsrs	r3, r3, #6
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	005b      	lsls	r3, r3, #1
                wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL)                                       \
 8002d8e:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8002d90:	e002      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x774>
                {
                  wait_loop_index--;
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	3b01      	subs	r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
                while (wait_loop_index != 0UL)
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1f9      	bne.n	8002d92 <HAL_ADC_ConfigChannel+0x76e>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d9e:	e308      	b.n	80033b2 <HAL_ADC_ConfigChannel+0xd8e>
                }
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a6e      	ldr	r2, [pc, #440]	@ (8002f60 <HAL_ADC_ConfigChannel+0x93c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d121      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x7ca>
                                                                 & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dae:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
            else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel                          \
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d11b      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x7ca>
            {
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a62      	ldr	r2, [pc, #392]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d005      	beq.n	8002dcc <HAL_ADC_ConfigChannel+0x7a8>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a62      	ldr	r2, [pc, #392]	@ (8002f50 <HAL_ADC_ConfigChannel+0x92c>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	f040 82f5 	bne.w	80033b6 <HAL_ADC_ConfigChannel+0xd92>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a5c      	ldr	r2, [pc, #368]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d101      	bne.n	8002dda <HAL_ADC_ConfigChannel+0x7b6>
 8002dd6:	4a5c      	ldr	r2, [pc, #368]	@ (8002f48 <HAL_ADC_ConfigChannel+0x924>)
 8002dd8:	e000      	b.n	8002ddc <HAL_ADC_ConfigChannel+0x7b8>
 8002dda:	4a5c      	ldr	r2, [pc, #368]	@ (8002f4c <HAL_ADC_ConfigChannel+0x928>)
 8002ddc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002de0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002de4:	4619      	mov	r1, r3
 8002de6:	4610      	mov	r0, r2
 8002de8:	f7fe fbd3 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dec:	e2e3      	b.n	80033b6 <HAL_ADC_ConfigChannel+0xd92>
                                               LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
              }
            }
            else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a5c      	ldr	r2, [pc, #368]	@ (8002f64 <HAL_ADC_ConfigChannel+0x940>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	f040 82df 	bne.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
                     && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f040 82d8 	bne.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
            {
              if (ADC_VREFINT_INSTANCE(hadc))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a4d      	ldr	r2, [pc, #308]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d005      	beq.n	8002e1e <HAL_ADC_ConfigChannel+0x7fa>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a4e      	ldr	r2, [pc, #312]	@ (8002f50 <HAL_ADC_ConfigChannel+0x92c>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	f040 82cd 	bne.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
              {
                LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a48      	ldr	r2, [pc, #288]	@ (8002f44 <HAL_ADC_ConfigChannel+0x920>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d101      	bne.n	8002e2c <HAL_ADC_ConfigChannel+0x808>
 8002e28:	4a47      	ldr	r2, [pc, #284]	@ (8002f48 <HAL_ADC_ConfigChannel+0x924>)
 8002e2a:	e000      	b.n	8002e2e <HAL_ADC_ConfigChannel+0x80a>
 8002e2c:	4a47      	ldr	r2, [pc, #284]	@ (8002f4c <HAL_ADC_ConfigChannel+0x928>)
 8002e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e32:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002e36:	4619      	mov	r1, r3
 8002e38:	4610      	mov	r0, r2
 8002e3a:	f7fe fbaa 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
 8002e3e:	e2bb      	b.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
          /* enabled and other ADC of the common group are enabled, internal      */
          /* measurement paths cannot be enabled.                                 */
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002e44:	f043 0220 	orr.w	r2, r3, #32
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	679a      	str	r2, [r3, #120]	@ 0x78

            tmp_hal_status = HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 8002e52:	e2b1      	b.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
        }
      }
    }
    else
    {
      tmp_channel = pConfig->Channel;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8

      /* Remap internal channels on STM32U5-2M revA */
#if defined (STM32U575xx) || defined (STM32U585xx)
      if (HAL_GetREVID() == REV_ID_A)
 8002e5c:	f7fe fb78 	bl	8001550 <HAL_GetREVID>
 8002e60:	4603      	mov	r3, r0
 8002e62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e66:	d130      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x8a6>
      {
        if (pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a3e      	ldr	r2, [pc, #248]	@ (8002f68 <HAL_ADC_ConfigChannel+0x944>)
 8002e6e:	4293      	cmp	r3, r2
 8002e70:	d103      	bne.n	8002e7a <HAL_ADC_ConfigChannel+0x856>
        {
          tmp_channel = (LL_ADC_CHANNEL_22 | ADC_CHANNEL_ID_INTERNAL_CH);
 8002e72:	4b3e      	ldr	r3, [pc, #248]	@ (8002f6c <HAL_ADC_ConfigChannel+0x948>)
 8002e74:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002e78:	e027      	b.n	8002eca <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC4_CHANNEL_VBAT)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a3c      	ldr	r2, [pc, #240]	@ (8002f70 <HAL_ADC_ConfigChannel+0x94c>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d103      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x868>
        {
          tmp_channel = (LL_ADC_CHANNEL_23 | ADC_CHANNEL_ID_INTERNAL_CH);
 8002e84:	4b3b      	ldr	r3, [pc, #236]	@ (8002f74 <HAL_ADC_ConfigChannel+0x950>)
 8002e86:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002e8a:	e01e      	b.n	8002eca <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a39      	ldr	r2, [pc, #228]	@ (8002f78 <HAL_ADC_ConfigChannel+0x954>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d103      	bne.n	8002e9e <HAL_ADC_ConfigChannel+0x87a>
        {
          tmp_channel = (LL_ADC_CHANNEL_VREFINT | LL_ADC_CHANNEL_DIFFERENCIATION_VREFINT_VCORE);
 8002e96:	4b39      	ldr	r3, [pc, #228]	@ (8002f7c <HAL_ADC_ConfigChannel+0x958>)
 8002e98:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002e9c:	e015      	b.n	8002eca <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH1_ADC4)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	4a37      	ldr	r2, [pc, #220]	@ (8002f80 <HAL_ADC_ConfigChannel+0x95c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d103      	bne.n	8002eb0 <HAL_ADC_ConfigChannel+0x88c>
        {
          tmp_channel = (LL_ADC_CHANNEL_20 | ADC_CHANNEL_ID_INTERNAL_CH);
 8002ea8:	4b36      	ldr	r3, [pc, #216]	@ (8002f84 <HAL_ADC_ConfigChannel+0x960>)
 8002eaa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002eae:	e00c      	b.n	8002eca <HAL_ADC_ConfigChannel+0x8a6>
        }
        else if (pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a34      	ldr	r2, [pc, #208]	@ (8002f88 <HAL_ADC_ConfigChannel+0x964>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d103      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x89e>
        {
          tmp_channel = (LL_ADC_CHANNEL_21 | ADC_CHANNEL_ID_INTERNAL_CH);
 8002eba:	4b31      	ldr	r3, [pc, #196]	@ (8002f80 <HAL_ADC_ConfigChannel+0x95c>)
 8002ebc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002ec0:	e003      	b.n	8002eca <HAL_ADC_ConfigChannel+0x8a6>
        }
        else
        {
          tmp_channel = pConfig->Channel;
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
      /* If sequencer set to not fully configurable with channel rank set to    */
      /* none, remove the channel from the sequencer.                           */
      /* Otherwise (sequencer set to fully configurable or to to not fully      */
      /* configurable with channel rank to be set), configure the selected      */
      /* channel.                                                               */
      if (pConfig->Rank != ADC4_RANK_NONE)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	f000 81a2 	beq.w	8003218 <HAL_ADC_ConfigChannel+0xbf4>
        /* Note: ADC channel configuration requires few ADC clock cycles        */
        /*       to be ready. Processing of ADC settings in this function       */
        /*       induce that a specific wait time is not necessary.             */
        /*       For more details on ADC channel configuration ready,           */
        /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	691b      	ldr	r3, [r3, #16]
 8002ed8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002edc:	d004      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x8c4>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8002ee2:	4a2a      	ldr	r2, [pc, #168]	@ (8002f8c <HAL_ADC_ConfigChannel+0x968>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d107      	bne.n	8002ef8 <HAL_ADC_ConfigChannel+0x8d4>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Set the channel by enabling the corresponding bitfield.            */
          LL_ADC_REG_SetSequencerChAdd(hadc->Instance, tmp_channel);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fe fce3 	bl	80018bc <LL_ADC_REG_SetSequencerChAdd>
 8002ef6:	e0c1      	b.n	800307c <HAL_ADC_ConfigChannel+0xa58>
        {
          /* Sequencer set to fully configurable:                               */
          /* Set the channel by entering it into the selected rank.             */

          /* Memorize the channel set into variable in HAL ADC handle */
          MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f003 031f 	and.w	r3, r3, #31
 8002f06:	210f      	movs	r1, #15
 8002f08:	fa01 f303 	lsl.w	r3, r1, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	401a      	ands	r2, r3
 8002f10:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002f14:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d105      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x904>
 8002f1c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002f20:	0e9b      	lsrs	r3, r3, #26
 8002f22:	f003 031f 	and.w	r3, r3, #31
 8002f26:	e037      	b.n	8002f98 <HAL_ADC_ConfigChannel+0x974>
 8002f28:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f30:	fa93 f3a3 	rbit	r3, r3
 8002f34:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f38:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002f3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d127      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x96c>
    return 32U;
 8002f40:	2320      	movs	r3, #32
 8002f42:	e029      	b.n	8002f98 <HAL_ADC_ConfigChannel+0x974>
 8002f44:	42028000 	.word	0x42028000
 8002f48:	42028308 	.word	0x42028308
 8002f4c:	46021308 	.word	0x46021308
 8002f50:	46021000 	.word	0x46021000
 8002f54:	ce080000 	.word	0xce080000
 8002f58:	20000000 	.word	0x20000000
 8002f5c:	053e2d63 	.word	0x053e2d63
 8002f60:	ca040000 	.word	0xca040000
 8002f64:	80000001 	.word	0x80000001
 8002f68:	b6002000 	.word	0xb6002000
 8002f6c:	da400000 	.word	0xda400000
 8002f70:	ba004000 	.word	0xba004000
 8002f74:	de800000 	.word	0xde800000
 8002f78:	b2001000 	.word	0xb2001000
 8002f7c:	81000001 	.word	0x81000001
 8002f80:	d6200000 	.word	0xd6200000
 8002f84:	d2100000 	.word	0xd2100000
 8002f88:	d7200000 	.word	0xd7200000
 8002f8c:	80000010 	.word	0x80000010
  return __builtin_clz(value);
 8002f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f92:	fab3 f383 	clz	r3, r3
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	6839      	ldr	r1, [r7, #0]
 8002f9a:	6849      	ldr	r1, [r1, #4]
 8002f9c:	f001 011f 	and.w	r1, r1, #31
 8002fa0:	408b      	lsls	r3, r1
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

          /* If the selected rank is below ADC group regular sequencer length,  */
          /* apply the configuration in ADC register.                           */
          /* Note: Otherwise, configuration is not applied.                     */
          /*       To apply it, parameter'NbrOfConversion' must be increased.   */
          if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	089b      	lsrs	r3, r3, #2
 8002fb0:	1c5a      	adds	r2, r3, #1
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d860      	bhi.n	800307c <HAL_ADC_ConfigChannel+0xa58>
          {
#if !defined (ADC2)
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8002fba:	f7fe fac9 	bl	8001550 <HAL_GetREVID>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fc4:	d851      	bhi.n	800306a <HAL_ADC_ConfigChannel+0xa46>
            {
              if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) >= 20UL)
 8002fc6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002fca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10a      	bne.n	8002fe8 <HAL_ADC_ConfigChannel+0x9c4>
 8002fd2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002fd6:	0e9b      	lsrs	r3, r3, #26
 8002fd8:	f003 031f 	and.w	r3, r3, #31
 8002fdc:	2b13      	cmp	r3, #19
 8002fde:	bf8c      	ite	hi
 8002fe0:	2301      	movhi	r3, #1
 8002fe2:	2300      	movls	r3, #0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	e016      	b.n	8003016 <HAL_ADC_ConfigChannel+0x9f2>
 8002fe8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002fec:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	61bb      	str	r3, [r7, #24]
  return result;
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002ffa:	6a3b      	ldr	r3, [r7, #32]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_ADC_ConfigChannel+0x9e0>
    return 32U;
 8003000:	2320      	movs	r3, #32
 8003002:	e003      	b.n	800300c <HAL_ADC_ConfigChannel+0x9e8>
  return __builtin_clz(value);
 8003004:	6a3b      	ldr	r3, [r7, #32]
 8003006:	fab3 f383 	clz	r3, r3
 800300a:	b2db      	uxtb	r3, r3
 800300c:	2b13      	cmp	r3, #19
 800300e:	bf8c      	ite	hi
 8003010:	2301      	movhi	r3, #1
 8003012:	2300      	movls	r3, #0
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	d027      	beq.n	800306a <HAL_ADC_ConfigChannel+0xa46>
              {
                tmp_channel = (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(tmp_channel) - 9UL));
 800301a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800301e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d109      	bne.n	800303a <HAL_ADC_ConfigChannel+0xa16>
 8003026:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800302a:	0e9b      	lsrs	r3, r3, #26
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	3b09      	subs	r3, #9
 8003032:	2201      	movs	r2, #1
 8003034:	fa02 f303 	lsl.w	r3, r2, r3
 8003038:	e015      	b.n	8003066 <HAL_ADC_ConfigChannel+0xa42>
 800303a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800303e:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	fa93 f3a3 	rbit	r3, r3
 8003046:	60fb      	str	r3, [r7, #12]
  return result;
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d101      	bne.n	8003056 <HAL_ADC_ConfigChannel+0xa32>
    return 32U;
 8003052:	2320      	movs	r3, #32
 8003054:	e003      	b.n	800305e <HAL_ADC_ConfigChannel+0xa3a>
  return __builtin_clz(value);
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	fab3 f383 	clz	r3, r3
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3b09      	subs	r3, #9
 8003060:	2201      	movs	r2, #1
 8003062:	fa02 f303 	lsl.w	r3, r2, r3
 8003066:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
              }
            }
#endif /* ADC2 */
            LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, tmp_channel);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6818      	ldr	r0, [r3, #0]
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8003076:	4619      	mov	r1, r3
 8003078:	f7fe fbc0 	bl	80017fc <LL_ADC_REG_SetSequencerRanks>
          }
        }

        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, tmp_channel, pConfig->SamplingTime);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6818      	ldr	r0, [r3, #0]
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	689b      	ldr	r3, [r3, #8]
 8003084:	461a      	mov	r2, r3
 8003086:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800308a:	f7fe fc83 	bl	8001994 <LL_ADC_SetChannelSamplingTime>
        /* internal measurement paths enable: If internal channel selected,     */
        /* enable dedicated internal buffers and path.                          */
        /* Note: these internal measurement paths can be disabled using         */
        /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
        /*       channel configuration parameter "Rank".                        */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	2b00      	cmp	r3, #0
 8003094:	f280 8190 	bge.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a97      	ldr	r2, [pc, #604]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0xa82>
 80030a2:	4b97      	ldr	r3, [pc, #604]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 80030a4:	e000      	b.n	80030a8 <HAL_ADC_ConfigChannel+0xa84>
 80030a6:	4b97      	ldr	r3, [pc, #604]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 80030a8:	4618      	mov	r0, r3
 80030aa:	f7fe fa85 	bl	80015b8 <LL_ADC_GetCommonPathInternalCh>
 80030ae:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          /* If the requested internal measurement path has already been enabled,   */
          /* bypass the configuration processing.                                   */
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	4a94      	ldr	r2, [pc, #592]	@ (8003308 <HAL_ADC_ConfigChannel+0xce4>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d126      	bne.n	800310a <HAL_ADC_ConfigChannel+0xae6>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80030bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d120      	bne.n	800310a <HAL_ADC_ConfigChannel+0xae6>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a8b      	ldr	r2, [pc, #556]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d101      	bne.n	80030d6 <HAL_ADC_ConfigChannel+0xab2>
 80030d2:	4a8b      	ldr	r2, [pc, #556]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 80030d4:	e000      	b.n	80030d8 <HAL_ADC_ConfigChannel+0xab4>
 80030d6:	4a8b      	ldr	r2, [pc, #556]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 80030d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030dc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030e0:	4619      	mov	r1, r3
 80030e2:	4610      	mov	r0, r2
 80030e4:	f7fe fa55 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
            /* Delay for temperature sensor stabilization time */
            /* Wait loop initialization and execution */
            /* Note: Variable divided by 2 to compensate partially              */
            /*       CPU processing cycles, scaling in us split to not          */
            /*       exceed 32 bits register capacity and handle low frequency. */
            wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80030e8:	4b88      	ldr	r3, [pc, #544]	@ (800330c <HAL_ADC_ConfigChannel+0xce8>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	099b      	lsrs	r3, r3, #6
 80030ee:	4a88      	ldr	r2, [pc, #544]	@ (8003310 <HAL_ADC_ConfigChannel+0xcec>)
 80030f0:	fba2 2303 	umull	r2, r3, r2, r3
 80030f4:	099b      	lsrs	r3, r3, #6
 80030f6:	005b      	lsls	r3, r3, #1
 80030f8:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 80030fa:	e002      	b.n	8003102 <HAL_ADC_ConfigChannel+0xade>
            {
              wait_loop_index--;
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	3b01      	subs	r3, #1
 8003100:	60bb      	str	r3, [r7, #8]
            while (wait_loop_index != 0UL)
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1f9      	bne.n	80030fc <HAL_ADC_ConfigChannel+0xad8>
          if ((pConfig->Channel == ADC4_CHANNEL_TEMPSENSOR)                                                           \
 8003108:	e067      	b.n	80031da <HAL_ADC_ConfigChannel+0xbb6>
            }
          }
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a81      	ldr	r2, [pc, #516]	@ (8003314 <HAL_ADC_ConfigChannel+0xcf0>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d116      	bne.n	8003142 <HAL_ADC_ConfigChannel+0xb1e>
                                                                & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003114:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003118:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
          else if ((pConfig->Channel == ADC4_CHANNEL_VBAT) && ((tmp_config_internal_channel                           \
 800311c:	2b00      	cmp	r3, #0
 800311e:	d110      	bne.n	8003142 <HAL_ADC_ConfigChannel+0xb1e>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a75      	ldr	r2, [pc, #468]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d101      	bne.n	800312e <HAL_ADC_ConfigChannel+0xb0a>
 800312a:	4a75      	ldr	r2, [pc, #468]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 800312c:	e000      	b.n	8003130 <HAL_ADC_ConfigChannel+0xb0c>
 800312e:	4a75      	ldr	r2, [pc, #468]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 8003130:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003134:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003138:	4619      	mov	r1, r3
 800313a:	4610      	mov	r0, r2
 800313c:	f7fe fa29 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
 8003140:	e04b      	b.n	80031da <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)                                                          \
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a74      	ldr	r2, [pc, #464]	@ (8003318 <HAL_ADC_ConfigChannel+0xcf4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d116      	bne.n	800317a <HAL_ADC_ConfigChannel+0xb56>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800314c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d110      	bne.n	800317a <HAL_ADC_ConfigChannel+0xb56>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a67      	ldr	r2, [pc, #412]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d101      	bne.n	8003166 <HAL_ADC_ConfigChannel+0xb42>
 8003162:	4a67      	ldr	r2, [pc, #412]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 8003164:	e000      	b.n	8003168 <HAL_ADC_ConfigChannel+0xb44>
 8003166:	4a67      	ldr	r2, [pc, #412]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 8003168:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800316c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003170:	4619      	mov	r1, r3
 8003172:	4610      	mov	r0, r2
 8003174:	f7fe fa0d 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
 8003178:	e02f      	b.n	80031da <HAL_ADC_ConfigChannel+0xbb6>
                                           LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VCORE)                                                            \
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a67      	ldr	r2, [pc, #412]	@ (800331c <HAL_ADC_ConfigChannel+0xcf8>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d12a      	bne.n	80031da <HAL_ADC_ConfigChannel+0xbb6>
                   && ((tmp_config_internal_channel  & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003184:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003188:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d124      	bne.n	80031da <HAL_ADC_ConfigChannel+0xbb6>
          {
#if !defined (ADC2)
            if (ADC_VCORE_INSTANCE(hadc))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a62      	ldr	r2, [pc, #392]	@ (8003320 <HAL_ADC_ConfigChannel+0xcfc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d11f      	bne.n	80031da <HAL_ADC_ConfigChannel+0xbb6>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a57      	ldr	r2, [pc, #348]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d101      	bne.n	80031a8 <HAL_ADC_ConfigChannel+0xb84>
 80031a4:	4a56      	ldr	r2, [pc, #344]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 80031a6:	e000      	b.n	80031aa <HAL_ADC_ConfigChannel+0xb86>
 80031a8:	4a56      	ldr	r2, [pc, #344]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 80031aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80031b2:	4619      	mov	r1, r3
 80031b4:	4610      	mov	r0, r2
 80031b6:	f7fe f9ec 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
                                             LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
              if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 80031ba:	f7fe f9c9 	bl	8001550 <HAL_GetREVID>
 80031be:	4603      	mov	r3, r0
 80031c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031c4:	d809      	bhi.n	80031da <HAL_ADC_ConfigChannel+0xbb6>
              {
                SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f042 0201 	orr.w	r2, r2, #1
 80031d6:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 80031da:	f7fe f9b9 	bl	8001550 <HAL_GetREVID>
 80031de:	4603      	mov	r3, r0
 80031e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80031e4:	f040 80e8 	bne.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a4d      	ldr	r2, [pc, #308]	@ (8003324 <HAL_ADC_ConfigChannel+0xd00>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	f040 80e2 	bne.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80031f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f040 80db 	bne.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0201 	orr.w	r2, r2, #1
 8003212:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 8003216:	e0cf      	b.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
        /* Regular sequencer configuration */
        /* Note: Case of sequencer set to fully configurable:                   */
        /*       Sequencer rank cannot be disabled, only affected to            */
        /*       another channel.                                               */
        /*       To remove a rank, use parameter 'NbrOfConversion".             */
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003220:	d004      	beq.n	800322c <HAL_ADC_ConfigChannel+0xc08>
            (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	691b      	ldr	r3, [r3, #16]
        if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003226:	4a40      	ldr	r2, [pc, #256]	@ (8003328 <HAL_ADC_ConfigChannel+0xd04>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d106      	bne.n	800323a <HAL_ADC_ConfigChannel+0xc16>
        {
          /* Sequencer set to not fully configurable:                           */
          /* Reset the channel by disabling the corresponding bitfield.         */
          LL_ADC_REG_SetSequencerChRem(hadc->Instance, tmp_channel);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8003234:	4618      	mov	r0, r3
 8003236:	f7fe fb74 	bl	8001922 <LL_ADC_REG_SetSequencerChRem>
        }

        /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
        /* If internal channel selected, enable dedicated internal buffers and    */
        /* paths.                                                                 */
        if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2b00      	cmp	r3, #0
 8003240:	f280 80ba 	bge.w	80033b8 <HAL_ADC_ConfigChannel+0xd94>
        {
          tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a2c      	ldr	r2, [pc, #176]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d101      	bne.n	8003252 <HAL_ADC_ConfigChannel+0xc2e>
 800324e:	4b2c      	ldr	r3, [pc, #176]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 8003250:	e000      	b.n	8003254 <HAL_ADC_ConfigChannel+0xc30>
 8003252:	4b2c      	ldr	r3, [pc, #176]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 8003254:	4618      	mov	r0, r3
 8003256:	f7fe f9af 	bl	80015b8 <LL_ADC_GetCommonPathInternalCh>
 800325a:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4

          if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	4a32      	ldr	r2, [pc, #200]	@ (800332c <HAL_ADC_ConfigChannel+0xd08>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d110      	bne.n	800328a <HAL_ADC_ConfigChannel+0xc66>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a23      	ldr	r2, [pc, #140]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d101      	bne.n	8003276 <HAL_ADC_ConfigChannel+0xc52>
 8003272:	4a23      	ldr	r2, [pc, #140]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 8003274:	e000      	b.n	8003278 <HAL_ADC_ConfigChannel+0xc54>
 8003276:	4a23      	ldr	r2, [pc, #140]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 8003278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800327c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003280:	4619      	mov	r1, r3
 8003282:	4610      	mov	r0, r2
 8003284:	f7fe f985 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
 8003288:	e06d      	b.n	8003366 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a28      	ldr	r2, [pc, #160]	@ (8003330 <HAL_ADC_ConfigChannel+0xd0c>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d110      	bne.n	80032b6 <HAL_ADC_ConfigChannel+0xc92>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a18      	ldr	r2, [pc, #96]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d101      	bne.n	80032a2 <HAL_ADC_ConfigChannel+0xc7e>
 800329e:	4a18      	ldr	r2, [pc, #96]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 80032a0:	e000      	b.n	80032a4 <HAL_ADC_ConfigChannel+0xc80>
 80032a2:	4a18      	ldr	r2, [pc, #96]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 80032a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032ac:	4619      	mov	r1, r3
 80032ae:	4610      	mov	r0, r2
 80032b0:	f7fe f96f 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
 80032b4:	e057      	b.n	8003366 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a17      	ldr	r2, [pc, #92]	@ (8003318 <HAL_ADC_ConfigChannel+0xcf4>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d110      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0xcbe>
          {
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a0d      	ldr	r2, [pc, #52]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d101      	bne.n	80032ce <HAL_ADC_ConfigChannel+0xcaa>
 80032ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 80032cc:	e000      	b.n	80032d0 <HAL_ADC_ConfigChannel+0xcac>
 80032ce:	4a0d      	ldr	r2, [pc, #52]	@ (8003304 <HAL_ADC_ConfigChannel+0xce0>)
 80032d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80032d4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80032d8:	4619      	mov	r1, r3
 80032da:	4610      	mov	r0, r2
 80032dc:	f7fe f959 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
 80032e0:	e041      	b.n	8003366 <HAL_ADC_ConfigChannel+0xd42>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
          }
          else if (pConfig->Channel == ADC_CHANNEL_VCORE)
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a0d      	ldr	r2, [pc, #52]	@ (800331c <HAL_ADC_ConfigChannel+0xcf8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d13c      	bne.n	8003366 <HAL_ADC_ConfigChannel+0xd42>
          {
#if !defined (ADC2)
            LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a02      	ldr	r2, [pc, #8]	@ (80032fc <HAL_ADC_ConfigChannel+0xcd8>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d11e      	bne.n	8003334 <HAL_ADC_ConfigChannel+0xd10>
 80032f6:	4a02      	ldr	r2, [pc, #8]	@ (8003300 <HAL_ADC_ConfigChannel+0xcdc>)
 80032f8:	e01d      	b.n	8003336 <HAL_ADC_ConfigChannel+0xd12>
 80032fa:	bf00      	nop
 80032fc:	42028000 	.word	0x42028000
 8003300:	42028308 	.word	0x42028308
 8003304:	46021308 	.word	0x46021308
 8003308:	b6002000 	.word	0xb6002000
 800330c:	20000000 	.word	0x20000000
 8003310:	053e2d63 	.word	0x053e2d63
 8003314:	ba004000 	.word	0xba004000
 8003318:	80000001 	.word	0x80000001
 800331c:	b2001000 	.word	0xb2001000
 8003320:	46021000 	.word	0x46021000
 8003324:	d7200000 	.word	0xd7200000
 8003328:	80000010 	.word	0x80000010
 800332c:	ce080000 	.word	0xce080000
 8003330:	ca040000 	.word	0xca040000
 8003334:	4a25      	ldr	r2, [pc, #148]	@ (80033cc <HAL_ADC_ConfigChannel+0xda8>)
 8003336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800333a:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800333e:	4619      	mov	r1, r3
 8003340:	4610      	mov	r0, r2
 8003342:	f7fe f926 	bl	8001592 <LL_ADC_SetCommonPathInternalCh>
                                           ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
            if (HAL_GetREVID() <= REV_ID_A) /* STM32U5 silicon Rev.A */
 8003346:	f7fe f903 	bl	8001550 <HAL_GetREVID>
 800334a:	4603      	mov	r3, r0
 800334c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003350:	d809      	bhi.n	8003366 <HAL_ADC_ConfigChannel+0xd42>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f042 0201 	orr.w	r2, r2, #1
 8003362:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
            /* nothing to do */
          }
          /* If STM32U5 2M silicon Rev.B (or 4M), ADC_CHANNEL_DAC1CH1 and ADC_CHANNEL_DAC1CH2 are both on Channel 21
             and selection is done via ADC_OR[0] register */
#if !defined (ADC2)
          if (HAL_GetREVID() == REV_ID_B) /* STM32U5 silicon Rev.B */
 8003366:	f7fe f8f3 	bl	8001550 <HAL_GetREVID>
 800336a:	4603      	mov	r3, r0
 800336c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003370:	d122      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
          {
            if ((pConfig->Channel == ADC_CHANNEL_DAC1CH2_ADC4)                                                        \
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a16      	ldr	r2, [pc, #88]	@ (80033d0 <HAL_ADC_ConfigChannel+0xdac>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d11d      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
                && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800337c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003380:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d117      	bne.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
            {
              SET_BIT((hadc->Instance->OR), ADC_OR_CHN0SEL);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f042 0201 	orr.w	r2, r2, #1
 8003398:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 800339c:	e00c      	b.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80033a2:	f043 0220 	orr.w	r2, r3, #32
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	679a      	str	r2, [r3, #120]	@ 0x78
    tmp_hal_status = HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 80033b0:	e002      	b.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033b2:	bf00      	nop
 80033b4:	e000      	b.n	80033b8 <HAL_ADC_ConfigChannel+0xd94>
              if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80033b6:	bf00      	nop
  }

  __HAL_UNLOCK(hadc);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74

  return tmp_hal_status;
 80033c0:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 80033c4:	4618      	mov	r0, r3
 80033c6:	37f0      	adds	r7, #240	@ 0xf0
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	46021308 	.word	0x46021308
 80033d0:	d7200000 	.word	0xd7200000

080033d4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr

080033e8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80033f0:	bf00      	nop
 80033f2:	370c      	adds	r7, #12
 80033f4:	46bd      	mov	sp, r7
 80033f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fa:	4770      	bx	lr

080033fc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003404:	bf00      	nop
 8003406:	370c      	adds	r7, #12
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr

08003424 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003424:	b480      	push	{r7}
 8003426:	b085      	sub	sp, #20
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f003 0307 	and.w	r3, r3, #7
 8003432:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003434:	4b0c      	ldr	r3, [pc, #48]	@ (8003468 <__NVIC_SetPriorityGrouping+0x44>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003440:	4013      	ands	r3, r2
 8003442:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800344c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003450:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003454:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003456:	4a04      	ldr	r2, [pc, #16]	@ (8003468 <__NVIC_SetPriorityGrouping+0x44>)
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	60d3      	str	r3, [r2, #12]
}
 800345c:	bf00      	nop
 800345e:	3714      	adds	r7, #20
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr
 8003468:	e000ed00 	.word	0xe000ed00

0800346c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003470:	4b04      	ldr	r3, [pc, #16]	@ (8003484 <__NVIC_GetPriorityGrouping+0x18>)
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	0a1b      	lsrs	r3, r3, #8
 8003476:	f003 0307 	and.w	r3, r3, #7
}
 800347a:	4618      	mov	r0, r3
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	e000ed00 	.word	0xe000ed00

08003488 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	4603      	mov	r3, r0
 8003490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	2b00      	cmp	r3, #0
 8003498:	db0b      	blt.n	80034b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800349a:	79fb      	ldrb	r3, [r7, #7]
 800349c:	f003 021f 	and.w	r2, r3, #31
 80034a0:	4907      	ldr	r1, [pc, #28]	@ (80034c0 <__NVIC_EnableIRQ+0x38>)
 80034a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034a6:	095b      	lsrs	r3, r3, #5
 80034a8:	2001      	movs	r0, #1
 80034aa:	fa00 f202 	lsl.w	r2, r0, r2
 80034ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80034b2:	bf00      	nop
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	e000e100 	.word	0xe000e100

080034c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034c4:	b480      	push	{r7}
 80034c6:	b083      	sub	sp, #12
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	4603      	mov	r3, r0
 80034cc:	6039      	str	r1, [r7, #0]
 80034ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	db0a      	blt.n	80034ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	b2da      	uxtb	r2, r3
 80034dc:	490c      	ldr	r1, [pc, #48]	@ (8003510 <__NVIC_SetPriority+0x4c>)
 80034de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034e2:	0112      	lsls	r2, r2, #4
 80034e4:	b2d2      	uxtb	r2, r2
 80034e6:	440b      	add	r3, r1
 80034e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034ec:	e00a      	b.n	8003504 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ee:	683b      	ldr	r3, [r7, #0]
 80034f0:	b2da      	uxtb	r2, r3
 80034f2:	4908      	ldr	r1, [pc, #32]	@ (8003514 <__NVIC_SetPriority+0x50>)
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	f003 030f 	and.w	r3, r3, #15
 80034fa:	3b04      	subs	r3, #4
 80034fc:	0112      	lsls	r2, r2, #4
 80034fe:	b2d2      	uxtb	r2, r2
 8003500:	440b      	add	r3, r1
 8003502:	761a      	strb	r2, [r3, #24]
}
 8003504:	bf00      	nop
 8003506:	370c      	adds	r7, #12
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	e000e100 	.word	0xe000e100
 8003514:	e000ed00 	.word	0xe000ed00

08003518 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003518:	b480      	push	{r7}
 800351a:	b089      	sub	sp, #36	@ 0x24
 800351c:	af00      	add	r7, sp, #0
 800351e:	60f8      	str	r0, [r7, #12]
 8003520:	60b9      	str	r1, [r7, #8]
 8003522:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f003 0307 	and.w	r3, r3, #7
 800352a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	f1c3 0307 	rsb	r3, r3, #7
 8003532:	2b04      	cmp	r3, #4
 8003534:	bf28      	it	cs
 8003536:	2304      	movcs	r3, #4
 8003538:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	3304      	adds	r3, #4
 800353e:	2b06      	cmp	r3, #6
 8003540:	d902      	bls.n	8003548 <NVIC_EncodePriority+0x30>
 8003542:	69fb      	ldr	r3, [r7, #28]
 8003544:	3b03      	subs	r3, #3
 8003546:	e000      	b.n	800354a <NVIC_EncodePriority+0x32>
 8003548:	2300      	movs	r3, #0
 800354a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800354c:	f04f 32ff 	mov.w	r2, #4294967295
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	fa02 f303 	lsl.w	r3, r2, r3
 8003556:	43da      	mvns	r2, r3
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	401a      	ands	r2, r3
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003560:	f04f 31ff 	mov.w	r1, #4294967295
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	fa01 f303 	lsl.w	r3, r1, r3
 800356a:	43d9      	mvns	r1, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003570:	4313      	orrs	r3, r2
         );
}
 8003572:	4618      	mov	r0, r3
 8003574:	3724      	adds	r7, #36	@ 0x24
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr

0800357e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800357e:	b580      	push	{r7, lr}
 8003580:	b082      	sub	sp, #8
 8003582:	af00      	add	r7, sp, #0
 8003584:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f7ff ff4c 	bl	8003424 <__NVIC_SetPriorityGrouping>
}
 800358c:	bf00      	nop
 800358e:	3708      	adds	r7, #8
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	4603      	mov	r3, r0
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
 80035a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035a2:	f7ff ff63 	bl	800346c <__NVIC_GetPriorityGrouping>
 80035a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	68b9      	ldr	r1, [r7, #8]
 80035ac:	6978      	ldr	r0, [r7, #20]
 80035ae:	f7ff ffb3 	bl	8003518 <NVIC_EncodePriority>
 80035b2:	4602      	mov	r2, r0
 80035b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035b8:	4611      	mov	r1, r2
 80035ba:	4618      	mov	r0, r3
 80035bc:	f7ff ff82 	bl	80034c4 <__NVIC_SetPriority>
}
 80035c0:	bf00      	nop
 80035c2:	3718      	adds	r7, #24
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f7ff ff56 	bl	8003488 <__NVIC_EnableIRQ>
}
 80035dc:	bf00      	nop
 80035de:	3708      	adds	r7, #8
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	3b01      	subs	r3, #1
 80035f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035f4:	d301      	bcc.n	80035fa <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80035f6:	2301      	movs	r3, #1
 80035f8:	e00d      	b.n	8003616 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80035fa:	4a0a      	ldr	r2, [pc, #40]	@ (8003624 <HAL_SYSTICK_Config+0x40>)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	3b01      	subs	r3, #1
 8003600:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8003602:	4b08      	ldr	r3, [pc, #32]	@ (8003624 <HAL_SYSTICK_Config+0x40>)
 8003604:	2200      	movs	r2, #0
 8003606:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8003608:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <HAL_SYSTICK_Config+0x40>)
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a05      	ldr	r2, [pc, #20]	@ (8003624 <HAL_SYSTICK_Config+0x40>)
 800360e:	f043 0303 	orr.w	r3, r3, #3
 8003612:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	370c      	adds	r7, #12
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	e000e010 	.word	0xe000e010

08003628 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8003628:	b480      	push	{r7}
 800362a:	b083      	sub	sp, #12
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b04      	cmp	r3, #4
 8003634:	d844      	bhi.n	80036c0 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8003636:	a201      	add	r2, pc, #4	@ (adr r2, 800363c <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8003638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800363c:	0800365f 	.word	0x0800365f
 8003640:	0800367d 	.word	0x0800367d
 8003644:	0800369f 	.word	0x0800369f
 8003648:	080036c1 	.word	0x080036c1
 800364c:	08003651 	.word	0x08003651
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8003650:	4b1f      	ldr	r3, [pc, #124]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a1e      	ldr	r2, [pc, #120]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003656:	f043 0304 	orr.w	r3, r3, #4
 800365a:	6013      	str	r3, [r2, #0]
      break;
 800365c:	e031      	b.n	80036c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800365e:	4b1c      	ldr	r3, [pc, #112]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4a1b      	ldr	r2, [pc, #108]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003664:	f023 0304 	bic.w	r3, r3, #4
 8003668:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 800366a:	4b1a      	ldr	r3, [pc, #104]	@ (80036d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800366c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003670:	4a18      	ldr	r2, [pc, #96]	@ (80036d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003672:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800367a:	e022      	b.n	80036c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800367c:	4b14      	ldr	r3, [pc, #80]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a13      	ldr	r2, [pc, #76]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8003682:	f023 0304 	bic.w	r3, r3, #4
 8003686:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8003688:	4b12      	ldr	r3, [pc, #72]	@ (80036d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800368a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800368e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003692:	4a10      	ldr	r2, [pc, #64]	@ (80036d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8003694:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003698:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800369c:	e011      	b.n	80036c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800369e:	4b0c      	ldr	r3, [pc, #48]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a0b      	ldr	r2, [pc, #44]	@ (80036d0 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80036a4:	f023 0304 	bic.w	r3, r3, #4
 80036a8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 80036aa:	4b0a      	ldr	r3, [pc, #40]	@ (80036d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80036ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036b0:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80036b4:	4a07      	ldr	r2, [pc, #28]	@ (80036d4 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80036b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80036ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80036be:	e000      	b.n	80036c2 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 80036c0:	bf00      	nop
  }
}
 80036c2:	bf00      	nop
 80036c4:	370c      	adds	r7, #12
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
 80036ce:	bf00      	nop
 80036d0:	e000e010 	.word	0xe000e010
 80036d4:	46020c00 	.word	0x46020c00

080036d8 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	b083      	sub	sp, #12
 80036dc:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80036de:	4b19      	ldr	r3, [pc, #100]	@ (8003744 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f003 0304 	and.w	r3, r3, #4
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d002      	beq.n	80036f0 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80036ea:	2304      	movs	r3, #4
 80036ec:	607b      	str	r3, [r7, #4]
 80036ee:	e021      	b.n	8003734 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80036f0:	4b15      	ldr	r3, [pc, #84]	@ (8003748 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80036f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80036f6:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80036fa:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003702:	d011      	beq.n	8003728 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800370a:	d810      	bhi.n	800372e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d004      	beq.n	800371c <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003718:	d003      	beq.n	8003722 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 800371a:	e008      	b.n	800372e <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800371c:	2300      	movs	r3, #0
 800371e:	607b      	str	r3, [r7, #4]
        break;
 8003720:	e008      	b.n	8003734 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8003722:	2301      	movs	r3, #1
 8003724:	607b      	str	r3, [r7, #4]
        break;
 8003726:	e005      	b.n	8003734 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8003728:	2302      	movs	r3, #2
 800372a:	607b      	str	r3, [r7, #4]
        break;
 800372c:	e002      	b.n	8003734 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 800372e:	2300      	movs	r3, #0
 8003730:	607b      	str	r3, [r7, #4]
        break;
 8003732:	bf00      	nop
    }
  }
  return systick_source;
 8003734:	687b      	ldr	r3, [r7, #4]
}
 8003736:	4618      	mov	r0, r3
 8003738:	370c      	adds	r7, #12
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
 8003742:	bf00      	nop
 8003744:	e000e010 	.word	0xe000e010
 8003748:	46020c00 	.word	0x46020c00

0800374c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e014      	b.n	8003788 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	791b      	ldrb	r3, [r3, #4]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d105      	bne.n	8003774 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7fd fbb2 	bl	8000ed8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2202      	movs	r2, #2
 8003778:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2200      	movs	r2, #0
 800377e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08a      	sub	sp, #40	@ 0x28
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800379c:	2300      	movs	r3, #0
 800379e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d002      	beq.n	80037ac <HAL_DAC_ConfigChannel+0x1c>
 80037a6:	68bb      	ldr	r3, [r7, #8]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d101      	bne.n	80037b0 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e187      	b.n	8003ac0 <HAL_DAC_ConfigChannel+0x330>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	795b      	ldrb	r3, [r3, #5]
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d101      	bne.n	80037c2 <HAL_DAC_ConfigChannel+0x32>
 80037be:	2302      	movs	r3, #2
 80037c0:	e17e      	b.n	8003ac0 <HAL_DAC_ConfigChannel+0x330>
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2201      	movs	r2, #1
 80037c6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2202      	movs	r2, #2
 80037cc:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	d17a      	bne.n	80038cc <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80037d6:	f7fd feaf 	bl	8001538 <HAL_GetTick>
 80037da:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d13d      	bne.n	800385e <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037e2:	e018      	b.n	8003816 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80037e4:	f7fd fea8 	bl	8001538 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	d911      	bls.n	8003816 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00a      	beq.n	8003816 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	f043 0208 	orr.w	r2, r3, #8
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2203      	movs	r2, #3
 8003810:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003812:	2303      	movs	r3, #3
 8003814:	e154      	b.n	8003ac0 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800381c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d1df      	bne.n	80037e4 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68ba      	ldr	r2, [r7, #8]
 800382a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800382c:	641a      	str	r2, [r3, #64]	@ 0x40
 800382e:	e020      	b.n	8003872 <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003830:	f7fd fe82 	bl	8001538 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	69bb      	ldr	r3, [r7, #24]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b01      	cmp	r3, #1
 800383c:	d90f      	bls.n	800385e <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003844:	2b00      	cmp	r3, #0
 8003846:	da0a      	bge.n	800385e <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	691b      	ldr	r3, [r3, #16]
 800384c:	f043 0208 	orr.w	r2, r3, #8
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2203      	movs	r2, #3
 8003858:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 800385a:	2303      	movs	r3, #3
 800385c:	e130      	b.n	8003ac0 <HAL_DAC_ConfigChannel+0x330>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003864:	2b00      	cmp	r3, #0
 8003866:	dbe3      	blt.n	8003830 <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68ba      	ldr	r2, [r7, #8]
 800386e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003870:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f003 0310 	and.w	r3, r3, #16
 800387e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003882:	fa01 f303 	lsl.w	r3, r1, r3
 8003886:	43db      	mvns	r3, r3
 8003888:	ea02 0103 	and.w	r1, r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f003 0310 	and.w	r3, r3, #16
 8003896:	409a      	lsls	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	f003 0310 	and.w	r3, r3, #16
 80038ac:	21ff      	movs	r1, #255	@ 0xff
 80038ae:	fa01 f303 	lsl.w	r3, r1, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	ea02 0103 	and.w	r1, r2, r3
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	f003 0310 	and.w	r3, r3, #16
 80038c2:	409a      	lsls	r2, r3
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	430a      	orrs	r2, r1
 80038ca:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  /* Autonomous mode configuration */
  MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->DAC_AutonomousMode);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038d2:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	685a      	ldr	r2, [r3, #4]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	430a      	orrs	r2, r1
 80038e0:	655a      	str	r2, [r3, #84]	@ 0x54

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80038e2:	68bb      	ldr	r3, [r7, #8]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d11d      	bne.n	8003926 <HAL_DAC_ConfigChannel+0x196>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	221f      	movs	r2, #31
 80038fa:	fa02 f303 	lsl.w	r3, r2, r3
 80038fe:	43db      	mvns	r3, r3
 8003900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003902:	4013      	ands	r3, r2
 8003904:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	6a1b      	ldr	r3, [r3, #32]
 800390a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	f003 0310 	and.w	r3, r3, #16
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800391a:	4313      	orrs	r3, r2
 800391c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003924:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800392c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f003 0310 	and.w	r3, r3, #16
 8003934:	2207      	movs	r2, #7
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800393e:	4013      	ands	r3, r2
 8003940:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	699b      	ldr	r3, [r3, #24]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d102      	bne.n	8003950 <HAL_DAC_ConfigChannel+0x1c0>
  {
    connectOnChip = 0x00000000UL;
 800394a:	2300      	movs	r3, #0
 800394c:	623b      	str	r3, [r7, #32]
 800394e:	e00f      	b.n	8003970 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2b02      	cmp	r3, #2
 8003956:	d102      	bne.n	800395e <HAL_DAC_ConfigChannel+0x1ce>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003958:	2301      	movs	r3, #1
 800395a:	623b      	str	r3, [r7, #32]
 800395c:	e008      	b.n	8003970 <HAL_DAC_ConfigChannel+0x1e0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d102      	bne.n	800396c <HAL_DAC_ConfigChannel+0x1dc>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003966:	2301      	movs	r3, #1
 8003968:	623b      	str	r3, [r7, #32]
 800396a:	e001      	b.n	8003970 <HAL_DAC_ConfigChannel+0x1e0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 800396c:	2300      	movs	r3, #0
 800396e:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003970:	68bb      	ldr	r3, [r7, #8]
 8003972:	68da      	ldr	r2, [r3, #12]
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	695b      	ldr	r3, [r3, #20]
 8003978:	4313      	orrs	r3, r2
 800397a:	6a3a      	ldr	r2, [r7, #32]
 800397c:	4313      	orrs	r3, r2
 800397e:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f003 0310 	and.w	r3, r3, #16
 8003986:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	43db      	mvns	r3, r3
 8003990:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003992:	4013      	ands	r3, r2
 8003994:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	7a1b      	ldrb	r3, [r3, #8]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d102      	bne.n	80039a4 <HAL_DAC_ConfigChannel+0x214>
 800399e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039a2:	e000      	b.n	80039a6 <HAL_DAC_ConfigChannel+0x216>
 80039a4:	2300      	movs	r3, #0
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	f003 0310 	and.w	r3, r3, #16
 80039b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039b6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ba:	43db      	mvns	r3, r3
 80039bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039be:	4013      	ands	r3, r2
 80039c0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	7a5b      	ldrb	r3, [r3, #9]
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d102      	bne.n	80039d0 <HAL_DAC_ConfigChannel+0x240>
 80039ca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039ce:	e000      	b.n	80039d2 <HAL_DAC_ConfigChannel+0x242>
 80039d0:	2300      	movs	r3, #0
 80039d2:	697a      	ldr	r2, [r7, #20]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80039de:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 80039e0:	68bb      	ldr	r3, [r7, #8]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d114      	bne.n	8003a12 <HAL_DAC_ConfigChannel+0x282>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 80039e8:	f003 f9a4 	bl	8006d34 <HAL_RCC_GetHCLKFreq>
 80039ec:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	4a35      	ldr	r2, [pc, #212]	@ (8003ac8 <HAL_DAC_ConfigChannel+0x338>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d904      	bls.n	8003a00 <HAL_DAC_ConfigChannel+0x270>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80039fe:	e00f      	b.n	8003a20 <HAL_DAC_ConfigChannel+0x290>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	4a32      	ldr	r2, [pc, #200]	@ (8003acc <HAL_DAC_ConfigChannel+0x33c>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d90a      	bls.n	8003a1e <HAL_DAC_ConfigChannel+0x28e>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003a0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a10:	e006      	b.n	8003a20 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a1c:	e000      	b.n	8003a20 <HAL_DAC_ConfigChannel+0x290>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8003a1e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f003 0310 	and.w	r3, r3, #16
 8003a26:	697a      	ldr	r2, [r7, #20]
 8003a28:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a38:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6819      	ldr	r1, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f003 0310 	and.w	r3, r3, #16
 8003a46:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a4e:	43da      	mvns	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	400a      	ands	r2, r1
 8003a56:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a72:	4013      	ands	r3, r2
 8003a74:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f003 0310 	and.w	r3, r3, #16
 8003a82:	697a      	ldr	r2, [r7, #20]
 8003a84:	fa02 f303 	lsl.w	r3, r2, r3
 8003a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a94:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	6819      	ldr	r1, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f003 0310 	and.w	r3, r3, #16
 8003aa2:	22c0      	movs	r2, #192	@ 0xc0
 8003aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa8:	43da      	mvns	r2, r3
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	400a      	ands	r2, r1
 8003ab0:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003abe:	7ffb      	ldrb	r3, [r7, #31]
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3728      	adds	r7, #40	@ 0x28
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	09896800 	.word	0x09896800
 8003acc:	04c4b400 	.word	0x04c4b400

08003ad0 <HAL_DACEx_SetConfigAutonomousMode>:
  * @param sConfig pointer to Autonomous mode structure parameters.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DACEx_SetConfigAutonomousMode(DAC_HandleTypeDef *hdac,
                                                    const DAC_AutonomousModeConfTypeDef *sConfig)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle and autonomous mode configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d002      	beq.n	8003ae6 <HAL_DACEx_SetConfigAutonomousMode+0x16>
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_DACEx_SetConfigAutonomousMode+0x1a>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e024      	b.n	8003b34 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }

  assert_param(IS_DAC_AUTONOMOUS(sConfig->AutonomousModeState));

  if (hdac->State == HAL_DAC_STATE_READY)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	791b      	ldrb	r3, [r3, #4]
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b01      	cmp	r3, #1
 8003af2:	d11e      	bne.n	8003b32 <HAL_DACEx_SetConfigAutonomousMode+0x62>
  {
    /* Process Locked */
    __HAL_LOCK(hdac);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	795b      	ldrb	r3, [r3, #5]
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_DACEx_SetConfigAutonomousMode+0x30>
 8003afc:	2302      	movs	r3, #2
 8003afe:	e019      	b.n	8003b34 <HAL_DACEx_SetConfigAutonomousMode+0x64>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	715a      	strb	r2, [r3, #5]

    hdac->State = HAL_DAC_STATE_BUSY;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2202      	movs	r2, #2
 8003b0a:	711a      	strb	r2, [r3, #4]

    /* NOTE: The set/reset of the bit automode in the AUTOCR
             register is for both dac_channel1 and dac_channel2 */

    /* Update the AUTOCR register */
    MODIFY_REG(hdac->Instance->AUTOCR, DAC_AUTOCR_AUTOMODE, sConfig->AutonomousModeState);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b12:	f423 0180 	bic.w	r1, r3, #4194304	@ 0x400000
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	430a      	orrs	r2, r1
 8003b20:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Update the DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2201      	movs	r2, #1
 8003b26:	711a      	strb	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdac);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	715a      	strb	r2, [r3, #5]

    return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <HAL_DACEx_SetConfigAutonomousMode+0x64>
  }
  else
  {
    return HAL_BUSY;
 8003b32:	2302      	movs	r3, #2
  }
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e019      	b.n	8003b86 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d004      	beq.n	8003b68 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2220      	movs	r2, #32
 8003b62:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003b64:	2301      	movs	r3, #1
 8003b66:	e00e      	b.n	8003b86 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2204      	movs	r2, #4
 8003b6c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	695b      	ldr	r3, [r3, #20]
 8003b76:	687a      	ldr	r2, [r7, #4]
 8003b78:	6812      	ldr	r2, [r2, #0]
 8003b7a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003b7e:	f043 0304 	orr.w	r3, r3, #4
 8003b82:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr

08003b92 <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8003b92:	b580      	push	{r7, lr}
 8003b94:	b086      	sub	sp, #24
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003ba2:	f023 030f 	bic.w	r3, r3, #15
 8003ba6:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bb0:	3b50      	subs	r3, #80	@ 0x50
 8003bb2:	09db      	lsrs	r3, r3, #7
 8003bb4:	f003 031f 	and.w	r3, r3, #31
 8003bb8:	2201      	movs	r2, #1
 8003bba:	fa02 f303 	lsl.w	r3, r2, r3
 8003bbe:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	68db      	ldr	r3, [r3, #12]
 8003bc4:	693a      	ldr	r2, [r7, #16]
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 813b 	beq.w	8003e48 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	691b      	ldr	r3, [r3, #16]
 8003bd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d011      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00a      	beq.n	8003c04 <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bf6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfc:	f043 0201 	orr.w	r2, r3, #1
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d011      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	695b      	ldr	r3, [r3, #20]
 8003c18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d00a      	beq.n	8003c36 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c28:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2e:	f043 0202 	orr.w	r2, r3, #2
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	691b      	ldr	r3, [r3, #16]
 8003c3c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d011      	beq.n	8003c68 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d00a      	beq.n	8003c68 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003c5a:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c60:	f043 0204 	orr.w	r2, r3, #4
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d011      	beq.n	8003c9a <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00a      	beq.n	8003c9a <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003c8c:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c92:	f043 0208 	orr.w	r2, r3, #8
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d013      	beq.n	8003cd0 <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	695b      	ldr	r3, [r3, #20]
 8003cae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00c      	beq.n	8003cd0 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003cbe:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d003      	beq.n	8003cd0 <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d04c      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	695b      	ldr	r3, [r3, #20]
 8003ce4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d045      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003cf4:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003cfc:	b2db      	uxtb	r3, r3
 8003cfe:	2b04      	cmp	r3, #4
 8003d00:	d12e      	bne.n	8003d60 <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695a      	ldr	r2, [r3, #20]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d10:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695a      	ldr	r2, [r3, #20]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f042 0202 	orr.w	r2, r2, #2
 8003d20:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d007      	beq.n	8003d46 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2200      	movs	r2, #0
 8003d44:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d07a      	beq.n	8003e4c <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	4798      	blx	r3
        }

        return;
 8003d5e:	e075      	b.n	8003e4c <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2205      	movs	r2, #5
 8003d64:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d003      	beq.n	8003d78 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003d74:	6878      	ldr	r0, [r7, #4]
 8003d76:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if (__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	691b      	ldr	r3, [r3, #16]
 8003d7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d039      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d032      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d012      	beq.n	8003dc6 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d116      	bne.n	8003dd8 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d111      	bne.n	8003dd8 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	731a      	strb	r2, [r3, #12]
 8003dc4:	e008      	b.n	8003dd8 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d103      	bne.n	8003dd8 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003de0:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003df6:	6878      	ldr	r0, [r7, #4]
 8003df8:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d025      	beq.n	8003e4e <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695a      	ldr	r2, [r3, #20]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f042 0202 	orr.w	r2, r2, #2
 8003e10:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d007      	beq.n	8003e4e <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	4798      	blx	r3
 8003e46:	e002      	b.n	8003e4e <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8003e48:	bf00      	nop
 8003e4a:	e000      	b.n	8003e4e <HAL_DMA_IRQHandler+0x2bc>
        return;
 8003e4c:	bf00      	nop
    }
  }
}
 8003e4e:	3718      	adds	r7, #24
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e02b      	b.n	8003ec0 <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8003e70:	f023 030f 	bic.w	r3, r3, #15
 8003e74:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e7e:	3b50      	subs	r3, #80	@ 0x50
 8003e80:	09db      	lsrs	r3, r3, #7
 8003e82:	f003 031f 	and.w	r3, r3, #31
 8003e86:	2201      	movs	r2, #1
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	f003 0310 	and.w	r3, r3, #16
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d012      	beq.n	8003ebe <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	f003 0311 	and.w	r3, r3, #17
 8003e9e:	2b11      	cmp	r3, #17
 8003ea0:	d106      	bne.n	8003eb0 <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	685a      	ldr	r2, [r3, #4]
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	431a      	orrs	r2, r3
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	605a      	str	r2, [r3, #4]
 8003eae:	e006      	b.n	8003ebe <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	685a      	ldr	r2, [r3, #4]
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	43db      	mvns	r3, r3
 8003eb8:	401a      	ands	r2, r3
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3714      	adds	r7, #20
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8003ed4:	f7fd fb30 	bl	8001538 <HAL_GetTick>
 8003ed8:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d101      	bne.n	8003ee4 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e0db      	b.n	800409c <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a6e      	ldr	r2, [pc, #440]	@ (80040a4 <HAL_DMAEx_List_Init+0x1d8>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	f000 809f 	beq.w	800402e <HAL_DMAEx_List_Init+0x162>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a6c      	ldr	r2, [pc, #432]	@ (80040a8 <HAL_DMAEx_List_Init+0x1dc>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	f000 8099 	beq.w	800402e <HAL_DMAEx_List_Init+0x162>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	4a6a      	ldr	r2, [pc, #424]	@ (80040ac <HAL_DMAEx_List_Init+0x1e0>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	f000 8093 	beq.w	800402e <HAL_DMAEx_List_Init+0x162>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a68      	ldr	r2, [pc, #416]	@ (80040b0 <HAL_DMAEx_List_Init+0x1e4>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	f000 808d 	beq.w	800402e <HAL_DMAEx_List_Init+0x162>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a66      	ldr	r2, [pc, #408]	@ (80040b4 <HAL_DMAEx_List_Init+0x1e8>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	f000 8087 	beq.w	800402e <HAL_DMAEx_List_Init+0x162>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a64      	ldr	r2, [pc, #400]	@ (80040b8 <HAL_DMAEx_List_Init+0x1ec>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	f000 8081 	beq.w	800402e <HAL_DMAEx_List_Init+0x162>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a62      	ldr	r2, [pc, #392]	@ (80040bc <HAL_DMAEx_List_Init+0x1f0>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d07b      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a61      	ldr	r2, [pc, #388]	@ (80040c0 <HAL_DMAEx_List_Init+0x1f4>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d076      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a5f      	ldr	r2, [pc, #380]	@ (80040c4 <HAL_DMAEx_List_Init+0x1f8>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d071      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a5e      	ldr	r2, [pc, #376]	@ (80040c8 <HAL_DMAEx_List_Init+0x1fc>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d06c      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a5c      	ldr	r2, [pc, #368]	@ (80040cc <HAL_DMAEx_List_Init+0x200>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d067      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a5b      	ldr	r2, [pc, #364]	@ (80040d0 <HAL_DMAEx_List_Init+0x204>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d062      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a59      	ldr	r2, [pc, #356]	@ (80040d4 <HAL_DMAEx_List_Init+0x208>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d05d      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a58      	ldr	r2, [pc, #352]	@ (80040d8 <HAL_DMAEx_List_Init+0x20c>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d058      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a56      	ldr	r2, [pc, #344]	@ (80040dc <HAL_DMAEx_List_Init+0x210>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d053      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a55      	ldr	r2, [pc, #340]	@ (80040e0 <HAL_DMAEx_List_Init+0x214>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d04e      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a53      	ldr	r2, [pc, #332]	@ (80040e4 <HAL_DMAEx_List_Init+0x218>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d049      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a52      	ldr	r2, [pc, #328]	@ (80040e8 <HAL_DMAEx_List_Init+0x21c>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d044      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a50      	ldr	r2, [pc, #320]	@ (80040ec <HAL_DMAEx_List_Init+0x220>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d03f      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a4f      	ldr	r2, [pc, #316]	@ (80040f0 <HAL_DMAEx_List_Init+0x224>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d03a      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a4d      	ldr	r2, [pc, #308]	@ (80040f4 <HAL_DMAEx_List_Init+0x228>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d035      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a4c      	ldr	r2, [pc, #304]	@ (80040f8 <HAL_DMAEx_List_Init+0x22c>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d030      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a4a      	ldr	r2, [pc, #296]	@ (80040fc <HAL_DMAEx_List_Init+0x230>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d02b      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	4a49      	ldr	r2, [pc, #292]	@ (8004100 <HAL_DMAEx_List_Init+0x234>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d026      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a47      	ldr	r2, [pc, #284]	@ (8004104 <HAL_DMAEx_List_Init+0x238>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d021      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	4a46      	ldr	r2, [pc, #280]	@ (8004108 <HAL_DMAEx_List_Init+0x23c>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d01c      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a44      	ldr	r2, [pc, #272]	@ (800410c <HAL_DMAEx_List_Init+0x240>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d017      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a43      	ldr	r2, [pc, #268]	@ (8004110 <HAL_DMAEx_List_Init+0x244>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d012      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a41      	ldr	r2, [pc, #260]	@ (8004114 <HAL_DMAEx_List_Init+0x248>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d00d      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	4a40      	ldr	r2, [pc, #256]	@ (8004118 <HAL_DMAEx_List_Init+0x24c>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d008      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a3e      	ldr	r2, [pc, #248]	@ (800411c <HAL_DMAEx_List_Init+0x250>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d003      	beq.n	800402e <HAL_DMAEx_List_Init+0x162>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a3d      	ldr	r2, [pc, #244]	@ (8004120 <HAL_DMAEx_List_Init+0x254>)
 800402c:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2202      	movs	r2, #2
 800403a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	695a      	ldr	r2, [r3, #20]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f042 0206 	orr.w	r2, r2, #6
 800404c:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800404e:	e00f      	b.n	8004070 <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8004050:	f7fd fa72 	bl	8001538 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b05      	cmp	r3, #5
 800405c:	d908      	bls.n	8004070 <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2210      	movs	r2, #16
 8004062:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2203      	movs	r2, #3
 8004068:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	e015      	b.n	800409c <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	695b      	ldr	r3, [r3, #20]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1e8      	bne.n	8004050 <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 fa26 	bl	80044d0 <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2201      	movs	r2, #1
 8004096:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40020050 	.word	0x40020050
 80040a8:	50020050 	.word	0x50020050
 80040ac:	400200d0 	.word	0x400200d0
 80040b0:	500200d0 	.word	0x500200d0
 80040b4:	40020150 	.word	0x40020150
 80040b8:	50020150 	.word	0x50020150
 80040bc:	400201d0 	.word	0x400201d0
 80040c0:	500201d0 	.word	0x500201d0
 80040c4:	40020250 	.word	0x40020250
 80040c8:	50020250 	.word	0x50020250
 80040cc:	400202d0 	.word	0x400202d0
 80040d0:	500202d0 	.word	0x500202d0
 80040d4:	40020350 	.word	0x40020350
 80040d8:	50020350 	.word	0x50020350
 80040dc:	400203d0 	.word	0x400203d0
 80040e0:	500203d0 	.word	0x500203d0
 80040e4:	40020450 	.word	0x40020450
 80040e8:	50020450 	.word	0x50020450
 80040ec:	400204d0 	.word	0x400204d0
 80040f0:	500204d0 	.word	0x500204d0
 80040f4:	40020550 	.word	0x40020550
 80040f8:	50020550 	.word	0x50020550
 80040fc:	400205d0 	.word	0x400205d0
 8004100:	500205d0 	.word	0x500205d0
 8004104:	40020650 	.word	0x40020650
 8004108:	50020650 	.word	0x50020650
 800410c:	400206d0 	.word	0x400206d0
 8004110:	500206d0 	.word	0x500206d0
 8004114:	40020750 	.word	0x40020750
 8004118:	50020750 	.word	0x50020750
 800411c:	400207d0 	.word	0x400207d0
 8004120:	500207d0 	.word	0x500207d0

08004124 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b082      	sub	sp, #8
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <HAL_DMAEx_List_BuildNode+0x16>
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d101      	bne.n	800413e <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	e004      	b.n	8004148 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 800413e:	6839      	ldr	r1, [r7, #0]
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f000 fb1d 	bl	8004780 <DMA_List_BuildNode>

  return HAL_OK;
 8004146:	2300      	movs	r3, #0
}
 8004148:	4618      	mov	r0, r3
 800414a:	3708      	adds	r7, #8
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b08c      	sub	sp, #48	@ 0x30
 8004154:	af00      	add	r7, sp, #0
 8004156:	60f8      	str	r0, [r7, #12]
 8004158:	60b9      	str	r1, [r7, #8]
 800415a:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d002      	beq.n	8004168 <HAL_DMAEx_List_InsertNode+0x18>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d101      	bne.n	800416c <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	e0b6      	b.n	80042da <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	695b      	ldr	r3, [r3, #20]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d104      	bne.n	800417e <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2204      	movs	r2, #4
 8004178:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	e0ad      	b.n	80042da <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	68b9      	ldr	r1, [r7, #8]
 8004186:	4618      	mov	r0, r3
 8004188:	f000 fc4c 	bl	8004a24 <DMA_List_CheckNodesBaseAddresses>
 800418c:	4603      	mov	r3, r0
 800418e:	2b00      	cmp	r3, #0
 8004190:	d004      	beq.n	800419c <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2205      	movs	r2, #5
 8004196:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	e09e      	b.n	80042da <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	68b9      	ldr	r1, [r7, #8]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f000 fc6d 	bl	8004a84 <DMA_List_CheckNodesTypes>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d004      	beq.n	80041ba <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	2204      	movs	r2, #4
 80041b4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	e08f      	b.n	80042da <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2202      	movs	r2, #2
 80041be:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 80041c6:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80041ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80041ce:	4619      	mov	r1, r3
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fc93 	bl	8004afc <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d11a      	bne.n	8004214 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d106      	bne.n	80041f2 <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2201      	movs	r2, #1
 80041ee:	609a      	str	r2, [r3, #8]
 80041f0:	e06c      	b.n	80042cc <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	68ba      	ldr	r2, [r7, #8]
 80041f6:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80041fe:	4013      	ands	r3, r2
 8004200:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004202:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004204:	4319      	orrs	r1, r3
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2202      	movs	r2, #2
 8004210:	609a      	str	r2, [r3, #8]
 8004212:	e05b      	b.n	80042cc <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10f      	bne.n	800423a <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	461a      	mov	r2, r3
 8004220:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004224:	4013      	ands	r3, r2
 8004226:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004228:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800422a:	4319      	orrs	r1, r3
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	687a      	ldr	r2, [r7, #4]
 8004236:	601a      	str	r2, [r3, #0]
 8004238:	e043      	b.n	80042c2 <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
 800423a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800423c:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
 800423e:	f107 0314 	add.w	r3, r7, #20
 8004242:	461a      	mov	r2, r3
 8004244:	68b9      	ldr	r1, [r7, #8]
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 fc88 	bl	8004b5c <DMA_List_FindNode>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d132      	bne.n	80042b8 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
 8004252:	69fa      	ldr	r2, [r7, #28]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	429a      	cmp	r2, r3
 800425a:	d11a      	bne.n	8004292 <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d00b      	beq.n	800427c <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	461a      	mov	r2, r3
 800426a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800426e:	4013      	ands	r3, r2
 8004270:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004272:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004274:	4319      	orrs	r1, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004282:	4013      	ands	r3, r2
 8004284:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004288:	4319      	orrs	r1, r3
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004290:	e017      	b.n	80042c2 <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
 8004292:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004294:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80042a8:	4013      	ands	r3, r2
 80042aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80042ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80042ae:	4319      	orrs	r1, r3
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80042b6:	e004      	b.n	80042c2 <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2206      	movs	r2, #6
 80042bc:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e00b      	b.n	80042da <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	1c5a      	adds	r2, r3, #1
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
 80042d8:	2300      	movs	r3, #0
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3730      	adds	r7, #48	@ 0x30
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 80042e2:	b580      	push	{r7, lr}
 80042e4:	b08a      	sub	sp, #40	@ 0x28
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d101      	bne.n	80042f4 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 80042f0:	2301      	movs	r3, #1
 80042f2:	e052      	b.n	800439a <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d104      	bne.n	8004306 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004302:	2301      	movs	r3, #1
 8004304:	e049      	b.n	800439a <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00c      	beq.n	8004328 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685a      	ldr	r2, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d101      	bne.n	800431e <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 800431a:	2300      	movs	r3, #0
 800431c:	e03d      	b.n	800439a <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2204      	movs	r2, #4
 8004322:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e038      	b.n	800439a <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d104      	bne.n	800433a <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2204      	movs	r2, #4
 8004334:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e02f      	b.n	800439a <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2202      	movs	r2, #2
 800433e:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f107 0220 	add.w	r2, r7, #32
 800434e:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 8004352:	4618      	mov	r0, r3
 8004354:	f000 fbd2 	bl	8004afc <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 800435c:	f107 030c 	add.w	r3, r7, #12
 8004360:	461a      	mov	r2, r3
 8004362:	2100      	movs	r1, #0
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 fbf9 	bl	8004b5c <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	461a      	mov	r2, r3
 8004370:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004374:	4013      	ands	r3, r2
 8004376:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004378:	69ba      	ldr	r2, [r7, #24]
 800437a:	4610      	mov	r0, r2
 800437c:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 800437e:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 8004380:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2201      	movs	r2, #1
 8004396:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 8004398:	2300      	movs	r3, #0
}
 800439a:	4618      	mov	r0, r3
 800439c:	3728      	adds	r7, #40	@ 0x28
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
	...

080043a4 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d002      	beq.n	80043ba <HAL_DMAEx_List_LinkQ+0x16>
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d101      	bne.n	80043be <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e072      	b.n	80044a4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80043c4:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80043cc:	b2db      	uxtb	r3, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d002      	beq.n	80043d8 <HAL_DMAEx_List_LinkQ+0x34>
 80043d2:	7bfb      	ldrb	r3, [r7, #15]
 80043d4:	2b05      	cmp	r3, #5
 80043d6:	d108      	bne.n	80043ea <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2240      	movs	r2, #64	@ 0x40
 80043dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e05c      	b.n	80044a4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	7b1b      	ldrb	r3, [r3, #12]
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	2b02      	cmp	r3, #2
 80043f2:	d104      	bne.n	80043fe <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	2201      	movs	r2, #1
 80043f8:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e052      	b.n	80044a4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a2b      	ldr	r2, [pc, #172]	@ (80044b0 <HAL_DMAEx_List_LinkQ+0x10c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d022      	beq.n	800444e <HAL_DMAEx_List_LinkQ+0xaa>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a29      	ldr	r2, [pc, #164]	@ (80044b4 <HAL_DMAEx_List_LinkQ+0x110>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d01d      	beq.n	800444e <HAL_DMAEx_List_LinkQ+0xaa>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a28      	ldr	r2, [pc, #160]	@ (80044b8 <HAL_DMAEx_List_LinkQ+0x114>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d018      	beq.n	800444e <HAL_DMAEx_List_LinkQ+0xaa>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	4a26      	ldr	r2, [pc, #152]	@ (80044bc <HAL_DMAEx_List_LinkQ+0x118>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d013      	beq.n	800444e <HAL_DMAEx_List_LinkQ+0xaa>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a25      	ldr	r2, [pc, #148]	@ (80044c0 <HAL_DMAEx_List_LinkQ+0x11c>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d00e      	beq.n	800444e <HAL_DMAEx_List_LinkQ+0xaa>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a23      	ldr	r2, [pc, #140]	@ (80044c4 <HAL_DMAEx_List_LinkQ+0x120>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d009      	beq.n	800444e <HAL_DMAEx_List_LinkQ+0xaa>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a22      	ldr	r2, [pc, #136]	@ (80044c8 <HAL_DMAEx_List_LinkQ+0x124>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d004      	beq.n	800444e <HAL_DMAEx_List_LinkQ+0xaa>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	4a20      	ldr	r2, [pc, #128]	@ (80044cc <HAL_DMAEx_List_LinkQ+0x128>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d101      	bne.n	8004452 <HAL_DMAEx_List_LinkQ+0xae>
 800444e:	2301      	movs	r3, #1
 8004450:	e000      	b.n	8004454 <HAL_DMAEx_List_LinkQ+0xb0>
 8004452:	2300      	movs	r3, #0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d10b      	bne.n	8004470 <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6a1b      	ldr	r3, [r3, #32]
 800445e:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 8004462:	2b00      	cmp	r3, #0
 8004464:	d004      	beq.n	8004470 <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	2203      	movs	r2, #3
 800446a:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800446c:	2301      	movs	r3, #1
 800446e:	e019      	b.n	80044a4 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004474:	2b81      	cmp	r3, #129	@ 0x81
 8004476:	d108      	bne.n	800448a <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d10d      	bne.n	800449c <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	2204      	movs	r2, #4
 8004484:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004486:	2301      	movs	r3, #1
 8004488:	e00c      	b.n	80044a4 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d004      	beq.n	800449c <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	2204      	movs	r2, #4
 8004496:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	e003      	b.n	80044a4 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	683a      	ldr	r2, [r7, #0]
 80044a0:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 80044a2:	2300      	movs	r3, #0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3714      	adds	r7, #20
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	40020650 	.word	0x40020650
 80044b4:	50020650 	.word	0x50020650
 80044b8:	400206d0 	.word	0x400206d0
 80044bc:	500206d0 	.word	0x500206d0
 80044c0:	40020750 	.word	0x40020750
 80044c4:	50020750 	.word	0x50020750
 80044c8:	400207d0 	.word	0x400207d0
 80044cc:	500207d0 	.word	0x500207d0

080044d0 <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044e0:	4313      	orrs	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a85      	ldr	r2, [pc, #532]	@ (8004700 <DMA_List_Init+0x230>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	f000 80a0 	beq.w	8004630 <DMA_List_Init+0x160>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a83      	ldr	r2, [pc, #524]	@ (8004704 <DMA_List_Init+0x234>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	f000 809a 	beq.w	8004630 <DMA_List_Init+0x160>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a81      	ldr	r2, [pc, #516]	@ (8004708 <DMA_List_Init+0x238>)
 8004502:	4293      	cmp	r3, r2
 8004504:	f000 8094 	beq.w	8004630 <DMA_List_Init+0x160>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a7f      	ldr	r2, [pc, #508]	@ (800470c <DMA_List_Init+0x23c>)
 800450e:	4293      	cmp	r3, r2
 8004510:	f000 808e 	beq.w	8004630 <DMA_List_Init+0x160>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a7d      	ldr	r2, [pc, #500]	@ (8004710 <DMA_List_Init+0x240>)
 800451a:	4293      	cmp	r3, r2
 800451c:	f000 8088 	beq.w	8004630 <DMA_List_Init+0x160>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4a7b      	ldr	r2, [pc, #492]	@ (8004714 <DMA_List_Init+0x244>)
 8004526:	4293      	cmp	r3, r2
 8004528:	f000 8082 	beq.w	8004630 <DMA_List_Init+0x160>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a79      	ldr	r2, [pc, #484]	@ (8004718 <DMA_List_Init+0x248>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d07c      	beq.n	8004630 <DMA_List_Init+0x160>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a78      	ldr	r2, [pc, #480]	@ (800471c <DMA_List_Init+0x24c>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d077      	beq.n	8004630 <DMA_List_Init+0x160>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	4a76      	ldr	r2, [pc, #472]	@ (8004720 <DMA_List_Init+0x250>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d072      	beq.n	8004630 <DMA_List_Init+0x160>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	4a75      	ldr	r2, [pc, #468]	@ (8004724 <DMA_List_Init+0x254>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d06d      	beq.n	8004630 <DMA_List_Init+0x160>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4a73      	ldr	r2, [pc, #460]	@ (8004728 <DMA_List_Init+0x258>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d068      	beq.n	8004630 <DMA_List_Init+0x160>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a72      	ldr	r2, [pc, #456]	@ (800472c <DMA_List_Init+0x25c>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d063      	beq.n	8004630 <DMA_List_Init+0x160>
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a70      	ldr	r2, [pc, #448]	@ (8004730 <DMA_List_Init+0x260>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d05e      	beq.n	8004630 <DMA_List_Init+0x160>
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a6f      	ldr	r2, [pc, #444]	@ (8004734 <DMA_List_Init+0x264>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d059      	beq.n	8004630 <DMA_List_Init+0x160>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a6d      	ldr	r2, [pc, #436]	@ (8004738 <DMA_List_Init+0x268>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d054      	beq.n	8004630 <DMA_List_Init+0x160>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a6c      	ldr	r2, [pc, #432]	@ (800473c <DMA_List_Init+0x26c>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d04f      	beq.n	8004630 <DMA_List_Init+0x160>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a6a      	ldr	r2, [pc, #424]	@ (8004740 <DMA_List_Init+0x270>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d04a      	beq.n	8004630 <DMA_List_Init+0x160>
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a69      	ldr	r2, [pc, #420]	@ (8004744 <DMA_List_Init+0x274>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d045      	beq.n	8004630 <DMA_List_Init+0x160>
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4a67      	ldr	r2, [pc, #412]	@ (8004748 <DMA_List_Init+0x278>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d040      	beq.n	8004630 <DMA_List_Init+0x160>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	4a66      	ldr	r2, [pc, #408]	@ (800474c <DMA_List_Init+0x27c>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d03b      	beq.n	8004630 <DMA_List_Init+0x160>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a64      	ldr	r2, [pc, #400]	@ (8004750 <DMA_List_Init+0x280>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d036      	beq.n	8004630 <DMA_List_Init+0x160>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4a63      	ldr	r2, [pc, #396]	@ (8004754 <DMA_List_Init+0x284>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d031      	beq.n	8004630 <DMA_List_Init+0x160>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4a61      	ldr	r2, [pc, #388]	@ (8004758 <DMA_List_Init+0x288>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d02c      	beq.n	8004630 <DMA_List_Init+0x160>
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	4a60      	ldr	r2, [pc, #384]	@ (800475c <DMA_List_Init+0x28c>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d027      	beq.n	8004630 <DMA_List_Init+0x160>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a5e      	ldr	r2, [pc, #376]	@ (8004760 <DMA_List_Init+0x290>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d022      	beq.n	8004630 <DMA_List_Init+0x160>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a5d      	ldr	r2, [pc, #372]	@ (8004764 <DMA_List_Init+0x294>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d01d      	beq.n	8004630 <DMA_List_Init+0x160>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4a5b      	ldr	r2, [pc, #364]	@ (8004768 <DMA_List_Init+0x298>)
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d018      	beq.n	8004630 <DMA_List_Init+0x160>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a5a      	ldr	r2, [pc, #360]	@ (800476c <DMA_List_Init+0x29c>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d013      	beq.n	8004630 <DMA_List_Init+0x160>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	4a58      	ldr	r2, [pc, #352]	@ (8004770 <DMA_List_Init+0x2a0>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00e      	beq.n	8004630 <DMA_List_Init+0x160>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a57      	ldr	r2, [pc, #348]	@ (8004774 <DMA_List_Init+0x2a4>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d009      	beq.n	8004630 <DMA_List_Init+0x160>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a55      	ldr	r2, [pc, #340]	@ (8004778 <DMA_List_Init+0x2a8>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d004      	beq.n	8004630 <DMA_List_Init+0x160>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a54      	ldr	r2, [pc, #336]	@ (800477c <DMA_List_Init+0x2ac>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d101      	bne.n	8004634 <DMA_List_Init+0x164>
 8004630:	2301      	movs	r3, #1
 8004632:	e000      	b.n	8004636 <DMA_List_Init+0x166>
 8004634:	2300      	movs	r3, #0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d004      	beq.n	8004644 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	4313      	orrs	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68fa      	ldr	r2, [r7, #12]
 8004654:	430a      	orrs	r2, r1
 8004656:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2200      	movs	r2, #0
 800465e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8004668:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2200      	movs	r2, #0
 8004670:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2200      	movs	r2, #0
 8004678:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2200      	movs	r2, #0
 8004680:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a36      	ldr	r2, [pc, #216]	@ (8004760 <DMA_List_Init+0x290>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d022      	beq.n	80046d2 <DMA_List_Init+0x202>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a34      	ldr	r2, [pc, #208]	@ (8004764 <DMA_List_Init+0x294>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d01d      	beq.n	80046d2 <DMA_List_Init+0x202>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a33      	ldr	r2, [pc, #204]	@ (8004768 <DMA_List_Init+0x298>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d018      	beq.n	80046d2 <DMA_List_Init+0x202>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a31      	ldr	r2, [pc, #196]	@ (800476c <DMA_List_Init+0x29c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d013      	beq.n	80046d2 <DMA_List_Init+0x202>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a30      	ldr	r2, [pc, #192]	@ (8004770 <DMA_List_Init+0x2a0>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d00e      	beq.n	80046d2 <DMA_List_Init+0x202>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a2e      	ldr	r2, [pc, #184]	@ (8004774 <DMA_List_Init+0x2a4>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d009      	beq.n	80046d2 <DMA_List_Init+0x202>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a2d      	ldr	r2, [pc, #180]	@ (8004778 <DMA_List_Init+0x2a8>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d004      	beq.n	80046d2 <DMA_List_Init+0x202>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a2b      	ldr	r2, [pc, #172]	@ (800477c <DMA_List_Init+0x2ac>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d101      	bne.n	80046d6 <DMA_List_Init+0x206>
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <DMA_List_Init+0x208>
 80046d6:	2300      	movs	r3, #0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d007      	beq.n	80046ec <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2200      	movs	r2, #0
 80046e2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2200      	movs	r2, #0
 80046ea:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	2200      	movs	r2, #0
 80046f2:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80046f4:	bf00      	nop
 80046f6:	3714      	adds	r7, #20
 80046f8:	46bd      	mov	sp, r7
 80046fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fe:	4770      	bx	lr
 8004700:	40020050 	.word	0x40020050
 8004704:	50020050 	.word	0x50020050
 8004708:	400200d0 	.word	0x400200d0
 800470c:	500200d0 	.word	0x500200d0
 8004710:	40020150 	.word	0x40020150
 8004714:	50020150 	.word	0x50020150
 8004718:	400201d0 	.word	0x400201d0
 800471c:	500201d0 	.word	0x500201d0
 8004720:	40020250 	.word	0x40020250
 8004724:	50020250 	.word	0x50020250
 8004728:	400202d0 	.word	0x400202d0
 800472c:	500202d0 	.word	0x500202d0
 8004730:	40020350 	.word	0x40020350
 8004734:	50020350 	.word	0x50020350
 8004738:	400203d0 	.word	0x400203d0
 800473c:	500203d0 	.word	0x500203d0
 8004740:	40020450 	.word	0x40020450
 8004744:	50020450 	.word	0x50020450
 8004748:	400204d0 	.word	0x400204d0
 800474c:	500204d0 	.word	0x500204d0
 8004750:	40020550 	.word	0x40020550
 8004754:	50020550 	.word	0x50020550
 8004758:	400205d0 	.word	0x400205d0
 800475c:	500205d0 	.word	0x500205d0
 8004760:	40020650 	.word	0x40020650
 8004764:	50020650 	.word	0x50020650
 8004768:	400206d0 	.word	0x400206d0
 800476c:	500206d0 	.word	0x500206d0
 8004770:	40020750 	.word	0x40020750
 8004774:	50020750 	.word	0x50020750
 8004778:	400207d0 	.word	0x400207d0
 800477c:	500207d0 	.word	0x500207d0

08004780 <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 8004792:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 8004798:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 800479e:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 80047a4:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0320 	and.w	r3, r3, #32
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d017      	beq.n	80047e6 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c2:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c8:	3b01      	subs	r3, #1
 80047ca:	051b      	lsls	r3, r3, #20
 80047cc:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 80047d0:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047d6:	3b01      	subs	r3, #1
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 80047de:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 80047e0:	431a      	orrs	r2, r3
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6859      	ldr	r1, [r3, #4]
 80047ee:	f240 237f 	movw	r3, #639	@ 0x27f
 80047f2:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 80047f4:	431a      	orrs	r2, r3
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	68db      	ldr	r3, [r3, #12]
 80047fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004802:	d10c      	bne.n	800481e <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0320 	and.w	r3, r3, #32
 800480c:	2b00      	cmp	r3, #0
 800480e:	d011      	beq.n	8004834 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	605a      	str	r2, [r3, #4]
 800481c:	e00a      	b.n	8004834 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004826:	d105      	bne.n	8004834 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004838:	2b00      	cmp	r3, #0
 800483a:	d00f      	beq.n	800485c <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004848:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800484e:	041b      	lsls	r3, r3, #16
 8004850:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8004854:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8004856:	431a      	orrs	r2, r3
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004860:	b29a      	uxth	r2, r3
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d04e      	beq.n	8004910 <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800487a:	3b01      	subs	r3, #1
 800487c:	0419      	lsls	r1, r3, #16
 800487e:	4b67      	ldr	r3, [pc, #412]	@ (8004a1c <DMA_List_BuildNode+0x29c>)
 8004880:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8004882:	431a      	orrs	r2, r3
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800488c:	2b00      	cmp	r3, #0
 800488e:	da06      	bge.n	800489e <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	609a      	str	r2, [r3, #8]
 800489c:	e005      	b.n	80048aa <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	da06      	bge.n	80048c0 <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	609a      	str	r2, [r3, #8]
 80048be:	e005      	b.n	80048cc <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	da06      	bge.n	80048e2 <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	689b      	ldr	r3, [r3, #8]
 80048d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	609a      	str	r2, [r3, #8]
 80048e0:	e005      	b.n	80048ee <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	da06      	bge.n	8004904 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	609a      	str	r2, [r3, #8]
 8004902:	e005      	b.n	8004910 <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d059      	beq.n	80049e0 <DMA_List_BuildNode+0x260>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004930:	2b00      	cmp	r3, #0
 8004932:	da09      	bge.n	8004948 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004938:	425b      	negs	r3, r3
 800493a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	615a      	str	r2, [r3, #20]
 8004946:	e005      	b.n	8004954 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800494c:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004958:	2b00      	cmp	r3, #0
 800495a:	da0d      	bge.n	8004978 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004960:	425b      	negs	r3, r3
 8004962:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	695a      	ldr	r2, [r3, #20]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	0419      	lsls	r1, r3, #16
 800496c:	4b2c      	ldr	r3, [pc, #176]	@ (8004a20 <DMA_List_BuildNode+0x2a0>)
 800496e:	400b      	ands	r3, r1
 8004970:	431a      	orrs	r2, r3
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	615a      	str	r2, [r3, #20]
 8004976:	e009      	b.n	800498c <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004980:	0419      	lsls	r1, r3, #16
 8004982:	4b27      	ldr	r3, [pc, #156]	@ (8004a20 <DMA_List_BuildNode+0x2a0>)
 8004984:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8004986:	431a      	orrs	r2, r3
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004990:	2b00      	cmp	r3, #0
 8004992:	da08      	bge.n	80049a6 <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004998:	425b      	negs	r3, r3
 800499a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	b29a      	uxth	r2, r3
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	619a      	str	r2, [r3, #24]
 80049a4:	e004      	b.n	80049b0 <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049aa:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	da0b      	bge.n	80049d0 <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049bc:	425b      	negs	r3, r3
 80049be:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80049c8:	431a      	orrs	r2, r3
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	619a      	str	r2, [r3, #24]
 80049ce:	e007      	b.n	80049e0 <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049d8:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 80049da:	431a      	orrs	r2, r3
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0302 	and.w	r3, r3, #2
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d006      	beq.n	8004a02 <DMA_List_BuildNode+0x282>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 8004a00:	e005      	b.n	8004a0e <DMA_List_BuildNode+0x28e>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	6a1b      	ldr	r3, [r3, #32]
 8004a06:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	621a      	str	r2, [r3, #32]
}
 8004a0e:	bf00      	nop
 8004a10:	3714      	adds	r7, #20
 8004a12:	46bd      	mov	sp, r7
 8004a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a18:	4770      	bx	lr
 8004a1a:	bf00      	nop
 8004a1c:	07ff0000 	.word	0x07ff0000
 8004a20:	1fff0000 	.word	0x1fff0000

08004a24 <DMA_List_CheckNodesBaseAddresses>:
#else
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
#endif /* __GNUC__ && !__CC_ARM */
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	431a      	orrs	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	0c1b      	lsrs	r3, r3, #16
 8004a3c:	041b      	lsls	r3, r3, #16
 8004a3e:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d002      	beq.n	8004a50 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	617b      	str	r3, [r7, #20]
 8004a4e:	e00a      	b.n	8004a66 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d002      	beq.n	8004a5c <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	617b      	str	r3, [r7, #20]
 8004a5a:	e004      	b.n	8004a66 <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	0c1b      	lsrs	r3, r3, #16
 8004a6a:	041b      	lsls	r3, r3, #16
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d001      	beq.n	8004a76 <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e000      	b.n	8004a78 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	371c      	adds	r7, #28
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b087      	sub	sp, #28
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	60f8      	str	r0, [r7, #12]
 8004a8c:	60b9      	str	r1, [r7, #8]
 8004a8e:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 8004a90:	2300      	movs	r3, #0
 8004a92:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d004      	beq.n	8004aa4 <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6a1b      	ldr	r3, [r3, #32]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	617b      	str	r3, [r7, #20]
 8004aa2:	e00e      	b.n	8004ac2 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d004      	beq.n	8004ab4 <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	6a1b      	ldr	r3, [r3, #32]
 8004aae:	b2db      	uxtb	r3, r3
 8004ab0:	617b      	str	r3, [r7, #20]
 8004ab2:	e006      	b.n	8004ac2 <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d003      	beq.n	8004ac2 <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	b2db      	uxtb	r3, r3
 8004ac0:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d007      	beq.n	8004ad8 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	6a1b      	ldr	r3, [r3, #32]
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	697a      	ldr	r2, [r7, #20]
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d001      	beq.n	8004ad8 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	e00b      	b.n	8004af0 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d007      	beq.n	8004aee <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6a1b      	ldr	r3, [r3, #32]
 8004ae2:	b2db      	uxtb	r3, r3
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d001      	beq.n	8004aee <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e000      	b.n	8004af0 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 8004aee:	2300      	movs	r3, #0
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	371c      	adds	r7, #28
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a1b      	ldr	r3, [r3, #32]
 8004b0c:	f003 0302 	and.w	r3, r3, #2
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00c      	beq.n	8004b2e <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d002      	beq.n	8004b20 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	4a0d      	ldr	r2, [pc, #52]	@ (8004b54 <DMA_List_GetCLLRNodeInfo+0x58>)
 8004b1e:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00f      	beq.n	8004b46 <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2207      	movs	r2, #7
 8004b2a:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8004b2c:	e00b      	b.n	8004b46 <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d002      	beq.n	8004b3a <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	4a08      	ldr	r2, [pc, #32]	@ (8004b58 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8004b38:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d002      	beq.n	8004b46 <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2205      	movs	r2, #5
 8004b44:	601a      	str	r2, [r3, #0]
}
 8004b46:	bf00      	nop
 8004b48:	3714      	adds	r7, #20
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b50:	4770      	bx	lr
 8004b52:	bf00      	nop
 8004b54:	fe010000 	.word	0xfe010000
 8004b58:	f8010000 	.word	0xf8010000

08004b5c <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b089      	sub	sp, #36	@ 0x24
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	60f8      	str	r0, [r7, #12]
 8004b64:	60b9      	str	r1, [r7, #8]
 8004b66:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 8004b70:	2300      	movs	r3, #0
 8004b72:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d142      	bne.n	8004c06 <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 8004b80:	e01d      	b.n	8004bbe <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d107      	bne.n	8004b98 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004b92:	4013      	ands	r3, r2
 8004b94:	61bb      	str	r3, [r7, #24]
 8004b96:	e00f      	b.n	8004bb8 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	0c1b      	lsrs	r3, r3, #16
 8004ba2:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8004ba4:	69ba      	ldr	r2, [r7, #24]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8004bb0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	689b      	ldr	r3, [r3, #8]
 8004bc2:	69fa      	ldr	r2, [r7, #28]
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d3dc      	bcc.n	8004b82 <DMA_List_FindNode+0x26>
 8004bc8:	e029      	b.n	8004c1e <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d107      	bne.n	8004be0 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	461a      	mov	r2, r3
 8004bd6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004bda:	4013      	ands	r3, r2
 8004bdc:	61bb      	str	r3, [r7, #24]
 8004bde:	e00f      	b.n	8004c00 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8004be0:	69bb      	ldr	r3, [r7, #24]
 8004be2:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	0c1b      	lsrs	r3, r3, #16
 8004bea:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8004bec:	69ba      	ldr	r2, [r7, #24]
 8004bee:	4413      	add	r3, r2
 8004bf0:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8004bf2:	693b      	ldr	r3, [r7, #16]
 8004bf4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8004bf8:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004bfc:	4013      	ands	r3, r2
 8004bfe:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	3301      	adds	r3, #1
 8004c04:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d206      	bcs.n	8004c1e <DMA_List_FindNode+0xc2>
 8004c10:	68ba      	ldr	r2, [r7, #8]
 8004c12:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004c16:	4013      	ands	r3, r2
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d1d5      	bne.n	8004bca <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d008      	beq.n	8004c36 <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8004c24:	68ba      	ldr	r2, [r7, #8]
 8004c26:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	69ba      	ldr	r2, [r7, #24]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d001      	beq.n	8004c36 <DMA_List_FindNode+0xda>
    {
      return 1U;
 8004c32:	2301      	movs	r3, #1
 8004c34:	e02b      	b.n	8004c8e <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	69fa      	ldr	r2, [r7, #28]
 8004c3a:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	0c1b      	lsrs	r3, r3, #16
 8004c42:	041b      	lsls	r3, r3, #16
 8004c44:	697a      	ldr	r2, [r7, #20]
 8004c46:	431a      	orrs	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	0c1b      	lsrs	r3, r3, #16
 8004c52:	041b      	lsls	r3, r3, #16
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	431a      	orrs	r2, r3
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	68db      	ldr	r3, [r3, #12]
 8004c60:	461a      	mov	r2, r3
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d00f      	beq.n	8004c8c <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	461a      	mov	r2, r3
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c78:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8004c7c:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	0c1b      	lsrs	r3, r3, #16
 8004c84:	041b      	lsls	r3, r3, #16
 8004c86:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3724      	adds	r7, #36	@ 0x24
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr
	...

08004c9c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b086      	sub	sp, #24
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	0c1b      	lsrs	r3, r3, #16
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 031f 	and.w	r3, r3, #31
 8004cb8:	2201      	movs	r2, #1
 8004cba:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbe:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	015a      	lsls	r2, r3, #5
 8004cc4:	4b17      	ldr	r3, [pc, #92]	@ (8004d24 <HAL_EXTI_IRQHandler+0x88>)
 8004cc6:	4413      	add	r3, r2
 8004cc8:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	693a      	ldr	r2, [r7, #16]
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d009      	beq.n	8004cee <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d002      	beq.n	8004cee <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	015a      	lsls	r2, r3, #5
 8004cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8004d28 <HAL_EXTI_IRQHandler+0x8c>)
 8004cf4:	4413      	add	r3, r2
 8004cf6:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	693a      	ldr	r2, [r7, #16]
 8004cfe:	4013      	ands	r3, r2
 8004d00:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d009      	beq.n	8004d1c <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	693a      	ldr	r2, [r7, #16]
 8004d0c:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	689b      	ldr	r3, [r3, #8]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d002      	beq.n	8004d1c <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	4798      	blx	r3
    }
  }
}
 8004d1c:	bf00      	nop
 8004d1e:	3718      	adds	r7, #24
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}
 8004d24:	4602200c 	.word	0x4602200c
 8004d28:	46022010 	.word	0x46022010

08004d2c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b084      	sub	sp, #16
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e142      	b.n	8004fc4 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7fc f928 	bl	8000fa8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	699a      	ldr	r2, [r3, #24]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f022 0210 	bic.w	r2, r2, #16
 8004d66:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004d68:	f7fc fbe6 	bl	8001538 <HAL_GetTick>
 8004d6c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004d6e:	e012      	b.n	8004d96 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004d70:	f7fc fbe2 	bl	8001538 <HAL_GetTick>
 8004d74:	4602      	mov	r2, r0
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	1ad3      	subs	r3, r2, r3
 8004d7a:	2b0a      	cmp	r3, #10
 8004d7c:	d90b      	bls.n	8004d96 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d82:	f043 0201 	orr.w	r2, r3, #1
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2203      	movs	r2, #3
 8004d8e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e116      	b.n	8004fc4 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	f003 0308 	and.w	r3, r3, #8
 8004da0:	2b08      	cmp	r3, #8
 8004da2:	d0e5      	beq.n	8004d70 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	699a      	ldr	r2, [r3, #24]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f042 0201 	orr.w	r2, r2, #1
 8004db2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004db4:	f7fc fbc0 	bl	8001538 <HAL_GetTick>
 8004db8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004dba:	e012      	b.n	8004de2 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004dbc:	f7fc fbbc 	bl	8001538 <HAL_GetTick>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	1ad3      	subs	r3, r2, r3
 8004dc6:	2b0a      	cmp	r3, #10
 8004dc8:	d90b      	bls.n	8004de2 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dce:	f043 0201 	orr.w	r2, r3, #1
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2203      	movs	r2, #3
 8004dda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e0f0      	b.n	8004fc4 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d0e5      	beq.n	8004dbc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	699a      	ldr	r2, [r3, #24]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f042 0202 	orr.w	r2, r2, #2
 8004dfe:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004e00:	4a72      	ldr	r2, [pc, #456]	@ (8004fcc <HAL_FDCAN_Init+0x2a0>)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	7c1b      	ldrb	r3, [r3, #16]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d108      	bne.n	8004e22 <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	699a      	ldr	r2, [r3, #24]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e1e:	619a      	str	r2, [r3, #24]
 8004e20:	e007      	b.n	8004e32 <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	699a      	ldr	r2, [r3, #24]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e30:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	7c5b      	ldrb	r3, [r3, #17]
 8004e36:	2b01      	cmp	r3, #1
 8004e38:	d108      	bne.n	8004e4c <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	699a      	ldr	r2, [r3, #24]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e48:	619a      	str	r2, [r3, #24]
 8004e4a:	e007      	b.n	8004e5c <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	699a      	ldr	r2, [r3, #24]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e5a:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	7c9b      	ldrb	r3, [r3, #18]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d108      	bne.n	8004e76 <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	699a      	ldr	r2, [r3, #24]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004e72:	619a      	str	r2, [r3, #24]
 8004e74:	e007      	b.n	8004e86 <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	699a      	ldr	r2, [r3, #24]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e84:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	689a      	ldr	r2, [r3, #8]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699a      	ldr	r2, [r3, #24]
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004eaa:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	691a      	ldr	r2, [r3, #16]
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f022 0210 	bic.w	r2, r2, #16
 8004eba:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d108      	bne.n	8004ed6 <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699a      	ldr	r2, [r3, #24]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f042 0204 	orr.w	r2, r2, #4
 8004ed2:	619a      	str	r2, [r3, #24]
 8004ed4:	e02c      	b.n	8004f30 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d028      	beq.n	8004f30 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d01c      	beq.n	8004f20 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	699a      	ldr	r2, [r3, #24]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004ef4:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	691a      	ldr	r2, [r3, #16]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f042 0210 	orr.w	r2, r2, #16
 8004f04:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	2b03      	cmp	r3, #3
 8004f0c:	d110      	bne.n	8004f30 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	699a      	ldr	r2, [r3, #24]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f042 0220 	orr.w	r2, r2, #32
 8004f1c:	619a      	str	r2, [r3, #24]
 8004f1e:	e007      	b.n	8004f30 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	699a      	ldr	r2, [r3, #24]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f042 0220 	orr.w	r2, r2, #32
 8004f2e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	3b01      	subs	r3, #1
 8004f36:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	69db      	ldr	r3, [r3, #28]
 8004f3c:	3b01      	subs	r3, #1
 8004f3e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004f40:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004f48:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	695b      	ldr	r3, [r3, #20]
 8004f50:	3b01      	subs	r3, #1
 8004f52:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004f58:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004f5a:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f64:	d115      	bne.n	8004f92 <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6a:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f70:	3b01      	subs	r3, #1
 8004f72:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f74:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004f7e:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f86:	3b01      	subs	r3, #1
 8004f88:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004f8e:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004f90:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 f9b9 	bl	8005320 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004fc2:	2300      	movs	r3, #0
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	4000a500 	.word	0x4000a500

08004fd0 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b08c      	sub	sp, #48	@ 0x30
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fde:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8004fe2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fec:	4013      	ands	r3, r2
 8004fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff6:	f003 0307 	and.w	r3, r3, #7
 8004ffa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005002:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005004:	4013      	ands	r3, r2
 8005006:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800500e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005012:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800501a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800501c:	4013      	ands	r3, r2
 800501e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005026:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800502a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005032:	6a3a      	ldr	r2, [r7, #32]
 8005034:	4013      	ands	r3, r2
 8005036:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800503e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8005042:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800504a:	69fa      	ldr	r2, [r7, #28]
 800504c:	4013      	ands	r3, r2
 800504e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005056:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800505e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	099b      	lsrs	r3, r3, #6
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00c      	beq.n	8005086 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	099b      	lsrs	r3, r3, #6
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	d006      	beq.n	8005086 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2240      	movs	r2, #64	@ 0x40
 800507e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 f92d 	bl	80052e0 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	0a1b      	lsrs	r3, r3, #8
 800508a:	f003 0301 	and.w	r3, r3, #1
 800508e:	2b00      	cmp	r3, #0
 8005090:	d01a      	beq.n	80050c8 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8005092:	69bb      	ldr	r3, [r7, #24]
 8005094:	0a1b      	lsrs	r3, r3, #8
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	2b00      	cmp	r3, #0
 800509c:	d014      	beq.n	80050c8 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80050a6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80050b0:	693a      	ldr	r2, [r7, #16]
 80050b2:	4013      	ands	r3, r2
 80050b4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80050be:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80050c0:	6939      	ldr	r1, [r7, #16]
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	f000 f8ed 	bl	80052a2 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80050c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d007      	beq.n	80050de <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050d4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80050d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 f8ac 	bl	8005236 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80050de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d007      	beq.n	80050f4 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050ea:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80050ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 f8ac 	bl	800524c <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d007      	beq.n	800510a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005100:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8005102:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f000 f8ac 	bl	8005262 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800510a:	697b      	ldr	r3, [r7, #20]
 800510c:	0a5b      	lsrs	r3, r3, #9
 800510e:	f003 0301 	and.w	r3, r3, #1
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00d      	beq.n	8005132 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	0a5b      	lsrs	r3, r3, #9
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	2b00      	cmp	r3, #0
 8005120:	d007      	beq.n	8005132 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800512a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 f8a3 	bl	8005278 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	09db      	lsrs	r3, r3, #7
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d019      	beq.n	8005172 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800513e:	69bb      	ldr	r3, [r7, #24]
 8005140:	09db      	lsrs	r3, r3, #7
 8005142:	f003 0301 	and.w	r3, r3, #1
 8005146:	2b00      	cmp	r3, #0
 8005148:	d013      	beq.n	8005172 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005152:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800515c:	68fa      	ldr	r2, [r7, #12]
 800515e:	4013      	ands	r3, r2
 8005160:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2280      	movs	r2, #128	@ 0x80
 8005168:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800516a:	68f9      	ldr	r1, [r7, #12]
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f000 f88d 	bl	800528c <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8005172:	697b      	ldr	r3, [r7, #20]
 8005174:	0b5b      	lsrs	r3, r3, #13
 8005176:	f003 0301 	and.w	r3, r3, #1
 800517a:	2b00      	cmp	r3, #0
 800517c:	d00d      	beq.n	800519a <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	0b5b      	lsrs	r3, r3, #13
 8005182:	f003 0301 	and.w	r3, r3, #1
 8005186:	2b00      	cmp	r3, #0
 8005188:	d007      	beq.n	800519a <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005192:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f000 f88f 	bl	80052b8 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	0bdb      	lsrs	r3, r3, #15
 800519e:	f003 0301 	and.w	r3, r3, #1
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00d      	beq.n	80051c2 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	0bdb      	lsrs	r3, r3, #15
 80051aa:	f003 0301 	and.w	r3, r3, #1
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d007      	beq.n	80051c2 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80051ba:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f885 	bl	80052cc <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	0b9b      	lsrs	r3, r3, #14
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d010      	beq.n	80051f0 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	0b9b      	lsrs	r3, r3, #14
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00a      	beq.n	80051f0 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80051e2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051e8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d007      	beq.n	8005206 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	69fa      	ldr	r2, [r7, #28]
 80051fc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80051fe:	69f9      	ldr	r1, [r7, #28]
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f000 f881 	bl	8005308 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d009      	beq.n	8005220 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6a3a      	ldr	r2, [r7, #32]
 8005212:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	431a      	orrs	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005224:	2b00      	cmp	r3, #0
 8005226:	d002      	beq.n	800522e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f000 f863 	bl	80052f4 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800522e:	bf00      	nop
 8005230:	3730      	adds	r7, #48	@ 0x30
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8005236:	b480      	push	{r7}
 8005238:	b083      	sub	sp, #12
 800523a:	af00      	add	r7, sp, #0
 800523c:	6078      	str	r0, [r7, #4]
 800523e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8005256:	bf00      	nop
 8005258:	370c      	adds	r7, #12
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr

08005262 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8005262:	b480      	push	{r7}
 8005264:	b083      	sub	sp, #12
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800526c:	bf00      	nop
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr

08005278 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8005296:	bf00      	nop
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr

080052a2 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80052a2:	b480      	push	{r7}
 80052a4:	b083      	sub	sp, #12
 80052a6:	af00      	add	r7, sp, #0
 80052a8:	6078      	str	r0, [r7, #4]
 80052aa:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80052ac:	bf00      	nop
 80052ae:	370c      	adds	r7, #12
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr

080052b8 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b083      	sub	sp, #12
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80052c0:	bf00      	nop
 80052c2:	370c      	adds	r7, #12
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr

080052cc <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80052d4:	bf00      	nop
 80052d6:	370c      	adds	r7, #12
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr

080052e0 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80052fc:	bf00      	nop
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005312:	bf00      	nop
 8005314:	370c      	adds	r7, #12
 8005316:	46bd      	mov	sp, r7
 8005318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531c:	4770      	bx	lr
	...

08005320 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005328:	4b27      	ldr	r3, [pc, #156]	@ (80053c8 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800532a:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	68ba      	ldr	r2, [r7, #8]
 8005330:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800533a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005342:	041a      	lsls	r2, r3, #16
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005360:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005368:	061a      	lsls	r2, r3, #24
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	e005      	b.n	80053ae <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3304      	adds	r3, #4
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80053b4:	68fa      	ldr	r2, [r7, #12]
 80053b6:	429a      	cmp	r2, r3
 80053b8:	d3f3      	bcc.n	80053a2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80053ba:	bf00      	nop
 80053bc:	bf00      	nop
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	4000ac00 	.word	0x4000ac00

080053cc <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b089      	sub	sp, #36	@ 0x24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 80053d6:	2300      	movs	r3, #0
 80053d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80053de:	e1c2      	b.n	8005766 <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	2101      	movs	r1, #1
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	fa01 f303 	lsl.w	r3, r1, r3
 80053ec:	4013      	ands	r3, r2
 80053ee:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	f000 81b2 	beq.w	8005760 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	4a55      	ldr	r2, [pc, #340]	@ (8005554 <HAL_GPIO_Init+0x188>)
 8005400:	4293      	cmp	r3, r2
 8005402:	d15d      	bne.n	80054c0 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 800540a:	2201      	movs	r2, #1
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	fa02 f303 	lsl.w	r3, r2, r3
 8005412:	43db      	mvns	r3, r3
 8005414:	69fa      	ldr	r2, [r7, #28]
 8005416:	4013      	ands	r3, r2
 8005418:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f003 0201 	and.w	r2, r3, #1
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	69fa      	ldr	r2, [r7, #28]
 800542a:	4313      	orrs	r3, r2
 800542c:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	69fa      	ldr	r2, [r7, #28]
 8005432:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8005434:	4a48      	ldr	r2, [pc, #288]	@ (8005558 <HAL_GPIO_Init+0x18c>)
 8005436:	697b      	ldr	r3, [r7, #20]
 8005438:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800543c:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 800543e:	4a46      	ldr	r2, [pc, #280]	@ (8005558 <HAL_GPIO_Init+0x18c>)
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	00db      	lsls	r3, r3, #3
 8005444:	4413      	add	r3, r2
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	08da      	lsrs	r2, r3, #3
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	3208      	adds	r2, #8
 8005452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005456:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	f003 0307 	and.w	r3, r3, #7
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	220f      	movs	r2, #15
 8005462:	fa02 f303 	lsl.w	r3, r2, r3
 8005466:	43db      	mvns	r3, r3
 8005468:	69fa      	ldr	r2, [r7, #28]
 800546a:	4013      	ands	r3, r2
 800546c:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	f003 0307 	and.w	r3, r3, #7
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	220b      	movs	r2, #11
 8005478:	fa02 f303 	lsl.w	r3, r2, r3
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	4313      	orrs	r3, r2
 8005480:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	08da      	lsrs	r2, r3, #3
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	3208      	adds	r2, #8
 800548a:	69f9      	ldr	r1, [r7, #28]
 800548c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005496:	69bb      	ldr	r3, [r7, #24]
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	2203      	movs	r2, #3
 800549c:	fa02 f303 	lsl.w	r3, r2, r3
 80054a0:	43db      	mvns	r3, r3
 80054a2:	69fa      	ldr	r2, [r7, #28]
 80054a4:	4013      	ands	r3, r2
 80054a6:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	005b      	lsls	r3, r3, #1
 80054ac:	2202      	movs	r2, #2
 80054ae:	fa02 f303 	lsl.w	r3, r2, r3
 80054b2:	69fa      	ldr	r2, [r7, #28]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	69fa      	ldr	r2, [r7, #28]
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	e067      	b.n	8005590 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	2b02      	cmp	r3, #2
 80054c6:	d003      	beq.n	80054d0 <HAL_GPIO_Init+0x104>
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	2b12      	cmp	r3, #18
 80054ce:	d145      	bne.n	800555c <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	08da      	lsrs	r2, r3, #3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	3208      	adds	r2, #8
 80054d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80054dc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f003 0307 	and.w	r3, r3, #7
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	220f      	movs	r2, #15
 80054e8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ec:	43db      	mvns	r3, r3
 80054ee:	69fa      	ldr	r2, [r7, #28]
 80054f0:	4013      	ands	r3, r2
 80054f2:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f003 020f 	and.w	r2, r3, #15
 80054fc:	697b      	ldr	r3, [r7, #20]
 80054fe:	f003 0307 	and.w	r3, r3, #7
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	69fa      	ldr	r2, [r7, #28]
 800550a:	4313      	orrs	r3, r2
 800550c:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	08da      	lsrs	r2, r3, #3
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	3208      	adds	r2, #8
 8005516:	69f9      	ldr	r1, [r7, #28]
 8005518:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	005b      	lsls	r3, r3, #1
 8005526:	2203      	movs	r2, #3
 8005528:	fa02 f303 	lsl.w	r3, r2, r3
 800552c:	43db      	mvns	r3, r3
 800552e:	69fa      	ldr	r2, [r7, #28]
 8005530:	4013      	ands	r3, r2
 8005532:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	f003 0203 	and.w	r2, r3, #3
 800553c:	69bb      	ldr	r3, [r7, #24]
 800553e:	005b      	lsls	r3, r3, #1
 8005540:	fa02 f303 	lsl.w	r3, r2, r3
 8005544:	69fa      	ldr	r2, [r7, #28]
 8005546:	4313      	orrs	r3, r2
 8005548:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	69fa      	ldr	r2, [r7, #28]
 800554e:	601a      	str	r2, [r3, #0]
 8005550:	e01e      	b.n	8005590 <HAL_GPIO_Init+0x1c4>
 8005552:	bf00      	nop
 8005554:	46020000 	.word	0x46020000
 8005558:	08008b7c 	.word	0x08008b7c
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 800555c:	693b      	ldr	r3, [r7, #16]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8005562:	69bb      	ldr	r3, [r7, #24]
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	2203      	movs	r2, #3
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	43db      	mvns	r3, r3
 800556e:	69fa      	ldr	r2, [r7, #28]
 8005570:	4013      	ands	r3, r2
 8005572:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	f003 0203 	and.w	r2, r3, #3
 800557c:	69bb      	ldr	r3, [r7, #24]
 800557e:	005b      	lsls	r3, r3, #1
 8005580:	fa02 f303 	lsl.w	r3, r2, r3
 8005584:	69fa      	ldr	r2, [r7, #28]
 8005586:	4313      	orrs	r3, r2
 8005588:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	69fa      	ldr	r2, [r7, #28]
 800558e:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	2b01      	cmp	r3, #1
 8005596:	d00b      	beq.n	80055b0 <HAL_GPIO_Init+0x1e4>
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	685b      	ldr	r3, [r3, #4]
 800559c:	2b02      	cmp	r3, #2
 800559e:	d007      	beq.n	80055b0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80055a4:	2b11      	cmp	r3, #17
 80055a6:	d003      	beq.n	80055b0 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2b12      	cmp	r3, #18
 80055ae:	d130      	bne.n	8005612 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	005b      	lsls	r3, r3, #1
 80055ba:	2203      	movs	r2, #3
 80055bc:	fa02 f303 	lsl.w	r3, r2, r3
 80055c0:	43db      	mvns	r3, r3
 80055c2:	69fa      	ldr	r2, [r7, #28]
 80055c4:	4013      	ands	r3, r2
 80055c6:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	68da      	ldr	r2, [r3, #12]
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	005b      	lsls	r3, r3, #1
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	69fa      	ldr	r2, [r7, #28]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	69fa      	ldr	r2, [r7, #28]
 80055de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80055e6:	2201      	movs	r2, #1
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	43db      	mvns	r3, r3
 80055f0:	69fa      	ldr	r2, [r7, #28]
 80055f2:	4013      	ands	r3, r2
 80055f4:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	091b      	lsrs	r3, r3, #4
 80055fc:	f003 0201 	and.w	r2, r3, #1
 8005600:	69bb      	ldr	r3, [r7, #24]
 8005602:	fa02 f303 	lsl.w	r3, r2, r3
 8005606:	69fa      	ldr	r2, [r7, #28]
 8005608:	4313      	orrs	r3, r2
 800560a:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	69fa      	ldr	r2, [r7, #28]
 8005610:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b03      	cmp	r3, #3
 8005618:	d107      	bne.n	800562a <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800561e:	2b03      	cmp	r3, #3
 8005620:	d11b      	bne.n	800565a <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	689b      	ldr	r3, [r3, #8]
 8005626:	2b01      	cmp	r3, #1
 8005628:	d017      	beq.n	800565a <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	005b      	lsls	r3, r3, #1
 8005634:	2203      	movs	r2, #3
 8005636:	fa02 f303 	lsl.w	r3, r2, r3
 800563a:	43db      	mvns	r3, r3
 800563c:	69fa      	ldr	r2, [r7, #28]
 800563e:	4013      	ands	r3, r2
 8005640:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	689a      	ldr	r2, [r3, #8]
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	fa02 f303 	lsl.w	r3, r2, r3
 800564e:	69fa      	ldr	r2, [r7, #28]
 8005650:	4313      	orrs	r3, r2
 8005652:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	69fa      	ldr	r2, [r7, #28]
 8005658:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d07c      	beq.n	8005760 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8005666:	4a47      	ldr	r2, [pc, #284]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	089b      	lsrs	r3, r3, #2
 800566c:	3318      	adds	r3, #24
 800566e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005672:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	f003 0303 	and.w	r3, r3, #3
 800567a:	00db      	lsls	r3, r3, #3
 800567c:	220f      	movs	r2, #15
 800567e:	fa02 f303 	lsl.w	r3, r2, r3
 8005682:	43db      	mvns	r3, r3
 8005684:	69fa      	ldr	r2, [r7, #28]
 8005686:	4013      	ands	r3, r2
 8005688:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	0a9a      	lsrs	r2, r3, #10
 800568e:	4b3e      	ldr	r3, [pc, #248]	@ (8005788 <HAL_GPIO_Init+0x3bc>)
 8005690:	4013      	ands	r3, r2
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	f002 0203 	and.w	r2, r2, #3
 8005698:	00d2      	lsls	r2, r2, #3
 800569a:	4093      	lsls	r3, r2
 800569c:	69fa      	ldr	r2, [r7, #28]
 800569e:	4313      	orrs	r3, r2
 80056a0:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80056a2:	4938      	ldr	r1, [pc, #224]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 80056a4:	697b      	ldr	r3, [r7, #20]
 80056a6:	089b      	lsrs	r3, r3, #2
 80056a8:	3318      	adds	r3, #24
 80056aa:	69fa      	ldr	r2, [r7, #28]
 80056ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80056b0:	4b34      	ldr	r3, [pc, #208]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	43db      	mvns	r3, r3
 80056ba:	69fa      	ldr	r2, [r7, #28]
 80056bc:	4013      	ands	r3, r2
 80056be:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d003      	beq.n	80056d4 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80056cc:	69fa      	ldr	r2, [r7, #28]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80056d4:	4a2b      	ldr	r2, [pc, #172]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80056da:	4b2a      	ldr	r3, [pc, #168]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	43db      	mvns	r3, r3
 80056e4:	69fa      	ldr	r2, [r7, #28]
 80056e6:	4013      	ands	r3, r2
 80056e8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80056f6:	69fa      	ldr	r2, [r7, #28]
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 80056fe:	4a21      	ldr	r2, [pc, #132]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 8005700:	69fb      	ldr	r3, [r7, #28]
 8005702:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8005704:	4b1f      	ldr	r3, [pc, #124]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 8005706:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800570a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	43db      	mvns	r3, r3
 8005710:	69fa      	ldr	r2, [r7, #28]
 8005712:	4013      	ands	r3, r2
 8005714:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d003      	beq.n	800572a <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8005722:	69fa      	ldr	r2, [r7, #28]
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	4313      	orrs	r3, r2
 8005728:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800572a:	4a16      	ldr	r2, [pc, #88]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8005732:	4b14      	ldr	r3, [pc, #80]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 8005734:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005738:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	43db      	mvns	r3, r3
 800573e:	69fa      	ldr	r2, [r7, #28]
 8005740:	4013      	ands	r3, r2
 8005742:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d003      	beq.n	8005758 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8005750:	69fa      	ldr	r2, [r7, #28]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4313      	orrs	r3, r2
 8005756:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8005758:	4a0a      	ldr	r2, [pc, #40]	@ (8005784 <HAL_GPIO_Init+0x3b8>)
 800575a:	69fb      	ldr	r3, [r7, #28]
 800575c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8005760:	697b      	ldr	r3, [r7, #20]
 8005762:	3301      	adds	r3, #1
 8005764:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	fa22 f303 	lsr.w	r3, r2, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	f47f ae35 	bne.w	80053e0 <HAL_GPIO_Init+0x14>
  }
}
 8005776:	bf00      	nop
 8005778:	bf00      	nop
 800577a:	3724      	adds	r7, #36	@ 0x24
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr
 8005784:	46022000 	.word	0x46022000
 8005788:	002f7f7f 	.word	0x002f7f7f

0800578c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	460b      	mov	r3, r1
 8005796:	807b      	strh	r3, [r7, #2]
 8005798:	4613      	mov	r3, r2
 800579a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800579c:	787b      	ldrb	r3, [r7, #1]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d003      	beq.n	80057aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80057a2:	887a      	ldrh	r2, [r7, #2]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80057a8:	e002      	b.n	80057b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80057aa:	887a      	ldrh	r2, [r7, #2]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80057b0:	bf00      	nop
 80057b2:	370c      	adds	r7, #12
 80057b4:	46bd      	mov	sp, r7
 80057b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ba:	4770      	bx	lr

080057bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	4603      	mov	r3, r0
 80057c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 80057c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005804 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80057c8:	68da      	ldr	r2, [r3, #12]
 80057ca:	88fb      	ldrh	r3, [r7, #6]
 80057cc:	4013      	ands	r3, r2
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d006      	beq.n	80057e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 80057d2:	4a0c      	ldr	r2, [pc, #48]	@ (8005804 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80057d4:	88fb      	ldrh	r3, [r7, #6]
 80057d6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 80057d8:	88fb      	ldrh	r3, [r7, #6]
 80057da:	4618      	mov	r0, r3
 80057dc:	f000 f814 	bl	8005808 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 80057e0:	4b08      	ldr	r3, [pc, #32]	@ (8005804 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80057e2:	691a      	ldr	r2, [r3, #16]
 80057e4:	88fb      	ldrh	r3, [r7, #6]
 80057e6:	4013      	ands	r3, r2
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d006      	beq.n	80057fa <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 80057ec:	4a05      	ldr	r2, [pc, #20]	@ (8005804 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 80057ee:	88fb      	ldrh	r3, [r7, #6]
 80057f0:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 80057f2:	88fb      	ldrh	r3, [r7, #6]
 80057f4:	4618      	mov	r0, r3
 80057f6:	f000 f812 	bl	800581e <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 80057fa:	bf00      	nop
 80057fc:	3708      	adds	r7, #8
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	46022000 	.word	0x46022000

08005808 <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line rising detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 8005808:	b480      	push	{r7}
 800580a:	b083      	sub	sp, #12
 800580c:	af00      	add	r7, sp, #0
 800580e:	4603      	mov	r3, r0
 8005810:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8005812:	bf00      	nop
 8005814:	370c      	adds	r7, #12
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr

0800581e <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line falling detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 800581e:	b480      	push	{r7}
 8005820:	b083      	sub	sp, #12
 8005822:	af00      	add	r7, sp, #0
 8005824:	4603      	mov	r3, r0
 8005826:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 8005828:	bf00      	nop
 800582a:	370c      	adds	r7, #12
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr

08005834 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8005834:	b480      	push	{r7}
 8005836:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8005838:	4b05      	ldr	r3, [pc, #20]	@ (8005850 <HAL_ICACHE_Enable+0x1c>)
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a04      	ldr	r2, [pc, #16]	@ (8005850 <HAL_ICACHE_Enable+0x1c>)
 800583e:	f043 0301 	orr.w	r3, r3, #1
 8005842:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8005844:	2300      	movs	r3, #0
}
 8005846:	4618      	mov	r0, r3
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr
 8005850:	40030400 	.word	0x40030400

08005854 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 800585c:	4b39      	ldr	r3, [pc, #228]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800585e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005860:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005864:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8005866:	68ba      	ldr	r2, [r7, #8]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	429a      	cmp	r2, r3
 800586c:	d10b      	bne.n	8005886 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005874:	d905      	bls.n	8005882 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005876:	4b33      	ldr	r3, [pc, #204]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	4a32      	ldr	r2, [pc, #200]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800587c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005880:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8005882:	2300      	movs	r3, #0
 8005884:	e057      	b.n	8005936 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800588c:	d90a      	bls.n	80058a4 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800588e:	4b2d      	ldr	r3, [pc, #180]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4313      	orrs	r3, r2
 800589a:	4a2a      	ldr	r2, [pc, #168]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800589c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058a0:	60d3      	str	r3, [r2, #12]
 80058a2:	e007      	b.n	80058b4 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80058a4:	4b27      	ldr	r3, [pc, #156]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80058ac:	4925      	ldr	r1, [pc, #148]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80058b4:	4b24      	ldr	r3, [pc, #144]	@ (8005948 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a24      	ldr	r2, [pc, #144]	@ (800594c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80058ba:	fba2 2303 	umull	r2, r3, r2, r3
 80058be:	099b      	lsrs	r3, r3, #6
 80058c0:	2232      	movs	r2, #50	@ 0x32
 80058c2:	fb02 f303 	mul.w	r3, r2, r3
 80058c6:	4a21      	ldr	r2, [pc, #132]	@ (800594c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80058c8:	fba2 2303 	umull	r2, r3, r2, r3
 80058cc:	099b      	lsrs	r3, r3, #6
 80058ce:	3301      	adds	r3, #1
 80058d0:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80058d2:	e002      	b.n	80058da <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	3b01      	subs	r3, #1
 80058d8:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 80058da:	4b1a      	ldr	r3, [pc, #104]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80058dc:	68db      	ldr	r3, [r3, #12]
 80058de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d102      	bne.n	80058ec <HAL_PWREx_ControlVoltageScaling+0x98>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d1f3      	bne.n	80058d4 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d01b      	beq.n	800592a <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80058f2:	4b15      	ldr	r3, [pc, #84]	@ (8005948 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a15      	ldr	r2, [pc, #84]	@ (800594c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80058f8:	fba2 2303 	umull	r2, r3, r2, r3
 80058fc:	099b      	lsrs	r3, r3, #6
 80058fe:	2232      	movs	r2, #50	@ 0x32
 8005900:	fb02 f303 	mul.w	r3, r2, r3
 8005904:	4a11      	ldr	r2, [pc, #68]	@ (800594c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8005906:	fba2 2303 	umull	r2, r3, r2, r3
 800590a:	099b      	lsrs	r3, r3, #6
 800590c:	3301      	adds	r3, #1
 800590e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8005910:	e002      	b.n	8005918 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3b01      	subs	r3, #1
 8005916:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8005918:	4b0a      	ldr	r3, [pc, #40]	@ (8005944 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800591a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800591c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d102      	bne.n	800592a <HAL_PWREx_ControlVoltageScaling+0xd6>
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1f3      	bne.n	8005912 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d101      	bne.n	8005934 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e000      	b.n	8005936 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3714      	adds	r7, #20
 800593a:	46bd      	mov	sp, r7
 800593c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	46020800 	.word	0x46020800
 8005948:	20000000 	.word	0x20000000
 800594c:	10624dd3 	.word	0x10624dd3

08005950 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005950:	b480      	push	{r7}
 8005952:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8005954:	4b04      	ldr	r3, [pc, #16]	@ (8005968 <HAL_PWREx_GetVoltageRange+0x18>)
 8005956:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005958:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800595c:	4618      	mov	r0, r3
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	46020800 	.word	0x46020800

0800596c <HAL_PWREx_EnableVddA>:
  * @note   Remove VDDA electrical and logical isolation, once VDDA supply is
  *         present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddA(void)
{
 800596c:	b480      	push	{r7}
 800596e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_ASV);
 8005970:	4b05      	ldr	r3, [pc, #20]	@ (8005988 <HAL_PWREx_EnableVddA+0x1c>)
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	4a04      	ldr	r2, [pc, #16]	@ (8005988 <HAL_PWREx_EnableVddA+0x1c>)
 8005976:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800597a:	6113      	str	r3, [r2, #16]
}
 800597c:	bf00      	nop
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
 8005986:	bf00      	nop
 8005988:	46020800 	.word	0x46020800

0800598c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b08e      	sub	sp, #56	@ 0x38
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8005994:	2300      	movs	r3, #0
 8005996:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d102      	bne.n	80059a6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	f000 bec8 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059a6:	4b99      	ldr	r3, [pc, #612]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 80059a8:	69db      	ldr	r3, [r3, #28]
 80059aa:	f003 030c 	and.w	r3, r3, #12
 80059ae:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059b0:	4b96      	ldr	r3, [pc, #600]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 80059b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059b4:	f003 0303 	and.w	r3, r3, #3
 80059b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f003 0310 	and.w	r3, r3, #16
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	f000 816c 	beq.w	8005ca0 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80059c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d007      	beq.n	80059de <HAL_RCC_OscConfig+0x52>
 80059ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d0:	2b0c      	cmp	r3, #12
 80059d2:	f040 80de 	bne.w	8005b92 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80059d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80059d8:	2b01      	cmp	r3, #1
 80059da:	f040 80da 	bne.w	8005b92 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69db      	ldr	r3, [r3, #28]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d102      	bne.n	80059ec <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80059e6:	2301      	movs	r3, #1
 80059e8:	f000 bea5 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80059f0:	4b86      	ldr	r3, [pc, #536]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d004      	beq.n	8005a06 <HAL_RCC_OscConfig+0x7a>
 80059fc:	4b83      	ldr	r3, [pc, #524]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005a04:	e005      	b.n	8005a12 <HAL_RCC_OscConfig+0x86>
 8005a06:	4b81      	ldr	r3, [pc, #516]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a0c:	041b      	lsls	r3, r3, #16
 8005a0e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d255      	bcs.n	8005ac2 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d10a      	bne.n	8005a32 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a20:	4618      	mov	r0, r3
 8005a22:	f001 f9a1 	bl	8006d68 <RCC_SetFlashLatencyFromMSIRange>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d002      	beq.n	8005a32 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	f000 be82 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005a32:	4b76      	ldr	r3, [pc, #472]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	4a75      	ldr	r2, [pc, #468]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a38:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005a3c:	6093      	str	r3, [r2, #8]
 8005a3e:	4b73      	ldr	r3, [pc, #460]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4a:	4970      	ldr	r1, [pc, #448]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a4c:	4313      	orrs	r3, r2
 8005a4e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a54:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005a58:	d309      	bcc.n	8005a6e <HAL_RCC_OscConfig+0xe2>
 8005a5a:	4b6c      	ldr	r3, [pc, #432]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	f023 021f 	bic.w	r2, r3, #31
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a1b      	ldr	r3, [r3, #32]
 8005a66:	4969      	ldr	r1, [pc, #420]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	60cb      	str	r3, [r1, #12]
 8005a6c:	e07e      	b.n	8005b6c <HAL_RCC_OscConfig+0x1e0>
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	da0a      	bge.n	8005a8c <HAL_RCC_OscConfig+0x100>
 8005a76:	4b65      	ldr	r3, [pc, #404]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	015b      	lsls	r3, r3, #5
 8005a84:	4961      	ldr	r1, [pc, #388]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	60cb      	str	r3, [r1, #12]
 8005a8a:	e06f      	b.n	8005b6c <HAL_RCC_OscConfig+0x1e0>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a94:	d30a      	bcc.n	8005aac <HAL_RCC_OscConfig+0x120>
 8005a96:	4b5d      	ldr	r3, [pc, #372]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005a98:	68db      	ldr	r3, [r3, #12]
 8005a9a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	029b      	lsls	r3, r3, #10
 8005aa4:	4959      	ldr	r1, [pc, #356]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	60cb      	str	r3, [r1, #12]
 8005aaa:	e05f      	b.n	8005b6c <HAL_RCC_OscConfig+0x1e0>
 8005aac:	4b57      	ldr	r3, [pc, #348]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6a1b      	ldr	r3, [r3, #32]
 8005ab8:	03db      	lsls	r3, r3, #15
 8005aba:	4954      	ldr	r1, [pc, #336]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005abc:	4313      	orrs	r3, r2
 8005abe:	60cb      	str	r3, [r1, #12]
 8005ac0:	e054      	b.n	8005b6c <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005ac2:	4b52      	ldr	r3, [pc, #328]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	4a51      	ldr	r2, [pc, #324]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005ac8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005acc:	6093      	str	r3, [r2, #8]
 8005ace:	4b4f      	ldr	r3, [pc, #316]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005ad0:	689b      	ldr	r3, [r3, #8]
 8005ad2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ada:	494c      	ldr	r1, [pc, #304]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005adc:	4313      	orrs	r3, r2
 8005ade:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005ae8:	d309      	bcc.n	8005afe <HAL_RCC_OscConfig+0x172>
 8005aea:	4b48      	ldr	r3, [pc, #288]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f023 021f 	bic.w	r2, r3, #31
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6a1b      	ldr	r3, [r3, #32]
 8005af6:	4945      	ldr	r1, [pc, #276]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	60cb      	str	r3, [r1, #12]
 8005afc:	e028      	b.n	8005b50 <HAL_RCC_OscConfig+0x1c4>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	da0a      	bge.n	8005b1c <HAL_RCC_OscConfig+0x190>
 8005b06:	4b41      	ldr	r3, [pc, #260]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a1b      	ldr	r3, [r3, #32]
 8005b12:	015b      	lsls	r3, r3, #5
 8005b14:	493d      	ldr	r1, [pc, #244]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60cb      	str	r3, [r1, #12]
 8005b1a:	e019      	b.n	8005b50 <HAL_RCC_OscConfig+0x1c4>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b24:	d30a      	bcc.n	8005b3c <HAL_RCC_OscConfig+0x1b0>
 8005b26:	4b39      	ldr	r3, [pc, #228]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a1b      	ldr	r3, [r3, #32]
 8005b32:	029b      	lsls	r3, r3, #10
 8005b34:	4935      	ldr	r1, [pc, #212]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60cb      	str	r3, [r1, #12]
 8005b3a:	e009      	b.n	8005b50 <HAL_RCC_OscConfig+0x1c4>
 8005b3c:	4b33      	ldr	r3, [pc, #204]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a1b      	ldr	r3, [r3, #32]
 8005b48:	03db      	lsls	r3, r3, #15
 8005b4a:	4930      	ldr	r1, [pc, #192]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d10a      	bne.n	8005b6c <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	f001 f904 	bl	8006d68 <RCC_SetFlashLatencyFromMSIRange>
 8005b60:	4603      	mov	r3, r0
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d002      	beq.n	8005b6c <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	f000 bde5 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8005b6c:	f001 f8e2 	bl	8006d34 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005b70:	4b27      	ldr	r3, [pc, #156]	@ (8005c10 <HAL_RCC_OscConfig+0x284>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7fb fc55 	bl	8001424 <HAL_InitTick>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8005b80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	f000 808a 	beq.w	8005c9e <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8005b8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b8e:	f000 bdd2 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	69db      	ldr	r3, [r3, #28]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d066      	beq.n	8005c68 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8005b9a:	4b1c      	ldr	r3, [pc, #112]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a1b      	ldr	r2, [pc, #108]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005ba0:	f043 0301 	orr.w	r3, r3, #1
 8005ba4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005ba6:	f7fb fcc7 	bl	8001538 <HAL_GetTick>
 8005baa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005bac:	e009      	b.n	8005bc2 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005bae:	f7fb fcc3 	bl	8001538 <HAL_GetTick>
 8005bb2:	4602      	mov	r2, r0
 8005bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d902      	bls.n	8005bc2 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	f000 bdba 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005bc2:	4b12      	ldr	r3, [pc, #72]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0304 	and.w	r3, r3, #4
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d0ef      	beq.n	8005bae <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8005bce:	4b0f      	ldr	r3, [pc, #60]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005bd4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005bd8:	6093      	str	r3, [r2, #8]
 8005bda:	4b0c      	ldr	r3, [pc, #48]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be6:	4909      	ldr	r1, [pc, #36]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005bf4:	d30e      	bcc.n	8005c14 <HAL_RCC_OscConfig+0x288>
 8005bf6:	4b05      	ldr	r3, [pc, #20]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	f023 021f 	bic.w	r2, r3, #31
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	4902      	ldr	r1, [pc, #8]	@ (8005c0c <HAL_RCC_OscConfig+0x280>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	60cb      	str	r3, [r1, #12]
 8005c08:	e04a      	b.n	8005ca0 <HAL_RCC_OscConfig+0x314>
 8005c0a:	bf00      	nop
 8005c0c:	46020c00 	.word	0x46020c00
 8005c10:	20000004 	.word	0x20000004
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	da0a      	bge.n	8005c32 <HAL_RCC_OscConfig+0x2a6>
 8005c1c:	4b98      	ldr	r3, [pc, #608]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	015b      	lsls	r3, r3, #5
 8005c2a:	4995      	ldr	r1, [pc, #596]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	60cb      	str	r3, [r1, #12]
 8005c30:	e036      	b.n	8005ca0 <HAL_RCC_OscConfig+0x314>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c3a:	d30a      	bcc.n	8005c52 <HAL_RCC_OscConfig+0x2c6>
 8005c3c:	4b90      	ldr	r3, [pc, #576]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	029b      	lsls	r3, r3, #10
 8005c4a:	498d      	ldr	r1, [pc, #564]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c4c:	4313      	orrs	r3, r2
 8005c4e:	60cb      	str	r3, [r1, #12]
 8005c50:	e026      	b.n	8005ca0 <HAL_RCC_OscConfig+0x314>
 8005c52:	4b8b      	ldr	r3, [pc, #556]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c54:	68db      	ldr	r3, [r3, #12]
 8005c56:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6a1b      	ldr	r3, [r3, #32]
 8005c5e:	03db      	lsls	r3, r3, #15
 8005c60:	4987      	ldr	r1, [pc, #540]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c62:	4313      	orrs	r3, r2
 8005c64:	60cb      	str	r3, [r1, #12]
 8005c66:	e01b      	b.n	8005ca0 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005c68:	4b85      	ldr	r3, [pc, #532]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a84      	ldr	r2, [pc, #528]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c6e:	f023 0301 	bic.w	r3, r3, #1
 8005c72:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005c74:	f7fb fc60 	bl	8001538 <HAL_GetTick>
 8005c78:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005c7a:	e009      	b.n	8005c90 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c7c:	f7fb fc5c 	bl	8001538 <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d902      	bls.n	8005c90 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	f000 bd53 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005c90:	4b7b      	ldr	r3, [pc, #492]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0304 	and.w	r3, r3, #4
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d1ef      	bne.n	8005c7c <HAL_RCC_OscConfig+0x2f0>
 8005c9c:	e000      	b.n	8005ca0 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005c9e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0301 	and.w	r3, r3, #1
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	f000 808b 	beq.w	8005dc4 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005cae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb0:	2b08      	cmp	r3, #8
 8005cb2:	d005      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x334>
 8005cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cb6:	2b0c      	cmp	r3, #12
 8005cb8:	d109      	bne.n	8005cce <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d106      	bne.n	8005cce <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d17d      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	f000 bd34 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cd6:	d106      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x35a>
 8005cd8:	4b69      	ldr	r3, [pc, #420]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4a68      	ldr	r2, [pc, #416]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005cde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce2:	6013      	str	r3, [r2, #0]
 8005ce4:	e041      	b.n	8005d6a <HAL_RCC_OscConfig+0x3de>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cee:	d112      	bne.n	8005d16 <HAL_RCC_OscConfig+0x38a>
 8005cf0:	4b63      	ldr	r3, [pc, #396]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a62      	ldr	r2, [pc, #392]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005cf6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cfa:	6013      	str	r3, [r2, #0]
 8005cfc:	4b60      	ldr	r3, [pc, #384]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4a5f      	ldr	r2, [pc, #380]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d02:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	4b5d      	ldr	r3, [pc, #372]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a5c      	ldr	r2, [pc, #368]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d12:	6013      	str	r3, [r2, #0]
 8005d14:	e029      	b.n	8005d6a <HAL_RCC_OscConfig+0x3de>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005d1e:	d112      	bne.n	8005d46 <HAL_RCC_OscConfig+0x3ba>
 8005d20:	4b57      	ldr	r3, [pc, #348]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	4a56      	ldr	r2, [pc, #344]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d2a:	6013      	str	r3, [r2, #0]
 8005d2c:	4b54      	ldr	r3, [pc, #336]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a53      	ldr	r2, [pc, #332]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005d36:	6013      	str	r3, [r2, #0]
 8005d38:	4b51      	ldr	r3, [pc, #324]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a50      	ldr	r2, [pc, #320]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d42:	6013      	str	r3, [r2, #0]
 8005d44:	e011      	b.n	8005d6a <HAL_RCC_OscConfig+0x3de>
 8005d46:	4b4e      	ldr	r3, [pc, #312]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4a4d      	ldr	r2, [pc, #308]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d50:	6013      	str	r3, [r2, #0]
 8005d52:	4b4b      	ldr	r3, [pc, #300]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a4a      	ldr	r2, [pc, #296]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d5c:	6013      	str	r3, [r2, #0]
 8005d5e:	4b48      	ldr	r3, [pc, #288]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a47      	ldr	r2, [pc, #284]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005d68:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d014      	beq.n	8005d9c <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8005d72:	f7fb fbe1 	bl	8001538 <HAL_GetTick>
 8005d76:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d78:	e009      	b.n	8005d8e <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d7a:	f7fb fbdd 	bl	8001538 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	2b64      	cmp	r3, #100	@ 0x64
 8005d86:	d902      	bls.n	8005d8e <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8005d88:	2303      	movs	r3, #3
 8005d8a:	f000 bcd4 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005d8e:	4b3c      	ldr	r3, [pc, #240]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d0ef      	beq.n	8005d7a <HAL_RCC_OscConfig+0x3ee>
 8005d9a:	e013      	b.n	8005dc4 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8005d9c:	f7fb fbcc 	bl	8001538 <HAL_GetTick>
 8005da0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005da2:	e009      	b.n	8005db8 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005da4:	f7fb fbc8 	bl	8001538 <HAL_GetTick>
 8005da8:	4602      	mov	r2, r0
 8005daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dac:	1ad3      	subs	r3, r2, r3
 8005dae:	2b64      	cmp	r3, #100	@ 0x64
 8005db0:	d902      	bls.n	8005db8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	f000 bcbf 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005db8:	4b31      	ldr	r3, [pc, #196]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1ef      	bne.n	8005da4 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d05f      	beq.n	8005e90 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8005dd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd2:	2b04      	cmp	r3, #4
 8005dd4:	d005      	beq.n	8005de2 <HAL_RCC_OscConfig+0x456>
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd8:	2b0c      	cmp	r3, #12
 8005dda:	d114      	bne.n	8005e06 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	d111      	bne.n	8005e06 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d102      	bne.n	8005df0 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	f000 bca3 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005df0:	4b23      	ldr	r3, [pc, #140]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	691b      	ldr	r3, [r3, #16]
 8005dfc:	041b      	lsls	r3, r3, #16
 8005dfe:	4920      	ldr	r1, [pc, #128]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e00:	4313      	orrs	r3, r2
 8005e02:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8005e04:	e044      	b.n	8005e90 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68db      	ldr	r3, [r3, #12]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d024      	beq.n	8005e58 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8005e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a1b      	ldr	r2, [pc, #108]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e18:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005e1a:	f7fb fb8d 	bl	8001538 <HAL_GetTick>
 8005e1e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e20:	e009      	b.n	8005e36 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e22:	f7fb fb89 	bl	8001538 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d902      	bls.n	8005e36 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005e30:	2303      	movs	r3, #3
 8005e32:	f000 bc80 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e36:	4b12      	ldr	r3, [pc, #72]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0ef      	beq.n	8005e22 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005e42:	4b0f      	ldr	r3, [pc, #60]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	041b      	lsls	r3, r3, #16
 8005e50:	490b      	ldr	r1, [pc, #44]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e52:	4313      	orrs	r3, r2
 8005e54:	610b      	str	r3, [r1, #16]
 8005e56:	e01b      	b.n	8005e90 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8005e58:	4b09      	ldr	r3, [pc, #36]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a08      	ldr	r2, [pc, #32]	@ (8005e80 <HAL_RCC_OscConfig+0x4f4>)
 8005e5e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e62:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005e64:	f7fb fb68 	bl	8001538 <HAL_GetTick>
 8005e68:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e6a:	e00b      	b.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e6c:	f7fb fb64 	bl	8001538 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	2b02      	cmp	r3, #2
 8005e78:	d904      	bls.n	8005e84 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8005e7a:	2303      	movs	r3, #3
 8005e7c:	f000 bc5b 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
 8005e80:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e84:	4baf      	ldr	r3, [pc, #700]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d1ed      	bne.n	8005e6c <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0308 	and.w	r3, r3, #8
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	f000 80c8 	beq.w	800602e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ea4:	4ba7      	ldr	r3, [pc, #668]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eaa:	f003 0304 	and.w	r3, r3, #4
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d111      	bne.n	8005ed6 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005eb2:	4ba4      	ldr	r3, [pc, #656]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005eb4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eb8:	4aa2      	ldr	r2, [pc, #648]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005eba:	f043 0304 	orr.w	r3, r3, #4
 8005ebe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005ec2:	4ba0      	ldr	r3, [pc, #640]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005ec4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ec8:	f003 0304 	and.w	r3, r3, #4
 8005ecc:	617b      	str	r3, [r7, #20]
 8005ece:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005ed6:	4b9c      	ldr	r3, [pc, #624]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 8005ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d119      	bne.n	8005f16 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005ee2:	4b99      	ldr	r3, [pc, #612]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee6:	4a98      	ldr	r2, [pc, #608]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 8005ee8:	f043 0301 	orr.w	r3, r3, #1
 8005eec:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eee:	f7fb fb23 	bl	8001538 <HAL_GetTick>
 8005ef2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005ef4:	e009      	b.n	8005f0a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ef6:	f7fb fb1f 	bl	8001538 <HAL_GetTick>
 8005efa:	4602      	mov	r2, r0
 8005efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efe:	1ad3      	subs	r3, r2, r3
 8005f00:	2b02      	cmp	r3, #2
 8005f02:	d902      	bls.n	8005f0a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8005f04:	2303      	movs	r3, #3
 8005f06:	f000 bc16 	b.w	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005f0a:	4b8f      	ldr	r3, [pc, #572]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f0e:	f003 0301 	and.w	r3, r3, #1
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d0ef      	beq.n	8005ef6 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d05f      	beq.n	8005fde <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8005f1e:	4b89      	ldr	r3, [pc, #548]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005f20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f24:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	699a      	ldr	r2, [r3, #24]
 8005f2a:	6a3b      	ldr	r3, [r7, #32]
 8005f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d037      	beq.n	8005fa4 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005f34:	6a3b      	ldr	r3, [r7, #32]
 8005f36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d006      	beq.n	8005f4c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8005f3e:	6a3b      	ldr	r3, [r7, #32]
 8005f40:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8005f48:	2301      	movs	r3, #1
 8005f4a:	e3f4      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8005f4c:	6a3b      	ldr	r3, [r7, #32]
 8005f4e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d01b      	beq.n	8005f8e <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8005f56:	4b7b      	ldr	r3, [pc, #492]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005f58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f5c:	4a79      	ldr	r2, [pc, #484]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005f5e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005f62:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8005f66:	f7fb fae7 	bl	8001538 <HAL_GetTick>
 8005f6a:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005f6c:	e008      	b.n	8005f80 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f6e:	f7fb fae3 	bl	8001538 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b05      	cmp	r3, #5
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e3da      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005f80:	4b70      	ldr	r3, [pc, #448]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005f82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1ef      	bne.n	8005f6e <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8005f8e:	4b6d      	ldr	r3, [pc, #436]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005f90:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f94:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	699b      	ldr	r3, [r3, #24]
 8005f9c:	4969      	ldr	r1, [pc, #420]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005fa4:	4b67      	ldr	r3, [pc, #412]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005fa6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005faa:	4a66      	ldr	r2, [pc, #408]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005fac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005fb0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005fb4:	f7fb fac0 	bl	8001538 <HAL_GetTick>
 8005fb8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005fba:	e008      	b.n	8005fce <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fbc:	f7fb fabc 	bl	8001538 <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	2b05      	cmp	r3, #5
 8005fc8:	d901      	bls.n	8005fce <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e3b3      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8005fce:	4b5d      	ldr	r3, [pc, #372]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005fd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d0ef      	beq.n	8005fbc <HAL_RCC_OscConfig+0x630>
 8005fdc:	e01b      	b.n	8006016 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8005fde:	4b59      	ldr	r3, [pc, #356]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005fe0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fe4:	4a57      	ldr	r2, [pc, #348]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8005fe6:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005fea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005fee:	f7fb faa3 	bl	8001538 <HAL_GetTick>
 8005ff2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005ff4:	e008      	b.n	8006008 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ff6:	f7fb fa9f 	bl	8001538 <HAL_GetTick>
 8005ffa:	4602      	mov	r2, r0
 8005ffc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b05      	cmp	r3, #5
 8006002:	d901      	bls.n	8006008 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e396      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8006008:	4b4e      	ldr	r3, [pc, #312]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 800600a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800600e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006012:	2b00      	cmp	r3, #0
 8006014:	d1ef      	bne.n	8005ff6 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006016:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800601a:	2b01      	cmp	r3, #1
 800601c:	d107      	bne.n	800602e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800601e:	4b49      	ldr	r3, [pc, #292]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006020:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006024:	4a47      	ldr	r2, [pc, #284]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006026:	f023 0304 	bic.w	r3, r3, #4
 800602a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b00      	cmp	r3, #0
 8006038:	f000 8111 	beq.w	800625e <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 800603c:	2300      	movs	r3, #0
 800603e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006042:	4b40      	ldr	r3, [pc, #256]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006044:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006048:	f003 0304 	and.w	r3, r3, #4
 800604c:	2b00      	cmp	r3, #0
 800604e:	d111      	bne.n	8006074 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006050:	4b3c      	ldr	r3, [pc, #240]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006052:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006056:	4a3b      	ldr	r2, [pc, #236]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006058:	f043 0304 	orr.w	r3, r3, #4
 800605c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006060:	4b38      	ldr	r3, [pc, #224]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006062:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006066:	f003 0304 	and.w	r3, r3, #4
 800606a:	613b      	str	r3, [r7, #16]
 800606c:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800606e:	2301      	movs	r3, #1
 8006070:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006074:	4b34      	ldr	r3, [pc, #208]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 8006076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b00      	cmp	r3, #0
 800607e:	d118      	bne.n	80060b2 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006080:	4b31      	ldr	r3, [pc, #196]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 8006082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006084:	4a30      	ldr	r2, [pc, #192]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 8006086:	f043 0301 	orr.w	r3, r3, #1
 800608a:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800608c:	f7fb fa54 	bl	8001538 <HAL_GetTick>
 8006090:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006094:	f7fb fa50 	bl	8001538 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e347      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80060a6:	4b28      	ldr	r3, [pc, #160]	@ (8006148 <HAL_RCC_OscConfig+0x7bc>)
 80060a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060aa:	f003 0301 	and.w	r3, r3, #1
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d0f0      	beq.n	8006094 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	689b      	ldr	r3, [r3, #8]
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d01f      	beq.n	80060fe <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	689b      	ldr	r3, [r3, #8]
 80060c2:	f003 0304 	and.w	r3, r3, #4
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d010      	beq.n	80060ec <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80060ca:	4b1e      	ldr	r3, [pc, #120]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 80060cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060d0:	4a1c      	ldr	r2, [pc, #112]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 80060d2:	f043 0304 	orr.w	r3, r3, #4
 80060d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80060da:	4b1a      	ldr	r3, [pc, #104]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 80060dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060e0:	4a18      	ldr	r2, [pc, #96]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 80060e2:	f043 0301 	orr.w	r3, r3, #1
 80060e6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80060ea:	e018      	b.n	800611e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80060ec:	4b15      	ldr	r3, [pc, #84]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 80060ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80060f2:	4a14      	ldr	r2, [pc, #80]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 80060f4:	f043 0301 	orr.w	r3, r3, #1
 80060f8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80060fc:	e00f      	b.n	800611e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80060fe:	4b11      	ldr	r3, [pc, #68]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006100:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006104:	4a0f      	ldr	r2, [pc, #60]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006106:	f023 0301 	bic.w	r3, r3, #1
 800610a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800610e:	4b0d      	ldr	r3, [pc, #52]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006114:	4a0b      	ldr	r2, [pc, #44]	@ (8006144 <HAL_RCC_OscConfig+0x7b8>)
 8006116:	f023 0304 	bic.w	r3, r3, #4
 800611a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d057      	beq.n	80061d6 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8006126:	f7fb fa07 	bl	8001538 <HAL_GetTick>
 800612a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800612c:	e00e      	b.n	800614c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800612e:	f7fb fa03 	bl	8001538 <HAL_GetTick>
 8006132:	4602      	mov	r2, r0
 8006134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006136:	1ad3      	subs	r3, r2, r3
 8006138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800613c:	4293      	cmp	r3, r2
 800613e:	d905      	bls.n	800614c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e2f8      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
 8006144:	46020c00 	.word	0x46020c00
 8006148:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800614c:	4b9c      	ldr	r3, [pc, #624]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 800614e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d0e9      	beq.n	800612e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	689b      	ldr	r3, [r3, #8]
 800615e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006162:	2b00      	cmp	r3, #0
 8006164:	d01b      	beq.n	800619e <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006166:	4b96      	ldr	r3, [pc, #600]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006168:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800616c:	4a94      	ldr	r2, [pc, #592]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 800616e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006172:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006176:	e00a      	b.n	800618e <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006178:	f7fb f9de 	bl	8001538 <HAL_GetTick>
 800617c:	4602      	mov	r2, r0
 800617e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006180:	1ad3      	subs	r3, r2, r3
 8006182:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006186:	4293      	cmp	r3, r2
 8006188:	d901      	bls.n	800618e <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e2d3      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800618e:	4b8c      	ldr	r3, [pc, #560]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006190:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0ed      	beq.n	8006178 <HAL_RCC_OscConfig+0x7ec>
 800619c:	e053      	b.n	8006246 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800619e:	4b88      	ldr	r3, [pc, #544]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80061a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061a4:	4a86      	ldr	r2, [pc, #536]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80061a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80061aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80061ae:	e00a      	b.n	80061c6 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061b0:	f7fb f9c2 	bl	8001538 <HAL_GetTick>
 80061b4:	4602      	mov	r2, r0
 80061b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061b8:	1ad3      	subs	r3, r2, r3
 80061ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061be:	4293      	cmp	r3, r2
 80061c0:	d901      	bls.n	80061c6 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80061c2:	2303      	movs	r3, #3
 80061c4:	e2b7      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80061c6:	4b7e      	ldr	r3, [pc, #504]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80061c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d1ed      	bne.n	80061b0 <HAL_RCC_OscConfig+0x824>
 80061d4:	e037      	b.n	8006246 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80061d6:	f7fb f9af 	bl	8001538 <HAL_GetTick>
 80061da:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80061dc:	e00a      	b.n	80061f4 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80061de:	f7fb f9ab 	bl	8001538 <HAL_GetTick>
 80061e2:	4602      	mov	r2, r0
 80061e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e6:	1ad3      	subs	r3, r2, r3
 80061e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d901      	bls.n	80061f4 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80061f0:	2303      	movs	r3, #3
 80061f2:	e2a0      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80061f4:	4b72      	ldr	r3, [pc, #456]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80061f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80061fa:	f003 0302 	and.w	r3, r3, #2
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1ed      	bne.n	80061de <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8006202:	4b6f      	ldr	r3, [pc, #444]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006204:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006208:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800620c:	2b00      	cmp	r3, #0
 800620e:	d01a      	beq.n	8006246 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006210:	4b6b      	ldr	r3, [pc, #428]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006212:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006216:	4a6a      	ldr	r2, [pc, #424]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006218:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800621c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006220:	e00a      	b.n	8006238 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006222:	f7fb f989 	bl	8001538 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006230:	4293      	cmp	r3, r2
 8006232:	d901      	bls.n	8006238 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8006234:	2303      	movs	r3, #3
 8006236:	e27e      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006238:	4b61      	ldr	r3, [pc, #388]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 800623a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800623e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006242:	2b00      	cmp	r3, #0
 8006244:	d1ed      	bne.n	8006222 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006246:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800624a:	2b01      	cmp	r3, #1
 800624c:	d107      	bne.n	800625e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800624e:	4b5c      	ldr	r3, [pc, #368]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006254:	4a5a      	ldr	r2, [pc, #360]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006256:	f023 0304 	bic.w	r3, r3, #4
 800625a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	f003 0320 	and.w	r3, r3, #32
 8006266:	2b00      	cmp	r3, #0
 8006268:	d036      	beq.n	80062d8 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800626e:	2b00      	cmp	r3, #0
 8006270:	d019      	beq.n	80062a6 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8006272:	4b53      	ldr	r3, [pc, #332]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a52      	ldr	r2, [pc, #328]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006278:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800627c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800627e:	f7fb f95b 	bl	8001538 <HAL_GetTick>
 8006282:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006284:	e008      	b.n	8006298 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006286:	f7fb f957 	bl	8001538 <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	2b02      	cmp	r3, #2
 8006292:	d901      	bls.n	8006298 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e24e      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8006298:	4b49      	ldr	r3, [pc, #292]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d0f0      	beq.n	8006286 <HAL_RCC_OscConfig+0x8fa>
 80062a4:	e018      	b.n	80062d8 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80062a6:	4b46      	ldr	r3, [pc, #280]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a45      	ldr	r2, [pc, #276]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80062ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062b0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80062b2:	f7fb f941 	bl	8001538 <HAL_GetTick>
 80062b6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80062b8:	e008      	b.n	80062cc <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80062ba:	f7fb f93d 	bl	8001538 <HAL_GetTick>
 80062be:	4602      	mov	r2, r0
 80062c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	2b02      	cmp	r3, #2
 80062c6:	d901      	bls.n	80062cc <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80062c8:	2303      	movs	r3, #3
 80062ca:	e234      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80062cc:	4b3c      	ldr	r3, [pc, #240]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d1f0      	bne.n	80062ba <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d036      	beq.n	8006352 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d019      	beq.n	8006320 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80062ec:	4b34      	ldr	r3, [pc, #208]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a33      	ldr	r2, [pc, #204]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80062f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062f6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80062f8:	f7fb f91e 	bl	8001538 <HAL_GetTick>
 80062fc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80062fe:	e008      	b.n	8006312 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006300:	f7fb f91a 	bl	8001538 <HAL_GetTick>
 8006304:	4602      	mov	r2, r0
 8006306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006308:	1ad3      	subs	r3, r2, r3
 800630a:	2b02      	cmp	r3, #2
 800630c:	d901      	bls.n	8006312 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800630e:	2303      	movs	r3, #3
 8006310:	e211      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8006312:	4b2b      	ldr	r3, [pc, #172]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800631a:	2b00      	cmp	r3, #0
 800631c:	d0f0      	beq.n	8006300 <HAL_RCC_OscConfig+0x974>
 800631e:	e018      	b.n	8006352 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8006320:	4b27      	ldr	r3, [pc, #156]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a26      	ldr	r2, [pc, #152]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006326:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800632a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800632c:	f7fb f904 	bl	8001538 <HAL_GetTick>
 8006330:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8006332:	e008      	b.n	8006346 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8006334:	f7fb f900 	bl	8001538 <HAL_GetTick>
 8006338:	4602      	mov	r2, r0
 800633a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633c:	1ad3      	subs	r3, r2, r3
 800633e:	2b02      	cmp	r3, #2
 8006340:	d901      	bls.n	8006346 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8006342:	2303      	movs	r3, #3
 8006344:	e1f7      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8006346:	4b1e      	ldr	r3, [pc, #120]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1f0      	bne.n	8006334 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800635a:	2b00      	cmp	r3, #0
 800635c:	d07f      	beq.n	800645e <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006362:	2b00      	cmp	r3, #0
 8006364:	d062      	beq.n	800642c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8006366:	4b16      	ldr	r3, [pc, #88]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	4a15      	ldr	r2, [pc, #84]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 800636c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006370:	6093      	str	r3, [r2, #8]
 8006372:	4b13      	ldr	r3, [pc, #76]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800637e:	4910      	ldr	r1, [pc, #64]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006380:	4313      	orrs	r3, r2
 8006382:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006388:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800638c:	d309      	bcc.n	80063a2 <HAL_RCC_OscConfig+0xa16>
 800638e:	4b0c      	ldr	r3, [pc, #48]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	f023 021f 	bic.w	r2, r3, #31
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	6a1b      	ldr	r3, [r3, #32]
 800639a:	4909      	ldr	r1, [pc, #36]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 800639c:	4313      	orrs	r3, r2
 800639e:	60cb      	str	r3, [r1, #12]
 80063a0:	e02a      	b.n	80063f8 <HAL_RCC_OscConfig+0xa6c>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	da0c      	bge.n	80063c4 <HAL_RCC_OscConfig+0xa38>
 80063aa:	4b05      	ldr	r3, [pc, #20]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6a1b      	ldr	r3, [r3, #32]
 80063b6:	015b      	lsls	r3, r3, #5
 80063b8:	4901      	ldr	r1, [pc, #4]	@ (80063c0 <HAL_RCC_OscConfig+0xa34>)
 80063ba:	4313      	orrs	r3, r2
 80063bc:	60cb      	str	r3, [r1, #12]
 80063be:	e01b      	b.n	80063f8 <HAL_RCC_OscConfig+0xa6c>
 80063c0:	46020c00 	.word	0x46020c00
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063cc:	d30a      	bcc.n	80063e4 <HAL_RCC_OscConfig+0xa58>
 80063ce:	4ba1      	ldr	r3, [pc, #644]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80063d0:	68db      	ldr	r3, [r3, #12]
 80063d2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	029b      	lsls	r3, r3, #10
 80063dc:	499d      	ldr	r1, [pc, #628]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80063de:	4313      	orrs	r3, r2
 80063e0:	60cb      	str	r3, [r1, #12]
 80063e2:	e009      	b.n	80063f8 <HAL_RCC_OscConfig+0xa6c>
 80063e4:	4b9b      	ldr	r3, [pc, #620]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6a1b      	ldr	r3, [r3, #32]
 80063f0:	03db      	lsls	r3, r3, #15
 80063f2:	4998      	ldr	r1, [pc, #608]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80063f4:	4313      	orrs	r3, r2
 80063f6:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80063f8:	4b96      	ldr	r3, [pc, #600]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	4a95      	ldr	r2, [pc, #596]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80063fe:	f043 0310 	orr.w	r3, r3, #16
 8006402:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006404:	f7fb f898 	bl	8001538 <HAL_GetTick>
 8006408:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800640a:	e008      	b.n	800641e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800640c:	f7fb f894 	bl	8001538 <HAL_GetTick>
 8006410:	4602      	mov	r2, r0
 8006412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006414:	1ad3      	subs	r3, r2, r3
 8006416:	2b02      	cmp	r3, #2
 8006418:	d901      	bls.n	800641e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 800641a:	2303      	movs	r3, #3
 800641c:	e18b      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800641e:	4b8d      	ldr	r3, [pc, #564]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f003 0320 	and.w	r3, r3, #32
 8006426:	2b00      	cmp	r3, #0
 8006428:	d0f0      	beq.n	800640c <HAL_RCC_OscConfig+0xa80>
 800642a:	e018      	b.n	800645e <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 800642c:	4b89      	ldr	r3, [pc, #548]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a88      	ldr	r2, [pc, #544]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006432:	f023 0310 	bic.w	r3, r3, #16
 8006436:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8006438:	f7fb f87e 	bl	8001538 <HAL_GetTick>
 800643c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800643e:	e008      	b.n	8006452 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8006440:	f7fb f87a 	bl	8001538 <HAL_GetTick>
 8006444:	4602      	mov	r2, r0
 8006446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006448:	1ad3      	subs	r3, r2, r3
 800644a:	2b02      	cmp	r3, #2
 800644c:	d901      	bls.n	8006452 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800644e:	2303      	movs	r3, #3
 8006450:	e171      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8006452:	4b80      	ldr	r3, [pc, #512]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0320 	and.w	r3, r3, #32
 800645a:	2b00      	cmp	r3, #0
 800645c:	d1f0      	bne.n	8006440 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006462:	2b00      	cmp	r3, #0
 8006464:	f000 8166 	beq.w	8006734 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8006468:	2300      	movs	r3, #0
 800646a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800646e:	4b79      	ldr	r3, [pc, #484]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	f003 030c 	and.w	r3, r3, #12
 8006476:	2b0c      	cmp	r3, #12
 8006478:	f000 80f2 	beq.w	8006660 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006480:	2b02      	cmp	r3, #2
 8006482:	f040 80c5 	bne.w	8006610 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006486:	4b73      	ldr	r3, [pc, #460]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a72      	ldr	r2, [pc, #456]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 800648c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006490:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8006492:	f7fb f851 	bl	8001538 <HAL_GetTick>
 8006496:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006498:	e008      	b.n	80064ac <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800649a:	f7fb f84d 	bl	8001538 <HAL_GetTick>
 800649e:	4602      	mov	r2, r0
 80064a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d901      	bls.n	80064ac <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e144      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80064ac:	4b69      	ldr	r3, [pc, #420]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d1f0      	bne.n	800649a <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064b8:	4b66      	ldr	r3, [pc, #408]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80064ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064be:	f003 0304 	and.w	r3, r3, #4
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d111      	bne.n	80064ea <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80064c6:	4b63      	ldr	r3, [pc, #396]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80064c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064cc:	4a61      	ldr	r2, [pc, #388]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80064ce:	f043 0304 	orr.w	r3, r3, #4
 80064d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80064d6:	4b5f      	ldr	r3, [pc, #380]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80064d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064dc:	f003 0304 	and.w	r3, r3, #4
 80064e0:	60fb      	str	r3, [r7, #12]
 80064e2:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80064e4:	2301      	movs	r3, #1
 80064e6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80064ea:	4b5b      	ldr	r3, [pc, #364]	@ (8006658 <HAL_RCC_OscConfig+0xccc>)
 80064ec:	68db      	ldr	r3, [r3, #12]
 80064ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80064f6:	d102      	bne.n	80064fe <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80064f8:	2301      	movs	r3, #1
 80064fa:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80064fe:	4b56      	ldr	r3, [pc, #344]	@ (8006658 <HAL_RCC_OscConfig+0xccc>)
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	4a55      	ldr	r2, [pc, #340]	@ (8006658 <HAL_RCC_OscConfig+0xccc>)
 8006504:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006508:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800650a:	4b52      	ldr	r3, [pc, #328]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 800650c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800650e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006512:	f023 0303 	bic.w	r3, r3, #3
 8006516:	687a      	ldr	r2, [r7, #4]
 8006518:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800651e:	3a01      	subs	r2, #1
 8006520:	0212      	lsls	r2, r2, #8
 8006522:	4311      	orrs	r1, r2
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8006528:	430a      	orrs	r2, r1
 800652a:	494a      	ldr	r1, [pc, #296]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 800652c:	4313      	orrs	r3, r2
 800652e:	628b      	str	r3, [r1, #40]	@ 0x28
 8006530:	4b48      	ldr	r3, [pc, #288]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006532:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006534:	4b49      	ldr	r3, [pc, #292]	@ (800665c <HAL_RCC_OscConfig+0xcd0>)
 8006536:	4013      	ands	r3, r2
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800653c:	3a01      	subs	r2, #1
 800653e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006542:	687a      	ldr	r2, [r7, #4]
 8006544:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8006546:	3a01      	subs	r2, #1
 8006548:	0252      	lsls	r2, r2, #9
 800654a:	b292      	uxth	r2, r2
 800654c:	4311      	orrs	r1, r2
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006552:	3a01      	subs	r2, #1
 8006554:	0412      	lsls	r2, r2, #16
 8006556:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800655a:	4311      	orrs	r1, r2
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8006560:	3a01      	subs	r2, #1
 8006562:	0612      	lsls	r2, r2, #24
 8006564:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8006568:	430a      	orrs	r2, r1
 800656a:	493a      	ldr	r1, [pc, #232]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 800656c:	4313      	orrs	r3, r2
 800656e:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8006570:	4b38      	ldr	r3, [pc, #224]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006574:	4a37      	ldr	r2, [pc, #220]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006576:	f023 0310 	bic.w	r3, r3, #16
 800657a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006580:	4a34      	ldr	r2, [pc, #208]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006582:	00db      	lsls	r3, r3, #3
 8006584:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006586:	4b33      	ldr	r3, [pc, #204]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006588:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800658a:	4a32      	ldr	r2, [pc, #200]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 800658c:	f043 0310 	orr.w	r3, r3, #16
 8006590:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8006592:	4b30      	ldr	r3, [pc, #192]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006596:	f023 020c 	bic.w	r2, r3, #12
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800659e:	492d      	ldr	r1, [pc, #180]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80065a0:	4313      	orrs	r3, r2
 80065a2:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80065a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	d105      	bne.n	80065b8 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80065ac:	4b2a      	ldr	r3, [pc, #168]	@ (8006658 <HAL_RCC_OscConfig+0xccc>)
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	4a29      	ldr	r2, [pc, #164]	@ (8006658 <HAL_RCC_OscConfig+0xccc>)
 80065b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80065b6:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80065b8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d107      	bne.n	80065d0 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 80065c0:	4b24      	ldr	r3, [pc, #144]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80065c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065c6:	4a23      	ldr	r2, [pc, #140]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80065c8:	f023 0304 	bic.w	r3, r3, #4
 80065cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80065d0:	4b20      	ldr	r3, [pc, #128]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	4a1f      	ldr	r2, [pc, #124]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80065d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80065da:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80065dc:	f7fa ffac 	bl	8001538 <HAL_GetTick>
 80065e0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80065e2:	e008      	b.n	80065f6 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065e4:	f7fa ffa8 	bl	8001538 <HAL_GetTick>
 80065e8:	4602      	mov	r2, r0
 80065ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ec:	1ad3      	subs	r3, r2, r3
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d901      	bls.n	80065f6 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80065f2:	2303      	movs	r3, #3
 80065f4:	e09f      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80065f6:	4b17      	ldr	r3, [pc, #92]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d0f0      	beq.n	80065e4 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006602:	4b14      	ldr	r3, [pc, #80]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006606:	4a13      	ldr	r2, [pc, #76]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006608:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800660c:	6293      	str	r3, [r2, #40]	@ 0x28
 800660e:	e091      	b.n	8006734 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8006610:	4b10      	ldr	r3, [pc, #64]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a0f      	ldr	r2, [pc, #60]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006616:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800661a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800661c:	f7fa ff8c 	bl	8001538 <HAL_GetTick>
 8006620:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006622:	e008      	b.n	8006636 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006624:	f7fa ff88 	bl	8001538 <HAL_GetTick>
 8006628:	4602      	mov	r2, r0
 800662a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662c:	1ad3      	subs	r3, r2, r3
 800662e:	2b02      	cmp	r3, #2
 8006630:	d901      	bls.n	8006636 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8006632:	2303      	movs	r3, #3
 8006634:	e07f      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006636:	4b07      	ldr	r3, [pc, #28]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1f0      	bne.n	8006624 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006642:	4b04      	ldr	r3, [pc, #16]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006646:	4a03      	ldr	r2, [pc, #12]	@ (8006654 <HAL_RCC_OscConfig+0xcc8>)
 8006648:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800664c:	f023 0303 	bic.w	r3, r3, #3
 8006650:	6293      	str	r3, [r2, #40]	@ 0x28
 8006652:	e06f      	b.n	8006734 <HAL_RCC_OscConfig+0xda8>
 8006654:	46020c00 	.word	0x46020c00
 8006658:	46020800 	.word	0x46020800
 800665c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006660:	4b37      	ldr	r3, [pc, #220]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 8006662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006664:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006666:	4b36      	ldr	r3, [pc, #216]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 8006668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800666a:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006670:	2b01      	cmp	r3, #1
 8006672:	d039      	beq.n	80066e8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	f003 0203 	and.w	r2, r3, #3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800667e:	429a      	cmp	r2, r3
 8006680:	d132      	bne.n	80066e8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006682:	69fb      	ldr	r3, [r7, #28]
 8006684:	0a1b      	lsrs	r3, r3, #8
 8006686:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800668e:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8006690:	429a      	cmp	r2, r3
 8006692:	d129      	bne.n	80066e8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8006694:	69fb      	ldr	r3, [r7, #28]
 8006696:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800669e:	429a      	cmp	r2, r3
 80066a0:	d122      	bne.n	80066e8 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80066a2:	69bb      	ldr	r3, [r7, #24]
 80066a4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80066ac:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d11a      	bne.n	80066e8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80066b2:	69bb      	ldr	r3, [r7, #24]
 80066b4:	0a5b      	lsrs	r3, r3, #9
 80066b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066be:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d111      	bne.n	80066e8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 80066c4:	69bb      	ldr	r3, [r7, #24]
 80066c6:	0c1b      	lsrs	r3, r3, #16
 80066c8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80066d0:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80066d2:	429a      	cmp	r2, r3
 80066d4:	d108      	bne.n	80066e8 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	0e1b      	lsrs	r3, r3, #24
 80066da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066e2:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80066e4:	429a      	cmp	r2, r3
 80066e6:	d001      	beq.n	80066ec <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	e024      	b.n	8006736 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80066ec:	4b14      	ldr	r3, [pc, #80]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 80066ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f0:	08db      	lsrs	r3, r3, #3
 80066f2:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80066fa:	429a      	cmp	r2, r3
 80066fc:	d01a      	beq.n	8006734 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80066fe:	4b10      	ldr	r3, [pc, #64]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 8006700:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006702:	4a0f      	ldr	r2, [pc, #60]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 8006704:	f023 0310 	bic.w	r3, r3, #16
 8006708:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800670a:	f7fa ff15 	bl	8001538 <HAL_GetTick>
 800670e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8006710:	bf00      	nop
 8006712:	f7fa ff11 	bl	8001538 <HAL_GetTick>
 8006716:	4602      	mov	r2, r0
 8006718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671a:	4293      	cmp	r3, r2
 800671c:	d0f9      	beq.n	8006712 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006722:	4a07      	ldr	r2, [pc, #28]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8006728:	4b05      	ldr	r3, [pc, #20]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 800672a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672c:	4a04      	ldr	r2, [pc, #16]	@ (8006740 <HAL_RCC_OscConfig+0xdb4>)
 800672e:	f043 0310 	orr.w	r3, r3, #16
 8006732:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8006734:	2300      	movs	r3, #0
}
 8006736:	4618      	mov	r0, r3
 8006738:	3738      	adds	r7, #56	@ 0x38
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	46020c00 	.word	0x46020c00

08006744 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b086      	sub	sp, #24
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
 800674c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b00      	cmp	r3, #0
 8006752:	d101      	bne.n	8006758 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	e1d9      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006758:	4b9b      	ldr	r3, [pc, #620]	@ (80069c8 <HAL_RCC_ClockConfig+0x284>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 030f 	and.w	r3, r3, #15
 8006760:	683a      	ldr	r2, [r7, #0]
 8006762:	429a      	cmp	r2, r3
 8006764:	d910      	bls.n	8006788 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006766:	4b98      	ldr	r3, [pc, #608]	@ (80069c8 <HAL_RCC_ClockConfig+0x284>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f023 020f 	bic.w	r2, r3, #15
 800676e:	4996      	ldr	r1, [pc, #600]	@ (80069c8 <HAL_RCC_ClockConfig+0x284>)
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	4313      	orrs	r3, r2
 8006774:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006776:	4b94      	ldr	r3, [pc, #592]	@ (80069c8 <HAL_RCC_ClockConfig+0x284>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 030f 	and.w	r3, r3, #15
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	429a      	cmp	r2, r3
 8006782:	d001      	beq.n	8006788 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e1c1      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 0310 	and.w	r3, r3, #16
 8006790:	2b00      	cmp	r3, #0
 8006792:	d010      	beq.n	80067b6 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	695a      	ldr	r2, [r3, #20]
 8006798:	4b8c      	ldr	r3, [pc, #560]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 800679a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80067a0:	429a      	cmp	r2, r3
 80067a2:	d908      	bls.n	80067b6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80067a4:	4b89      	ldr	r3, [pc, #548]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80067a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	4986      	ldr	r1, [pc, #536]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80067b2:	4313      	orrs	r3, r2
 80067b4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0308 	and.w	r3, r3, #8
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d012      	beq.n	80067e8 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	691a      	ldr	r2, [r3, #16]
 80067c6:	4b81      	ldr	r3, [pc, #516]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	091b      	lsrs	r3, r3, #4
 80067cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d909      	bls.n	80067e8 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80067d4:	4b7d      	ldr	r3, [pc, #500]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80067d6:	6a1b      	ldr	r3, [r3, #32]
 80067d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	691b      	ldr	r3, [r3, #16]
 80067e0:	011b      	lsls	r3, r3, #4
 80067e2:	497a      	ldr	r1, [pc, #488]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80067e4:	4313      	orrs	r3, r2
 80067e6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 0304 	and.w	r3, r3, #4
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d010      	beq.n	8006816 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	68da      	ldr	r2, [r3, #12]
 80067f8:	4b74      	ldr	r3, [pc, #464]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80067fa:	6a1b      	ldr	r3, [r3, #32]
 80067fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006800:	429a      	cmp	r2, r3
 8006802:	d908      	bls.n	8006816 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006804:	4b71      	ldr	r3, [pc, #452]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006806:	6a1b      	ldr	r3, [r3, #32]
 8006808:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	68db      	ldr	r3, [r3, #12]
 8006810:	496e      	ldr	r1, [pc, #440]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006812:	4313      	orrs	r3, r2
 8006814:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b00      	cmp	r3, #0
 8006820:	d010      	beq.n	8006844 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	689a      	ldr	r2, [r3, #8]
 8006826:	4b69      	ldr	r3, [pc, #420]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006828:	6a1b      	ldr	r3, [r3, #32]
 800682a:	f003 030f 	and.w	r3, r3, #15
 800682e:	429a      	cmp	r2, r3
 8006830:	d908      	bls.n	8006844 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006832:	4b66      	ldr	r3, [pc, #408]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006834:	6a1b      	ldr	r3, [r3, #32]
 8006836:	f023 020f 	bic.w	r2, r3, #15
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	689b      	ldr	r3, [r3, #8]
 800683e:	4963      	ldr	r1, [pc, #396]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006840:	4313      	orrs	r3, r2
 8006842:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b00      	cmp	r3, #0
 800684e:	f000 80d2 	beq.w	80069f6 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8006852:	2300      	movs	r3, #0
 8006854:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	2b03      	cmp	r3, #3
 800685c:	d143      	bne.n	80068e6 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800685e:	4b5b      	ldr	r3, [pc, #364]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006860:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006864:	f003 0304 	and.w	r3, r3, #4
 8006868:	2b00      	cmp	r3, #0
 800686a:	d110      	bne.n	800688e <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800686c:	4b57      	ldr	r3, [pc, #348]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 800686e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006872:	4a56      	ldr	r2, [pc, #344]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006874:	f043 0304 	orr.w	r3, r3, #4
 8006878:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800687c:	4b53      	ldr	r3, [pc, #332]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 800687e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006882:	f003 0304 	and.w	r3, r3, #4
 8006886:	60bb      	str	r3, [r7, #8]
 8006888:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800688a:	2301      	movs	r3, #1
 800688c:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 800688e:	f7fa fe53 	bl	8001538 <HAL_GetTick>
 8006892:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8006894:	4b4e      	ldr	r3, [pc, #312]	@ (80069d0 <HAL_RCC_ClockConfig+0x28c>)
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800689c:	2b00      	cmp	r3, #0
 800689e:	d00f      	beq.n	80068c0 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80068a0:	e008      	b.n	80068b4 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80068a2:	f7fa fe49 	bl	8001538 <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d901      	bls.n	80068b4 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	e12b      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80068b4:	4b46      	ldr	r3, [pc, #280]	@ (80069d0 <HAL_RCC_ClockConfig+0x28c>)
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d0f0      	beq.n	80068a2 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80068c0:	7dfb      	ldrb	r3, [r7, #23]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d107      	bne.n	80068d6 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80068c6:	4b41      	ldr	r3, [pc, #260]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80068c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068cc:	4a3f      	ldr	r2, [pc, #252]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80068ce:	f023 0304 	bic.w	r3, r3, #4
 80068d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80068d6:	4b3d      	ldr	r3, [pc, #244]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d121      	bne.n	8006926 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e112      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b02      	cmp	r3, #2
 80068ec:	d107      	bne.n	80068fe <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80068ee:	4b37      	ldr	r3, [pc, #220]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d115      	bne.n	8006926 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80068fa:	2301      	movs	r3, #1
 80068fc:	e106      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d107      	bne.n	8006916 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8006906:	4b31      	ldr	r3, [pc, #196]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0304 	and.w	r3, r3, #4
 800690e:	2b00      	cmp	r3, #0
 8006910:	d109      	bne.n	8006926 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
 8006914:	e0fa      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006916:	4b2d      	ldr	r3, [pc, #180]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800691e:	2b00      	cmp	r3, #0
 8006920:	d101      	bne.n	8006926 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e0f2      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8006926:	4b29      	ldr	r3, [pc, #164]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006928:	69db      	ldr	r3, [r3, #28]
 800692a:	f023 0203 	bic.w	r2, r3, #3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	4926      	ldr	r1, [pc, #152]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006934:	4313      	orrs	r3, r2
 8006936:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8006938:	f7fa fdfe 	bl	8001538 <HAL_GetTick>
 800693c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	685b      	ldr	r3, [r3, #4]
 8006942:	2b03      	cmp	r3, #3
 8006944:	d112      	bne.n	800696c <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006946:	e00a      	b.n	800695e <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006948:	f7fa fdf6 	bl	8001538 <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006956:	4293      	cmp	r3, r2
 8006958:	d901      	bls.n	800695e <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e0d6      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800695e:	4b1b      	ldr	r3, [pc, #108]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 8006960:	69db      	ldr	r3, [r3, #28]
 8006962:	f003 030c 	and.w	r3, r3, #12
 8006966:	2b0c      	cmp	r3, #12
 8006968:	d1ee      	bne.n	8006948 <HAL_RCC_ClockConfig+0x204>
 800696a:	e044      	b.n	80069f6 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	2b02      	cmp	r3, #2
 8006972:	d112      	bne.n	800699a <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006974:	e00a      	b.n	800698c <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006976:	f7fa fddf 	bl	8001538 <HAL_GetTick>
 800697a:	4602      	mov	r2, r0
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	1ad3      	subs	r3, r2, r3
 8006980:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006984:	4293      	cmp	r3, r2
 8006986:	d901      	bls.n	800698c <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006988:	2303      	movs	r3, #3
 800698a:	e0bf      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800698c:	4b0f      	ldr	r3, [pc, #60]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 800698e:	69db      	ldr	r3, [r3, #28]
 8006990:	f003 030c 	and.w	r3, r3, #12
 8006994:	2b08      	cmp	r3, #8
 8006996:	d1ee      	bne.n	8006976 <HAL_RCC_ClockConfig+0x232>
 8006998:	e02d      	b.n	80069f6 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d123      	bne.n	80069ea <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80069a2:	e00a      	b.n	80069ba <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069a4:	f7fa fdc8 	bl	8001538 <HAL_GetTick>
 80069a8:	4602      	mov	r2, r0
 80069aa:	693b      	ldr	r3, [r7, #16]
 80069ac:	1ad3      	subs	r3, r2, r3
 80069ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d901      	bls.n	80069ba <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80069b6:	2303      	movs	r3, #3
 80069b8:	e0a8      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80069ba:	4b04      	ldr	r3, [pc, #16]	@ (80069cc <HAL_RCC_ClockConfig+0x288>)
 80069bc:	69db      	ldr	r3, [r3, #28]
 80069be:	f003 030c 	and.w	r3, r3, #12
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1ee      	bne.n	80069a4 <HAL_RCC_ClockConfig+0x260>
 80069c6:	e016      	b.n	80069f6 <HAL_RCC_ClockConfig+0x2b2>
 80069c8:	40022000 	.word	0x40022000
 80069cc:	46020c00 	.word	0x46020c00
 80069d0:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069d4:	f7fa fdb0 	bl	8001538 <HAL_GetTick>
 80069d8:	4602      	mov	r2, r0
 80069da:	693b      	ldr	r3, [r7, #16]
 80069dc:	1ad3      	subs	r3, r2, r3
 80069de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d901      	bls.n	80069ea <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80069e6:	2303      	movs	r3, #3
 80069e8:	e090      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80069ea:	4b4a      	ldr	r3, [pc, #296]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 80069ec:	69db      	ldr	r3, [r3, #28]
 80069ee:	f003 030c 	and.w	r3, r3, #12
 80069f2:	2b04      	cmp	r3, #4
 80069f4:	d1ee      	bne.n	80069d4 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f003 0302 	and.w	r3, r3, #2
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d010      	beq.n	8006a24 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	689a      	ldr	r2, [r3, #8]
 8006a06:	4b43      	ldr	r3, [pc, #268]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006a08:	6a1b      	ldr	r3, [r3, #32]
 8006a0a:	f003 030f 	and.w	r3, r3, #15
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d208      	bcs.n	8006a24 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8006a12:	4b40      	ldr	r3, [pc, #256]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006a14:	6a1b      	ldr	r3, [r3, #32]
 8006a16:	f023 020f 	bic.w	r2, r3, #15
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	493d      	ldr	r1, [pc, #244]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a24:	4b3c      	ldr	r3, [pc, #240]	@ (8006b18 <HAL_RCC_ClockConfig+0x3d4>)
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f003 030f 	and.w	r3, r3, #15
 8006a2c:	683a      	ldr	r2, [r7, #0]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d210      	bcs.n	8006a54 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a32:	4b39      	ldr	r3, [pc, #228]	@ (8006b18 <HAL_RCC_ClockConfig+0x3d4>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f023 020f 	bic.w	r2, r3, #15
 8006a3a:	4937      	ldr	r1, [pc, #220]	@ (8006b18 <HAL_RCC_ClockConfig+0x3d4>)
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a42:	4b35      	ldr	r3, [pc, #212]	@ (8006b18 <HAL_RCC_ClockConfig+0x3d4>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 030f 	and.w	r3, r3, #15
 8006a4a:	683a      	ldr	r2, [r7, #0]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d001      	beq.n	8006a54 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8006a50:	2301      	movs	r3, #1
 8006a52:	e05b      	b.n	8006b0c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f003 0304 	and.w	r3, r3, #4
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d010      	beq.n	8006a82 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68da      	ldr	r2, [r3, #12]
 8006a64:	4b2b      	ldr	r3, [pc, #172]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006a66:	6a1b      	ldr	r3, [r3, #32]
 8006a68:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d208      	bcs.n	8006a82 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006a70:	4b28      	ldr	r3, [pc, #160]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006a72:	6a1b      	ldr	r3, [r3, #32]
 8006a74:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	4925      	ldr	r1, [pc, #148]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006a7e:	4313      	orrs	r3, r2
 8006a80:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f003 0308 	and.w	r3, r3, #8
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d012      	beq.n	8006ab4 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	691a      	ldr	r2, [r3, #16]
 8006a92:	4b20      	ldr	r3, [pc, #128]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	091b      	lsrs	r3, r3, #4
 8006a98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d209      	bcs.n	8006ab4 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8006aa0:	4b1c      	ldr	r3, [pc, #112]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
 8006aa4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	691b      	ldr	r3, [r3, #16]
 8006aac:	011b      	lsls	r3, r3, #4
 8006aae:	4919      	ldr	r1, [pc, #100]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0310 	and.w	r3, r3, #16
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d010      	beq.n	8006ae2 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	695a      	ldr	r2, [r3, #20]
 8006ac4:	4b13      	ldr	r3, [pc, #76]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d208      	bcs.n	8006ae2 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8006ad0:	4b10      	ldr	r3, [pc, #64]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	695b      	ldr	r3, [r3, #20]
 8006adc:	490d      	ldr	r1, [pc, #52]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006ae2:	f000 f821 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 8006ae6:	4602      	mov	r2, r0
 8006ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8006b14 <HAL_RCC_ClockConfig+0x3d0>)
 8006aea:	6a1b      	ldr	r3, [r3, #32]
 8006aec:	f003 030f 	and.w	r3, r3, #15
 8006af0:	490a      	ldr	r1, [pc, #40]	@ (8006b1c <HAL_RCC_ClockConfig+0x3d8>)
 8006af2:	5ccb      	ldrb	r3, [r1, r3]
 8006af4:	fa22 f303 	lsr.w	r3, r2, r3
 8006af8:	4a09      	ldr	r2, [pc, #36]	@ (8006b20 <HAL_RCC_ClockConfig+0x3dc>)
 8006afa:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006afc:	4b09      	ldr	r3, [pc, #36]	@ (8006b24 <HAL_RCC_ClockConfig+0x3e0>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7fa fc8f 	bl	8001424 <HAL_InitTick>
 8006b06:	4603      	mov	r3, r0
 8006b08:	73fb      	strb	r3, [r7, #15]

  return status;
 8006b0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3718      	adds	r7, #24
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	46020c00 	.word	0x46020c00
 8006b18:	40022000 	.word	0x40022000
 8006b1c:	08008b2c 	.word	0x08008b2c
 8006b20:	20000000 	.word	0x20000000
 8006b24:	20000004 	.word	0x20000004

08006b28 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b08b      	sub	sp, #44	@ 0x2c
 8006b2c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8006b32:	2300      	movs	r3, #0
 8006b34:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b36:	4b78      	ldr	r3, [pc, #480]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	f003 030c 	and.w	r3, r3, #12
 8006b3e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b40:	4b75      	ldr	r3, [pc, #468]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b44:	f003 0303 	and.w	r3, r3, #3
 8006b48:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d005      	beq.n	8006b5c <HAL_RCC_GetSysClockFreq+0x34>
 8006b50:	69bb      	ldr	r3, [r7, #24]
 8006b52:	2b0c      	cmp	r3, #12
 8006b54:	d121      	bne.n	8006b9a <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d11e      	bne.n	8006b9a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8006b5c:	4b6e      	ldr	r3, [pc, #440]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d107      	bne.n	8006b78 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8006b68:	4b6b      	ldr	r3, [pc, #428]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006b6e:	0b1b      	lsrs	r3, r3, #12
 8006b70:	f003 030f 	and.w	r3, r3, #15
 8006b74:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b76:	e005      	b.n	8006b84 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8006b78:	4b67      	ldr	r3, [pc, #412]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	0f1b      	lsrs	r3, r3, #28
 8006b7e:	f003 030f 	and.w	r3, r3, #15
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006b84:	4a65      	ldr	r2, [pc, #404]	@ (8006d1c <HAL_RCC_GetSysClockFreq+0x1f4>)
 8006b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b8c:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d110      	bne.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b96:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006b98:	e00d      	b.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006b9a:	4b5f      	ldr	r3, [pc, #380]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006b9c:	69db      	ldr	r3, [r3, #28]
 8006b9e:	f003 030c 	and.w	r3, r3, #12
 8006ba2:	2b04      	cmp	r3, #4
 8006ba4:	d102      	bne.n	8006bac <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006ba6:	4b5e      	ldr	r3, [pc, #376]	@ (8006d20 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006ba8:	623b      	str	r3, [r7, #32]
 8006baa:	e004      	b.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006bac:	69bb      	ldr	r3, [r7, #24]
 8006bae:	2b08      	cmp	r3, #8
 8006bb0:	d101      	bne.n	8006bb6 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006bb2:	4b5c      	ldr	r3, [pc, #368]	@ (8006d24 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8006bb4:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bb6:	69bb      	ldr	r3, [r7, #24]
 8006bb8:	2b0c      	cmp	r3, #12
 8006bba:	f040 80a5 	bne.w	8006d08 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006bbe:	4b56      	ldr	r3, [pc, #344]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bc2:	f003 0303 	and.w	r3, r3, #3
 8006bc6:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8006bc8:	4b53      	ldr	r3, [pc, #332]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bcc:	0a1b      	lsrs	r3, r3, #8
 8006bce:	f003 030f 	and.w	r3, r3, #15
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006bd6:	4b50      	ldr	r3, [pc, #320]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bda:	091b      	lsrs	r3, r3, #4
 8006bdc:	f003 0301 	and.w	r3, r3, #1
 8006be0:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8006be2:	4b4d      	ldr	r3, [pc, #308]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be6:	08db      	lsrs	r3, r3, #3
 8006be8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	fb02 f303 	mul.w	r3, r2, r3
 8006bf2:	ee07 3a90 	vmov	s15, r3
 8006bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bfa:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d003      	beq.n	8006c0c <HAL_RCC_GetSysClockFreq+0xe4>
 8006c04:	693b      	ldr	r3, [r7, #16]
 8006c06:	2b03      	cmp	r3, #3
 8006c08:	d022      	beq.n	8006c50 <HAL_RCC_GetSysClockFreq+0x128>
 8006c0a:	e043      	b.n	8006c94 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	ee07 3a90 	vmov	s15, r3
 8006c12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c16:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8006d28 <HAL_RCC_GetSysClockFreq+0x200>
 8006c1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c1e:	4b3e      	ldr	r3, [pc, #248]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006c20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c26:	ee07 3a90 	vmov	s15, r3
 8006c2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006c2e:	ed97 6a01 	vldr	s12, [r7, #4]
 8006c32:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006d2c <HAL_RCC_GetSysClockFreq+0x204>
 8006c36:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006c3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c42:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c4a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c4e:	e046      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	ee07 3a90 	vmov	s15, r3
 8006c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c5a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8006d30 <HAL_RCC_GetSysClockFreq+0x208>
 8006c5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c62:	4b2d      	ldr	r3, [pc, #180]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c6a:	ee07 3a90 	vmov	s15, r3
 8006c6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006c72:	ed97 6a01 	vldr	s12, [r7, #4]
 8006c76:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8006d2c <HAL_RCC_GetSysClockFreq+0x204>
 8006c7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006c82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c86:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c8e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c92:	e024      	b.n	8006cde <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c96:	ee07 3a90 	vmov	s15, r3
 8006c9a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	ee07 3a90 	vmov	s15, r3
 8006ca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ca8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006cac:	4b1a      	ldr	r3, [pc, #104]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006cae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cb0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cb4:	ee07 3a90 	vmov	s15, r3
 8006cb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006cbc:	ed97 6a01 	vldr	s12, [r7, #4]
 8006cc0:	eddf 5a1a 	vldr	s11, [pc, #104]	@ 8006d2c <HAL_RCC_GetSysClockFreq+0x204>
 8006cc4:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006cc8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006ccc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006cd4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cd8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cdc:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8006cde:	4b0e      	ldr	r3, [pc, #56]	@ (8006d18 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006ce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ce2:	0e1b      	lsrs	r3, r3, #24
 8006ce4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ce8:	3301      	adds	r3, #1
 8006cea:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	ee07 3a90 	vmov	s15, r3
 8006cf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006cf6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006cfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d02:	ee17 3a90 	vmov	r3, s15
 8006d06:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8006d08:	6a3b      	ldr	r3, [r7, #32]
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	372c      	adds	r7, #44	@ 0x2c
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	46020c00 	.word	0x46020c00
 8006d1c:	08008b3c 	.word	0x08008b3c
 8006d20:	00f42400 	.word	0x00f42400
 8006d24:	00b71b00 	.word	0x00b71b00
 8006d28:	4b742400 	.word	0x4b742400
 8006d2c:	46000000 	.word	0x46000000
 8006d30:	4b371b00 	.word	0x4b371b00

08006d34 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006d38:	f7ff fef6 	bl	8006b28 <HAL_RCC_GetSysClockFreq>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	4b07      	ldr	r3, [pc, #28]	@ (8006d5c <HAL_RCC_GetHCLKFreq+0x28>)
 8006d40:	6a1b      	ldr	r3, [r3, #32]
 8006d42:	f003 030f 	and.w	r3, r3, #15
 8006d46:	4906      	ldr	r1, [pc, #24]	@ (8006d60 <HAL_RCC_GetHCLKFreq+0x2c>)
 8006d48:	5ccb      	ldrb	r3, [r1, r3]
 8006d4a:	fa22 f303 	lsr.w	r3, r2, r3
 8006d4e:	4a05      	ldr	r2, [pc, #20]	@ (8006d64 <HAL_RCC_GetHCLKFreq+0x30>)
 8006d50:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8006d52:	4b04      	ldr	r3, [pc, #16]	@ (8006d64 <HAL_RCC_GetHCLKFreq+0x30>)
 8006d54:	681b      	ldr	r3, [r3, #0]
}
 8006d56:	4618      	mov	r0, r3
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	46020c00 	.word	0x46020c00
 8006d60:	08008b2c 	.word	0x08008b2c
 8006d64:	20000000 	.word	0x20000000

08006d68 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b086      	sub	sp, #24
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006d70:	4b3e      	ldr	r3, [pc, #248]	@ (8006e6c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d76:	f003 0304 	and.w	r3, r3, #4
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006d7e:	f7fe fde7 	bl	8005950 <HAL_PWREx_GetVoltageRange>
 8006d82:	6178      	str	r0, [r7, #20]
 8006d84:	e019      	b.n	8006dba <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d86:	4b39      	ldr	r3, [pc, #228]	@ (8006e6c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d8c:	4a37      	ldr	r2, [pc, #220]	@ (8006e6c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d8e:	f043 0304 	orr.w	r3, r3, #4
 8006d92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006d96:	4b35      	ldr	r3, [pc, #212]	@ (8006e6c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006d9c:	f003 0304 	and.w	r3, r3, #4
 8006da0:	60fb      	str	r3, [r7, #12]
 8006da2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006da4:	f7fe fdd4 	bl	8005950 <HAL_PWREx_GetVoltageRange>
 8006da8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006daa:	4b30      	ldr	r3, [pc, #192]	@ (8006e6c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006dac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006db0:	4a2e      	ldr	r2, [pc, #184]	@ (8006e6c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006db2:	f023 0304 	bic.w	r3, r3, #4
 8006db6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006dba:	697b      	ldr	r3, [r7, #20]
 8006dbc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006dc0:	d003      	beq.n	8006dca <RCC_SetFlashLatencyFromMSIRange+0x62>
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006dc8:	d109      	bne.n	8006dde <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006dd0:	d202      	bcs.n	8006dd8 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006dd6:	e033      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006dd8:	2300      	movs	r3, #0
 8006dda:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006ddc:	e030      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006de4:	d208      	bcs.n	8006df8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006dec:	d102      	bne.n	8006df4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8006dee:	2303      	movs	r3, #3
 8006df0:	613b      	str	r3, [r7, #16]
 8006df2:	e025      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e035      	b.n	8006e64 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006dfe:	d90f      	bls.n	8006e20 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d109      	bne.n	8006e1a <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006e0c:	d902      	bls.n	8006e14 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8006e0e:	2300      	movs	r3, #0
 8006e10:	613b      	str	r3, [r7, #16]
 8006e12:	e015      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8006e14:	2301      	movs	r3, #1
 8006e16:	613b      	str	r3, [r7, #16]
 8006e18:	e012      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	613b      	str	r3, [r7, #16]
 8006e1e:	e00f      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006e26:	d109      	bne.n	8006e3c <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8006e28:	697b      	ldr	r3, [r7, #20]
 8006e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e2e:	d102      	bne.n	8006e36 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8006e30:	2301      	movs	r3, #1
 8006e32:	613b      	str	r3, [r7, #16]
 8006e34:	e004      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8006e36:	2302      	movs	r3, #2
 8006e38:	613b      	str	r3, [r7, #16]
 8006e3a:	e001      	b.n	8006e40 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006e40:	4b0b      	ldr	r3, [pc, #44]	@ (8006e70 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f023 020f 	bic.w	r2, r3, #15
 8006e48:	4909      	ldr	r1, [pc, #36]	@ (8006e70 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006e4a:	693b      	ldr	r3, [r7, #16]
 8006e4c:	4313      	orrs	r3, r2
 8006e4e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006e50:	4b07      	ldr	r3, [pc, #28]	@ (8006e70 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f003 030f 	and.w	r3, r3, #15
 8006e58:	693a      	ldr	r2, [r7, #16]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d001      	beq.n	8006e62 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e000      	b.n	8006e64 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3718      	adds	r7, #24
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	46020c00 	.word	0x46020c00
 8006e70:	40022000 	.word	0x40022000

08006e74 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8006e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e78:	b0b8      	sub	sp, #224	@ 0xe0
 8006e7a:	af00      	add	r7, sp, #0
 8006e7c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e80:	2300      	movs	r3, #0
 8006e82:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e86:	2300      	movs	r3, #0
 8006e88:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e8c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e94:	f002 0401 	and.w	r4, r2, #1
 8006e98:	2500      	movs	r5, #0
 8006e9a:	ea54 0305 	orrs.w	r3, r4, r5
 8006e9e:	d00b      	beq.n	8006eb8 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8006ea0:	4bca      	ldr	r3, [pc, #808]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ea6:	f023 0103 	bic.w	r1, r3, #3
 8006eaa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006eae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006eb0:	4ac6      	ldr	r2, [pc, #792]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006eb2:	430b      	orrs	r3, r1
 8006eb4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006eb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ec0:	f002 0802 	and.w	r8, r2, #2
 8006ec4:	f04f 0900 	mov.w	r9, #0
 8006ec8:	ea58 0309 	orrs.w	r3, r8, r9
 8006ecc:	d00b      	beq.n	8006ee6 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006ece:	4bbf      	ldr	r3, [pc, #764]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006ed0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ed4:	f023 010c 	bic.w	r1, r3, #12
 8006ed8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006edc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ede:	4abb      	ldr	r2, [pc, #748]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006ee0:	430b      	orrs	r3, r1
 8006ee2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006ee6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eee:	f002 0a04 	and.w	sl, r2, #4
 8006ef2:	f04f 0b00 	mov.w	fp, #0
 8006ef6:	ea5a 030b 	orrs.w	r3, sl, fp
 8006efa:	d00b      	beq.n	8006f14 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006efc:	4bb3      	ldr	r3, [pc, #716]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f02:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006f06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f0c:	4aaf      	ldr	r2, [pc, #700]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006f0e:	430b      	orrs	r3, r1
 8006f10:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006f14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f1c:	f002 0308 	and.w	r3, r2, #8
 8006f20:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006f24:	2300      	movs	r3, #0
 8006f26:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006f2a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006f2e:	460b      	mov	r3, r1
 8006f30:	4313      	orrs	r3, r2
 8006f32:	d00b      	beq.n	8006f4c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006f34:	4ba5      	ldr	r3, [pc, #660]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f3a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006f3e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f44:	4aa1      	ldr	r2, [pc, #644]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006f46:	430b      	orrs	r3, r1
 8006f48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006f4c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f54:	f002 0310 	and.w	r3, r2, #16
 8006f58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006f62:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006f66:	460b      	mov	r3, r1
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	d00b      	beq.n	8006f84 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006f6c:	4b97      	ldr	r3, [pc, #604]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006f6e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006f72:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f76:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f7c:	4a93      	ldr	r2, [pc, #588]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006f7e:	430b      	orrs	r3, r1
 8006f80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006f84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f8c:	f002 0320 	and.w	r3, r2, #32
 8006f90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006f94:	2300      	movs	r3, #0
 8006f96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006f9a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	d00b      	beq.n	8006fbc <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8006fa4:	4b89      	ldr	r3, [pc, #548]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006fa6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006faa:	f023 0107 	bic.w	r1, r3, #7
 8006fae:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006fb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006fb4:	4a85      	ldr	r2, [pc, #532]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006fb6:	430b      	orrs	r3, r1
 8006fb8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006fbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc4:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006fc8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006fcc:	2300      	movs	r3, #0
 8006fce:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006fd2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006fd6:	460b      	mov	r3, r1
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	d00b      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006fdc:	4b7b      	ldr	r3, [pc, #492]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fe2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006fe6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006fea:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006fec:	4a77      	ldr	r2, [pc, #476]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8006fee:	430b      	orrs	r3, r1
 8006ff0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006ff4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8006ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ffc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007000:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007004:	2300      	movs	r3, #0
 8007006:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800700a:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800700e:	460b      	mov	r3, r1
 8007010:	4313      	orrs	r3, r2
 8007012:	d00b      	beq.n	800702c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8007014:	4b6d      	ldr	r3, [pc, #436]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007016:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800701a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800701e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007022:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007024:	4a69      	ldr	r2, [pc, #420]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007026:	430b      	orrs	r3, r1
 8007028:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800702c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007034:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8007038:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800703c:	2300      	movs	r3, #0
 800703e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007042:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007046:	460b      	mov	r3, r1
 8007048:	4313      	orrs	r3, r2
 800704a:	d00b      	beq.n	8007064 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 800704c:	4b5f      	ldr	r3, [pc, #380]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800704e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007052:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007056:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800705a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800705c:	4a5b      	ldr	r2, [pc, #364]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800705e:	430b      	orrs	r3, r1
 8007060:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007064:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8007070:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007074:	2300      	movs	r3, #0
 8007076:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800707a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800707e:	460b      	mov	r3, r1
 8007080:	4313      	orrs	r3, r2
 8007082:	d00b      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8007084:	4b51      	ldr	r3, [pc, #324]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800708a:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800708e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007092:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007094:	4a4d      	ldr	r2, [pc, #308]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007096:	430b      	orrs	r3, r1
 8007098:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800709c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a4:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80070a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80070ac:	2300      	movs	r3, #0
 80070ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80070b2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80070b6:	460b      	mov	r3, r1
 80070b8:	4313      	orrs	r3, r2
 80070ba:	d00b      	beq.n	80070d4 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80070bc:	4b43      	ldr	r3, [pc, #268]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80070be:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80070c2:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80070c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80070cc:	4a3f      	ldr	r2, [pc, #252]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80070ce:	430b      	orrs	r3, r1
 80070d0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80070d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80070d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070dc:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80070e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80070e4:	2300      	movs	r3, #0
 80070e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80070ea:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80070ee:	460b      	mov	r3, r1
 80070f0:	4313      	orrs	r3, r2
 80070f2:	d00b      	beq.n	800710c <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80070f4:	4b35      	ldr	r3, [pc, #212]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80070f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070fa:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80070fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007102:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007104:	4a31      	ldr	r2, [pc, #196]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8007106:	430b      	orrs	r3, r1
 8007108:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800710c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007110:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007114:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007118:	67bb      	str	r3, [r7, #120]	@ 0x78
 800711a:	2300      	movs	r3, #0
 800711c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800711e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8007122:	460b      	mov	r3, r1
 8007124:	4313      	orrs	r3, r2
 8007126:	d00c      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8007128:	4b28      	ldr	r3, [pc, #160]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800712a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800712e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007132:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800713a:	4a24      	ldr	r2, [pc, #144]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800713c:	430b      	orrs	r3, r1
 800713e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007142:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800714e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007150:	2300      	movs	r3, #0
 8007152:	677b      	str	r3, [r7, #116]	@ 0x74
 8007154:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007158:	460b      	mov	r3, r1
 800715a:	4313      	orrs	r3, r2
 800715c:	d04f      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800715e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007162:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007166:	2b80      	cmp	r3, #128	@ 0x80
 8007168:	d02d      	beq.n	80071c6 <HAL_RCCEx_PeriphCLKConfig+0x352>
 800716a:	2b80      	cmp	r3, #128	@ 0x80
 800716c:	d827      	bhi.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800716e:	2b60      	cmp	r3, #96	@ 0x60
 8007170:	d02e      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007172:	2b60      	cmp	r3, #96	@ 0x60
 8007174:	d823      	bhi.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007176:	2b40      	cmp	r3, #64	@ 0x40
 8007178:	d006      	beq.n	8007188 <HAL_RCCEx_PeriphCLKConfig+0x314>
 800717a:	2b40      	cmp	r3, #64	@ 0x40
 800717c:	d81f      	bhi.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800717e:	2b00      	cmp	r3, #0
 8007180:	d009      	beq.n	8007196 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8007182:	2b20      	cmp	r3, #32
 8007184:	d011      	beq.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x336>
 8007186:	e01a      	b.n	80071be <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007188:	4b10      	ldr	r3, [pc, #64]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800718a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800718c:	4a0f      	ldr	r2, [pc, #60]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800718e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007192:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8007194:	e01d      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007196:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800719a:	3308      	adds	r3, #8
 800719c:	4618      	mov	r0, r3
 800719e:	f000 fc0d 	bl	80079bc <RCCEx_PLL2_Config>
 80071a2:	4603      	mov	r3, r0
 80071a4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80071a8:	e013      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80071aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071ae:	332c      	adds	r3, #44	@ 0x2c
 80071b0:	4618      	mov	r0, r3
 80071b2:	f000 fc9b 	bl	8007aec <RCCEx_PLL3_Config>
 80071b6:	4603      	mov	r3, r0
 80071b8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80071bc:	e009      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80071c4:	e005      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 80071c6:	bf00      	nop
 80071c8:	e003      	b.n	80071d2 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80071ca:	bf00      	nop
 80071cc:	46020c00 	.word	0x46020c00
        break;
 80071d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071d2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d10d      	bne.n	80071f6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80071da:	4bb6      	ldr	r3, [pc, #728]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80071dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80071e0:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80071e4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80071e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071ec:	4ab1      	ldr	r2, [pc, #708]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80071ee:	430b      	orrs	r3, r1
 80071f0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80071f4:	e003      	b.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071f6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80071fa:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80071fe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007206:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800720a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800720c:	2300      	movs	r3, #0
 800720e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007210:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8007214:	460b      	mov	r3, r1
 8007216:	4313      	orrs	r3, r2
 8007218:	d053      	beq.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800721a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800721e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007222:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007226:	d033      	beq.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8007228:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800722c:	d82c      	bhi.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800722e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007232:	d02f      	beq.n	8007294 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007234:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007238:	d826      	bhi.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800723a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800723e:	d008      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 8007240:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007244:	d820      	bhi.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8007246:	2b00      	cmp	r3, #0
 8007248:	d00a      	beq.n	8007260 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800724a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800724e:	d011      	beq.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x400>
 8007250:	e01a      	b.n	8007288 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007252:	4b98      	ldr	r3, [pc, #608]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007254:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007256:	4a97      	ldr	r2, [pc, #604]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800725c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800725e:	e01a      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007260:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007264:	3308      	adds	r3, #8
 8007266:	4618      	mov	r0, r3
 8007268:	f000 fba8 	bl	80079bc <RCCEx_PLL2_Config>
 800726c:	4603      	mov	r3, r0
 800726e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007272:	e010      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007274:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007278:	332c      	adds	r3, #44	@ 0x2c
 800727a:	4618      	mov	r0, r3
 800727c:	f000 fc36 	bl	8007aec <RCCEx_PLL3_Config>
 8007280:	4603      	mov	r3, r0
 8007282:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8007286:	e006      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007288:	2301      	movs	r3, #1
 800728a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800728e:	e002      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8007290:	bf00      	nop
 8007292:	e000      	b.n	8007296 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8007294:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007296:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800729a:	2b00      	cmp	r3, #0
 800729c:	d10d      	bne.n	80072ba <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800729e:	4b85      	ldr	r3, [pc, #532]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80072a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80072a4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80072a8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80072b0:	4a80      	ldr	r2, [pc, #512]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80072b2:	430b      	orrs	r3, r1
 80072b4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80072b8:	e003      	b.n	80072c2 <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072ba:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80072be:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80072c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ca:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80072ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80072d0:	2300      	movs	r3, #0
 80072d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80072d4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80072d8:	460b      	mov	r3, r1
 80072da:	4313      	orrs	r3, r2
 80072dc:	d046      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80072de:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80072e2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80072e6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80072ea:	d028      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80072ec:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80072f0:	d821      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80072f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072f6:	d022      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80072f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072fc:	d81b      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80072fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007302:	d01c      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007304:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007308:	d815      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 800730a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800730e:	d008      	beq.n	8007322 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 8007310:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007314:	d80f      	bhi.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8007316:	2b00      	cmp	r3, #0
 8007318:	d011      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800731a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800731e:	d00e      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007320:	e009      	b.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007322:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007326:	3308      	adds	r3, #8
 8007328:	4618      	mov	r0, r3
 800732a:	f000 fb47 	bl	80079bc <RCCEx_PLL2_Config>
 800732e:	4603      	mov	r3, r0
 8007330:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007334:	e004      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800733c:	e000      	b.n	8007340 <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 800733e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007340:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10d      	bne.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8007348:	4b5a      	ldr	r3, [pc, #360]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800734a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800734e:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007352:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007356:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800735a:	4a56      	ldr	r2, [pc, #344]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800735c:	430b      	orrs	r3, r1
 800735e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8007362:	e003      	b.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007364:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007368:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800736c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007374:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007378:	65bb      	str	r3, [r7, #88]	@ 0x58
 800737a:	2300      	movs	r3, #0
 800737c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800737e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8007382:	460b      	mov	r3, r1
 8007384:	4313      	orrs	r3, r2
 8007386:	d03f      	beq.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8007388:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800738c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007390:	2b04      	cmp	r3, #4
 8007392:	d81e      	bhi.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8007394:	a201      	add	r2, pc, #4	@ (adr r2, 800739c <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8007396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800739a:	bf00      	nop
 800739c:	080073db 	.word	0x080073db
 80073a0:	080073b1 	.word	0x080073b1
 80073a4:	080073bf 	.word	0x080073bf
 80073a8:	080073db 	.word	0x080073db
 80073ac:	080073db 	.word	0x080073db
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80073b0:	4b40      	ldr	r3, [pc, #256]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80073b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073b4:	4a3f      	ldr	r2, [pc, #252]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80073b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073ba:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80073bc:	e00e      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80073be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80073c2:	332c      	adds	r3, #44	@ 0x2c
 80073c4:	4618      	mov	r0, r3
 80073c6:	f000 fb91 	bl	8007aec <RCCEx_PLL3_Config>
 80073ca:	4603      	mov	r3, r0
 80073cc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80073d0:	e004      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80073d2:	2301      	movs	r3, #1
 80073d4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80073d8:	e000      	b.n	80073dc <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 80073da:	bf00      	nop
    }
    if (ret == HAL_OK)
 80073dc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10d      	bne.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80073e4:	4b33      	ldr	r3, [pc, #204]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80073e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80073ea:	f023 0107 	bic.w	r1, r3, #7
 80073ee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80073f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f6:	4a2f      	ldr	r2, [pc, #188]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80073f8:	430b      	orrs	r3, r1
 80073fa:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80073fe:	e003      	b.n	8007408 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007400:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007404:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8007408:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800740c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007410:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007414:	653b      	str	r3, [r7, #80]	@ 0x50
 8007416:	2300      	movs	r3, #0
 8007418:	657b      	str	r3, [r7, #84]	@ 0x54
 800741a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800741e:	460b      	mov	r3, r1
 8007420:	4313      	orrs	r3, r2
 8007422:	d04d      	beq.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8007424:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007428:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800742c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007430:	d028      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x610>
 8007432:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007436:	d821      	bhi.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007438:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800743c:	d024      	beq.n	8007488 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800743e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007442:	d81b      	bhi.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007444:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007448:	d00e      	beq.n	8007468 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 800744a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800744e:	d815      	bhi.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x608>
 8007450:	2b00      	cmp	r3, #0
 8007452:	d01b      	beq.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x618>
 8007454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007458:	d110      	bne.n	800747c <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800745a:	4b16      	ldr	r3, [pc, #88]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800745c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800745e:	4a15      	ldr	r2, [pc, #84]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007460:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007464:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8007466:	e012      	b.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007468:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800746c:	332c      	adds	r3, #44	@ 0x2c
 800746e:	4618      	mov	r0, r3
 8007470:	f000 fb3c 	bl	8007aec <RCCEx_PLL3_Config>
 8007474:	4603      	mov	r3, r0
 8007476:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800747a:	e008      	b.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007482:	e004      	b.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007484:	bf00      	nop
 8007486:	e002      	b.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8007488:	bf00      	nop
 800748a:	e000      	b.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 800748c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800748e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007492:	2b00      	cmp	r3, #0
 8007494:	d110      	bne.n	80074b8 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8007496:	4b07      	ldr	r3, [pc, #28]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8007498:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800749c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80074a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80074a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074a8:	4a02      	ldr	r2, [pc, #8]	@ (80074b4 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80074aa:	430b      	orrs	r3, r1
 80074ac:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80074b0:	e006      	b.n	80074c0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80074b2:	bf00      	nop
 80074b4:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80074bc:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80074c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80074c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c8:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80074cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074ce:	2300      	movs	r3, #0
 80074d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074d2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80074d6:	460b      	mov	r3, r1
 80074d8:	4313      	orrs	r3, r2
 80074da:	f000 80b5 	beq.w	8007648 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80074de:	2300      	movs	r3, #0
 80074e0:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80074e4:	4b9d      	ldr	r3, [pc, #628]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80074e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074ea:	f003 0304 	and.w	r3, r3, #4
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d113      	bne.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80074f2:	4b9a      	ldr	r3, [pc, #616]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80074f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80074f8:	4a98      	ldr	r2, [pc, #608]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80074fa:	f043 0304 	orr.w	r3, r3, #4
 80074fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8007502:	4b96      	ldr	r3, [pc, #600]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007504:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007508:	f003 0304 	and.w	r3, r3, #4
 800750c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007510:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8007514:	2301      	movs	r3, #1
 8007516:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800751a:	4b91      	ldr	r3, [pc, #580]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800751c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800751e:	4a90      	ldr	r2, [pc, #576]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8007520:	f043 0301 	orr.w	r3, r3, #1
 8007524:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007526:	f7fa f807 	bl	8001538 <HAL_GetTick>
 800752a:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800752e:	e00b      	b.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007530:	f7fa f802 	bl	8001538 <HAL_GetTick>
 8007534:	4602      	mov	r2, r0
 8007536:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800753a:	1ad3      	subs	r3, r2, r3
 800753c:	2b02      	cmp	r3, #2
 800753e:	d903      	bls.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8007540:	2303      	movs	r3, #3
 8007542:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007546:	e005      	b.n	8007554 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8007548:	4b85      	ldr	r3, [pc, #532]	@ (8007760 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800754a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800754c:	f003 0301 	and.w	r3, r3, #1
 8007550:	2b00      	cmp	r3, #0
 8007552:	d0ed      	beq.n	8007530 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8007554:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007558:	2b00      	cmp	r3, #0
 800755a:	d165      	bne.n	8007628 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800755c:	4b7f      	ldr	r3, [pc, #508]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800755e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007562:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007566:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 800756a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800756e:	2b00      	cmp	r3, #0
 8007570:	d023      	beq.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x746>
 8007572:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007576:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 800757a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800757e:	4293      	cmp	r3, r2
 8007580:	d01b      	beq.n	80075ba <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007582:	4b76      	ldr	r3, [pc, #472]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007584:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007588:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800758c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007590:	4b72      	ldr	r3, [pc, #456]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007592:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007596:	4a71      	ldr	r2, [pc, #452]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007598:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800759c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80075a0:	4b6e      	ldr	r3, [pc, #440]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80075a2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075a6:	4a6d      	ldr	r2, [pc, #436]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80075a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80075ac:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80075b0:	4a6a      	ldr	r2, [pc, #424]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80075b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80075ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d019      	beq.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075c6:	f7f9 ffb7 	bl	8001538 <HAL_GetTick>
 80075ca:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ce:	e00d      	b.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075d0:	f7f9 ffb2 	bl	8001538 <HAL_GetTick>
 80075d4:	4602      	mov	r2, r0
 80075d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80075da:	1ad2      	subs	r2, r2, r3
 80075dc:	f241 3388 	movw	r3, #5000	@ 0x1388
 80075e0:	429a      	cmp	r2, r3
 80075e2:	d903      	bls.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 80075e4:	2303      	movs	r3, #3
 80075e6:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 80075ea:	e006      	b.n	80075fa <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ec:	4b5b      	ldr	r3, [pc, #364]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80075ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80075f2:	f003 0302 	and.w	r3, r3, #2
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d0ea      	beq.n	80075d0 <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 80075fa:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d10d      	bne.n	800761e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8007602:	4b56      	ldr	r3, [pc, #344]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007604:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007608:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800760c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007610:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007614:	4a51      	ldr	r2, [pc, #324]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007616:	430b      	orrs	r3, r1
 8007618:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800761c:	e008      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800761e:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007622:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8007626:	e003      	b.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007628:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800762c:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007630:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8007634:	2b01      	cmp	r3, #1
 8007636:	d107      	bne.n	8007648 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007638:	4b48      	ldr	r3, [pc, #288]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 800763a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800763e:	4a47      	ldr	r2, [pc, #284]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007640:	f023 0304 	bic.w	r3, r3, #4
 8007644:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8007648:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8007654:	643b      	str	r3, [r7, #64]	@ 0x40
 8007656:	2300      	movs	r3, #0
 8007658:	647b      	str	r3, [r7, #68]	@ 0x44
 800765a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800765e:	460b      	mov	r3, r1
 8007660:	4313      	orrs	r3, r2
 8007662:	d042      	beq.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8007664:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007668:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800766c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007670:	d022      	beq.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8007672:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007676:	d81b      	bhi.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007678:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800767c:	d011      	beq.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x82e>
 800767e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007682:	d815      	bhi.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8007684:	2b00      	cmp	r3, #0
 8007686:	d019      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x848>
 8007688:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800768c:	d110      	bne.n	80076b0 <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800768e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007692:	3308      	adds	r3, #8
 8007694:	4618      	mov	r0, r3
 8007696:	f000 f991 	bl	80079bc <RCCEx_PLL2_Config>
 800769a:	4603      	mov	r3, r0
 800769c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80076a0:	e00d      	b.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80076a2:	4b2e      	ldr	r3, [pc, #184]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80076a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a6:	4a2d      	ldr	r2, [pc, #180]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80076a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80076ac:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80076ae:	e006      	b.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80076b0:	2301      	movs	r3, #1
 80076b2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80076b6:	e002      	b.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80076b8:	bf00      	nop
 80076ba:	e000      	b.n	80076be <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 80076bc:	bf00      	nop
    }
    if (ret == HAL_OK)
 80076be:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10d      	bne.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 80076c6:	4b25      	ldr	r3, [pc, #148]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80076c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076cc:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80076d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80076d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80076d8:	4a20      	ldr	r2, [pc, #128]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80076da:	430b      	orrs	r3, r1
 80076dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80076e0:	e003      	b.n	80076ea <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076e2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80076e6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80076ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80076ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f2:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80076f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80076f8:	2300      	movs	r3, #0
 80076fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076fc:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8007700:	460b      	mov	r3, r1
 8007702:	4313      	orrs	r3, r2
 8007704:	d032      	beq.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8007706:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800770a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800770e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007712:	d00b      	beq.n	800772c <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8007714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007718:	d804      	bhi.n	8007724 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 800771a:	2b00      	cmp	r3, #0
 800771c:	d008      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800771e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007722:	d007      	beq.n	8007734 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8007724:	2301      	movs	r3, #1
 8007726:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800772a:	e004      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 800772c:	bf00      	nop
 800772e:	e002      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007730:	bf00      	nop
 8007732:	e000      	b.n	8007736 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8007734:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007736:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800773a:	2b00      	cmp	r3, #0
 800773c:	d112      	bne.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800773e:	4b07      	ldr	r3, [pc, #28]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007740:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007744:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007748:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800774c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007750:	4a02      	ldr	r2, [pc, #8]	@ (800775c <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8007752:	430b      	orrs	r3, r1
 8007754:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007758:	e008      	b.n	800776c <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 800775a:	bf00      	nop
 800775c:	46020c00 	.word	0x46020c00
 8007760:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007764:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8007768:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 800776c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007774:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8007778:	633b      	str	r3, [r7, #48]	@ 0x30
 800777a:	2300      	movs	r3, #0
 800777c:	637b      	str	r3, [r7, #52]	@ 0x34
 800777e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8007782:	460b      	mov	r3, r1
 8007784:	4313      	orrs	r3, r2
 8007786:	d019      	beq.n	80077bc <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8007788:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800778c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007790:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007794:	d105      	bne.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007796:	4b88      	ldr	r3, [pc, #544]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800779a:	4a87      	ldr	r2, [pc, #540]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800779c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077a0:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 80077a2:	4b85      	ldr	r3, [pc, #532]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80077a4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80077a8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80077ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80077b4:	4a80      	ldr	r2, [pc, #512]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80077b6:	430b      	orrs	r3, r1
 80077b8:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80077bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077c4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80077c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077ca:	2300      	movs	r3, #0
 80077cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80077ce:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80077d2:	460b      	mov	r3, r1
 80077d4:	4313      	orrs	r3, r2
 80077d6:	d00c      	beq.n	80077f2 <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 80077d8:	4b77      	ldr	r3, [pc, #476]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80077da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80077de:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80077e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077ea:	4973      	ldr	r1, [pc, #460]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80077ec:	4313      	orrs	r3, r2
 80077ee:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 80077f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80077f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077fa:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80077fe:	623b      	str	r3, [r7, #32]
 8007800:	2300      	movs	r3, #0
 8007802:	627b      	str	r3, [r7, #36]	@ 0x24
 8007804:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007808:	460b      	mov	r3, r1
 800780a:	4313      	orrs	r3, r2
 800780c:	d00c      	beq.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800780e:	4b6a      	ldr	r3, [pc, #424]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007810:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007814:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007818:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800781c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007820:	4965      	ldr	r1, [pc, #404]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007822:	4313      	orrs	r3, r2
 8007824:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8007828:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800782c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007830:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007834:	61bb      	str	r3, [r7, #24]
 8007836:	2300      	movs	r3, #0
 8007838:	61fb      	str	r3, [r7, #28]
 800783a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800783e:	460b      	mov	r3, r1
 8007840:	4313      	orrs	r3, r2
 8007842:	d00c      	beq.n	800785e <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007844:	4b5c      	ldr	r3, [pc, #368]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007846:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800784a:	f023 0218 	bic.w	r2, r3, #24
 800784e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007852:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007856:	4958      	ldr	r1, [pc, #352]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007858:	4313      	orrs	r3, r2
 800785a:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800785e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007866:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800786a:	613b      	str	r3, [r7, #16]
 800786c:	2300      	movs	r3, #0
 800786e:	617b      	str	r3, [r7, #20]
 8007870:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007874:	460b      	mov	r3, r1
 8007876:	4313      	orrs	r3, r2
 8007878:	d032      	beq.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800787a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800787e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007882:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007886:	d105      	bne.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007888:	4b4b      	ldr	r3, [pc, #300]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800788a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800788c:	4a4a      	ldr	r2, [pc, #296]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800788e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007892:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8007894:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007898:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800789c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80078a0:	d108      	bne.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80078a2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078a6:	3308      	adds	r3, #8
 80078a8:	4618      	mov	r0, r3
 80078aa:	f000 f887 	bl	80079bc <RCCEx_PLL2_Config>
 80078ae:	4603      	mov	r3, r0
 80078b0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 80078b4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d10d      	bne.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 80078bc:	4b3e      	ldr	r3, [pc, #248]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80078be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80078c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80078c6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078ca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80078ce:	493a      	ldr	r1, [pc, #232]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80078d0:	4313      	orrs	r3, r2
 80078d2:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80078d6:	e003      	b.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078d8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80078dc:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80078e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80078e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80078ec:	60bb      	str	r3, [r7, #8]
 80078ee:	2300      	movs	r3, #0
 80078f0:	60fb      	str	r3, [r7, #12]
 80078f2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80078f6:	460b      	mov	r3, r1
 80078f8:	4313      	orrs	r3, r2
 80078fa:	d03a      	beq.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80078fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007904:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007908:	d00e      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 800790a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800790e:	d815      	bhi.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8007910:	2b00      	cmp	r3, #0
 8007912:	d017      	beq.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8007914:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007918:	d110      	bne.n	800793c <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800791a:	4b27      	ldr	r3, [pc, #156]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 800791c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800791e:	4a26      	ldr	r2, [pc, #152]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007920:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007924:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8007926:	e00e      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007928:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800792c:	3308      	adds	r3, #8
 800792e:	4618      	mov	r0, r3
 8007930:	f000 f844 	bl	80079bc <RCCEx_PLL2_Config>
 8007934:	4603      	mov	r3, r0
 8007936:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800793a:	e004      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 800793c:	2301      	movs	r3, #1
 800793e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8007942:	e000      	b.n	8007946 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8007944:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007946:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10d      	bne.n	800796a <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 800794e:	4b1a      	ldr	r3, [pc, #104]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007954:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007958:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800795c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007960:	4915      	ldr	r1, [pc, #84]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007962:	4313      	orrs	r3, r2
 8007964:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8007968:	e003      	b.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800796a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800796e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8007972:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8007976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797a:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800797e:	603b      	str	r3, [r7, #0]
 8007980:	2300      	movs	r3, #0
 8007982:	607b      	str	r3, [r7, #4]
 8007984:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007988:	460b      	mov	r3, r1
 800798a:	4313      	orrs	r3, r2
 800798c:	d00c      	beq.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800798e:	4b0a      	ldr	r3, [pc, #40]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8007990:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007994:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007998:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800799c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80079a0:	4905      	ldr	r1, [pc, #20]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 80079a2:	4313      	orrs	r3, r2
 80079a4:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80079a8:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 80079ac:	4618      	mov	r0, r3
 80079ae:	37e0      	adds	r7, #224	@ 0xe0
 80079b0:	46bd      	mov	sp, r7
 80079b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80079b6:	bf00      	nop
 80079b8:	46020c00 	.word	0x46020c00

080079bc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80079c4:	4b47      	ldr	r3, [pc, #284]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a46      	ldr	r2, [pc, #280]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 80079ca:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80079ce:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80079d0:	f7f9 fdb2 	bl	8001538 <HAL_GetTick>
 80079d4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079d6:	e008      	b.n	80079ea <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80079d8:	f7f9 fdae 	bl	8001538 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d901      	bls.n	80079ea <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	e077      	b.n	8007ada <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079ea:	4b3e      	ldr	r3, [pc, #248]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d1f0      	bne.n	80079d8 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 80079f6:	4b3b      	ldr	r3, [pc, #236]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 80079f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80079fe:	f023 0303 	bic.w	r3, r3, #3
 8007a02:	687a      	ldr	r2, [r7, #4]
 8007a04:	6811      	ldr	r1, [r2, #0]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	6852      	ldr	r2, [r2, #4]
 8007a0a:	3a01      	subs	r2, #1
 8007a0c:	0212      	lsls	r2, r2, #8
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	4934      	ldr	r1, [pc, #208]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a12:	4313      	orrs	r3, r2
 8007a14:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007a16:	4b33      	ldr	r3, [pc, #204]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a18:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a1a:	4b33      	ldr	r3, [pc, #204]	@ (8007ae8 <RCCEx_PLL2_Config+0x12c>)
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	687a      	ldr	r2, [r7, #4]
 8007a20:	6892      	ldr	r2, [r2, #8]
 8007a22:	3a01      	subs	r2, #1
 8007a24:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007a28:	687a      	ldr	r2, [r7, #4]
 8007a2a:	68d2      	ldr	r2, [r2, #12]
 8007a2c:	3a01      	subs	r2, #1
 8007a2e:	0252      	lsls	r2, r2, #9
 8007a30:	b292      	uxth	r2, r2
 8007a32:	4311      	orrs	r1, r2
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	6912      	ldr	r2, [r2, #16]
 8007a38:	3a01      	subs	r2, #1
 8007a3a:	0412      	lsls	r2, r2, #16
 8007a3c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007a40:	4311      	orrs	r1, r2
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	6952      	ldr	r2, [r2, #20]
 8007a46:	3a01      	subs	r2, #1
 8007a48:	0612      	lsls	r2, r2, #24
 8007a4a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007a4e:	430a      	orrs	r2, r1
 8007a50:	4924      	ldr	r1, [pc, #144]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a52:	4313      	orrs	r3, r2
 8007a54:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007a56:	4b23      	ldr	r3, [pc, #140]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a5a:	f023 020c 	bic.w	r2, r3, #12
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	699b      	ldr	r3, [r3, #24]
 8007a62:	4920      	ldr	r1, [pc, #128]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a64:	4313      	orrs	r3, r2
 8007a66:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007a68:	4b1e      	ldr	r3, [pc, #120]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a1b      	ldr	r3, [r3, #32]
 8007a70:	491c      	ldr	r1, [pc, #112]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8007a76:	4b1b      	ldr	r3, [pc, #108]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a7a:	4a1a      	ldr	r2, [pc, #104]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a7c:	f023 0310 	bic.w	r3, r3, #16
 8007a80:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a82:	4b18      	ldr	r3, [pc, #96]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007a8a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	69d2      	ldr	r2, [r2, #28]
 8007a92:	00d2      	lsls	r2, r2, #3
 8007a94:	4913      	ldr	r1, [pc, #76]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a96:	4313      	orrs	r3, r2
 8007a98:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8007a9a:	4b12      	ldr	r3, [pc, #72]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a9e:	4a11      	ldr	r2, [pc, #68]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007aa0:	f043 0310 	orr.w	r3, r3, #16
 8007aa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8007aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4a0e      	ldr	r2, [pc, #56]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007aac:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007ab0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007ab2:	f7f9 fd41 	bl	8001538 <HAL_GetTick>
 8007ab6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ab8:	e008      	b.n	8007acc <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007aba:	f7f9 fd3d 	bl	8001538 <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d901      	bls.n	8007acc <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e006      	b.n	8007ada <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007acc:	4b05      	ldr	r3, [pc, #20]	@ (8007ae4 <RCCEx_PLL2_Config+0x128>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0f0      	beq.n	8007aba <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007ad8:	2300      	movs	r3, #0

}
 8007ada:	4618      	mov	r0, r3
 8007adc:	3710      	adds	r7, #16
 8007ade:	46bd      	mov	sp, r7
 8007ae0:	bd80      	pop	{r7, pc}
 8007ae2:	bf00      	nop
 8007ae4:	46020c00 	.word	0x46020c00
 8007ae8:	80800000 	.word	0x80800000

08007aec <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007aec:	b580      	push	{r7, lr}
 8007aee:	b084      	sub	sp, #16
 8007af0:	af00      	add	r7, sp, #0
 8007af2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007af4:	4b47      	ldr	r3, [pc, #284]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a46      	ldr	r2, [pc, #280]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007afa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007afe:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007b00:	f7f9 fd1a 	bl	8001538 <HAL_GetTick>
 8007b04:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b06:	e008      	b.n	8007b1a <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007b08:	f7f9 fd16 	bl	8001538 <HAL_GetTick>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	2b02      	cmp	r3, #2
 8007b14:	d901      	bls.n	8007b1a <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e077      	b.n	8007c0a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b1a:	4b3e      	ldr	r3, [pc, #248]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d1f0      	bne.n	8007b08 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007b26:	4b3b      	ldr	r3, [pc, #236]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b2a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007b2e:	f023 0303 	bic.w	r3, r3, #3
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	6811      	ldr	r1, [r2, #0]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	6852      	ldr	r2, [r2, #4]
 8007b3a:	3a01      	subs	r2, #1
 8007b3c:	0212      	lsls	r2, r2, #8
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	4934      	ldr	r1, [pc, #208]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b42:	4313      	orrs	r3, r2
 8007b44:	630b      	str	r3, [r1, #48]	@ 0x30
 8007b46:	4b33      	ldr	r3, [pc, #204]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b4a:	4b33      	ldr	r3, [pc, #204]	@ (8007c18 <RCCEx_PLL3_Config+0x12c>)
 8007b4c:	4013      	ands	r3, r2
 8007b4e:	687a      	ldr	r2, [r7, #4]
 8007b50:	6892      	ldr	r2, [r2, #8]
 8007b52:	3a01      	subs	r2, #1
 8007b54:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	68d2      	ldr	r2, [r2, #12]
 8007b5c:	3a01      	subs	r2, #1
 8007b5e:	0252      	lsls	r2, r2, #9
 8007b60:	b292      	uxth	r2, r2
 8007b62:	4311      	orrs	r1, r2
 8007b64:	687a      	ldr	r2, [r7, #4]
 8007b66:	6912      	ldr	r2, [r2, #16]
 8007b68:	3a01      	subs	r2, #1
 8007b6a:	0412      	lsls	r2, r2, #16
 8007b6c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007b70:	4311      	orrs	r1, r2
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	6952      	ldr	r2, [r2, #20]
 8007b76:	3a01      	subs	r2, #1
 8007b78:	0612      	lsls	r2, r2, #24
 8007b7a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007b7e:	430a      	orrs	r2, r1
 8007b80:	4924      	ldr	r1, [pc, #144]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b82:	4313      	orrs	r3, r2
 8007b84:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8007b86:	4b23      	ldr	r3, [pc, #140]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b8a:	f023 020c 	bic.w	r2, r3, #12
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	699b      	ldr	r3, [r3, #24]
 8007b92:	4920      	ldr	r1, [pc, #128]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b94:	4313      	orrs	r3, r2
 8007b96:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007b98:	4b1e      	ldr	r3, [pc, #120]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007b9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	491c      	ldr	r1, [pc, #112]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007ba6:	4b1b      	ldr	r3, [pc, #108]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007baa:	4a1a      	ldr	r2, [pc, #104]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bac:	f023 0310 	bic.w	r3, r3, #16
 8007bb0:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007bb2:	4b18      	ldr	r3, [pc, #96]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007bba:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	69d2      	ldr	r2, [r2, #28]
 8007bc2:	00d2      	lsls	r2, r2, #3
 8007bc4:	4913      	ldr	r1, [pc, #76]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8007bca:	4b12      	ldr	r3, [pc, #72]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bce:	4a11      	ldr	r2, [pc, #68]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bd0:	f043 0310 	orr.w	r3, r3, #16
 8007bd4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007bd6:	4b0f      	ldr	r3, [pc, #60]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	4a0e      	ldr	r2, [pc, #56]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007be0:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007be2:	f7f9 fca9 	bl	8001538 <HAL_GetTick>
 8007be6:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007be8:	e008      	b.n	8007bfc <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007bea:	f7f9 fca5 	bl	8001538 <HAL_GetTick>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	1ad3      	subs	r3, r2, r3
 8007bf4:	2b02      	cmp	r3, #2
 8007bf6:	d901      	bls.n	8007bfc <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007bf8:	2303      	movs	r3, #3
 8007bfa:	e006      	b.n	8007c0a <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007bfc:	4b05      	ldr	r3, [pc, #20]	@ (8007c14 <RCCEx_PLL3_Config+0x128>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d0f0      	beq.n	8007bea <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007c08:	2300      	movs	r3, #0
}
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	3710      	adds	r7, #16
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	bf00      	nop
 8007c14:	46020c00 	.word	0x46020c00
 8007c18:	80800000 	.word	0x80800000

08007c1c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b084      	sub	sp, #16
 8007c20:	af00      	add	r7, sp, #0
 8007c22:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d101      	bne.n	8007c2e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	e0fb      	b.n	8007e26 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a7f      	ldr	r2, [pc, #508]	@ (8007e30 <HAL_SPI_Init+0x214>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d004      	beq.n	8007c42 <HAL_SPI_Init+0x26>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a7d      	ldr	r2, [pc, #500]	@ (8007e34 <HAL_SPI_Init+0x218>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	e000      	b.n	8007c44 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8007c42:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a78      	ldr	r2, [pc, #480]	@ (8007e30 <HAL_SPI_Init+0x214>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d004      	beq.n	8007c5e <HAL_SPI_Init+0x42>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4a76      	ldr	r2, [pc, #472]	@ (8007e34 <HAL_SPI_Init+0x218>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d105      	bne.n	8007c6a <HAL_SPI_Init+0x4e>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	2b0f      	cmp	r3, #15
 8007c64:	d901      	bls.n	8007c6a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8007c66:	2301      	movs	r3, #1
 8007c68:	e0dd      	b.n	8007e26 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 fbac 	bl	80083c8 <SPI_GetPacketSize>
 8007c70:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	4a6e      	ldr	r2, [pc, #440]	@ (8007e30 <HAL_SPI_Init+0x214>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d004      	beq.n	8007c86 <HAL_SPI_Init+0x6a>
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	4a6c      	ldr	r2, [pc, #432]	@ (8007e34 <HAL_SPI_Init+0x218>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d102      	bne.n	8007c8c <HAL_SPI_Init+0x70>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2b08      	cmp	r3, #8
 8007c8a:	d816      	bhi.n	8007cba <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007c90:	4a69      	ldr	r2, [pc, #420]	@ (8007e38 <HAL_SPI_Init+0x21c>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d00e      	beq.n	8007cb4 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	4a68      	ldr	r2, [pc, #416]	@ (8007e3c <HAL_SPI_Init+0x220>)
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d009      	beq.n	8007cb4 <HAL_SPI_Init+0x98>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a66      	ldr	r2, [pc, #408]	@ (8007e40 <HAL_SPI_Init+0x224>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d004      	beq.n	8007cb4 <HAL_SPI_Init+0x98>
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	4a65      	ldr	r2, [pc, #404]	@ (8007e44 <HAL_SPI_Init+0x228>)
 8007cb0:	4293      	cmp	r3, r2
 8007cb2:	d104      	bne.n	8007cbe <HAL_SPI_Init+0xa2>
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2b10      	cmp	r3, #16
 8007cb8:	d901      	bls.n	8007cbe <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e0b3      	b.n	8007e26 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d106      	bne.n	8007cd8 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cd2:	6878      	ldr	r0, [r7, #4]
 8007cd4:	f7f9 f9e2 	bl	800109c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2202      	movs	r2, #2
 8007cdc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	681a      	ldr	r2, [r3, #0]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f022 0201 	bic.w	r2, r2, #1
 8007cee:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	689b      	ldr	r3, [r3, #8]
 8007cf6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8007cfa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d04:	d119      	bne.n	8007d3a <HAL_SPI_Init+0x11e>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	685b      	ldr	r3, [r3, #4]
 8007d0a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d0e:	d103      	bne.n	8007d18 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d008      	beq.n	8007d2a <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d10c      	bne.n	8007d3a <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8007d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d28:	d107      	bne.n	8007d3a <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d38:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d00f      	beq.n	8007d66 <HAL_SPI_Init+0x14a>
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	2b06      	cmp	r3, #6
 8007d4c:	d90b      	bls.n	8007d66 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	430a      	orrs	r2, r1
 8007d62:	601a      	str	r2, [r3, #0]
 8007d64:	e007      	b.n	8007d76 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007d74:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	69da      	ldr	r2, [r3, #28]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d7e:	431a      	orrs	r2, r3
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	431a      	orrs	r2, r3
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007d88:	ea42 0103 	orr.w	r1, r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	68da      	ldr	r2, [r3, #12]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	430a      	orrs	r2, r1
 8007d96:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007da0:	431a      	orrs	r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007da6:	431a      	orrs	r2, r3
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	699b      	ldr	r3, [r3, #24]
 8007dac:	431a      	orrs	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	695b      	ldr	r3, [r3, #20]
 8007db8:	431a      	orrs	r2, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6a1b      	ldr	r3, [r3, #32]
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	685b      	ldr	r3, [r3, #4]
 8007dc4:	431a      	orrs	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007dca:	431a      	orrs	r2, r3
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	431a      	orrs	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007ddc:	431a      	orrs	r2, r3
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007de2:	ea42 0103 	orr.w	r1, r2, r3
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	430a      	orrs	r2, r1
 8007df0:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	685b      	ldr	r3, [r3, #4]
 8007df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d00a      	beq.n	8007e14 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	68db      	ldr	r3, [r3, #12]
 8007e04:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	430a      	orrs	r2, r1
 8007e12:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2200      	movs	r2, #0
 8007e18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2201      	movs	r2, #1
 8007e20:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 8007e24:	2300      	movs	r3, #0
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3710      	adds	r7, #16
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}
 8007e2e:	bf00      	nop
 8007e30:	46002000 	.word	0x46002000
 8007e34:	56002000 	.word	0x56002000
 8007e38:	40013000 	.word	0x40013000
 8007e3c:	50013000 	.word	0x50013000
 8007e40:	40003800 	.word	0x40003800
 8007e44:	50003800 	.word	0x50003800

08007e48 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b08a      	sub	sp, #40	@ 0x28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	691b      	ldr	r3, [r3, #16]
 8007e56:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	695b      	ldr	r3, [r3, #20]
 8007e5e:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 8007e60:	6a3a      	ldr	r2, [r7, #32]
 8007e62:	69fb      	ldr	r3, [r7, #28]
 8007e64:	4013      	ands	r3, r2
 8007e66:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	689b      	ldr	r3, [r3, #8]
 8007e6e:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 8007e70:	2300      	movs	r3, #0
 8007e72:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8007e7a:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	3330      	adds	r3, #48	@ 0x30
 8007e82:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d010      	beq.n	8007eb0 <HAL_SPI_IRQHandler+0x68>
 8007e8e:	6a3b      	ldr	r3, [r7, #32]
 8007e90:	f003 0308 	and.w	r3, r3, #8
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00b      	beq.n	8007eb0 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	699a      	ldr	r2, [r3, #24]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ea6:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 8007ea8:	6878      	ldr	r0, [r7, #4]
 8007eaa:	f000 f9c9 	bl	8008240 <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8007eae:	e19a      	b.n	80081e6 <HAL_SPI_IRQHandler+0x39e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007eb0:	69bb      	ldr	r3, [r7, #24]
 8007eb2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d113      	bne.n	8007ee2 <HAL_SPI_IRQHandler+0x9a>
 8007eba:	69bb      	ldr	r3, [r7, #24]
 8007ebc:	f003 0320 	and.w	r3, r3, #32
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10e      	bne.n	8007ee2 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d009      	beq.n	8007ee2 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	4798      	blx	r3
    hspi->RxISR(hspi);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	4798      	blx	r3
    handled = 1UL;
 8007ede:	2301      	movs	r3, #1
 8007ee0:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007ee2:	69bb      	ldr	r3, [r7, #24]
 8007ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d10f      	bne.n	8007f0c <HAL_SPI_IRQHandler+0xc4>
 8007eec:	69bb      	ldr	r3, [r7, #24]
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d00a      	beq.n	8007f0c <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d105      	bne.n	8007f0c <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	4798      	blx	r3
    handled = 1UL;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007f0c:	69bb      	ldr	r3, [r7, #24]
 8007f0e:	f003 0320 	and.w	r3, r3, #32
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d10f      	bne.n	8007f36 <HAL_SPI_IRQHandler+0xee>
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	f003 0302 	and.w	r3, r3, #2
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d00a      	beq.n	8007f36 <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 8007f20:	69bb      	ldr	r3, [r7, #24]
 8007f22:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d105      	bne.n	8007f36 <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	4798      	blx	r3
    handled = 1UL;
 8007f32:	2301      	movs	r3, #1
 8007f34:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (handled != 0UL)
 8007f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	f040 814f 	bne.w	80081dc <HAL_SPI_IRQHandler+0x394>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 8007f3e:	69bb      	ldr	r3, [r7, #24]
 8007f40:	f003 0308 	and.w	r3, r3, #8
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	f000 808b 	beq.w	8008060 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	699a      	ldr	r2, [r3, #24]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f042 0208 	orr.w	r2, r2, #8
 8007f58:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	699a      	ldr	r2, [r3, #24]
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	f042 0210 	orr.w	r2, r2, #16
 8007f68:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	699a      	ldr	r2, [r3, #24]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007f78:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	691a      	ldr	r2, [r3, #16]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f022 0208 	bic.w	r2, r2, #8
 8007f88:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	689b      	ldr	r3, [r3, #8]
 8007f90:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d13d      	bne.n	8008014 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 8007f98:	e036      	b.n	8008008 <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	68db      	ldr	r3, [r3, #12]
 8007f9e:	2b0f      	cmp	r3, #15
 8007fa0:	d90b      	bls.n	8007fba <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681a      	ldr	r2, [r3, #0]
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007faa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8007fac:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fb2:	1d1a      	adds	r2, r3, #4
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8007fb8:	e01d      	b.n	8007ff6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	68db      	ldr	r3, [r3, #12]
 8007fbe:	2b07      	cmp	r3, #7
 8007fc0:	d90b      	bls.n	8007fda <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fc6:	68fa      	ldr	r2, [r7, #12]
 8007fc8:	8812      	ldrh	r2, [r2, #0]
 8007fca:	b292      	uxth	r2, r2
 8007fcc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fd2:	1c9a      	adds	r2, r3, #2
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	66da      	str	r2, [r3, #108]	@ 0x6c
 8007fd8:	e00d      	b.n	8007ff6 <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fe6:	7812      	ldrb	r2, [r2, #0]
 8007fe8:	b2d2      	uxtb	r2, r2
 8007fea:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ff0:	1c5a      	adds	r2, r3, #1
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	66da      	str	r2, [r3, #108]	@ 0x6c
        }

        hspi->RxXferCount--;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	3b01      	subs	r3, #1
 8008000:	b29a      	uxth	r2, r3
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      while (hspi->RxXferCount != 0UL)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f8b3 3072 	ldrh.w	r3, [r3, #114]	@ 0x72
 800800e:	b29b      	uxth	r3, r3
 8008010:	2b00      	cmp	r3, #0
 8008012:	d1c2      	bne.n	8007f9a <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8008014:	6878      	ldr	r0, [r7, #4]
 8008016:	f000 f937 	bl	8008288 <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008028:	2b00      	cmp	r3, #0
 800802a:	d003      	beq.n	8008034 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800802c:	6878      	ldr	r0, [r7, #4]
 800802e:	f000 f8fd 	bl	800822c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008032:	e0d8      	b.n	80081e6 <HAL_SPI_IRQHandler+0x39e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 8008034:	7cfb      	ldrb	r3, [r7, #19]
 8008036:	2b05      	cmp	r3, #5
 8008038:	d103      	bne.n	8008042 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 f8ec 	bl	8008218 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 8008040:	e0ce      	b.n	80081e0 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 8008042:	7cfb      	ldrb	r3, [r7, #19]
 8008044:	2b04      	cmp	r3, #4
 8008046:	d103      	bne.n	8008050 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f000 f8db 	bl	8008204 <HAL_SPI_RxCpltCallback>
    return;
 800804e:	e0c7      	b.n	80081e0 <HAL_SPI_IRQHandler+0x398>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 8008050:	7cfb      	ldrb	r3, [r7, #19]
 8008052:	2b03      	cmp	r3, #3
 8008054:	f040 80c4 	bne.w	80081e0 <HAL_SPI_IRQHandler+0x398>
      HAL_SPI_TxCpltCallback(hspi);
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f000 f8c9 	bl	80081f0 <HAL_SPI_TxCpltCallback>
    return;
 800805e:	e0bf      	b.n	80081e0 <HAL_SPI_IRQHandler+0x398>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 8008066:	2b00      	cmp	r3, #0
 8008068:	f000 80bd 	beq.w	80081e6 <HAL_SPI_IRQHandler+0x39e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008072:	2b00      	cmp	r3, #0
 8008074:	d00f      	beq.n	8008096 <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800807c:	f043 0204 	orr.w	r2, r3, #4
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	699a      	ldr	r2, [r3, #24]
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008094:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 8008096:	69bb      	ldr	r3, [r7, #24]
 8008098:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00f      	beq.n	80080c0 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080a6:	f043 0201 	orr.w	r2, r3, #1
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	699a      	ldr	r2, [r3, #24]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80080be:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d00f      	beq.n	80080ea <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080d0:	f043 0208 	orr.w	r2, r3, #8
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	699a      	ldr	r2, [r3, #24]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80080e8:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 80080ea:	69bb      	ldr	r3, [r7, #24]
 80080ec:	f003 0320 	and.w	r3, r3, #32
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d00f      	beq.n	8008114 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80080fa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	699a      	ldr	r2, [r3, #24]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f042 0220 	orr.w	r2, r2, #32
 8008112:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800811a:	2b00      	cmp	r3, #0
 800811c:	d062      	beq.n	80081e4 <HAL_SPI_IRQHandler+0x39c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f022 0201 	bic.w	r2, r2, #1
 800812c:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	691b      	ldr	r3, [r3, #16]
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	6812      	ldr	r2, [r2, #0]
 8008138:	f423 735a 	bic.w	r3, r3, #872	@ 0x368
 800813c:	f023 0303 	bic.w	r3, r3, #3
 8008140:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8008148:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800814c:	d13e      	bne.n	80081cc <HAL_SPI_IRQHandler+0x384>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	689a      	ldr	r2, [r3, #8]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800815c:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008164:	2b00      	cmp	r3, #0
 8008166:	d015      	beq.n	8008194 <HAL_SPI_IRQHandler+0x34c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800816e:	4a1f      	ldr	r2, [pc, #124]	@ (80081ec <HAL_SPI_IRQHandler+0x3a4>)
 8008170:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008178:	4618      	mov	r0, r3
 800817a:	f7fb fce1 	bl	8003b40 <HAL_DMA_Abort_IT>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	d007      	beq.n	8008194 <HAL_SPI_IRQHandler+0x34c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800818a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800819a:	2b00      	cmp	r3, #0
 800819c:	d022      	beq.n	80081e4 <HAL_SPI_IRQHandler+0x39c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081a4:	4a11      	ldr	r2, [pc, #68]	@ (80081ec <HAL_SPI_IRQHandler+0x3a4>)
 80081a6:	66da      	str	r2, [r3, #108]	@ 0x6c
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081ae:	4618      	mov	r0, r3
 80081b0:	f7fb fcc6 	bl	8003b40 <HAL_DMA_Abort_IT>
 80081b4:	4603      	mov	r3, r0
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d014      	beq.n	80081e4 <HAL_SPI_IRQHandler+0x39c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80081c0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80081ca:	e00b      	b.n	80081e4 <HAL_SPI_IRQHandler+0x39c>
        hspi->State = HAL_SPI_STATE_READY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
        HAL_SPI_ErrorCallback(hspi);
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 f829 	bl	800822c <HAL_SPI_ErrorCallback>
    return;
 80081da:	e003      	b.n	80081e4 <HAL_SPI_IRQHandler+0x39c>
    return;
 80081dc:	bf00      	nop
 80081de:	e002      	b.n	80081e6 <HAL_SPI_IRQHandler+0x39e>
    return;
 80081e0:	bf00      	nop
 80081e2:	e000      	b.n	80081e6 <HAL_SPI_IRQHandler+0x39e>
    return;
 80081e4:	bf00      	nop
  }
}
 80081e6:	3728      	adds	r7, #40	@ 0x28
 80081e8:	46bd      	mov	sp, r7
 80081ea:	bd80      	pop	{r7, pc}
 80081ec:	08008255 	.word	0x08008255

080081f0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80081f0:	b480      	push	{r7}
 80081f2:	b083      	sub	sp, #12
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 80081f8:	bf00      	nop
 80081fa:	370c      	adds	r7, #12
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800820c:	bf00      	nop
 800820e:	370c      	adds	r7, #12
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr

08008218 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008218:	b480      	push	{r7}
 800821a:	b083      	sub	sp, #12
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8008220:	bf00      	nop
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr

0800822c <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008234:	bf00      	nop
 8008236:	370c      	adds	r7, #12
 8008238:	46bd      	mov	sp, r7
 800823a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800823e:	4770      	bx	lr

08008240 <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8008240:	b480      	push	{r7}
 8008242:	b083      	sub	sp, #12
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 8008248:	bf00      	nop
 800824a:	370c      	adds	r7, #12
 800824c:	46bd      	mov	sp, r7
 800824e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008252:	4770      	bx	lr

08008254 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008254:	b580      	push	{r7, lr}
 8008256:	b084      	sub	sp, #16
 8008258:	af00      	add	r7, sp, #0
 800825a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008260:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2200      	movs	r2, #0
 8008266:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
  hspi->TxXferCount = (uint16_t) 0UL;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2200      	movs	r2, #0
 800826e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2201      	movs	r2, #1
 8008276:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f7ff ffd6 	bl	800822c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008280:	bf00      	nop
 8008282:	3710      	adds	r7, #16
 8008284:	46bd      	mov	sp, r7
 8008286:	bd80      	pop	{r7, pc}

08008288 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8008288:	b480      	push	{r7}
 800828a:	b085      	sub	sp, #20
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	695b      	ldr	r3, [r3, #20]
 8008296:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	699a      	ldr	r2, [r3, #24]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f042 0208 	orr.w	r2, r2, #8
 80082a6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	699a      	ldr	r2, [r3, #24]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f042 0210 	orr.w	r2, r2, #16
 80082b6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f022 0201 	bic.w	r2, r2, #1
 80082c6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	691b      	ldr	r3, [r3, #16]
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	6812      	ldr	r2, [r2, #0]
 80082d2:	f423 735b 	bic.w	r3, r3, #876	@ 0x36c
 80082d6:	f023 0303 	bic.w	r3, r3, #3
 80082da:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	689a      	ldr	r2, [r3, #8]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80082ea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	2b04      	cmp	r3, #4
 80082f6:	d014      	beq.n	8008322 <SPI_CloseTransfer+0x9a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	f003 0320 	and.w	r3, r3, #32
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d00f      	beq.n	8008322 <SPI_CloseTransfer+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008308:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	699a      	ldr	r2, [r3, #24]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f042 0220 	orr.w	r2, r2, #32
 8008320:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8008328:	b2db      	uxtb	r3, r3
 800832a:	2b03      	cmp	r3, #3
 800832c:	d014      	beq.n	8008358 <SPI_CloseTransfer+0xd0>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008334:	2b00      	cmp	r3, #0
 8008336:	d00f      	beq.n	8008358 <SPI_CloseTransfer+0xd0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800833e:	f043 0204 	orr.w	r2, r3, #4
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	699a      	ldr	r2, [r3, #24]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008356:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800835e:	2b00      	cmp	r3, #0
 8008360:	d00f      	beq.n	8008382 <SPI_CloseTransfer+0xfa>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008368:	f043 0201 	orr.w	r2, r3, #1
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	699a      	ldr	r2, [r3, #24]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008380:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008388:	2b00      	cmp	r3, #0
 800838a:	d00f      	beq.n	80083ac <SPI_CloseTransfer+0x124>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008392:	f043 0208 	orr.w	r2, r3, #8
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	699a      	ldr	r2, [r3, #24]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80083aa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferCount = (uint16_t)0UL;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
}
 80083bc:	bf00      	nop
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c6:	4770      	bx	lr

080083c8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80083c8:	b480      	push	{r7}
 80083ca:	b085      	sub	sp, #20
 80083cc:	af00      	add	r7, sp, #0
 80083ce:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083d4:	095b      	lsrs	r3, r3, #5
 80083d6:	3301      	adds	r3, #1
 80083d8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	68db      	ldr	r3, [r3, #12]
 80083de:	3301      	adds	r3, #1
 80083e0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	3307      	adds	r3, #7
 80083e6:	08db      	lsrs	r3, r3, #3
 80083e8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	fb02 f303 	mul.w	r3, r2, r3
}
 80083f2:	4618      	mov	r0, r3
 80083f4:	3714      	adds	r7, #20
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr

080083fe <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 80083fe:	b480      	push	{r7}
 8008400:	b083      	sub	sp, #12
 8008402:	af00      	add	r7, sp, #0
 8008404:	6078      	str	r0, [r7, #4]
 8008406:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800840e:	b2db      	uxtb	r3, r3
 8008410:	2b01      	cmp	r3, #1
 8008412:	d12e      	bne.n	8008472 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800841a:	2b01      	cmp	r3, #1
 800841c:	d101      	bne.n	8008422 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800841e:	2302      	movs	r3, #2
 8008420:	e028      	b.n	8008474 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2201      	movs	r2, #1
 8008426:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2202      	movs	r2, #2
 800842e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	681a      	ldr	r2, [r3, #0]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	f022 0201 	bic.w	r2, r2, #1
 8008440:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	681a      	ldr	r2, [r3, #0]
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800844e:	ea42 0103 	orr.w	r1, r2, r3
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	689a      	ldr	r2, [r3, #8]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2201      	movs	r2, #1
 8008462:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800846e:	2300      	movs	r3, #0
 8008470:	e000      	b.n	8008474 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 8008472:	2301      	movs	r3, #1
  }
}
 8008474:	4618      	mov	r0, r3
 8008476:	370c      	adds	r7, #12
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr

08008480 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
 8008486:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d101      	bne.n	8008492 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	e049      	b.n	8008526 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008498:	b2db      	uxtb	r3, r3
 800849a:	2b00      	cmp	r3, #0
 800849c:	d106      	bne.n	80084ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2200      	movs	r2, #0
 80084a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084a6:	6878      	ldr	r0, [r7, #4]
 80084a8:	f7f8 fe6a 	bl	8001180 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	2202      	movs	r2, #2
 80084b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	3304      	adds	r3, #4
 80084bc:	4619      	mov	r1, r3
 80084be:	4610      	mov	r0, r2
 80084c0:	f000 f9b6 	bl	8008830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2201      	movs	r2, #1
 80084c8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	2201      	movs	r2, #1
 80084d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2201      	movs	r2, #1
 80084e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2201      	movs	r2, #1
 8008500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3708      	adds	r7, #8
 800852a:	46bd      	mov	sp, r7
 800852c:	bd80      	pop	{r7, pc}

0800852e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b084      	sub	sp, #16
 8008532:	af00      	add	r7, sp, #0
 8008534:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	f003 0302 	and.w	r3, r3, #2
 800854c:	2b00      	cmp	r3, #0
 800854e:	d020      	beq.n	8008592 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f003 0302 	and.w	r3, r3, #2
 8008556:	2b00      	cmp	r3, #0
 8008558:	d01b      	beq.n	8008592 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	f06f 0202 	mvn.w	r2, #2
 8008562:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	699b      	ldr	r3, [r3, #24]
 8008570:	f003 0303 	and.w	r3, r3, #3
 8008574:	2b00      	cmp	r3, #0
 8008576:	d003      	beq.n	8008580 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 f93b 	bl	80087f4 <HAL_TIM_IC_CaptureCallback>
 800857e:	e005      	b.n	800858c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 f92d 	bl	80087e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f93e 	bl	8008808 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	f003 0304 	and.w	r3, r3, #4
 8008598:	2b00      	cmp	r3, #0
 800859a:	d020      	beq.n	80085de <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	f003 0304 	and.w	r3, r3, #4
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d01b      	beq.n	80085de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	f06f 0204 	mvn.w	r2, #4
 80085ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2202      	movs	r2, #2
 80085b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	699b      	ldr	r3, [r3, #24]
 80085bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d003      	beq.n	80085cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085c4:	6878      	ldr	r0, [r7, #4]
 80085c6:	f000 f915 	bl	80087f4 <HAL_TIM_IC_CaptureCallback>
 80085ca:	e005      	b.n	80085d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 f907 	bl	80087e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f000 f918 	bl	8008808 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2200      	movs	r2, #0
 80085dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80085de:	68bb      	ldr	r3, [r7, #8]
 80085e0:	f003 0308 	and.w	r3, r3, #8
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d020      	beq.n	800862a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f003 0308 	and.w	r3, r3, #8
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d01b      	beq.n	800862a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f06f 0208 	mvn.w	r2, #8
 80085fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2204      	movs	r2, #4
 8008600:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	69db      	ldr	r3, [r3, #28]
 8008608:	f003 0303 	and.w	r3, r3, #3
 800860c:	2b00      	cmp	r3, #0
 800860e:	d003      	beq.n	8008618 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008610:	6878      	ldr	r0, [r7, #4]
 8008612:	f000 f8ef 	bl	80087f4 <HAL_TIM_IC_CaptureCallback>
 8008616:	e005      	b.n	8008624 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008618:	6878      	ldr	r0, [r7, #4]
 800861a:	f000 f8e1 	bl	80087e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 f8f2 	bl	8008808 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	f003 0310 	and.w	r3, r3, #16
 8008630:	2b00      	cmp	r3, #0
 8008632:	d020      	beq.n	8008676 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f003 0310 	and.w	r3, r3, #16
 800863a:	2b00      	cmp	r3, #0
 800863c:	d01b      	beq.n	8008676 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f06f 0210 	mvn.w	r2, #16
 8008646:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2208      	movs	r2, #8
 800864c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	69db      	ldr	r3, [r3, #28]
 8008654:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008658:	2b00      	cmp	r3, #0
 800865a:	d003      	beq.n	8008664 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 f8c9 	bl	80087f4 <HAL_TIM_IC_CaptureCallback>
 8008662:	e005      	b.n	8008670 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f000 f8bb 	bl	80087e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 f8cc 	bl	8008808 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2200      	movs	r2, #0
 8008674:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	f003 0301 	and.w	r3, r3, #1
 800867c:	2b00      	cmp	r3, #0
 800867e:	d00c      	beq.n	800869a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f003 0301 	and.w	r3, r3, #1
 8008686:	2b00      	cmp	r3, #0
 8008688:	d007      	beq.n	800869a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f06f 0201 	mvn.w	r2, #1
 8008692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 f899 	bl	80087cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800869a:	68bb      	ldr	r3, [r7, #8]
 800869c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d104      	bne.n	80086ae <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00c      	beq.n	80086c8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d007      	beq.n	80086c8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80086c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 f9be 	bl	8008a44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d00c      	beq.n	80086ec <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d007      	beq.n	80086ec <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80086e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f000 f9b6 	bl	8008a58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80086ec:	68bb      	ldr	r3, [r7, #8]
 80086ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d00c      	beq.n	8008710 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d007      	beq.n	8008710 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f886 	bl	800881c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008710:	68bb      	ldr	r3, [r7, #8]
 8008712:	f003 0320 	and.w	r3, r3, #32
 8008716:	2b00      	cmp	r3, #0
 8008718:	d00c      	beq.n	8008734 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	f003 0320 	and.w	r3, r3, #32
 8008720:	2b00      	cmp	r3, #0
 8008722:	d007      	beq.n	8008734 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f06f 0220 	mvn.w	r2, #32
 800872c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800872e:	6878      	ldr	r0, [r7, #4]
 8008730:	f000 f97e 	bl	8008a30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800873a:	2b00      	cmp	r3, #0
 800873c:	d00c      	beq.n	8008758 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008744:	2b00      	cmp	r3, #0
 8008746:	d007      	beq.n	8008758 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8008750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f000 f98a 	bl	8008a6c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800875e:	2b00      	cmp	r3, #0
 8008760:	d00c      	beq.n	800877c <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008768:	2b00      	cmp	r3, #0
 800876a:	d007      	beq.n	800877c <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8008774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 f982 	bl	8008a80 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00c      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d007      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8008798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 f97a 	bl	8008a94 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00c      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d007      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80087bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 f972 	bl	8008aa8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087c4:	bf00      	nop
 80087c6:	3710      	adds	r7, #16
 80087c8:	46bd      	mov	sp, r7
 80087ca:	bd80      	pop	{r7, pc}

080087cc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80087d4:	bf00      	nop
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80087fc:	bf00      	nop
 80087fe:	370c      	adds	r7, #12
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr

08008808 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008808:	b480      	push	{r7}
 800880a:	b083      	sub	sp, #12
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008810:	bf00      	nop
 8008812:	370c      	adds	r7, #12
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800881c:	b480      	push	{r7}
 800881e:	b083      	sub	sp, #12
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008824:	bf00      	nop
 8008826:	370c      	adds	r7, #12
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008830:	b480      	push	{r7}
 8008832:	b085      	sub	sp, #20
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a6b      	ldr	r2, [pc, #428]	@ (80089f0 <TIM_Base_SetConfig+0x1c0>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d02b      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	4a6a      	ldr	r2, [pc, #424]	@ (80089f4 <TIM_Base_SetConfig+0x1c4>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d027      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008856:	d023      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800885e:	d01f      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	4a65      	ldr	r2, [pc, #404]	@ (80089f8 <TIM_Base_SetConfig+0x1c8>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d01b      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	4a64      	ldr	r2, [pc, #400]	@ (80089fc <TIM_Base_SetConfig+0x1cc>)
 800886c:	4293      	cmp	r3, r2
 800886e:	d017      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	4a63      	ldr	r2, [pc, #396]	@ (8008a00 <TIM_Base_SetConfig+0x1d0>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d013      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	4a62      	ldr	r2, [pc, #392]	@ (8008a04 <TIM_Base_SetConfig+0x1d4>)
 800887c:	4293      	cmp	r3, r2
 800887e:	d00f      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	4a61      	ldr	r2, [pc, #388]	@ (8008a08 <TIM_Base_SetConfig+0x1d8>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d00b      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	4a60      	ldr	r2, [pc, #384]	@ (8008a0c <TIM_Base_SetConfig+0x1dc>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d007      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	4a5f      	ldr	r2, [pc, #380]	@ (8008a10 <TIM_Base_SetConfig+0x1e0>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d003      	beq.n	80088a0 <TIM_Base_SetConfig+0x70>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	4a5e      	ldr	r2, [pc, #376]	@ (8008a14 <TIM_Base_SetConfig+0x1e4>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d108      	bne.n	80088b2 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	68fa      	ldr	r2, [r7, #12]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	4a4e      	ldr	r2, [pc, #312]	@ (80089f0 <TIM_Base_SetConfig+0x1c0>)
 80088b6:	4293      	cmp	r3, r2
 80088b8:	d043      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	4a4d      	ldr	r2, [pc, #308]	@ (80089f4 <TIM_Base_SetConfig+0x1c4>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d03f      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088c8:	d03b      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80088d0:	d037      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	4a48      	ldr	r2, [pc, #288]	@ (80089f8 <TIM_Base_SetConfig+0x1c8>)
 80088d6:	4293      	cmp	r3, r2
 80088d8:	d033      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	4a47      	ldr	r2, [pc, #284]	@ (80089fc <TIM_Base_SetConfig+0x1cc>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d02f      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	4a46      	ldr	r2, [pc, #280]	@ (8008a00 <TIM_Base_SetConfig+0x1d0>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d02b      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4a45      	ldr	r2, [pc, #276]	@ (8008a04 <TIM_Base_SetConfig+0x1d4>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d027      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	4a44      	ldr	r2, [pc, #272]	@ (8008a08 <TIM_Base_SetConfig+0x1d8>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d023      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	4a43      	ldr	r2, [pc, #268]	@ (8008a0c <TIM_Base_SetConfig+0x1dc>)
 80088fe:	4293      	cmp	r3, r2
 8008900:	d01f      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	4a42      	ldr	r2, [pc, #264]	@ (8008a10 <TIM_Base_SetConfig+0x1e0>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d01b      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	4a41      	ldr	r2, [pc, #260]	@ (8008a14 <TIM_Base_SetConfig+0x1e4>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d017      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	4a40      	ldr	r2, [pc, #256]	@ (8008a18 <TIM_Base_SetConfig+0x1e8>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d013      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	4a3f      	ldr	r2, [pc, #252]	@ (8008a1c <TIM_Base_SetConfig+0x1ec>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d00f      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	4a3e      	ldr	r2, [pc, #248]	@ (8008a20 <TIM_Base_SetConfig+0x1f0>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d00b      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4a3d      	ldr	r2, [pc, #244]	@ (8008a24 <TIM_Base_SetConfig+0x1f4>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d007      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	4a3c      	ldr	r2, [pc, #240]	@ (8008a28 <TIM_Base_SetConfig+0x1f8>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d003      	beq.n	8008942 <TIM_Base_SetConfig+0x112>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	4a3b      	ldr	r2, [pc, #236]	@ (8008a2c <TIM_Base_SetConfig+0x1fc>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d108      	bne.n	8008954 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	4313      	orrs	r3, r2
 8008952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	695b      	ldr	r3, [r3, #20]
 800895e:	4313      	orrs	r3, r2
 8008960:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	689a      	ldr	r2, [r3, #8]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	4a1e      	ldr	r2, [pc, #120]	@ (80089f0 <TIM_Base_SetConfig+0x1c0>)
 8008976:	4293      	cmp	r3, r2
 8008978:	d023      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	4a1d      	ldr	r2, [pc, #116]	@ (80089f4 <TIM_Base_SetConfig+0x1c4>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d01f      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	4a22      	ldr	r2, [pc, #136]	@ (8008a10 <TIM_Base_SetConfig+0x1e0>)
 8008986:	4293      	cmp	r3, r2
 8008988:	d01b      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	4a21      	ldr	r2, [pc, #132]	@ (8008a14 <TIM_Base_SetConfig+0x1e4>)
 800898e:	4293      	cmp	r3, r2
 8008990:	d017      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	4a20      	ldr	r2, [pc, #128]	@ (8008a18 <TIM_Base_SetConfig+0x1e8>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d013      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	4a1f      	ldr	r2, [pc, #124]	@ (8008a1c <TIM_Base_SetConfig+0x1ec>)
 800899e:	4293      	cmp	r3, r2
 80089a0:	d00f      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	4a1e      	ldr	r2, [pc, #120]	@ (8008a20 <TIM_Base_SetConfig+0x1f0>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d00b      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	4a1d      	ldr	r2, [pc, #116]	@ (8008a24 <TIM_Base_SetConfig+0x1f4>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d007      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	4a1c      	ldr	r2, [pc, #112]	@ (8008a28 <TIM_Base_SetConfig+0x1f8>)
 80089b6:	4293      	cmp	r3, r2
 80089b8:	d003      	beq.n	80089c2 <TIM_Base_SetConfig+0x192>
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	4a1b      	ldr	r2, [pc, #108]	@ (8008a2c <TIM_Base_SetConfig+0x1fc>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d103      	bne.n	80089ca <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	691a      	ldr	r2, [r3, #16]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f043 0204 	orr.w	r2, r3, #4
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2201      	movs	r2, #1
 80089da:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	601a      	str	r2, [r3, #0]
}
 80089e2:	bf00      	nop
 80089e4:	3714      	adds	r7, #20
 80089e6:	46bd      	mov	sp, r7
 80089e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ec:	4770      	bx	lr
 80089ee:	bf00      	nop
 80089f0:	40012c00 	.word	0x40012c00
 80089f4:	50012c00 	.word	0x50012c00
 80089f8:	40000400 	.word	0x40000400
 80089fc:	50000400 	.word	0x50000400
 8008a00:	40000800 	.word	0x40000800
 8008a04:	50000800 	.word	0x50000800
 8008a08:	40000c00 	.word	0x40000c00
 8008a0c:	50000c00 	.word	0x50000c00
 8008a10:	40013400 	.word	0x40013400
 8008a14:	50013400 	.word	0x50013400
 8008a18:	40014000 	.word	0x40014000
 8008a1c:	50014000 	.word	0x50014000
 8008a20:	40014400 	.word	0x40014400
 8008a24:	50014400 	.word	0x50014400
 8008a28:	40014800 	.word	0x40014800
 8008a2c:	50014800 	.word	0x50014800

08008a30 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b083      	sub	sp, #12
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008a38:	bf00      	nop
 8008a3a:	370c      	adds	r7, #12
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a42:	4770      	bx	lr

08008a44 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a4c:	bf00      	nop
 8008a4e:	370c      	adds	r7, #12
 8008a50:	46bd      	mov	sp, r7
 8008a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a56:	4770      	bx	lr

08008a58 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b083      	sub	sp, #12
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008a60:	bf00      	nop
 8008a62:	370c      	adds	r7, #12
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr

08008a6c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b083      	sub	sp, #12
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8008a74:	bf00      	nop
 8008a76:	370c      	adds	r7, #12
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7e:	4770      	bx	lr

08008a80 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8008a80:	b480      	push	{r7}
 8008a82:	b083      	sub	sp, #12
 8008a84:	af00      	add	r7, sp, #0
 8008a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008a88:	bf00      	nop
 8008a8a:	370c      	adds	r7, #12
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a92:	4770      	bx	lr

08008a94 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008a9c:	bf00      	nop
 8008a9e:	370c      	adds	r7, #12
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b083      	sub	sp, #12
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008ab0:	bf00      	nop
 8008ab2:	370c      	adds	r7, #12
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aba:	4770      	bx	lr

08008abc <memset>:
 8008abc:	4402      	add	r2, r0
 8008abe:	4603      	mov	r3, r0
 8008ac0:	4293      	cmp	r3, r2
 8008ac2:	d100      	bne.n	8008ac6 <memset+0xa>
 8008ac4:	4770      	bx	lr
 8008ac6:	f803 1b01 	strb.w	r1, [r3], #1
 8008aca:	e7f9      	b.n	8008ac0 <memset+0x4>

08008acc <__libc_init_array>:
 8008acc:	b570      	push	{r4, r5, r6, lr}
 8008ace:	4d0d      	ldr	r5, [pc, #52]	@ (8008b04 <__libc_init_array+0x38>)
 8008ad0:	2600      	movs	r6, #0
 8008ad2:	4c0d      	ldr	r4, [pc, #52]	@ (8008b08 <__libc_init_array+0x3c>)
 8008ad4:	1b64      	subs	r4, r4, r5
 8008ad6:	10a4      	asrs	r4, r4, #2
 8008ad8:	42a6      	cmp	r6, r4
 8008ada:	d109      	bne.n	8008af0 <__libc_init_array+0x24>
 8008adc:	4d0b      	ldr	r5, [pc, #44]	@ (8008b0c <__libc_init_array+0x40>)
 8008ade:	2600      	movs	r6, #0
 8008ae0:	4c0b      	ldr	r4, [pc, #44]	@ (8008b10 <__libc_init_array+0x44>)
 8008ae2:	f000 f817 	bl	8008b14 <_init>
 8008ae6:	1b64      	subs	r4, r4, r5
 8008ae8:	10a4      	asrs	r4, r4, #2
 8008aea:	42a6      	cmp	r6, r4
 8008aec:	d105      	bne.n	8008afa <__libc_init_array+0x2e>
 8008aee:	bd70      	pop	{r4, r5, r6, pc}
 8008af0:	f855 3b04 	ldr.w	r3, [r5], #4
 8008af4:	3601      	adds	r6, #1
 8008af6:	4798      	blx	r3
 8008af8:	e7ee      	b.n	8008ad8 <__libc_init_array+0xc>
 8008afa:	f855 3b04 	ldr.w	r3, [r5], #4
 8008afe:	3601      	adds	r6, #1
 8008b00:	4798      	blx	r3
 8008b02:	e7f2      	b.n	8008aea <__libc_init_array+0x1e>
 8008b04:	08008bfc 	.word	0x08008bfc
 8008b08:	08008bfc 	.word	0x08008bfc
 8008b0c:	08008bfc 	.word	0x08008bfc
 8008b10:	08008c00 	.word	0x08008c00

08008b14 <_init>:
 8008b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b16:	bf00      	nop
 8008b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b1a:	bc08      	pop	{r3}
 8008b1c:	469e      	mov	lr, r3
 8008b1e:	4770      	bx	lr

08008b20 <_fini>:
 8008b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b22:	bf00      	nop
 8008b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b26:	bc08      	pop	{r3}
 8008b28:	469e      	mov	lr, r3
 8008b2a:	4770      	bx	lr
