Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 29 16:26:57 2025
| Host         : LAPTOP-PE6S5DGH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              61 |           30 |
| No           | No                    | Yes                    |             108 |           29 |
| No           | Yes                   | No                     |              20 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             260 |          102 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------+-----------------------------+------------------+----------------+--------------+
|   Clock Signal   |                Enable Signal                |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+---------------------------------------------+-----------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   |                                             |                             |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG   | nolabel_line70/timer_east_west[4]_i_1_n_0   | rst_IBUF                    |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG   | nolabel_line70/timer_north_south[4]_i_1_n_0 | rst_IBUF                    |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG   | cc/cnt11[7]_i_1_n_0                         | rst_IBUF                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | cc/cnt12[7]_i_1_n_0                         | rst_IBUF                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | cc/cnt16[7]_i_1_n_0                         | rst_IBUF                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | cc/cnt17[7]_i_1_n_0                         | rst_IBUF                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | cc/cnt19[7]_i_1_n_0                         | rst_IBUF                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | cc/cnt18[7]_i_1_n_0                         | rst_IBUF                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | cc/cnt22[7]_i_1_n_0                         | rst_IBUF                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG   | cc/cnt1[7]_i_1_n_0                          | rst_IBUF                    |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG   | cc/cnt4[7]_i_1_n_0                          | rst_IBUF                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG   | cc/cnt5[7]_i_1_n_0                          | rst_IBUF                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | cc/cnt6[7]_i_1_n_0                          | rst_IBUF                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG   | cc/cnt7[7]_i_1_n_0                          | rst_IBUF                    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG   | cc/cnt9[7]_i_1_n_0                          | rst_IBUF                    |                5 |              8 |         1.60 |
|  div_res_BUFG[1] |                                             | vga_inst/rdn_reg_n_0        |                2 |              8 |         4.00 |
|  div_res_BUFG[1] |                                             | vga_inst/h_count[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  div_res_BUFG[1] | vga_inst/v_count                            | rst_IBUF                    |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG   | cc/clk_1                                    | rst_IBUF                    |               26 |             56 |         2.15 |
|  div_res_BUFG[1] |                                             |                             |               27 |             56 |         2.07 |
|  clk_IBUF_BUFG   | cc/clk_2                                    | rst_IBUF                    |               26 |             80 |         3.08 |
|  clk_IBUF_BUFG   |                                             | rst_IBUF                    |               30 |            110 |         3.67 |
+------------------+---------------------------------------------+-----------------------------+------------------+----------------+--------------+


