// Seed: 2547955968
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_5, id_6;
  assign id_5 = 1'h0;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0
);
  assign id_0 = id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_2 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always_latch id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
