Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Dec 11 13:10:27 2017
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing -file ./report/translator_timing_synth.rpt
| Design       : translator
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 number[0]
                            (input port)
  Destination:            grp_translator_transform_fu_48/val_V_reg_490_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.787ns  (logic 0.000ns (0.000%)  route 0.787ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  number[0] (IN)
                         net (fo=0)                   0.787     0.787    grp_translator_transform_fu_48/number[0]
                         FDRE                                         r  grp_translator_transform_fu_48/val_V_reg_490_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=9, unset)            0.748     0.748    grp_translator_transform_fu_48/ap_clk
                         FDRE                                         r  grp_translator_transform_fu_48/val_V_reg_490_reg[0]/C




