Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Fri Nov  2 09:14:38 2018
| Host             : terminator running 64-bit Ubuntu 16.04.1 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu3eg-sbva484-1-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.188        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.872        |
| Device Static (W)        | 0.317        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 94.0         |
| Junction Temperature (C) | 31.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.056 |        4 |       --- |             --- |
| CLB Logic                |     0.039 |    44393 |       --- |             --- |
|   LUT as Distributed RAM |     0.019 |      658 |     28800 |            2.28 |
|   LUT as Logic           |     0.013 |    12874 |     70560 |           18.25 |
|   LUT as Shift Register  |     0.005 |     1586 |     28800 |            5.51 |
|   Register               |     0.001 |    21895 |    141120 |           15.52 |
|   CARRY8                 |    <0.001 |      336 |      8820 |            3.81 |
|   Others                 |     0.000 |     2582 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      419 |     70560 |            0.59 |
| Signals                  |     0.022 |    33179 |       --- |             --- |
| Block RAM                |     0.019 |     20.5 |       216 |            9.49 |
| DSPs                     |     0.005 |       26 |       360 |            7.22 |
| I/O                      |    <0.001 |        1 |        82 |            1.22 |
| PS8                      |     1.731 |        1 |       --- |             --- |
| Static Power             |     0.317 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.216 |          |           |                 |
| Total                    |     2.188 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.217 |       0.162 |      0.055 |
| Vccint_io       |       0.850 |     0.027 |       0.000 |      0.027 |
| Vccbram         |       0.850 |     0.004 |       0.003 |      0.001 |
| Vccaux          |       1.800 |     0.048 |       0.000 |      0.048 |
| Vccaux_io       |       1.800 |     0.026 |       0.000 |      0.025 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.972 |       0.935 |      0.037 |
| VCC_PSINTLP     |       0.850 |     0.287 |       0.280 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.135 |       0.134 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.192 |       0.187 |      0.005 |
| VCC_PSPLL       |       1.200 |     0.075 |       0.073 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.247 |       0.213 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]            |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     1.872 |
|   dbg_hub                                                                                         |     0.002 |
|     inst                                                                                          |     0.002 |
|       BSCANID.u_xsdbm_id                                                                          |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                      |     0.002 |
|           U_ICON_INTERFACE                                                                        |     0.001 |
|             U_CMD1                                                                                |    <0.001 |
|             U_CMD2                                                                                |    <0.001 |
|             U_CMD3                                                                                |    <0.001 |
|             U_CMD4                                                                                |    <0.001 |
|             U_CMD5                                                                                |    <0.001 |
|             U_CMD6_RD                                                                             |    <0.001 |
|               U_RD_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                                       |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           grhf.rhf                                                                |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           gwhf.whf                                                                |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD6_WR                                                                             |    <0.001 |
|               U_WR_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           grhf.rhf                                                                |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           gwhf.whf                                                                |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD7_CTL                                                                            |    <0.001 |
|             U_CMD7_STAT                                                                           |    <0.001 |
|             U_STATIC_STATUS                                                                       |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                               |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                   |    <0.001 |
|             U_RD_ABORT_FLAG                                                                       |    <0.001 |
|             U_RD_REQ_FLAG                                                                         |    <0.001 |
|             U_TIMER                                                                               |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                           |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                      |    <0.001 |
|         CORE_XSDB.U_ICON                                                                          |    <0.001 |
|           U_CMD                                                                                   |    <0.001 |
|           U_STAT                                                                                  |    <0.001 |
|           U_SYNC                                                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                           |    <0.001 |
|   design_1_i                                                                                      |     1.870 |
|     axi_dma_0                                                                                     |     0.007 |
|       U0                                                                                          |     0.007 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                            |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                 |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                      |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                 |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                  |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.006 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                       |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                      |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                           |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       rst_d1_inst                                                                 |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_MSTR_PCC                                                                            |    <0.001 |
|               I_STRT_STRB_GEN                                                                     |    <0.001 |
|             I_RD_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                     |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       rst_d1_inst                                                                 |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       rst_d1_inst                                                                 |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_gpio_4                                                                                    |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                      |    <0.001 |
|             I_DECODER                                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |    <0.001 |
|         gpio_core_1                                                                               |    <0.001 |
|     axi_smc                                                                                       |     0.041 |
|       inst                                                                                        |     0.041 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.004 |
|           m00_exit                                                                                |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |     0.002 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.018 |
|           m00_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.006 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.002 |
|           s00_mmu                                                                                 |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |     0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s00_nodes                                                                                 |     0.007 |
|           s00_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.002 |
|           s01_mmu                                                                                 |     0.001 |
|             inst                                                                                  |     0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.007 |
|           s01_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     cv_hw_0                                                                                       |     0.020 |
|       inst                                                                                        |     0.020 |
|         cv_hw_CTRL_BUS_s_axi_U                                                                    |    <0.001 |
|         cv_hw_dadd_64ns_6bkb_U1                                                                   |     0.010 |
|           cv_hw_ap_dadd_3_full_dsp_64_u                                                           |     0.010 |
|             U0                                                                                    |     0.010 |
|               i_synth                                                                             |     0.010 |
|                 ADDSUB_OP.ADDSUB                                                                  |     0.010 |
|                   SPEED_OP.LOGIC.OP                                                               |     0.010 |
|                     ALIGN_BLK                                                                     |     0.004 |
|                       ALIGN_SHIFT                                                                 |    <0.001 |
|                         ALIGN_Z_D                                                                 |    <0.001 |
|                           EQ_ZERO                                                                 |    <0.001 |
|                             CARRY_ZERO_DET                                                        |    <0.001 |
|                       FRAC_ADDSUB                                                                 |     0.004 |
|                         DSP_ADD.FRAC_ADDSUB                                                       |     0.004 |
|                           DSP48E1_ADD.DSP48E1_ADD                                                 |     0.004 |
|                           DSP48E1_GEN.DSP48E1_DEL                                                 |    <0.001 |
|                           LOGIC_ADD.ADD_0                                                         |    <0.001 |
|                           LOGIC_ADD.ADD_1                                                         |    <0.001 |
|                       ZERO_DEL                                                                    |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     ALIGN_DIST_0_DEL                                                              |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     A_IP_DELAY                                                                    |     0.001 |
|                       i_pipe                                                                      |     0.001 |
|                     B_IP_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     EXP                                                                           |     0.002 |
|                       A_EXP_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       A_SIGN_DELAY                                                                |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       BMA_EXP_DELAY                                                               |     0.001 |
|                         i_pipe                                                                    |     0.001 |
|                       B_EXP_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       B_SIGN_DELAY                                                                |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       CANCELLATION_DELAY                                                          |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       COND_DET_A                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                              |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|                       COND_DET_B                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                               |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                              |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                              |    <0.001 |
|                           CARRY_ZERO_DET                                                          |    <0.001 |
|                       DET_SIGN_DELAY                                                              |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                                       |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       EXP_OFF.LRG_OVER_NORMAL.LRG_ALMOST_OVER_DELAY                               |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                                          |    <0.001 |
|                       NORMAL_NORM_DIST.ADD_MANT_DELAY                                             |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       NUMB_CMP                                                                    |    <0.001 |
|                         FAST_CMP.CMP_BOT                                                          |    <0.001 |
|                           C_CHAIN                                                                 |    <0.001 |
|                         FAST_CMP.CMP_EQ_TOP                                                       |    <0.001 |
|                           WIDE_AND                                                                |    <0.001 |
|                         FAST_CMP.CMP_TOP                                                          |    <0.001 |
|                           C_CHAIN                                                                 |    <0.001 |
|                       STATE_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       SUB_DELAY                                                                   |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     NORM                                                                          |     0.002 |
|                       LZE                                                                         |    <0.001 |
|                         ENCODE[0].DIST_DEL                                                        |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         ENCODE[1].DIST_DEL                                                        |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         TWO.DIST_DEL                                                              |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                         ZERO_DET_CC_1                                                             |    <0.001 |
|                         ZERO_DET_CC_2.CC                                                          |    <0.001 |
|                       NORM_SHIFT                                                                  |    <0.001 |
|                         MUX_LOOP[2].DEL_SHIFT                                                     |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                       ROUND                                                                       |     0.001 |
|                         DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                          |     0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                           |    <0.001 |
|                         DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                           |    <0.001 |
|                         RND_BIT_GEN                                                               |    <0.001 |
|                           NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                                |    <0.001 |
|                       ZEROS_DELAY                                                                 |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|         cv_hw_dmul_64ns_6cud_U2                                                                   |     0.004 |
|           cv_hw_ap_dmul_3_max_dsp_64_u                                                            |     0.004 |
|             U0                                                                                    |     0.004 |
|               i_synth                                                                             |     0.004 |
|                 MULT.OP                                                                           |     0.004 |
|                   EXP                                                                             |    <0.001 |
|                     COND_DET_A                                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                |    <0.001 |
|                         CARRY_ZERO_DET                                                            |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                               |    <0.001 |
|                     EXP_PRE_RND_DEL                                                               |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     IP_SIGN_DELAY                                                                 |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     SIG_DELAY                                                                     |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     STATE_DELAY                                                                   |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   MULT                                                                            |     0.003 |
|                     DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                              |     0.003 |
|                       DSP0                                                                        |    <0.001 |
|                       DSP1                                                                        |    <0.001 |
|                       DSP2                                                                        |    <0.001 |
|                       DSP3                                                                        |    <0.001 |
|                       DSP4                                                                        |    <0.001 |
|                       DSP5                                                                        |    <0.001 |
|                       DSP6                                                                        |    <0.001 |
|                       DSP7                                                                        |    <0.001 |
|                       DSP8                                                                        |    <0.001 |
|                       FULL_MAX_USAGE.DSP9                                                         |    <0.001 |
|                       P_0_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ZD1_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ZD2_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                   OP                                                                              |    <0.001 |
|                   R_AND_R                                                                         |     0.001 |
|                     LOGIC.R_AND_R                                                                 |     0.001 |
|                       DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                            |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                             |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                             |    <0.001 |
|                       RND_BIT_GEN                                                                 |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                       |    <0.001 |
|         cv_hw_dmul_64ns_6cud_U3                                                                   |     0.004 |
|           cv_hw_ap_dmul_3_max_dsp_64_u                                                            |     0.003 |
|             U0                                                                                    |     0.003 |
|               i_synth                                                                             |     0.003 |
|                 MULT.OP                                                                           |     0.003 |
|                   EXP                                                                             |    <0.001 |
|                     COND_DET_A                                                                    |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                                |    <0.001 |
|                         CARRY_ZERO_DET                                                            |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                               |    <0.001 |
|                     EXP_PRE_RND_DEL                                                               |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     IP_SIGN_DELAY                                                                 |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     SIG_DELAY                                                                     |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     STATE_DELAY                                                                   |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   MULT                                                                            |     0.002 |
|                     DSP48E1_SPD_DBL_VARIANT.FIX_MULT                                              |     0.002 |
|                       DSP0                                                                        |    <0.001 |
|                       DSP1                                                                        |    <0.001 |
|                       DSP2                                                                        |    <0.001 |
|                       DSP3                                                                        |    <0.001 |
|                       DSP4                                                                        |    <0.001 |
|                       DSP5                                                                        |    <0.001 |
|                       DSP6                                                                        |    <0.001 |
|                       DSP7                                                                        |    <0.001 |
|                       DSP8                                                                        |    <0.001 |
|                       FULL_MAX_USAGE.DSP9                                                         |    <0.001 |
|                       P_0_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ZD1_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                       ZD2_DEL                                                                     |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                   OP                                                                              |    <0.001 |
|                   R_AND_R                                                                         |    <0.001 |
|                     LOGIC.R_AND_R                                                                 |    <0.001 |
|                       DSP48_E1.DSP48E1_ADD.DSP48E1_ADD                                            |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_0                                             |    <0.001 |
|                       DSP48_E1.DSP_LOGIC_ADDERS.RND_1                                             |    <0.001 |
|                       RND_BIT_GEN                                                                 |    <0.001 |
|                         NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                       |    <0.001 |
|         cv_hw_mul_mul_16neOg_U6                                                                   |    <0.001 |
|           cv_hw_mul_mul_16neOg_DSP48_0_U                                                          |    <0.001 |
|         cv_hw_sitodp_32nsdEe_U4                                                                   |    <0.001 |
|           cv_hw_ap_sitodp_2_no_dsp_32_u                                                           |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               i_synth                                                                             |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                                              |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                                         |    <0.001 |
|                   LZE                                                                             |    <0.001 |
|                     A_Z_DET                                                                       |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     ENCODE[0].DIST_DEL                                                            |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     ENCODE[0].MUX_0                                                               |    <0.001 |
|                       OP_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     ENCODE[0].MUX_Z                                                               |    <0.001 |
|                       OP_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     ZERO_DET_CC_1                                                                 |    <0.001 |
|                     ZERO_DET_CC_2.CC                                                              |    <0.001 |
|                   NORM_SHIFT                                                                      |    <0.001 |
|                     MUX_LOOP[0].DEL_SHIFT                                                         |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   OP                                                                              |    <0.001 |
|                   ROUND                                                                           |    <0.001 |
|                     LOGIC.RND1                                                                    |    <0.001 |
|                     LOGIC.RND2                                                                    |    <0.001 |
|                     RND_BIT_GEN                                                                   |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                         |     0.000 |
|         cv_hw_sitodp_32nsdEe_U5                                                                   |    <0.001 |
|           cv_hw_ap_sitodp_2_no_dsp_32_u                                                           |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               i_synth                                                                             |    <0.001 |
|                 FIX_TO_FLT_OP.SPD.OP                                                              |    <0.001 |
|                   FIXED_DATA_SIGNED.M_ABS                                                         |    <0.001 |
|                   LZE                                                                             |    <0.001 |
|                     A_Z_DET                                                                       |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     ENCODE[0].DIST_DEL                                                            |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                     ENCODE[0].MUX_0                                                               |    <0.001 |
|                       OP_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     ENCODE[0].MUX_Z                                                               |    <0.001 |
|                       OP_DEL                                                                      |    <0.001 |
|                         i_pipe                                                                    |    <0.001 |
|                     ZERO_DET_CC_1                                                                 |    <0.001 |
|                     ZERO_DET_CC_2.CC                                                              |    <0.001 |
|                   NORM_SHIFT                                                                      |    <0.001 |
|                     MUX_LOOP[0].DEL_SHIFT                                                         |    <0.001 |
|                       i_pipe                                                                      |    <0.001 |
|                   OP                                                                              |    <0.001 |
|                   ROUND                                                                           |    <0.001 |
|                     LOGIC.RND1                                                                    |    <0.001 |
|                     LOGIC.RND2                                                                    |    <0.001 |
|                     RND_BIT_GEN                                                                   |     0.000 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                         |     0.000 |
|     ila_0                                                                                         |     0.020 |
|       inst                                                                                        |     0.020 |
|         ila_core_inst                                                                             |     0.020 |
|           ila_trace_memory_inst                                                                   |     0.006 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.006 |
|               inst_blk_mem_gen                                                                    |     0.006 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                              |     0.006 |
|                   valid.cstr                                                                      |     0.006 |
|                     ramloop[0].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[1].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[2].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[3].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[4].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[5].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|           u_ila_cap_ctrl                                                                          |    <0.001 |
|             U_CDONE                                                                               |    <0.001 |
|             U_NS0                                                                                 |    <0.001 |
|             U_NS1                                                                                 |    <0.001 |
|             u_cap_addrgen                                                                         |    <0.001 |
|               U_CMPRESET                                                                          |    <0.001 |
|               u_cap_sample_counter                                                                |    <0.001 |
|                 U_SCE                                                                             |    <0.001 |
|                 U_SCMPCE                                                                          |    <0.001 |
|                 U_SCRST                                                                           |    <0.001 |
|                 u_scnt_cmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|               u_cap_window_counter                                                                |    <0.001 |
|                 U_WCE                                                                             |    <0.001 |
|                 U_WHCMPCE                                                                         |    <0.001 |
|                 U_WLCMPCE                                                                         |    <0.001 |
|                 u_wcnt_hcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 u_wcnt_lcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|           u_ila_regs                                                                              |     0.007 |
|             MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[24].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[25].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[26].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[27].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[28].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[29].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[30].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[31].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[32].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[33].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[34].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[35].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[36].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[37].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[38].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[39].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[40].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[41].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[42].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[43].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|             U_XSDB_SLAVE                                                                          |     0.001 |
|             reg_15                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_16                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_17                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_18                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_19                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_1a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_6                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_7                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_8                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_80                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_81                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_82                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_83                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_84                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_85                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_887                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_88d                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_890                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_9                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_srl_fff                                                                           |    <0.001 |
|             reg_stream_ffd                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_stream_ffe                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|           u_ila_reset_ctrl                                                                        |    <0.001 |
|             arm_detection_inst                                                                    |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|             halt_detection_inst                                                                   |    <0.001 |
|           u_trig                                                                                  |     0.004 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             U_TM                                                                                  |     0.003 |
|               N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[24].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[25].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[26].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[27].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[28].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[29].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[30].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[31].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[32].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[33].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[34].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[35].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[36].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[37].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[38].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[39].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[40].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[41].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[42].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[43].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|           xsdb_memory_read_inst                                                                   |    <0.001 |
|     ila_1                                                                                         |     0.018 |
|       inst                                                                                        |     0.018 |
|         ila_core_inst                                                                             |     0.018 |
|           ila_trace_memory_inst                                                                   |     0.006 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.006 |
|               inst_blk_mem_gen                                                                    |     0.006 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                              |     0.006 |
|                   valid.cstr                                                                      |     0.006 |
|                     ramloop[0].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[1].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[2].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[3].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[4].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[5].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|           u_ila_cap_ctrl                                                                          |    <0.001 |
|             U_CDONE                                                                               |    <0.001 |
|             U_NS0                                                                                 |    <0.001 |
|             U_NS1                                                                                 |    <0.001 |
|             u_cap_addrgen                                                                         |    <0.001 |
|               U_CMPRESET                                                                          |    <0.001 |
|               u_cap_sample_counter                                                                |    <0.001 |
|                 U_SCE                                                                             |    <0.001 |
|                 U_SCMPCE                                                                          |    <0.001 |
|                 U_SCRST                                                                           |    <0.001 |
|                 u_scnt_cmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|               u_cap_window_counter                                                                |    <0.001 |
|                 U_WCE                                                                             |    <0.001 |
|                 U_WHCMPCE                                                                         |    <0.001 |
|                 U_WLCMPCE                                                                         |    <0.001 |
|                 u_wcnt_hcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 u_wcnt_lcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|           u_ila_regs                                                                              |     0.007 |
|             MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[19].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[20].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[21].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[22].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[23].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[24].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[25].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[26].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[27].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[28].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[29].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[30].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[31].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[32].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[33].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[34].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[35].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[36].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[37].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[38].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[39].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[40].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[41].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[42].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[43].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|             U_XSDB_SLAVE                                                                          |     0.001 |
|             reg_15                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_16                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_17                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_18                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_19                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_1a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_6                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_7                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_8                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_80                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_81                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_82                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_83                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_84                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_85                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_887                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_88d                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_890                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_9                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_srl_fff                                                                           |    <0.001 |
|             reg_stream_ffd                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_stream_ffe                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|           u_ila_reset_ctrl                                                                        |    <0.001 |
|             arm_detection_inst                                                                    |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|             halt_detection_inst                                                                   |    <0.001 |
|           u_trig                                                                                  |     0.003 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             U_TM                                                                                  |     0.003 |
|               N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[19].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[20].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[21].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[22].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[23].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[24].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[25].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[26].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[27].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[28].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[29].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[30].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[31].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[32].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[33].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[34].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[35].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[36].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[37].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[38].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[39].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[40].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[41].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[42].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[43].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|           xsdb_memory_read_inst                                                                   |    <0.001 |
|     ila_2                                                                                         |     0.011 |
|       inst                                                                                        |     0.011 |
|         ila_core_inst                                                                             |     0.011 |
|           ila_trace_memory_inst                                                                   |     0.003 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.003 |
|               inst_blk_mem_gen                                                                    |     0.003 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                              |     0.003 |
|                   valid.cstr                                                                      |     0.003 |
|                     ramloop[0].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[1].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[2].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|           u_ila_cap_ctrl                                                                          |    <0.001 |
|             U_CDONE                                                                               |    <0.001 |
|             U_NS0                                                                                 |    <0.001 |
|             U_NS1                                                                                 |    <0.001 |
|             u_cap_addrgen                                                                         |    <0.001 |
|               U_CMPRESET                                                                          |    <0.001 |
|               u_cap_sample_counter                                                                |    <0.001 |
|                 U_SCE                                                                             |    <0.001 |
|                 U_SCMPCE                                                                          |    <0.001 |
|                 U_SCRST                                                                           |    <0.001 |
|                 u_scnt_cmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|               u_cap_window_counter                                                                |    <0.001 |
|                 U_WCE                                                                             |    <0.001 |
|                 U_WHCMPCE                                                                         |    <0.001 |
|                 U_WLCMPCE                                                                         |    <0.001 |
|                 u_wcnt_hcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 u_wcnt_lcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|           u_ila_regs                                                                              |     0.004 |
|             MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|             U_XSDB_SLAVE                                                                          |    <0.001 |
|             reg_15                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_16                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_17                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_18                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_19                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_1a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_6                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_7                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_8                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_80                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_81                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_82                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_83                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_84                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_85                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_887                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_88d                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_890                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_9                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_srl_fff                                                                           |    <0.001 |
|             reg_stream_ffd                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_stream_ffe                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|           u_ila_reset_ctrl                                                                        |    <0.001 |
|             arm_detection_inst                                                                    |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|             halt_detection_inst                                                                   |    <0.001 |
|           u_trig                                                                                  |     0.002 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             U_TM                                                                                  |     0.002 |
|               N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|           xsdb_memory_read_inst                                                                   |    <0.001 |
|     ila_4                                                                                         |     0.012 |
|       inst                                                                                        |     0.012 |
|         ila_core_inst                                                                             |     0.012 |
|           ila_trace_memory_inst                                                                   |     0.003 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                              |     0.003 |
|               inst_blk_mem_gen                                                                    |     0.003 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                              |     0.003 |
|                   valid.cstr                                                                      |     0.003 |
|                     ramloop[0].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[1].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[2].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|                     ramloop[3].ram.r                                                              |    <0.001 |
|                       prim_noinit.ram                                                             |    <0.001 |
|           u_ila_cap_ctrl                                                                          |    <0.001 |
|             U_CDONE                                                                               |    <0.001 |
|             U_NS0                                                                                 |    <0.001 |
|             U_NS1                                                                                 |    <0.001 |
|             u_cap_addrgen                                                                         |    <0.001 |
|               U_CMPRESET                                                                          |    <0.001 |
|               u_cap_sample_counter                                                                |    <0.001 |
|                 U_SCE                                                                             |    <0.001 |
|                 U_SCMPCE                                                                          |    <0.001 |
|                 U_SCRST                                                                           |    <0.001 |
|                 u_scnt_cmp                                                                        |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|               u_cap_window_counter                                                                |    <0.001 |
|                 U_WCE                                                                             |    <0.001 |
|                 U_WHCMPCE                                                                         |    <0.001 |
|                 U_WLCMPCE                                                                         |    <0.001 |
|                 u_wcnt_hcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 u_wcnt_lcmp                                                                       |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|           u_ila_regs                                                                              |     0.004 |
|             MU_SRL[0].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[10].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[11].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[12].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[13].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[14].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[15].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[16].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[17].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[18].mu_srl_reg                                                                 |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[4].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[5].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[6].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[7].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[8].mu_srl_reg                                                                  |    <0.001 |
|             MU_SRL[9].mu_srl_reg                                                                  |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                                  |    <0.001 |
|             U_XSDB_SLAVE                                                                          |    <0.001 |
|             reg_15                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_16                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_17                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_18                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_19                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_1a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_6                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_7                                                                                 |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_8                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_80                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_81                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_82                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_83                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_84                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_85                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_887                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_88d                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_890                                                                               |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_9                                                                                 |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|             reg_srl_fff                                                                           |    <0.001 |
|             reg_stream_ffd                                                                        |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                  |    <0.001 |
|             reg_stream_ffe                                                                        |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                |    <0.001 |
|           u_ila_reset_ctrl                                                                        |    <0.001 |
|             arm_detection_inst                                                                    |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                            |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                           |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                                          |    <0.001 |
|             halt_detection_inst                                                                   |    <0.001 |
|           u_trig                                                                                  |     0.002 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                        |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                             |    <0.001 |
|                 DUT                                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                    |    <0.001 |
|                     u_srlA                                                                        |    <0.001 |
|                     u_srlB                                                                        |    <0.001 |
|                     u_srlC                                                                        |    <0.001 |
|                     u_srlD                                                                        |    <0.001 |
|             U_TM                                                                                  |     0.002 |
|               N_DDR_MODE.G_NMU[0].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[10].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[11].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[12].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[13].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[14].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[15].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[16].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[17].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[18].U_M                                                            |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[4].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[5].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[6].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[7].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[8].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|               N_DDR_MODE.G_NMU[9].U_M                                                             |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|                   DUT                                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                       u_srlA                                                                      |    <0.001 |
|                       u_srlB                                                                      |    <0.001 |
|                       u_srlC                                                                      |    <0.001 |
|                       u_srlD                                                                      |    <0.001 |
|           xsdb_memory_read_inst                                                                   |    <0.001 |
|     ps8_0_axi_periph                                                                              |     0.008 |
|       s00_couplers                                                                                |     0.007 |
|         auto_ds                                                                                   |     0.005 |
|           inst                                                                                    |     0.005 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |     0.005 |
|               USE_READ.read_addr_inst                                                             |     0.002 |
|                 cmd_queue                                                                         |     0.001 |
|                   inst                                                                            |     0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_READ.read_data_inst                                                             |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                           |     0.002 |
|                 USE_B_CHANNEL.cmd_b_queue                                                         |    <0.001 |
|                   inst                                                                            |    <0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|                 cmd_queue                                                                         |     0.001 |
|                   inst                                                                            |     0.001 |
|                     fifo_gen_inst                                                                 |    <0.001 |
|                       inst_fifo_gen                                                               |    <0.001 |
|                         gconvfifo.rf                                                              |    <0.001 |
|                           grf.rf                                                                  |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                               gr1.gr1_int.rfwft                                                   |    <0.001 |
|                               grss.rsts                                                           |    <0.001 |
|                               rpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                               gwss.wsts                                                           |    <0.001 |
|                               wpntr                                                               |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                               gdm.dm_gen.dm                                                       |    <0.001 |
|                                 RAM_reg_0_31_0_5                                                  |    <0.001 |
|                                 RAM_reg_0_31_12_17                                                |    <0.001 |
|                                 RAM_reg_0_31_6_11                                                 |    <0.001 |
|                             rstblk                                                                |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |    <0.001 |
|               USE_WRITE.write_data_inst                                                           |    <0.001 |
|         auto_pc                                                                                   |     0.003 |
|           inst                                                                                    |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                  |     0.003 |
|               RD.ar_channel_0                                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               RD.r_channel_0                                                                      |    <0.001 |
|                 rd_data_fifo_0                                                                    |    <0.001 |
|                 transaction_fifo_0                                                                |    <0.001 |
|               SI_REG                                                                              |    <0.001 |
|                 ar.ar_pipe                                                                        |    <0.001 |
|                 aw.aw_pipe                                                                        |    <0.001 |
|                 b.b_pipe                                                                          |    <0.001 |
|                 r.r_pipe                                                                          |    <0.001 |
|               WR.aw_channel_0                                                                     |    <0.001 |
|                 aw_cmd_fsm_0                                                                      |    <0.001 |
|                 cmd_translator_0                                                                  |    <0.001 |
|                   incr_cmd_0                                                                      |    <0.001 |
|                   wrap_cmd_0                                                                      |    <0.001 |
|               WR.b_channel_0                                                                      |    <0.001 |
|                 bid_fifo_0                                                                        |    <0.001 |
|                 bresp_fifo_0                                                                      |    <0.001 |
|       xbar                                                                                        |    <0.001 |
|         inst                                                                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                |    <0.001 |
|             addr_arbiter_inst                                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                          |    <0.001 |
|             reg_slice_r                                                                           |    <0.001 |
|             splitter_ar                                                                           |    <0.001 |
|             splitter_aw                                                                           |    <0.001 |
|     rst_ps8_0_100M                                                                                |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     zynq_ultra_ps_e_0                                                                             |     1.732 |
|       inst                                                                                        |     1.732 |
+---------------------------------------------------------------------------------------------------+-----------+


