Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'FEB_Fpga_A'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx25-csg324-3 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o FEB_Fpga_A_map.ncd FEB_Fpga_A.ngd FEB_Fpga_A.pcf 
Target Device  : xc6slx25
Target Package : csg324
Target Speed   : -3
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Aug  1 22:10:08 2019

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                 4,898 out of  30,064   16%
    Number used as Flip Flops:               4,898
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      5,527 out of  15,032   36%
    Number used as logic:                    5,376 out of  15,032   35%
      Number using O6 output only:           3,370
      Number using O5 output only:             310
      Number using O5 and O6:                1,696
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   3,664    0%
    Number used exclusively as route-thrus:    151
      Number with same-slice register load:    131
      Number with same-slice carry load:        20
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,000 out of   3,758   53%
  Number of MUXCYs used:                     2,012 out of   7,516   26%
  Number of LUT Flip Flop pairs used:        6,303
    Number with an unused Flip Flop:         1,773 out of   6,303   28%
    Number with an unused LUT:                 776 out of   6,303   12%
    Number of fully used LUT-FF pairs:       3,754 out of   6,303   59%
    Number of unique control sets:             335
    Number of slice register sites lost
      to control set restrictions:           1,486 out of  30,064    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       166 out of     226   73%
    Number of LOCed IOBs:                      141 out of     166   84%
    IOB Flip Flops:                              2
    IOB Master Pads:                             2
    IOB Slave Pads:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        45 out of      52   86%
  Number of RAMB8BWERs:                          9 out of     104    8%
  Number of BUFIO2/BUFIO2_2CLKs:                 6 out of      32   18%
    Number used as BUFIO2s:                      4
    Number used as BUFIO2_2CLKs:                 2
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                  36 out of     272   13%
    Number used as ILOGIC2s:                     0
    Number used as ISERDES2s:                   36
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        63 out of     272   23%
    Number used as IODELAY2s:                   40
    Number used as IODRP2s:                      1
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  46 out of     272   16%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                   44
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     160    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            0 out of      38    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  922 MB
Total REAL time to MAP completion:  2 mins 11 secs 
Total CPU time to MAP completion:   2 mins 10 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network GPI1_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 7 more times for the following
   (max. 5 shown):
   CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gw
   ss.wsts/ram_full_i,
   DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.w
   r/gwss.wsts/ram_full_i,
   uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
   /gwss.wsts/ram_full_i,
   DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr
   /gwss.wsts/ram_full_i,
   EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
   gwss.wsts/ram_full_i
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp Sys_PLL/dcm_sp_inst,
   consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  45 block(s) removed
  68 block(s) optimized away
  58 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss
.wsts/ram_full_i" is sourceless and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<31>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_31_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_31_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_31" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<30>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_30_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_30_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_30" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<29>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_29_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_29_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_29" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<28>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_28_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_28_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_28" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<27>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_27_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_27_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_27" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<26>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_26_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_26_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_26" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<25>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_25_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_25_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_25" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<24>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_24_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_24_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_24" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<23>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_23_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_23_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_23" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<22>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_22_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_22_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_22" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<21>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_21_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_21_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_21" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<20>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_20_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_20_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_20" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i<19>" is sourceless and has been removed.
 Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_19_dpot" (ROM) removed.
  The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_19_dpot" is sourceless and has been removed.
   Sourceless block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dou
t_i_19" (SFF) removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<31>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<30>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<29>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<28>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<27>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<26>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<25>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<24>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<23>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<22>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<21>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<20>" is sourceless
and has been removed.
The signal
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i<19>" is sourceless
and has been removed.
The signal
"uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gw
ss.wsts/ram_full_i" is sourceless and has been removed.
The signal
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0" is sourceless and has been removed.
 Sourceless block
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0_rstpot1" (ROM) removed.
  The signal
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0_rstpot1" is sourceless and has been removed.
   Sourceless block
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0" (FF) removed.
The signal
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk
/ngwrdrst.grst.rd_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
  The signal
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/tmp_ram_rd_en" is sourceless and has been removed.
The signal
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i"
is sourceless and has been removed.
The signal
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cst
r/DBITERR" is sourceless and has been removed.
The signal
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0" is sourceless and has been removed.
 Sourceless block
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0_rstpot1" (ROM) removed.
  The signal
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0_rstpot1" is sourceless and has been removed.
   Sourceless block
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/dout_i_0" (FF) removed.
The signal
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" is sourceless and has been removed.
The signal
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk
/ngwrdrst.grst.rd_rst_reg<0>" is sourceless and has been removed.
 Sourceless block
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/tmp_ram_rd_en1" (ROM) removed.
  The signal
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/tmp_ram_rd_en" is sourceless and has been removed.
The signal
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/doutb_i"
is sourceless and has been removed.
The signal
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cst
r/DBITERR" is sourceless and has been removed.
Unused block
"CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss
.wsts/ram_full_i" (FF) removed.
Unused block
"DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/
gwss.wsts/ram_full_i" (FF) removed.
Unused block
"DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" (FF) removed.
Unused block
"EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gw
ss.wsts/ram_full_i" (FF) removed.
Unused block
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cst
r/XST_GND" (ZERO) removed.
Unused block
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cst
r/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block
"GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk
/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
Unused block
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.gl0.wr/gwas.wsts/ram_full_i" (FF) removed.
Unused block
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cst
r/XST_GND" (ZERO) removed.
Unused block
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_o
r_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cst
r/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram" (RAMB8BWER) removed.
Unused block
"GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk
/ngwrdrst.grst.rd_rst_reg_0" (FF) removed.
Unused block
"uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/g
wss.wsts/ram_full_i" (FF) removed.

Optimized Block(s):
TYPE 		BLOCK
GND
		CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gb
mg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		CmdFifo/XST_GND
VCC 		CmdFifo/XST_VCC
GND
		DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gb
m.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DDRAddrBuff/XST_GND
VCC 		DDRAddrBuff/XST_VCC
GND
		DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		DRAMRdBuff/XST_GND
VCC 		DRAMRdBuff/XST_VCC
GND
		EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		EventBuff/XST_GND
VCC 		EventBuff/XST_VCC
GND
		FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.
gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		FMTx_Buff/XST_GND
VCC 		FMTx_Buff/XST_VCC
GND 		GenOnePerAFE[0].EvBuffStatFIFO/XST_GND
GND 		GenOnePerAFE[0].FrontPipeline/XST_GND
VCC 		GenOnePerAFE[0].FrontPipeline/XST_VCC
GND 		GenOnePerAFE[0].Hist/XST_GND
VCC 		GenOnePerAFE[0].Hist/XST_VCC
GND 		GenOnePerAFE[0].Pipeline/XST_GND
VCC 		GenOnePerAFE[0].Pipeline/XST_VCC
GND 		GenOnePerAFE[1].EvBuffStatFIFO/XST_GND
GND 		GenOnePerAFE[1].FrontPipeline/XST_GND
VCC 		GenOnePerAFE[1].FrontPipeline/XST_VCC
GND 		GenOnePerAFE[1].Hist/XST_GND
VCC 		GenOnePerAFE[1].Hist/XST_VCC
GND 		GenOnePerAFE[1].Pipeline/XST_GND
VCC 		GenOnePerAFE[1].Pipeline/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/XST_VCC
GND 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/XST_GND
VCC 		Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/XST_VCC
GND 		ShadowRam/XST_GND
VCC 		ShadowRam/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND
		uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm
.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND
GND 		uBunchBuff/XST_GND
VCC 		uBunchBuff/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 10

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PL | SETUP       |    -0.351ns|     8.005ns|      32|       11232
  L_clkfx" TS_ClkB_P / 1.6 HIGH 50%         | HOLD        |     0.071ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PL | SETUP       |     0.113ns|     4.548ns|       0|           0
  L_clk2x" TS_ClkB_P / 2 HIGH 50%           | HOLD        |     0.257ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_AFEDCO_P0 = PERIOD TIMEGRP "AFEDCO_P[0 | MINPERIOD   |     1.158ns|     0.925ns|       0|           0
  ]" 2.083 ns HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_AFEDCO_P1 = PERIOD TIMEGRP "AFEDCO_P[1 | MINPERIOD   |     1.158ns|     0.925ns|       0|           0
  ]" 2.083 ns HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LPDDRCtrl_memc3_infrastructure_inst_mc | SETUP       |     1.165ns|    10.680ns|       0|           0
  b_drp_clk_bufg_in = PERIOD TIMEGRP "LPDDR | HOLD        |     0.060ns|            |       0|           0
  Ctrl_memc3_infrastructure_inst_mcb_drp_cl |             |            |            |        |            
  k_bufg_in" TS_VXO_P / 0.5 HIGH 50%        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ClkB_P = PERIOD TIMEGRP "ClkB_P" 10 ns | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 | SETUP       |     3.552ns|     2.697ns|       0|           0
   = PERIOD TIMEGRP "GenOnePerAFE_1__LVDSIn | HOLD        |     0.132ns|            |       0|           0
  Clk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 5 | MINPERIOD   |     3.125ns|     3.124ns|       0|           0
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 | SETUP       |     3.439ns|     2.810ns|       0|           0
   = PERIOD TIMEGRP "GenOnePerAFE_0__LVDSIn | HOLD        |     0.132ns|            |       0|           0
  Clk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 5 | MINPERIOD   |     3.125ns|     3.124ns|       0|           0
  0%                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LPDDRCtrl_memc3_infrastructure_inst_cl | MINPERIOD   |     3.501ns|     1.499ns|       0|           0
  k_2x_0 = PERIOD TIMEGRP "LPDDRCtrl_memc3_ |             |            |            |        |            
  infrastructure_inst_clk_2x_0" TS_VXO_P /  |             |            |            |        |            
  2 HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LPDDRCtrl_memc3_infrastructure_inst_cl | MINPERIOD   |     3.501ns|     1.499ns|       0|           0
  k_2x_180 = PERIOD TIMEGRP "LPDDRCtrl_memc |             |            |            |        |            
  3_infrastructure_inst_clk_2x_180" TS_VXO_ |             |            |            |        |            
  P / 2 PHASE 2.5 ns HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_VXO_P = PERIOD TIMEGRP "VXO_P" 10 ns H | MINLOWPULSE |     6.666ns|     3.334ns|       0|           0
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL | SETUP       |     9.152ns|     0.848ns|       0|           0
  _clk0" TS_ClkB_P HIGH 50%                 | HOLD        |     0.413ns|            |       0|           0
                                            | MINPERIOD   |     8.270ns|     1.730ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_LPDDRCtrl_memc3_infrastructure_inst_cl | SETUP       |    38.884ns|     1.116ns|       0|           0
  k0_bufg_in = PERIOD TIMEGRP "LPDDRCtrl_me | HOLD        |     0.257ns|            |       0|           0
  mc3_infrastructure_inst_clk0_bufg_in" TS_ | MINPERIOD   |    38.270ns|     1.730ns|       0|           0
  VXO_P / 0.25 HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rxioclkn_0_ = PERIOD TIMEGRP "rxioclkn | N/A         |         N/A|         N/A|     N/A|         N/A
  _0_" TS_AFEDCO_P0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rxioclkp_0_ = PERIOD TIMEGRP "rxioclkp | N/A         |         N/A|         N/A|     N/A|         N/A
  _0_" TS_AFEDCO_P0 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rxioclkn_1_ = PERIOD TIMEGRP "rxioclkn | N/A         |         N/A|         N/A|     N/A|         N/A
  _1_" TS_AFEDCO_P1 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_rxioclkp_1_ = PERIOD TIMEGRP "rxioclkp | N/A         |         N/A|         N/A|     N/A|         N/A
  _1_" TS_AFEDCO_P1 HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_ClkB_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ClkB_P                      |     10.000ns|      5.340ns|     12.808ns|            0|           32|            0|       171946|
| TS_Sys_PLL_clk2x              |      5.000ns|      4.548ns|          N/A|            0|            0|          373|            0|
| TS_Sys_PLL_clkfx              |      6.250ns|      8.005ns|          N/A|           32|            0|       171570|            0|
| TS_Sys_PLL_clk0               |     10.000ns|      1.730ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_VXO_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_VXO_P                       |     10.000ns|      3.334ns|      5.340ns|            0|            0|            0|        11061|
| TS_LPDDRCtrl_memc3_infrastruct|     20.000ns|     10.680ns|          N/A|            0|            0|        11012|            0|
| ure_inst_mcb_drp_clk_bufg_in  |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|      5.000ns|      1.499ns|          N/A|            0|            0|            0|            0|
| ure_inst_clk_2x_180           |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|      5.000ns|      1.499ns|          N/A|            0|            0|            0|            0|
| ure_inst_clk_2x_0             |             |             |             |             |             |             |             |
| TS_LPDDRCtrl_memc3_infrastruct|     40.000ns|      1.730ns|          N/A|            0|            0|           49|            0|
| ure_inst_clk0_bufg_in         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AFEDCO_P0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AFEDCO_P0                   |      2.083ns|      0.925ns|      1.041ns|            0|            0|            0|        31958|
| TS_rxioclkn_0_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_GenOnePerAFE_0__LVDSInClk_r|      6.249ns|      3.124ns|          N/A|            0|            0|        31958|            0|
| x_bufio2_x1                   |             |             |             |             |             |             |             |
| TS_rxioclkp_0_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AFEDCO_P1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AFEDCO_P1                   |      2.083ns|      0.925ns|      1.041ns|            0|            0|            0|        31620|
| TS_rxioclkn_1_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_GenOnePerAFE_1__LVDSInClk_r|      6.249ns|      3.124ns|          N/A|            0|            0|        31620|            0|
| x_bufio2_x1                   |             |             |             |             |             |             |             |
| TS_rxioclkp_1_                |      2.083ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| A7                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AFECS<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AFECS<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AFEClk_N<0>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| AFEClk_N<1>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| AFEClk_P<0>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| AFEClk_P<1>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| AFEDCO_N<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | FIXED    |
| AFEDCO_N<1>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | FIXED    |
| AFEDCO_P<0>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | FIXED    |
| AFEDCO_P<1>                        | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          | FIXED    |
| AFEDat0_N<0>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_N<1>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_N<2>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_N<3>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_N<4>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_N<5>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_N<6>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_N<7>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat0_P<0>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat0_P<1>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat0_P<2>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat0_P<3>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat0_P<4>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat0_P<5>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat0_P<6>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat0_P<7>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_N<0>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_N<1>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_N<2>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_N<3>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_N<4>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_N<5>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_N<6>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_N<7>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEDat1_P<0>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_P<1>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_P<2>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_P<3>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_P<4>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_P<5>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_P<6>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEDat1_P<7>                       | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEFR_N<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEFR_N<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| AFEFR_P<0>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEFR_P<1>                         | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          | DIFF_PHA |
| AFEPDn<0>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AFEPDn<1>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AFERst                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| AFESClk                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AFESDI                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AFESDO                             | IOB              | INPUT     | LVCMOS18             |       |          |      |              |          |          |
| BA<0>                              | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| BA<1>                              | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| CAS                                | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| ClkB_N                             | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ClkB_P                             | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| CpldCS                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CpldRst                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DACCS<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DACCS<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DACCS<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DACClk                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DACDat                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DACLd                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<8>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Debug<9>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| Debug<10>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| GA<0>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GA<1>                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPI1                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| GPI0_N                             | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| GPI0_P                             | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| LDM                                | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      |              |          |          |
| LDQS                               | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              | PULLDOWN |          |
| LVDSTX                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MuxEn<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MuxEn<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MuxEn<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| MuxEn<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Muxad<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Muxad<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Pulse                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| PulseSel                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RAS                                | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<0>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<1>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<2>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<3>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<4>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<5>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<6>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<7>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<8>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<9>                             | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<10>                            | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<11>                            | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<12>                            | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDA<13>                            | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDCKE                              | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| SDClk_N                            | IOB              | OUTPUT    | DIFF_MOBILE_DDR      |       |          |      | OSERDES      |          |          |
| SDClk_P                            | IOB              | OUTPUT    | DIFF_MOBILE_DDR      |       |          |      | OSERDES      |          |          |
| SDD<0>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<1>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<2>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<3>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<4>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<5>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<6>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<7>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<8>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<9>                             | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<10>                            | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<11>                            | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<12>                            | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<13>                            | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<14>                            | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDD<15>                            | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          |          |
| SDRzq                              | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              |          | DEFAULT  |
| SDWE                               | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      | OSERDES      |          |          |
| Temp<0>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Temp<1>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Temp<2>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| Temp<3>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| UDM                                | IOB              | OUTPUT    | MOBILE_DDR           |       |          |      |              |          |          |
| UDQS                               | IOB              | BIDIR     | MOBILE_DDR           |       |          |      |              | PULLDOWN |          |
| VXO_N                              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| VXO_P                              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| uCA<0>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<1>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<2>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<3>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<4>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<5>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<6>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<7>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<8>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<9>                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<10>                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCA<11>                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCD<0>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<1>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<2>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<3>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<4>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<5>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<6>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<7>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<8>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<9>                             | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<10>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<11>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<12>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<13>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<14>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCD<15>                            | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| uCRd                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| uCWr                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
