Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Apr 30 07:46:55 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file ds_top_wrapper_timing_summary_routed.rpt -pb ds_top_wrapper_timing_summary_routed.pb -rpx ds_top_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ds_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: dig_wave_gen/sqw/flag_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 151 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.976        0.000                      0                  192        0.118        0.000                      0                  192        6.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk          {0.000 7.000}      14.000          71.429          
sys_clk_pin  {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.976        0.000                      0                  192        0.153        0.000                      0                  192        6.500        0.000                       0                   152  
sys_clk_pin         0.976        0.000                      0                  192        0.153        0.000                      0                  192        6.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin   clk                 0.976        0.000                      0                  192        0.118        0.000                      0                  192  
clk           sys_clk_pin         0.976        0.000                      0                  192        0.118        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.516ns  (logic 5.862ns (46.836%)  route 6.654ns (53.164%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.879    17.840    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.840    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 5.691ns (45.780%)  route 6.740ns (54.220%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 19.024 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.692    15.012    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124    15.136 r  dig_wave_gen/tw/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.618    15.754    dig_wave_gen/tw/counter1_carry_i_1__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.139 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.139    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.253 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.253    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.334    16.743    dig_wave_gen/tw/p_0_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.329    17.072 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.683    17.755    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.601    19.024    dig_wave_gen/tw/CLK
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/C
                         clock pessimism              0.259    19.283    
                         clock uncertainty           -0.035    19.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    18.818    dig_wave_gen/tw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -17.755    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/Q
                         net (fo=1, routed)           0.049     1.729    dig_wave_gen/fsw/m1/freq_const_r_reg[19][14]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  dig_wave_gen/fsw/m1/freq_const_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.774    dig_wave_gen/freq_const[14]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    dig_wave_gen/freq_const_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.050     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[4]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/Q
                         net (fo=1, routed)           0.086     1.742    dig_wave_gen/fsw/m1/out[5]
    SLICE_X5Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.787 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    dig_wave_gen/freq_const[5]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.091     1.619    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.082     1.762    dig_wave_gen/fsw/m1/out[13]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[13]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.620    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.053     1.697    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.099     1.796 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    dig_wave_gen/freq_const[6]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/Q
                         net (fo=1, routed)           0.054     1.698    dig_wave_gen/fsw/m1/out[18]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.099     1.797 r  dig_wave_gen/fsw/m1/freq_const_r[18]_i_1/O
                         net (fo=1, routed)           0.000     1.797    dig_wave_gen/freq_const[18]
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.867     2.032    dig_wave_gen/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    dig_wave_gen/freq_const_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.190ns (59.904%)  route 0.127ns (40.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[0]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.049     1.839 r  tp_dac/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    tp_dac/cnt[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.107     1.644    tp_dac/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.192ns (60.156%)  route 0.127ns (39.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[2]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[2]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.051     1.841 r  tp_dac/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    tp_dac/cnt[5]_i_1_n_0
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDSE (Hold_fdse_C_D)         0.107     1.644    tp_dac/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.599     1.518    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/Q
                         net (fo=1, routed)           0.062     1.708    dig_wave_gen/fsw/m1/out[17]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.099     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[17]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[17]
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.870     2.035    dig_wave_gen/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091     1.609    dig_wave_gen/freq_const_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.601     1.520    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.062     1.710    dig_wave_gen/fsw/m1/out[16]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.099     1.809 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.809    dig_wave_gen/freq_const[16]
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X0Y83     dig_wave_gen/freq_const_r_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X1Y80     dig_wave_gen/freq_const_r_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y81     dig_wave_gen/freq_const_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y91     dig_wave_gen/sw/int_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/freq_const_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y80     dig_wave_gen/freq_const_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y80     dig_wave_gen/freq_const_r_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X2Y81     dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/freq_const_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.516ns  (logic 5.862ns (46.836%)  route 6.654ns (53.164%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.879    17.840    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.840    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 5.691ns (45.780%)  route 6.740ns (54.220%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 19.024 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.692    15.012    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124    15.136 r  dig_wave_gen/tw/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.618    15.754    dig_wave_gen/tw/counter1_carry_i_1__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.139 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.139    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.253 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.253    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.334    16.743    dig_wave_gen/tw/p_0_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.329    17.072 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.683    17.755    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.601    19.024    dig_wave_gen/tw/CLK
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/C
                         clock pessimism              0.259    19.283    
                         clock uncertainty           -0.035    19.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    18.818    dig_wave_gen/tw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -17.755    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/Q
                         net (fo=1, routed)           0.049     1.729    dig_wave_gen/fsw/m1/freq_const_r_reg[19][14]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  dig_wave_gen/fsw/m1/freq_const_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.774    dig_wave_gen/freq_const[14]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    dig_wave_gen/freq_const_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.050     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[4]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.621    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/Q
                         net (fo=1, routed)           0.086     1.742    dig_wave_gen/fsw/m1/out[5]
    SLICE_X5Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.787 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    dig_wave_gen/freq_const[5]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.091     1.619    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.082     1.762    dig_wave_gen/fsw/m1/out[13]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[13]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.620    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.053     1.697    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.099     1.796 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    dig_wave_gen/freq_const[6]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.607    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/Q
                         net (fo=1, routed)           0.054     1.698    dig_wave_gen/fsw/m1/out[18]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.099     1.797 r  dig_wave_gen/fsw/m1/freq_const_r[18]_i_1/O
                         net (fo=1, routed)           0.000     1.797    dig_wave_gen/freq_const[18]
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.867     2.032    dig_wave_gen/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    dig_wave_gen/freq_const_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.190ns (59.904%)  route 0.127ns (40.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[0]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.049     1.839 r  tp_dac/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    tp_dac/cnt[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.107     1.644    tp_dac/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.192ns (60.156%)  route 0.127ns (39.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[2]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[2]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.051     1.841 r  tp_dac/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    tp_dac/cnt[5]_i_1_n_0
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y90          FDSE (Hold_fdse_C_D)         0.107     1.644    tp_dac/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.599     1.518    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/Q
                         net (fo=1, routed)           0.062     1.708    dig_wave_gen/fsw/m1/out[17]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.099     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[17]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[17]
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.870     2.035    dig_wave_gen/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091     1.609    dig_wave_gen/freq_const_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.601     1.520    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.062     1.710    dig_wave_gen/fsw/m1/out[16]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.099     1.809 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.809    dig_wave_gen/freq_const[16]
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X0Y83     dig_wave_gen/freq_const_r_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X1Y80     dig_wave_gen/freq_const_r_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.000      13.000     SLICE_X5Y81     dig_wave_gen/freq_const_r_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X8Y91     dig_wave_gen/sw/int_counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/freq_const_r_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y80     dig_wave_gen/freq_const_r_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X1Y80     dig_wave_gen/freq_const_r_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X2Y81     dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/freq_const_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y83     dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X5Y84     dig_wave_gen/sw/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X3Y81     dig_wave_gen/freq_const_r_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.000       6.500      SLICE_X0Y87     dig_wave_gen/freq_const_r_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.516ns  (logic 5.862ns (46.836%)  route 6.654ns (53.164%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.879    17.840    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.840    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 5.691ns (45.780%)  route 6.740ns (54.220%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 19.024 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.692    15.012    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124    15.136 r  dig_wave_gen/tw/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.618    15.754    dig_wave_gen/tw/counter1_carry_i_1__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.139 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.139    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.253 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.253    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.334    16.743    dig_wave_gen/tw/p_0_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.329    17.072 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.683    17.755    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.601    19.024    dig_wave_gen/tw/CLK
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/C
                         clock pessimism              0.259    19.283    
                         clock uncertainty           -0.035    19.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    18.818    dig_wave_gen/tw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -17.755    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/Q
                         net (fo=1, routed)           0.049     1.729    dig_wave_gen/fsw/m1/freq_const_r_reg[19][14]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  dig_wave_gen/fsw/m1/freq_const_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.774    dig_wave_gen/freq_const[14]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
                         clock pessimism             -0.503     1.529    
                         clock uncertainty            0.035     1.565    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.657    dig_wave_gen/freq_const_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.050     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[4]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.503     1.529    
                         clock uncertainty            0.035     1.565    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.657    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/Q
                         net (fo=1, routed)           0.086     1.742    dig_wave_gen/fsw/m1/out[5]
    SLICE_X5Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.787 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    dig_wave_gen/freq_const[5]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.501     1.528    
                         clock uncertainty            0.035     1.564    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.091     1.655    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.082     1.762    dig_wave_gen/fsw/m1/out[13]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[13]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.503     1.529    
                         clock uncertainty            0.035     1.565    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.656    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.053     1.697    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.099     1.796 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    dig_wave_gen/freq_const[6]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.514     1.515    
                         clock uncertainty            0.035     1.551    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.643    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/Q
                         net (fo=1, routed)           0.054     1.698    dig_wave_gen/fsw/m1/out[18]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.099     1.797 r  dig_wave_gen/fsw/m1/freq_const_r[18]_i_1/O
                         net (fo=1, routed)           0.000     1.797    dig_wave_gen/freq_const[18]
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.867     2.032    dig_wave_gen/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/C
                         clock pessimism             -0.516     1.515    
                         clock uncertainty            0.035     1.551    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091     1.642    dig_wave_gen/freq_const_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.190ns (59.904%)  route 0.127ns (40.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[0]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.049     1.839 r  tp_dac/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    tp_dac/cnt[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/C
                         clock pessimism             -0.500     1.537    
                         clock uncertainty            0.035     1.573    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.107     1.680    tp_dac/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.192ns (60.156%)  route 0.127ns (39.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[2]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[2]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.051     1.841 r  tp_dac/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    tp_dac/cnt[5]_i_1_n_0
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/C
                         clock pessimism             -0.500     1.537    
                         clock uncertainty            0.035     1.573    
    SLICE_X5Y90          FDSE (Hold_fdse_C_D)         0.107     1.680    tp_dac/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.599     1.518    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/Q
                         net (fo=1, routed)           0.062     1.708    dig_wave_gen/fsw/m1/out[17]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.099     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[17]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[17]
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.870     2.035    dig_wave_gen/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/C
                         clock pessimism             -0.516     1.518    
                         clock uncertainty            0.035     1.554    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091     1.645    dig_wave_gen/freq_const_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.601     1.520    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.062     1.710    dig_wave_gen/fsw/m1/out[16]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.099     1.809 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.809    dig_wave_gen/freq_const[16]
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.517     1.520    
                         clock uncertainty            0.035     1.556    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.647    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.516ns  (logic 5.862ns (46.836%)  route 6.654ns (53.164%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.879    17.840    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X7Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[0]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X7Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.840    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/tw/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.431ns  (logic 5.691ns (45.780%)  route 6.740ns (54.220%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 19.024 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.692    15.012    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.124    15.136 r  dig_wave_gen/tw/counter1_carry_i_1__0/O
                         net (fo=1, routed)           0.618    15.754    dig_wave_gen/tw/counter1_carry_i_1__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.139 r  dig_wave_gen/tw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.139    dig_wave_gen/tw/counter1_carry_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.253 r  dig_wave_gen/tw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.253    dig_wave_gen/tw/counter1_carry__0_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.410 f  dig_wave_gen/tw/counter1_carry__1/CO[1]
                         net (fo=3, routed)           0.334    16.743    dig_wave_gen/tw/p_0_in
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.329    17.072 r  dig_wave_gen/tw/counter[19]_i_1/O
                         net (fo=20, routed)          0.683    17.755    dig_wave_gen/tw/counter[19]_i_1_n_0
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.601    19.024    dig_wave_gen/tw/CLK
    SLICE_X4Y89          FDRE                                         r  dig_wave_gen/tw/counter_reg[0]/C
                         clock pessimism              0.259    19.283    
                         clock uncertainty           -0.035    19.247    
    SLICE_X4Y89          FDRE (Setup_fdre_C_R)       -0.429    18.818    dig_wave_gen/tw/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                         -17.755    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[5]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[6]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[7]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.389ns  (logic 5.862ns (47.316%)  route 6.527ns (52.684%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.752    17.713    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y85          FDRE                                         r  dig_wave_gen/sw/counter_reg[8]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.713    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[10]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[11]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[12]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 dig_wave_gen/freq_const_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/sw/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (sys_clk_pin rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        12.380ns  (logic 5.862ns (47.349%)  route 6.518ns (52.651%))
  Logic Levels:           18  (CARRY4=10 LUT2=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 19.021 - 14.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.721     5.324    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  dig_wave_gen/freq_const_r_reg[16]/Q
                         net (fo=8, routed)           0.653     6.433    dig_wave_gen/tw/Q[16]
    SLICE_X1Y82          LUT2 (Prop_lut2_I0_O)        0.124     6.557 r  dig_wave_gen/tw/counter2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.557    dig_wave_gen/tw/counter2_carry__1_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  dig_wave_gen/tw/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.107    dig_wave_gen/tw/counter2_carry__1_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.346 r  dig_wave_gen/tw/counter2_carry__2/O[2]
                         net (fo=13, routed)          0.618     7.964    dig_wave_gen/tw/counter2_carry__2_n_5
    SLICE_X1Y85          LUT2 (Prop_lut2_I1_O)        0.302     8.266 r  dig_wave_gen/tw/counter2__76_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.266    dig_wave_gen/tw/counter2__76_carry__0_i_3_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.816 r  dig_wave_gen/tw/counter2__76_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.816    dig_wave_gen/tw/counter2__76_carry__0_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.055 r  dig_wave_gen/tw/counter2__76_carry__1/O[2]
                         net (fo=3, routed)           0.744     9.799    dig_wave_gen/tw/counter2__76_carry__1_n_5
    SLICE_X6Y84          LUT3 (Prop_lut3_I2_O)        0.302    10.101 f  dig_wave_gen/tw/counter2__120_carry__1_i_9/O
                         net (fo=2, routed)           0.509    10.609    dig_wave_gen/tw/counter2__120_carry__1_i_9_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I3_O)        0.124    10.733 r  dig_wave_gen/tw/counter2__120_carry__1_i_1/O
                         net (fo=2, routed)           0.500    11.233    dig_wave_gen/tw/counter2__120_carry__1_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.618 r  dig_wave_gen/tw/counter2__120_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.618    dig_wave_gen/tw/counter2__120_carry__1_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.952 r  dig_wave_gen/tw/counter2__120_carry__2/O[1]
                         net (fo=3, routed)           0.582    12.534    dig_wave_gen/tw/counter2__120_carry__2_n_6
    SLICE_X4Y85          LUT4 (Prop_lut4_I1_O)        0.303    12.837 r  dig_wave_gen/tw/counter2__169_carry__3_i_7/O
                         net (fo=1, routed)           0.000    12.837    dig_wave_gen/tw/counter2__169_carry__3_i_7_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.387 r  dig_wave_gen/tw/counter2__169_carry__3/CO[3]
                         net (fo=6, routed)           0.808    14.196    dig_wave_gen/tw/counter2__169_carry__3_n_0
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124    14.320 r  dig_wave_gen/tw/counter1_carry_i_9/O
                         net (fo=28, routed)          0.686    15.006    dig_wave_gen/tw/counter1_carry_i_9_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.124    15.130 r  dig_wave_gen/tw/counter1_carry_i_4/O
                         net (fo=1, routed)           0.332    15.462    dig_wave_gen/sw/DI[0]
    SLICE_X6Y86          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    16.012 r  dig_wave_gen/sw/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000    16.012    dig_wave_gen/sw/counter1_carry_n_0
    SLICE_X6Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.129 r  dig_wave_gen/sw/counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.129    dig_wave_gen/sw/counter1_carry__0_n_0
    SLICE_X6Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.286 f  dig_wave_gen/sw/counter1_carry__1/CO[1]
                         net (fo=7, routed)           0.342    16.628    dig_wave_gen/sw/counter1_carry__1_n_2
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.332    16.960 r  dig_wave_gen/sw/counter[19]_i_1__0/O
                         net (fo=20, routed)          0.744    17.704    dig_wave_gen/sw/counter[19]_i_1__0_n_0
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     14.000    14.000 r  
    E3                                                0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    15.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    17.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.598    19.021    dig_wave_gen/sw/CLK
    SLICE_X5Y86          FDRE                                         r  dig_wave_gen/sw/counter_reg[9]/C
                         clock pessimism              0.259    19.280    
                         clock uncertainty           -0.035    19.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_R)       -0.429    18.815    dig_wave_gen/sw/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -17.704    
  -------------------------------------------------------------------
                         slack                                  1.111    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[14]/Q
                         net (fo=1, routed)           0.049     1.729    dig_wave_gen/fsw/m1/freq_const_r_reg[19][14]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  dig_wave_gen/fsw/m1/freq_const_r[14]_i_1/O
                         net (fo=1, routed)           0.000     1.774    dig_wave_gen/freq_const[14]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[14]/C
                         clock pessimism             -0.503     1.529    
                         clock uncertainty            0.035     1.565    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.657    dig_wave_gen/freq_const_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[4]/Q
                         net (fo=1, routed)           0.050     1.730    dig_wave_gen/fsw/m1/freq_const_r_reg[19][4]
    SLICE_X3Y81          LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  dig_wave_gen/fsw/m1/freq_const_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.775    dig_wave_gen/freq_const[4]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[4]/C
                         clock pessimism             -0.503     1.529    
                         clock uncertainty            0.035     1.565    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.092     1.657    dig_wave_gen/freq_const_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X4Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  dig_wave_gen/fsw/f1/freq2h_r_reg[5]/Q
                         net (fo=1, routed)           0.086     1.742    dig_wave_gen/fsw/m1/out[5]
    SLICE_X5Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.787 r  dig_wave_gen/fsw/m1/freq_const_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    dig_wave_gen/freq_const[5]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[5]/C
                         clock pessimism             -0.501     1.528    
                         clock uncertainty            0.035     1.564    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.091     1.655    dig_wave_gen/freq_const_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.597     1.516    dig_wave_gen/fsw/f1/CLK
    SLICE_X2Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  dig_wave_gen/fsw/f1/freq2h_r_reg[13]/Q
                         net (fo=1, routed)           0.082     1.762    dig_wave_gen/fsw/m1/out[13]
    SLICE_X3Y81          LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[13]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[13]
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.868     2.033    dig_wave_gen/CLK
    SLICE_X3Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[13]/C
                         clock pessimism             -0.503     1.529    
                         clock uncertainty            0.035     1.565    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.091     1.656    dig_wave_gen/freq_const_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2kh_r_reg[6]/Q
                         net (fo=1, routed)           0.053     1.697    dig_wave_gen/fsw/m1/freq_const_r_reg[19][6]
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.099     1.796 r  dig_wave_gen/fsw/m1/freq_const_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.796    dig_wave_gen/freq_const[6]
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.865     2.030    dig_wave_gen/CLK
    SLICE_X5Y81          FDRE                                         r  dig_wave_gen/freq_const_r_reg[6]/C
                         clock pessimism             -0.514     1.515    
                         clock uncertainty            0.035     1.551    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.092     1.643    dig_wave_gen/freq_const_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.596     1.515    dig_wave_gen/fsw/f1/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  dig_wave_gen/fsw/f1/freq2h_r_reg[18]/Q
                         net (fo=1, routed)           0.054     1.698    dig_wave_gen/fsw/m1/out[18]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.099     1.797 r  dig_wave_gen/fsw/m1/freq_const_r[18]_i_1/O
                         net (fo=1, routed)           0.000     1.797    dig_wave_gen/freq_const[18]
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.867     2.032    dig_wave_gen/CLK
    SLICE_X1Y80          FDRE                                         r  dig_wave_gen/freq_const_r_reg[18]/C
                         clock pessimism             -0.516     1.515    
                         clock uncertainty            0.035     1.551    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091     1.642    dig_wave_gen/freq_const_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.190ns (59.904%)  route 0.127ns (40.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[0]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[0]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.049     1.839 r  tp_dac/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    tp_dac/cnt[3]_i_1_n_0
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDRE                                         r  tp_dac/cnt_reg[3]/C
                         clock pessimism             -0.500     1.537    
                         clock uncertainty            0.035     1.573    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.107     1.680    tp_dac/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 dig_wave_gen/wave_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            tp_dac/cnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.192ns (60.156%)  route 0.127ns (39.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.602     1.521    dig_wave_gen/CLK
    SLICE_X7Y90          FDRE                                         r  dig_wave_gen/wave_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dig_wave_gen/wave_internal_reg[2]/Q
                         net (fo=1, routed)           0.127     1.790    tp_dac/Q[2]
    SLICE_X5Y90          LUT4 (Prop_lut4_I3_O)        0.051     1.841 r  tp_dac/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    tp_dac/cnt[5]_i_1_n_0
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    tp_dac/CLK
    SLICE_X5Y90          FDSE                                         r  tp_dac/cnt_reg[5]/C
                         clock pessimism             -0.500     1.537    
                         clock uncertainty            0.035     1.573    
    SLICE_X5Y90          FDSE (Hold_fdse_C_D)         0.107     1.680    tp_dac/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.599     1.518    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  dig_wave_gen/fsw/f1/freq2h_r_reg[17]/Q
                         net (fo=1, routed)           0.062     1.708    dig_wave_gen/fsw/m1/out[17]
    SLICE_X0Y83          LUT3 (Prop_lut3_I0_O)        0.099     1.807 r  dig_wave_gen/fsw/m1/freq_const_r[17]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dig_wave_gen/freq_const[17]
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.870     2.035    dig_wave_gen/CLK
    SLICE_X0Y83          FDRE                                         r  dig_wave_gen/freq_const_r_reg[17]/C
                         clock pessimism             -0.516     1.518    
                         clock uncertainty            0.035     1.554    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.091     1.645    dig_wave_gen/freq_const_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            dig_wave_gen/freq_const_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.601     1.520    dig_wave_gen/fsw/f1/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.128     1.648 r  dig_wave_gen/fsw/f1/freq2h_r_reg[16]/Q
                         net (fo=1, routed)           0.062     1.710    dig_wave_gen/fsw/m1/out[16]
    SLICE_X0Y87          LUT3 (Prop_lut3_I0_O)        0.099     1.809 r  dig_wave_gen/fsw/m1/freq_const_r[16]_i_1/O
                         net (fo=1, routed)           0.000     1.809    dig_wave_gen/freq_const[16]
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.873     2.038    dig_wave_gen/CLK
    SLICE_X0Y87          FDRE                                         r  dig_wave_gen/freq_const_r_reg[16]/C
                         clock pessimism             -0.517     1.520    
                         clock uncertainty            0.035     1.556    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.647    dig_wave_gen/freq_const_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.162    





