Cadence Genus(TM) Synthesis Solution.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:20:52.503657] Configured Lic search path (22.01-s003): 5280@ip-10-55-110-204.il-central-1.compute.internal

Version: 22.16-s078_1, built Mon Jun 10 07:32:57 PDT 2024
Options: 
Date:    Wed Jun 18 13:20:52 2025
Host:    ip-10-55-73-201.il-central-1.compute.internal (x86_64 w/Linux 4.18.0-553.22.1.el8_10.x86_64) (1core*2cpus*1physical cpu*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB) (7716944KB)
PID:     25951
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis
[13:20:52.068305] Periodic Lic check successful
[13:20:52.068313] Feature usage summary:
[13:20:52.068313] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (1 second elapsed).

Loading tool scripts...
Finished loading tool scripts (13 seconds elapsed).

WARNING: This version of the tool is 372 days old.
@genus:root: 1> source all.tcl
Sourcing './all.tcl' (Wed Jun 18 13:21:45 UTC 2025)...
#@ Begin verbose source ./all.tcl
@file(all.tcl) 21: ::legacy::set_attribute common_ui false 
  Setting attribute of root '/': 'common_ui' = false
model name	: Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz
model name	: Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz
cpu MHz		: 2899.984
cpu MHz		: 3417.187
Hostname : 192.168.122.1
Creating directory logs_Jun18-13:21:45
Creating directory outputs_Jun18-13:21:45
Creating directory reports_Jun18-13:21:45
  Setting attribute of root '/': 'init_lib_search_path' = . 
  Setting attribute of root '/': 'init_hdl_search_path' = . ../rtl
  Setting attribute of root '/': 'max_cpus_per_server' = 4
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_unconnected_input_port_value', object type: 'root'
        : permitted values: { none 0 1 x X }
Info    : Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value". [ELABUTL-134]
        : Using attribute "hdl_unconnected_input_port" value '0' to set the attribute "hdl_unconnected_value".
        : To revert to old behaviour set the value of the attribute "hdl_use_new_undriven_handling" to 0.
  Setting attribute of root '/': 'hdl_unconnected_input_port_value' = 0
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_undriven_output_port_value', object type: 'root'
        : permitted values: { none 0 1 x X }
Info    : Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value". [ELABUTL-134]
        : Using attribute "hdl_undriven_output_port" value '0' to set the attribute "hdl_unconnected_value".
  Setting attribute of root '/': 'hdl_undriven_output_port_value' = 0
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'hdl_undriven_signal_value', object type: 'root'
        : permitted values: { none 0 1 x X }
Info    : Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value". [ELABUTL-134]
        : Using attribute "hdl_undriven_signal_value" value '0' to set the attribute "hdl_unconnected_value".
  Setting attribute of root '/': 'hdl_undriven_signal_value' = 0
  Setting attribute of root '/': 'hdl_unconnected_value' = 0
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
  Setting attribute of root '/': 'design_power_effort' = low
Warning : This attribute will be obsolete in a next major release. [TUI-32]
        : attribute: 'leakage_power_effort', object type: 'root'
        : This attribute is obsolete. Use design_power_effort attribute instead.
  Setting attribute of root '/': 'leakage_power_effort' = medium
  Setting attribute of root '/': 'information_level' = 9
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib, Line 71)
        : Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHDBWP16P90'. (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib, Line 356196)
Info    : An unsupported construct was detected in this library. [LBR-40]
        : Unknown Liberty attribute 'library_features' encountered. Ignoring (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib, Line 71)
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Z' for the cell 'BHDBWP16P90LVT'. (File /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib, Line 356196)

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 2
  An unsupported construct was detected in this library. [LBR-40]: 2
  *******************************************
 
            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'
            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90LVT/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90LVT'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90LVT'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90/Z' has no function.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90'
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
        : Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-170'.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:timing'.
  Setting attribute of library_domain 'timing': 'library' = 
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib

            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'
            Reading file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.720000, 125.000000) in library 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP16P90LVT' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90LVT/Z' has no function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_LEFTBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NCORNERBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW1BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW2BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW3BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NROW4BWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VBB' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'BOUNDARY_NTAPBWP16P90LVT_VPP_VSS' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90LVT'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90LVT'
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHDBWP16P90/Z' has no function.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD20BWP16P90'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQOPTBBD24BWP16P90'
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD2BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCNQD4BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD0BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'negative_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
Info    : Ignoring specified timing sense. [LBR-170]
        : The 'timing_sense' definition 'positive_unate' for library pin 'DFKCSNQD1BWP16P90/Q' is ignored.
  Setting attribute of library_domain 'power': 'library' = 
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib
	/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90lvt_100a/tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib

  Setting attribute of library_domain 'timing': 'power_library' = library_domain:power
  Setting attribute of library_domain 'timing': 'default' = true
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA01_square' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA01_slot' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA01_slotV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_square' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_slot' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_slotV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_HH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_HH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_VV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_VV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_AS' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_W1A' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_W1A_H' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_1cut_W1A_V' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_2cut_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'VIA12_2cut_W' has no resistance value.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-129'.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'core' read already, this site in file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90lvt_100a/lef/tcbn16ffcllbwp16p90lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'gacore' read already, this site in file '/tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90lvt_100a/lef/tcbn16ffcllbwp16p90lvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M1' [line 478 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
        : Check the wire parameter in LEF technology files.
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M2' [line 740 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M3' [line 1010 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M4' [line 1307 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M5' [line 1597 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M6' [line 1887 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M7' [line 2178 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M8' [line 2270 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'M9' [line 2382 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'EDGECAPACITANCE' parameter is missing for layer 'AP' [line 2443 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M1' [line 478 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M2' [line 740 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M3' [line 1010 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M4' [line 1307 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M5' [line 1597 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M6' [line 1887 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M7' [line 2178 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M8' [line 2270 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'M9' [line 2382 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Missing wire parameter. [PHYS-15]
        : 'CPERSQDIST' parameter is missing for layer 'AP' [line 2443 in file /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef]
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-15'.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.032, 1.8) of 'WIDTH' for layers 'M2' and 'AP' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.064, 3.6) of 'PITCH' for layers 'M2' and 'AP' is too large.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.032, 1.8) of 'MINSPACING' for layers 'M1' and 'AP' is too large.
  Setting attribute of root '/': 'lef_library' = /tech/tsmc/16FFC/dig_libs/techlef/PRTF_Innovus_16nm_001_Cad_V17_1a/PRTF_Innovus_N16_9M_2Xa1Xd3Xe1Z1U_UTRDL_16.9T_CPODE.17_1a.tlef /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90_100a/lef/tcbn16ffcllbwp16p90.lef /tech/tsmc/16FFC/dig_libs/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90lvt_100a/lef/tcbn16ffcllbwp16p90lvt.lef
  Setting attribute of root '/': 'hdl_array_naming_style' = %s[%d]
Sourcing './load_ipr.tcl' (Wed Jun 18 13:21:55 UTC 2025)...
  Setting attribute of root '/': 'init_hdl_search_path' = 
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/read_write_interface.sv'
  Setting attribute of root '/': 'init_hdl_search_path' = 
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_ptr.sv'
    input  logic [ASIZE:0]   src_ptr,
                                    |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'src_ptr' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_ptr.sv' on line 9, column 37.
        : When `default_nettype is none, each input and inout port declaration requires a corresponding net type.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_r2w.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_w2r.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv'
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv'
    input logic rinc_mem, 
                        |
Warning : Implicit net declaration not allowed with `default_nettype none. [VLOGPT-43]
        : Assuming a wire net type for declaration 'rinc_mem' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 26, column 25.
            Reading Verilog file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv'
`include "pulp_soc_defines.sv"
                             |
Warning : Cannot open file. [VLOGPT-650]
        : File 'pulp_soc_defines.sv' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv' on line 2, column 30.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1BWP16P90'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D8BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D8BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D8BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2BWP16P90'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2BWP16P90'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-162'.
  Libraries have 1674 usable logic and 202 usable sequential lib-cells.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 4661
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90 BHDBWP16P90 BOUNDARY_LEFTBWP16P90 BOUNDARY_NCORNERBWP16P90 BOUNDARY_NROW1BWP16P90 BOUNDARY_NROW2BWP16P90 BOUNDARY_NROW3BWP16P90 BOUNDARY_NROW4BWP16P90 BOUNDARY_NTAPBWP16P90 BOUNDARY_NTAPBWP16P90_VPP_VBB BOUNDARY_NTAPBWP16P90_VPP_VSS BOUNDARY_PCORNERBWP16P90 BOUNDARY_PROW1BWP16P90 BOUNDARY_PROW2BWP16P90 BOUNDARY_PROW3BWP16P90 BOUNDARY_PROW4BWP16P90 BOUNDARY_PTAPBWP16P90 BOUNDARY_PTAPBWP16P90_VPP_VBB BOUNDARY_PTAPBWP16P90_VPP_VSS BOUNDARY_RIGHTBWP16P90 BUFFD20BWP16P90 BUFFD24BWP16P90 BUFFSKND20BWP16P90 BUFFSKND24BWP16P90 BUFFSKPD20BWP16P90 BUFFSKPD24BWP16P90 BUFTD20BWP16P90 BUFTD24BWP16P90 CKBD20BWP16P90 CKBD24BWP16P90 CKLHQD20BWP16P90 CKLHQD24BWP16P90 CKLNQD20BWP16P90 CKLNQD24BWP16P90 CKLNQOPTBBD20BWP16P90 CKLNQOPTBBD24BWP16P90 CKND20BWP16P90 CKND24BWP16P90 DCAP16BWP16P90 DCAP32BWP16P90 DCAP4BWP16P90 DCAP64BWP16P90 DCAP8BWP16P90 DCCKBD20BWP16P90 DCCKBD24BWP16P90 DCCKND20BWP16P90 DCCKND24BWP16P90 FILL16BWP16P90 FILL1BWP16P90 FILL2BWP16P90 FILL32BWP16P90 FILL3BWP16P90 FILL4BWP16P90 FILL64BWP16P90 FILL8BWP16P90 GAN2MCOD1BWP16P90 GAN2MCOD2BWP16P90 GAOI21MCOD1BWP16P90 GAOI21MCOD2BWP16P90 GAOI22MCOD1BWP16P90 GAOI22MCOD2BWP16P90 GBUFFMCOD1BWP16P90 GBUFFMCOD2BWP16P90 GBUFFMCOD3BWP16P90 GBUFFMCOD4BWP16P90 GBUFFMCOD8BWP16P90 GDCAP10MCOBWP16P90 GDCAP11MCOBWP16P90 GDCAP12MCOBWP16P90 GDCAP1MCOBWP16P90 GDCAP2MCOBWP16P90 GDCAP3MCOBWP16P90 GDCAP4MCOBWP16P90 GDCAP5MCOBWP16P90 GDCAP6MCOBWP16P90 GDCAP8MCOBWP16P90 GDCAP9MCOBWP16P90 GDFCNQMCOD1BWP16P90 GDFQMCOD1BWP16P90 GFILL10MCOBWP16P90 GFILL11MCOBWP16P90 GFILL12MCOBWP16P90 GFILL1MCOBWP16P90 GFILL2MCOBWP16P90 GFILL3MCOBWP16P90 GFILL4MCOBWP16P90 GFILL5MCOBWP16P90 GFILL6MCOBWP16P90 GFILL8MCOBWP16P90 GFILL9MCOBWP16P90 GINVMCOD1BWP16P90 GINVMCOD2BWP16P90 GINVMCOD3BWP16P90 GINVMCOD4BWP16P90 GINVMCOD8BWP16P90 GMUX2MCOD1BWP16P90 GMUX2MCOD2BWP16P90 GMUX2NMCOD1BWP16P90 GMUX2NMCOD2BWP16P90 GND2MCOD1BWP16P90 GND2MCOD2BWP16P90 GND3MCOD1BWP16P90 GND3MCOD2BWP16P90 GNR2MCOD1BWP16P90 GNR2MCOD2BWP16P90 GNR3MCOD1BWP16P90 GNR3MCOD2BWP16P90 GOAI21MCOD1BWP16P90 GOAI21MCOD2BWP16P90 GOR2MCOD1BWP16P90 GOR2MCOD2BWP16P90 GSDFCNQMCOD1BWP16P90 GSDFQMCOD1BWP16P90 GTIEHMCOBWP16P90 GTIELMCOBWP16P90 GXNR2MCOD1BWP16P90 GXNR2MCOD2BWP16P90 GXOR2MCOD1BWP16P90 GXOR2MCOD2BWP16P90 INVD20BWP16P90 INVD24BWP16P90 INVSKND20BWP16P90 INVSKND24BWP16P90 INVSKPD20BWP16P90 INVSKPD24BWP16P90 ND2D20BWP16P90 ND2D24BWP16P90 ND2SKNBD20BWP16P90 ND2SKNBD24BWP16P90 ND2SKND20BWP16P90 ND2SKND24BWP16P90 NR2D20BWP16P90 NR2D24BWP16P90 NR2SKPBD20BWP16P90 NR2SKPBD24BWP16P90 NR2SKPD20BWP16P90 NR2SKPD24BWP16P90 SDFCNQD0BWP16P90 SDFCNQD1BWP16P90 SDFCNQD2BWP16P90 SDFCNQD4BWP16P90 SDFCNQND0BWP16P90 SDFCNQND1BWP16P90 SDFCNQND2BWP16P90 SDFCNQNOPTBBD1BWP16P90 SDFCNQNOPTBBD2BWP16P90 SDFCNQNOPTBBD4BWP16P90 SDFCNQOPTBBD1BWP16P90 SDFCNQOPTBBD2BWP16P90 SDFCNQOPTBBD4BWP16P90 SDFCNQOPTBBD8BWP16P90 SDFCSNQD0BWP16P90 SDFCSNQD1BWP16P90 SDFCSNQD2BWP16P90 SDFCSNQD4BWP16P90 SDFKCNQD0BWP16P90 SDFKCNQD1BWP16P90 SDFKCNQD2BWP16P90 SDFKCNQD4BWP16P90 SDFKCSNQD0BWP16P90 SDFKCSNQD1BWP16P90 SDFKCSNQD2BWP16P90 SDFKCSNQD4BWP16P90 SDFKSNQD0BWP16P90 SDFKSNQD1BWP16P90 SDFKSNQD2BWP16P90 SDFKSNQD4BWP16P90 SDFMQD0BWP16P90 SDFMQD1BWP16P90 SDFMQD2BWP16P90 SDFMQD4BWP16P90 SDFNCNQD0BWP16P90 SDFNCNQD1BWP16P90 SDFNCNQD2BWP16P90 SDFNCNQD4BWP16P90 SDFNCNQND0BWP16P90 SDFNCNQND1BWP16P90 SDFNCNQND2BWP16P90 SDFNCSNQD0BWP16P90 SDFNCSNQD1BWP16P90 SDFNCSNQD2BWP16P90 SDFNCSNQD4BWP16P90 SDFNQD0BWP16P90 SDFNQD1BWP16P90 SDFNQD2BWP16P90 SDFNQD4BWP16P90 SDFNQND0BWP16P90 SDFNQND1BWP16P90 SDFNQND2BWP16P90 SDFNQND4BWP16P90 SDFNSNQD0BWP16P90 SDFNSNQD1BWP16P90 SDFNSNQD2BWP16P90 SDFNSNQD4BWP16P90 SDFNSNQND0BWP16P90 SDFNSNQND1BWP16P90 SDFNSNQND2BWP16P90 SDFQD0BWP16P90 SDFQD1BWP16P90 SDFQD2BWP16P90 SDFQD4BWP16P90 SDFQND0BWP16P90 SDFQND1BWP16P90 SDFQND2BWP16P90 SDFQND4BWP16P90 SDFQNOPTBBD1BWP16P90 SDFQNOPTBBD2BWP16P90 SDFQNOPTBBD4BWP16P90 SDFQOPTBBD1BWP16P90 SDFQOPTBBD2BWP16P90 SDFQOPTBBD4BWP16P90 SDFQOPTBBD8BWP16P90 SDFSNQD0BWP16P90 SDFSNQD1BWP16P90 SDFSNQD2BWP16P90 SDFSNQD4BWP16P90 SDFSN
        : For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check 'unusable_reason' libcell attribute.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 5399
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90LVT BHDBWP16P90LVT BOUNDARY_LEFTBWP16P90LVT BOUNDARY_NCORNERBWP16P90LVT BOUNDARY_NROW1BWP16P90LVT BOUNDARY_NROW2BWP16P90LVT BOUNDARY_NROW3BWP16P90LVT BOUNDARY_NROW4BWP16P90LVT BOUNDARY_NTAPBWP16P90LVT BOUNDARY_NTAPBWP16P90LVT_VPP_VBB BOUNDARY_NTAPBWP16P90LVT_VPP_VSS BOUNDARY_PCORNERBWP16P90LVT BOUNDARY_PROW1BWP16P90LVT BOUNDARY_PROW2BWP16P90LVT BOUNDARY_PROW3BWP16P90LVT BOUNDARY_PROW4BWP16P90LVT BOUNDARY_PTAPBWP16P90LVT BOUNDARY_PTAPBWP16P90LVT_VPP_VBB BOUNDARY_PTAPBWP16P90LVT_VPP_VSS BOUNDARY_RIGHTBWP16P90LVT BUFFD20BWP16P90LVT BUFFD24BWP16P90LVT BUFFSKND20BWP16P90LVT BUFFSKND24BWP16P90LVT BUFFSKPD20BWP16P90LVT BUFFSKPD24BWP16P90LVT BUFTD20BWP16P90LVT BUFTD24BWP16P90LVT CKBD20BWP16P90LVT CKBD24BWP16P90LVT CKLHQD20BWP16P90LVT CKLHQD24BWP16P90LVT CKLNQD20BWP16P90LVT CKLNQD24BWP16P90LVT CKLNQOPTBBD20BWP16P90LVT CKLNQOPTBBD24BWP16P90LVT CKND20BWP16P90LVT CKND24BWP16P90LVT DCAP16BWP16P90LVT DCAP32BWP16P90LVT DCAP4BWP16P90LVT DCAP64BWP16P90LVT DCAP8BWP16P90LVT DCCKBD20BWP16P90LVT DCCKBD24BWP16P90LVT DCCKND20BWP16P90LVT DCCKND24BWP16P90LVT FILL16BWP16P90LVT FILL1BWP16P90LVT FILL2BWP16P90LVT FILL32BWP16P90LVT FILL3BWP16P90LVT FILL4BWP16P90LVT FILL64BWP16P90LVT FILL8BWP16P90LVT GAN2MCOD1BWP16P90LVT GAN2MCOD2BWP16P90LVT GAOI21MCOD1BWP16P90LVT GAOI21MCOD2BWP16P90LVT GAOI22MCOD1BWP16P90LVT GAOI22MCOD2BWP16P90LVT GBUFFMCOD1BWP16P90LVT GBUFFMCOD2BWP16P90LVT GBUFFMCOD3BWP16P90LVT GBUFFMCOD4BWP16P90LVT GBUFFMCOD8BWP16P90LVT GDCAP10MCOBWP16P90LVT GDCAP11MCOBWP16P90LVT GDCAP12MCOBWP16P90LVT GDCAP1MCOBWP16P90LVT GDCAP2MCOBWP16P90LVT GDCAP3MCOBWP16P90LVT GDCAP4MCOBWP16P90LVT GDCAP5MCOBWP16P90LVT GDCAP6MCOBWP16P90LVT GDCAP8MCOBWP16P90LVT GDCAP9MCOBWP16P90LVT GDFCNQMCOD1BWP16P90LVT GDFQMCOD1BWP16P90LVT GFILL10MCOBWP16P90LVT GFILL11MCOBWP16P90LVT GFILL12MCOBWP16P90LVT GFILL1MCOBWP16P90LVT GFILL2MCOBWP16P90LVT GFILL3MCOBWP16P90LVT GFILL4MCOBWP16P90LVT GFILL5MCOBWP16P90LVT GFILL6MCOBWP16P90LVT GFILL8MCOBWP16P90LVT GFILL9MCOBWP16P90LVT GINVMCOD1BWP16P90LVT GINVMCOD2BWP16P90LVT GINVMCOD3BWP16P90LVT GINVMCOD4BWP16P90LVT GINVMCOD8BWP16P90LVT GMUX2MCOD1BWP16P90LVT GMUX2MCOD2BWP16P90LVT GMUX2NMCOD1BWP16P90LVT GMUX2NMCOD2BWP16P90LVT GND2MCOD1BWP16P90LVT GND2MCOD2BWP16P90LVT GND3MCOD1BWP16P90LVT GND3MCOD2BWP16P90LVT GNR2MCOD1BWP16P90LVT GNR2MCOD2BWP16P90LVT GNR3MCOD1BWP16P90LVT GNR3MCOD2BWP16P90LVT GOAI21MCOD1BWP16P90LVT GOAI21MCOD2BWP16P90LVT GOR2MCOD1BWP16P90LVT GOR2MCOD2BWP16P90LVT GSDFCNQMCOD1BWP16P90LVT GSDFQMCOD1BWP16P90LVT GTIEHMCOBWP16P90LVT GTIELMCOBWP16P90LVT GXNR2MCOD1BWP16P90LVT GXNR2MCOD2BWP16P90LVT GXOR2MCOD1BWP16P90LVT GXOR2MCOD2BWP16P90LVT INVD20BWP16P90LVT INVD24BWP16P90LVT INVSKND20BWP16P90LVT INVSKND24BWP16P90LVT INVSKPD20BWP16P90LVT INVSKPD24BWP16P90LVT ND2D20BWP16P90LVT ND2D24BWP16P90LVT ND2SKNBD20BWP16P90LVT ND2SKNBD24BWP16P90LVT ND2SKND20BWP16P90LVT ND2SKND24BWP16P90LVT NR2D20BWP16P90LVT NR2D24BWP16P90LVT NR2SKPBD20BWP16P90LVT NR2SKPBD24BWP16P90LVT NR2SKPD20BWP16P90LVT NR2SKPD24BWP16P90LVT SDFCNQD0BWP16P90LVT SDFCNQD1BWP16P90LVT SDFCNQD2BWP16P90LVT SDFCNQD4BWP16P90LVT SDFCNQND0BWP16P90LVT SDFCNQND1BWP16P90LVT SDFCNQND2BWP16P90LVT SDFCNQNOPTBBD1BWP16P90LVT SDFCNQNOPTBBD2BWP16P90LVT SDFCNQNOPTBBD4BWP16P90LVT SDFCNQOPTBBD1BWP16P90LVT SDFCNQOPTBBD2BWP16P90LVT SDFCNQOPTBBD4BWP16P90LVT SDFCNQOPTBBD8BWP16P90LVT SDFCSNQD0BWP16P90LVT SDFCSNQD1BWP16P90LVT SDFCSNQD2BWP16P90LVT SDFCSNQD4BWP16P90LVT SDFKCNQD0BWP16P90LVT SDFKCNQD1BWP16P90LVT SDFKCNQD2BWP16P90LVT SDFKCNQD4BWP16P90LVT SDFKCSNQD0BWP16P90LVT SDFKCSNQD1BWP16P90LVT SDFKCSNQD2BWP16P90LVT SDFKCSNQD4BWP16P90LVT SDFKSNQD0BWP16P90LVT SDFKSNQD1BWP16P90LVT SDFKSNQD2BWP16P90LVT SDFKSNQD4BWP16P90LVT SDFMQD0BWP16P90LVT SDFMQD1BWP16P90LVT SDFMQD2BWP16P90LVT SDFMQD4BWP16P90LVT SDFNCNQD0BWP16P90LVT SDFNCNQD1BWP16P90LVT SDFNCNQD2BWP16P90LVT SDFNCNQD4BWP16P90LVT SDFNCNQND0BWP16P90LVT SDFNCNQND1BWP16P90LVT SDFNCNQND2BWP16P90LVT SDFNCSNQD0BWP16P90LVT SDFNCSNQD1BWP16P90LVT SDFNCSNQD2BWP16P90LVT SDFNCSNQD4BWP16P90LVT SDFNQD0BWP16P90LVT SDFNQD1BWP16P90LVT SDFNQD2BWP16P9
  Libraries have 1674 usable logic and 202 usable sequential lib-cells.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 4661
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90ssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90 BHDBWP16P90 BOUNDARY_LEFTBWP16P90 BOUNDARY_NCORNERBWP16P90 BOUNDARY_NROW1BWP16P90 BOUNDARY_NROW2BWP16P90 BOUNDARY_NROW3BWP16P90 BOUNDARY_NROW4BWP16P90 BOUNDARY_NTAPBWP16P90 BOUNDARY_NTAPBWP16P90_VPP_VBB BOUNDARY_NTAPBWP16P90_VPP_VSS BOUNDARY_PCORNERBWP16P90 BOUNDARY_PROW1BWP16P90 BOUNDARY_PROW2BWP16P90 BOUNDARY_PROW3BWP16P90 BOUNDARY_PROW4BWP16P90 BOUNDARY_PTAPBWP16P90 BOUNDARY_PTAPBWP16P90_VPP_VBB BOUNDARY_PTAPBWP16P90_VPP_VSS BOUNDARY_RIGHTBWP16P90 BUFFD20BWP16P90 BUFFD24BWP16P90 BUFFSKND20BWP16P90 BUFFSKND24BWP16P90 BUFFSKPD20BWP16P90 BUFFSKPD24BWP16P90 BUFTD20BWP16P90 BUFTD24BWP16P90 CKBD20BWP16P90 CKBD24BWP16P90 CKLHQD20BWP16P90 CKLHQD24BWP16P90 CKLNQD20BWP16P90 CKLNQD24BWP16P90 CKLNQOPTBBD20BWP16P90 CKLNQOPTBBD24BWP16P90 CKND20BWP16P90 CKND24BWP16P90 DCAP16BWP16P90 DCAP32BWP16P90 DCAP4BWP16P90 DCAP64BWP16P90 DCAP8BWP16P90 DCCKBD20BWP16P90 DCCKBD24BWP16P90 DCCKND20BWP16P90 DCCKND24BWP16P90 FILL16BWP16P90 FILL1BWP16P90 FILL2BWP16P90 FILL32BWP16P90 FILL3BWP16P90 FILL4BWP16P90 FILL64BWP16P90 FILL8BWP16P90 GAN2MCOD1BWP16P90 GAN2MCOD2BWP16P90 GAOI21MCOD1BWP16P90 GAOI21MCOD2BWP16P90 GAOI22MCOD1BWP16P90 GAOI22MCOD2BWP16P90 GBUFFMCOD1BWP16P90 GBUFFMCOD2BWP16P90 GBUFFMCOD3BWP16P90 GBUFFMCOD4BWP16P90 GBUFFMCOD8BWP16P90 GDCAP10MCOBWP16P90 GDCAP11MCOBWP16P90 GDCAP12MCOBWP16P90 GDCAP1MCOBWP16P90 GDCAP2MCOBWP16P90 GDCAP3MCOBWP16P90 GDCAP4MCOBWP16P90 GDCAP5MCOBWP16P90 GDCAP6MCOBWP16P90 GDCAP8MCOBWP16P90 GDCAP9MCOBWP16P90 GDFCNQMCOD1BWP16P90 GDFQMCOD1BWP16P90 GFILL10MCOBWP16P90 GFILL11MCOBWP16P90 GFILL12MCOBWP16P90 GFILL1MCOBWP16P90 GFILL2MCOBWP16P90 GFILL3MCOBWP16P90 GFILL4MCOBWP16P90 GFILL5MCOBWP16P90 GFILL6MCOBWP16P90 GFILL8MCOBWP16P90 GFILL9MCOBWP16P90 GINVMCOD1BWP16P90 GINVMCOD2BWP16P90 GINVMCOD3BWP16P90 GINVMCOD4BWP16P90 GINVMCOD8BWP16P90 GMUX2MCOD1BWP16P90 GMUX2MCOD2BWP16P90 GMUX2NMCOD1BWP16P90 GMUX2NMCOD2BWP16P90 GND2MCOD1BWP16P90 GND2MCOD2BWP16P90 GND3MCOD1BWP16P90 GND3MCOD2BWP16P90 GNR2MCOD1BWP16P90 GNR2MCOD2BWP16P90 GNR3MCOD1BWP16P90 GNR3MCOD2BWP16P90 GOAI21MCOD1BWP16P90 GOAI21MCOD2BWP16P90 GOR2MCOD1BWP16P90 GOR2MCOD2BWP16P90 GSDFCNQMCOD1BWP16P90 GSDFQMCOD1BWP16P90 GTIEHMCOBWP16P90 GTIELMCOBWP16P90 GXNR2MCOD1BWP16P90 GXNR2MCOD2BWP16P90 GXOR2MCOD1BWP16P90 GXOR2MCOD2BWP16P90 INVD20BWP16P90 INVD24BWP16P90 INVSKND20BWP16P90 INVSKND24BWP16P90 INVSKPD20BWP16P90 INVSKPD24BWP16P90 ND2D20BWP16P90 ND2D24BWP16P90 ND2SKNBD20BWP16P90 ND2SKNBD24BWP16P90 ND2SKND20BWP16P90 ND2SKND24BWP16P90 NR2D20BWP16P90 NR2D24BWP16P90 NR2SKPBD20BWP16P90 NR2SKPBD24BWP16P90 NR2SKPD20BWP16P90 NR2SKPD24BWP16P90 SDFCNQD0BWP16P90 SDFCNQD1BWP16P90 SDFCNQD2BWP16P90 SDFCNQD4BWP16P90 SDFCNQND0BWP16P90 SDFCNQND1BWP16P90 SDFCNQND2BWP16P90 SDFCNQNOPTBBD1BWP16P90 SDFCNQNOPTBBD2BWP16P90 SDFCNQNOPTBBD4BWP16P90 SDFCNQOPTBBD1BWP16P90 SDFCNQOPTBBD2BWP16P90 SDFCNQOPTBBD4BWP16P90 SDFCNQOPTBBD8BWP16P90 SDFCSNQD0BWP16P90 SDFCSNQD1BWP16P90 SDFCSNQD2BWP16P90 SDFCSNQD4BWP16P90 SDFKCNQD0BWP16P90 SDFKCNQD1BWP16P90 SDFKCNQD2BWP16P90 SDFKCNQD4BWP16P90 SDFKCSNQD0BWP16P90 SDFKCSNQD1BWP16P90 SDFKCSNQD2BWP16P90 SDFKCSNQD4BWP16P90 SDFKSNQD0BWP16P90 SDFKSNQD1BWP16P90 SDFKSNQD2BWP16P90 SDFKSNQD4BWP16P90 SDFMQD0BWP16P90 SDFMQD1BWP16P90 SDFMQD2BWP16P90 SDFMQD4BWP16P90 SDFNCNQD0BWP16P90 SDFNCNQD1BWP16P90 SDFNCNQD2BWP16P90 SDFNCNQD4BWP16P90 SDFNCNQND0BWP16P90 SDFNCNQND1BWP16P90 SDFNCNQND2BWP16P90 SDFNCSNQD0BWP16P90 SDFNCSNQD1BWP16P90 SDFNCSNQD2BWP16P90 SDFNCSNQD4BWP16P90 SDFNQD0BWP16P90 SDFNQD1BWP16P90 SDFNQD2BWP16P90 SDFNQD4BWP16P90 SDFNQND0BWP16P90 SDFNQND1BWP16P90 SDFNQND2BWP16P90 SDFNQND4BWP16P90 SDFNSNQD0BWP16P90 SDFNSNQD1BWP16P90 SDFNSNQD2BWP16P90 SDFNSNQD4BWP16P90 SDFNSNQND0BWP16P90 SDFNSNQND1BWP16P90 SDFNSNQND2BWP16P90 SDFQD0BWP16P90 SDFQD1BWP16P90 SDFQD2BWP16P90 SDFQD4BWP16P90 SDFQND0BWP16P90 SDFQND1BWP16P90 SDFQND2BWP16P90 SDFQND4BWP16P90 SDFQNOPTBBD1BWP16P90 SDFQNOPTBBD2BWP16P90 SDFQNOPTBBD4BWP16P90 SDFQOPTBBD1BWP16P90 SDFQOPTBBD2BWP16P90 SDFQOPTBBD4BWP16P90 SDFQOPTBBD8BWP16P90 SDFSNQD0BWP16P90 SDFSNQD1BWP16P90 SDFSNQD2BWP16P90 SDFSNQD4BWP16P90 SDFSN
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'LBR-415' truncated to length 4096 from 5399
Info    : Unusable library cells found at the time of loading a library.  [LBR-415]
        : Library: 'tcbn16ffcllbwp16p90lvtssgnp0p72v125c.lib', Total cells: 1221, Unusable cells: 245.
	List of unusable cells: 'ANTENNABWP16P90LVT BHDBWP16P90LVT BOUNDARY_LEFTBWP16P90LVT BOUNDARY_NCORNERBWP16P90LVT BOUNDARY_NROW1BWP16P90LVT BOUNDARY_NROW2BWP16P90LVT BOUNDARY_NROW3BWP16P90LVT BOUNDARY_NROW4BWP16P90LVT BOUNDARY_NTAPBWP16P90LVT BOUNDARY_NTAPBWP16P90LVT_VPP_VBB BOUNDARY_NTAPBWP16P90LVT_VPP_VSS BOUNDARY_PCORNERBWP16P90LVT BOUNDARY_PROW1BWP16P90LVT BOUNDARY_PROW2BWP16P90LVT BOUNDARY_PROW3BWP16P90LVT BOUNDARY_PROW4BWP16P90LVT BOUNDARY_PTAPBWP16P90LVT BOUNDARY_PTAPBWP16P90LVT_VPP_VBB BOUNDARY_PTAPBWP16P90LVT_VPP_VSS BOUNDARY_RIGHTBWP16P90LVT BUFFD20BWP16P90LVT BUFFD24BWP16P90LVT BUFFSKND20BWP16P90LVT BUFFSKND24BWP16P90LVT BUFFSKPD20BWP16P90LVT BUFFSKPD24BWP16P90LVT BUFTD20BWP16P90LVT BUFTD24BWP16P90LVT CKBD20BWP16P90LVT CKBD24BWP16P90LVT CKLHQD20BWP16P90LVT CKLHQD24BWP16P90LVT CKLNQD20BWP16P90LVT CKLNQD24BWP16P90LVT CKLNQOPTBBD20BWP16P90LVT CKLNQOPTBBD24BWP16P90LVT CKND20BWP16P90LVT CKND24BWP16P90LVT DCAP16BWP16P90LVT DCAP32BWP16P90LVT DCAP4BWP16P90LVT DCAP64BWP16P90LVT DCAP8BWP16P90LVT DCCKBD20BWP16P90LVT DCCKBD24BWP16P90LVT DCCKND20BWP16P90LVT DCCKND24BWP16P90LVT FILL16BWP16P90LVT FILL1BWP16P90LVT FILL2BWP16P90LVT FILL32BWP16P90LVT FILL3BWP16P90LVT FILL4BWP16P90LVT FILL64BWP16P90LVT FILL8BWP16P90LVT GAN2MCOD1BWP16P90LVT GAN2MCOD2BWP16P90LVT GAOI21MCOD1BWP16P90LVT GAOI21MCOD2BWP16P90LVT GAOI22MCOD1BWP16P90LVT GAOI22MCOD2BWP16P90LVT GBUFFMCOD1BWP16P90LVT GBUFFMCOD2BWP16P90LVT GBUFFMCOD3BWP16P90LVT GBUFFMCOD4BWP16P90LVT GBUFFMCOD8BWP16P90LVT GDCAP10MCOBWP16P90LVT GDCAP11MCOBWP16P90LVT GDCAP12MCOBWP16P90LVT GDCAP1MCOBWP16P90LVT GDCAP2MCOBWP16P90LVT GDCAP3MCOBWP16P90LVT GDCAP4MCOBWP16P90LVT GDCAP5MCOBWP16P90LVT GDCAP6MCOBWP16P90LVT GDCAP8MCOBWP16P90LVT GDCAP9MCOBWP16P90LVT GDFCNQMCOD1BWP16P90LVT GDFQMCOD1BWP16P90LVT GFILL10MCOBWP16P90LVT GFILL11MCOBWP16P90LVT GFILL12MCOBWP16P90LVT GFILL1MCOBWP16P90LVT GFILL2MCOBWP16P90LVT GFILL3MCOBWP16P90LVT GFILL4MCOBWP16P90LVT GFILL5MCOBWP16P90LVT GFILL6MCOBWP16P90LVT GFILL8MCOBWP16P90LVT GFILL9MCOBWP16P90LVT GINVMCOD1BWP16P90LVT GINVMCOD2BWP16P90LVT GINVMCOD3BWP16P90LVT GINVMCOD4BWP16P90LVT GINVMCOD8BWP16P90LVT GMUX2MCOD1BWP16P90LVT GMUX2MCOD2BWP16P90LVT GMUX2NMCOD1BWP16P90LVT GMUX2NMCOD2BWP16P90LVT GND2MCOD1BWP16P90LVT GND2MCOD2BWP16P90LVT GND3MCOD1BWP16P90LVT GND3MCOD2BWP16P90LVT GNR2MCOD1BWP16P90LVT GNR2MCOD2BWP16P90LVT GNR3MCOD1BWP16P90LVT GNR3MCOD2BWP16P90LVT GOAI21MCOD1BWP16P90LVT GOAI21MCOD2BWP16P90LVT GOR2MCOD1BWP16P90LVT GOR2MCOD2BWP16P90LVT GSDFCNQMCOD1BWP16P90LVT GSDFQMCOD1BWP16P90LVT GTIEHMCOBWP16P90LVT GTIELMCOBWP16P90LVT GXNR2MCOD1BWP16P90LVT GXNR2MCOD2BWP16P90LVT GXOR2MCOD1BWP16P90LVT GXOR2MCOD2BWP16P90LVT INVD20BWP16P90LVT INVD24BWP16P90LVT INVSKND20BWP16P90LVT INVSKND24BWP16P90LVT INVSKPD20BWP16P90LVT INVSKPD24BWP16P90LVT ND2D20BWP16P90LVT ND2D24BWP16P90LVT ND2SKNBD20BWP16P90LVT ND2SKNBD24BWP16P90LVT ND2SKND20BWP16P90LVT ND2SKND24BWP16P90LVT NR2D20BWP16P90LVT NR2D24BWP16P90LVT NR2SKPBD20BWP16P90LVT NR2SKPBD24BWP16P90LVT NR2SKPD20BWP16P90LVT NR2SKPD24BWP16P90LVT SDFCNQD0BWP16P90LVT SDFCNQD1BWP16P90LVT SDFCNQD2BWP16P90LVT SDFCNQD4BWP16P90LVT SDFCNQND0BWP16P90LVT SDFCNQND1BWP16P90LVT SDFCNQND2BWP16P90LVT SDFCNQNOPTBBD1BWP16P90LVT SDFCNQNOPTBBD2BWP16P90LVT SDFCNQNOPTBBD4BWP16P90LVT SDFCNQOPTBBD1BWP16P90LVT SDFCNQOPTBBD2BWP16P90LVT SDFCNQOPTBBD4BWP16P90LVT SDFCNQOPTBBD8BWP16P90LVT SDFCSNQD0BWP16P90LVT SDFCSNQD1BWP16P90LVT SDFCSNQD2BWP16P90LVT SDFCSNQD4BWP16P90LVT SDFKCNQD0BWP16P90LVT SDFKCNQD1BWP16P90LVT SDFKCNQD2BWP16P90LVT SDFKCNQD4BWP16P90LVT SDFKCSNQD0BWP16P90LVT SDFKCSNQD1BWP16P90LVT SDFKCSNQD2BWP16P90LVT SDFKCSNQD4BWP16P90LVT SDFKSNQD0BWP16P90LVT SDFKSNQD1BWP16P90LVT SDFKSNQD2BWP16P90LVT SDFKSNQD4BWP16P90LVT SDFMQD0BWP16P90LVT SDFMQD1BWP16P90LVT SDFMQD2BWP16P90LVT SDFMQD4BWP16P90LVT SDFNCNQD0BWP16P90LVT SDFNCNQD1BWP16P90LVT SDFNCNQD2BWP16P90LVT SDFNCNQD4BWP16P90LVT SDFNCNQND0BWP16P90LVT SDFNCNQND1BWP16P90LVT SDFNCNQND2BWP16P90LVT SDFNCSNQD0BWP16P90LVT SDFNCSNQD1BWP16P90LVT SDFNCSNQD2BWP16P90LVT SDFNCSNQD4BWP16P90LVT SDFNQD0BWP16P90LVT SDFNQD1BWP16P90LVT SDFNQD2BWP16P9
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ipr_cntrl' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv'.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'wdata' [8] doesn't match the width of right hand side [32] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv' on line 31.
        : Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side '' [32] doesn't match the width of right hand side [8] in assignment in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv' on line 56.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'ipr_cntrl.async_fifo_i' in module 'ipr_cntrl' of library 'default' to module 'async_fifo' of library 'default' (line 6 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv' on line 99.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'ipr_cntrl.async_fifo_i.sync_r2w_inst' in module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' of library 'default' to module 'sync_r2w' of library 'default' (line 4 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_r2w.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 45.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sync_r2w_ASIZE4' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_r2w.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'ipr_cntrl.async_fifo_i.sync_w2r_inst' in module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' of library 'default' to module 'sync_w2r' of library 'default' (line 4 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_w2r.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sync_w2r_ASIZE4' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/sync_w2r.sv'.
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'ipr_cntrl.async_fifo_i.wptr_full_inst' in module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' of library 'default' to module 'wptr_full' of library 'default' (line 4 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 61.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'wptr_full_ADDRSIZE4' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-concat%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' on line 41.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-concat%' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' on line 40.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' on line 37.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' on line 37.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 40 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 40 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 41 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 41 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=5 Z=5) at line 35 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=5 Z=5) at line 35 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 37 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 37 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/wptr_full.sv' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : Instantiating Subdesign. [CDFG-567]
        : Linking instance 'ipr_cntrl.async_fifo_i.rptr_empty_inst' in module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' of library 'default' to module 'rptr_empty' of library 'default' (line 4 in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv') in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 74.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'rptr_empty_ADDRSIZE4' from file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '+' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv' on line 36.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '+' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv' on line 36.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 39 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 39 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 40 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 40 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv' will be considered in the following order: {'/hdl_libraries/GB/components/equal_unsigned/implementations/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=5 Z=5) at line 34 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=5 Z=5) at line 34 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 36 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 36 in the file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/rptr_empty.sv' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'winc_r' in module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 41.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Info    : Unused module input port. [CDFG-500]
        : Input port 'wdata' is not used in module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 17.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rinc_mem' is not used in module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/async_fifo.sv' on line 26.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (32) does not match width of input port 'wdata' (8) of instance 'async_fifo_i' of module 'async_fifo_DSIZE8_ASIZE4_FALLTHROUGH1_WATCHDOG_LIMIT100_BULK_NUMBER10' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv' on line 99.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Unused module input port. [CDFG-500]
        : Input port 'write_if_be' is not used in module 'ipr_cntrl'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'write_if_addr' is not used in module 'ipr_cntrl'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'read_if_be' is not used in module 'ipr_cntrl'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'error_flag' in module 'ipr_cntrl' in file '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/ipr_dir/sv_ipr/rtl_syn/ipr_cntrl.sv' on line 15, column 26, hid = 0.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'write_if_rdata' in module 'ipr_cntrl'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ipr_cntrl'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
-------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------------
| ume_constant_bmux |       0 |       0 |        0.00 | 
| ume_merge         |       0 |       0 |        0.00 | 
| ume_ssm           |       0 |       0 |        0.00 | 
| ume_cse           |       0 |       0 |        0.00 | 
| ume_shrink        |       0 |       0 |        0.00 | 
| ume_sweep         |       0 |       0 |        0.00 | 
-------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: ipr_cntrl, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: ipr_cntrl, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: ipr_cntrl, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: ipr_cntrl, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
--------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (s) | 
--------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |        0.00 | 
| hlo_clip_mux_input             |       0 |       0 |        0.00 | 
| hlo_clip                       |       0 |       0 |        0.00 | 
| hlo_cleanup                    |       0 |       0 |        0.00 | 
--------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
Runtime & Memory after 'read_hdl'
stamp 'Elaboration' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:21:00 (Jun18) |  321.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:59) |  00:00:26(00:00:59) | 100.0(100.0) |   13:21:59 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'ipr_cntrl'

No empty modules in design 'ipr_cntrl'

  Done Checking the design.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined '/designs/ipr_cntrl/ports_in/w_clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/error_flag 
        : Use the 'external_delay' command to specify and output delay on output ports or to specify an input delay on input ports. See the 'Specifying the Timing and Delay Constraints' Chapter in the 'Timing Analysis Guide' for detailed information.
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/we 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/re 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[7] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[6] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[5] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[4] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[3] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[2] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[1] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/wdata[0] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/waddr[3] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/waddr[2] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/waddr[1] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/waddr[0] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/raddr[3] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/raddr[2] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/raddr[1] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/raddr[0] 
Warning : At least one of the specified ports is not valid for the given external delay. [TUI-253]
        :  Cannot specify an input delay on the following output ports: 
	/designs/ipr_cntrl/ports_out/fifo_full 
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'TUI-253'.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
The number of exceptions is 1
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:21:59 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     

/designs/ipr_cntrl/instances_hier/async_fifo_i/instances_hier/rptr_empty_inst/instances_seq/arempty_reg/pins_in/clk /designs/ipr_cntrl/ports_in/r_clk {Unclocked source}
/designs/ipr_cntrl/instances_hier/async_fifo_i/instances_hier/rptr_empty_inst/instances_seq/rempty_reg/pins_in/clk /designs/ipr_cntrl/ports_in/r_clk {Unclocked source}
/designs/ipr_cntrl/instances_seq/read_gnt_dly_reg/pins_in/clk /designs/ipr_cntrl/ports_in/r_clk {Unclocked source}
  ... 21 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set .  
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/ipr_cntrl/ports_in/r_clk
/designs/ipr_cntrl/ports_in/r_rst_n
/designs/ipr_cntrl/ports_in/rdata[0]
  ... 116 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set . As a result the load  
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/ipr_cntrl/ports_out/error_flag
/designs/ipr_cntrl/ports_out/fifo_full
/designs/ipr_cntrl/ports_out/raddr[0]
  ... 85 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                                           0
 Sequential data pins driven by a clock signal                                             0
 Sequential clock pins without clock waveform                                             24
 Sequential clock pins with multiple clock waveforms                                       0
 Generated clocks without clock waveform                                                   0
 Generated clocks with incompatible options                                                0
 Generated clocks with multi-master clock                                                  0
 Generated clocks with master clock not reaching the generated clock target                0
 Paths constrained with different clocks                                                   0
 Loop-breaking cells for combinational feedback                                            0
 Nets with multiple drivers                                                                0
 Timing exceptions with no effect                                                          0
 Suspicious multi_cycle exceptions                                                         0
 Pins/ports with conflicting case constants                                                0
 Inputs without clocked external delays                                                    0
 Outputs without clocked external delays                                                   0
 Inputs without external driver/transition                                               119
 Outputs without external load                                                            88
 Exceptions with invalid timing start-/endpoints                                           0

                                                                           Total:        231

Cannot remove default cost group.
    Removing cost_group 'clk'.
Info    : Removed object. [TUI-58]
        : Removed cost_group '/designs/ipr_cntrl/timing/cost_groups/clk'.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_outs' will be obsolete in the next major release. Use 'all_outputs' to return all output ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_inps' will be obsolete in the next major release. Use 'all_inputs' to return all input ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_inps' will be obsolete in the next major release. Use 'all_inputs' to return all input ports.
Warning : This command will be obsolete in a next major release. [TUI-37]
        : The command 'all::all_outs' will be obsolete in the next major release. Use 'all_outputs' to return all output ports.
        Computing arrivals and requireds.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'ipr_cntrl'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'ipr_cntrl'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'ipr_cntrl'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'ipr_cntrl'.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'ipr_cntrl'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 18 2025  01:21:59 pm
  Module:                 ipr_cntrl
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

/designs/ipr_cntrl/instances_hier/async_fifo_i/instances_hier/rptr_empty_inst/instances_seq/arempty_reg/pins_in/clk /designs/ipr_cntrl/ports_in/r_clk {Unclocked source}
/designs/ipr_cntrl/instances_hier/async_fifo_i/instances_hier/rptr_empty_inst/instances_seq/rempty_reg/pins_in/clk /designs/ipr_cntrl/ports_in/r_clk {Unclocked source}
/designs/ipr_cntrl/instances_seq/read_gnt_dly_reg/pins_in/clk /designs/ipr_cntrl/ports_in/r_clk {Unclocked source}
  ... 21 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set .  
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

/designs/ipr_cntrl/ports_in/r_clk
/designs/ipr_cntrl/ports_in/r_rst_n
/designs/ipr_cntrl/ports_in/rdata[0]
  ... 116 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set . As a result the load  
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

/designs/ipr_cntrl/ports_out/error_flag
/designs/ipr_cntrl/ports_out/fifo_full
/designs/ipr_cntrl/ports_out/raddr[0]
  ... 85 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                                           0
 Sequential data pins driven by a clock signal                                             0
 Sequential clock pins without clock waveform                                             24
 Sequential clock pins with multiple clock waveforms                                       0
 Generated clocks without clock waveform                                                   0
 Generated clocks with incompatible options                                                0
 Generated clocks with multi-master clock                                                  0
 Generated clocks with master clock not reaching the generated clock target                0
 Paths constrained with different clocks                                                   0
 Loop-breaking cells for combinational feedback                                            0
 Nets with multiple drivers                                                                0
 Timing exceptions with no effect                                                          0
 Suspicious multi_cycle exceptions                                                         0
 Pins/ports with conflicting case constants                                                0
 Inputs without clocked external delays                                                    0
 Outputs without clocked external delays                                                   0
 Inputs without external driver/transition                                               119
 Outputs without external load                                                            88
 Exceptions with invalid timing start-/endpoints                                           0

                                                                           Total:        231

Warning : The 'lp_insert_clock_gating' attribute should be set before elaboration. [POPT-104]
        : The design 'design:ipr_cntrl' is already read. The attribute will not be set.
        : Setting the 'lp_insert_clock_gating' attribute before elaboration will result in an optimal clock-gated design.
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
Warning : For best results, set lp_insert_early_clock_gating before elaboration. [POPT-152]
        : For best results, set lp_insert_early_clock_gating before elaboration.
        : For best results, set lp_insert_early_clock_gating before elaboration.
  Setting attribute of root '/': 'lp_insert_early_clock_gating' = true
  Setting attribute of root '/': 'lp_insert_discrete_clock_gating_logic' = true
  Setting attribute of design 'ipr_cntrl': 'lp_clock_gating_min_flops' = 3
      Running additional step before syn_gen...

Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'error_flag' in module 'ipr_cntrl'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'write_if_rdata' in module 'ipr_cntrl'.

Stage: pre_early_cg
-----------------------------------------------
| Transform | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
-----------------------------------------------
Mapping ChipWare ICG instances in ipr_cntrl
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
EarlyCg insertion, version 4
[Clock Gating] Propagating constants ...
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'async_fifo_i/rptr_empty_inst/arempty_reg', 
'async_fifo_i/wptr_full_inst/awfull_reg'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'async_fifo_i/rptr_empty_inst/add_36_37', 
'async_fifo_i/wptr_full_inst/add_37_37'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Propagating constants done. (0 s.)
[Clock Gating] Reordering datapath muxes ...
[Clock Gating] Reordering datapath muxes done. (0 s.)
[Clock Gating] Decloning datapath insts ...
[Clock Gating] Decloning datapath insts done. (0 s.)
[Clock Gating] Removing redundant muxes pre insertion ...
  total runtime for constant propagation: 00:00 walltime (min:sec)
[Clock Gating] Removing redundant muxes pre insertion done. (0 s.)
  Setting attribute of root '/': 'basic_opto_skip_datapath' = true
[Clock Gating] Clock gating design ...
  Inserting clock-gating logic in netlist from '/designs/ipr_cntrl'
Inserting clock-gating logic .....
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'async_fifo_i' in module 'ipr_cntrl' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'async_fifo_i_sync_r2w_inst' in module 'ipr_cntrl' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'async_fifo_i_sync_w2r_inst' in module 'ipr_cntrl' would be automatically ungrouped.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      44		 96%
  Timing exception in enable logic      0		  0%
  Register bank width too small         2		  4%
Total flip-flops                        46		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
[Clock Gating] Clock gating design done. (0 s.)
  Resetting attribute of root '/': 'basic_opto_skip_datapath' = false
[Clock Gating] Dissolving small equality operators ...
[Clock Gating] Dissolving small equality operators done. (0 s.)
##Generic Timing Info for library domain: timing typical gate delay: 17.4 ps std_slew: 5.6 ps std_load: 1.9 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ipr_cntrl, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Running DP early constant propagation (netlist ipr_cntrl)...
...done running DP early constant propagation (0 seconds CPU time, netlist ipr_cntrl).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'async_fifo_i_rptr_empty_inst/g4', 'async_fifo_i_wptr_full_inst/g4', 
'async_fifo_i_wptr_full_inst/g8'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'ipr_cntrl' to generic gates using 'medium' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: ipr_cntrl, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: ipr_cntrl, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        0.00 | 
-----------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rbin_reg[4]' and 'rptr_reg[4]' in 'rptr_empty_ADDRSIZE4' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'wbin_reg[4]' and 'wptr_reg[4]' in 'wptr_full_ADDRSIZE4' have been merged.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
-----------------------------------------------
| Trick     | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------
| ume_ssm   |       0 |       0 |        0.00 | 
| ume_sweep |       0 |       0 |        0.00 | 
| ume_share |       0 |       0 |        0.00 | 
-----------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside ipr_cntrl = 0
#Special hiers formed inside rptr_empty_ADDRSIZE4 = 0
#Special hiers formed inside wptr_full_ADDRSIZE4 = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'async_fifo_i_rptr_empty_inst/rptr_reg[4]', 
'async_fifo_i_wptr_full_inst/wptr_reg[4]'.
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: ipr_cntrl, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
-----------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |        0.00 | 
| hlo_infer_macro             |       0 |       0 |        0.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |        0.00 | 
| hlo_mux_decode              |       0 |       0 |        0.00 | 
| hlo_chop_mux                |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |        0.00 | 
| hlo_inequality_transform    |       0 |       0 |        0.00 | 
| hlo_reconv_opt              |       0 |       0 |        0.00 | 
| hlo_restructure             |       0 |       0 |        0.00 | 
| hlo_identity_transform      |       0 |       0 |        0.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |        0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |        0.00 | 
| hlo_mux_consolidation       |       0 |       0 |        0.00 | 
| hlo_optimize_datapath       |       0 |       0 |        0.00 | 
| hlo_datapath_recast         |       0 |       0 |        0.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        0.00 | 
| hlo_clip_mux_input          |       0 |       0 |        0.00 | 
| hlo_clip                    |       0 |       0 |        0.00 | 
| hlo_cleanup                 |       0 |       0 |        0.00 | 
-----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
-------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (s) | 
-------------------------------------------------
| ume_runtime |       0 |       0 |        0.00 | 
-------------------------------------------------
Number of big hc bmuxes before = 0
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
              Info: total 0 bmuxes found, 0 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'ipr_cntrl':
          live_trim(2) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'ipr_cntrl'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_signed/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=5 B=5 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=5 B=5 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/add_signed/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_signed/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_signed/implementations/slow' (priority 1)}
MaxCSA: Successfully built Maximal CSA Expression Expr0
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing increment_unsigned_5...
        Done timing increment_unsigned_5.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned_9...
        Done timing increment_unsigned_9.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned_13...
        Done timing increment_unsigned_13.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned_17...
        Done timing increment_unsigned_17.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned_21...
        Done timing increment_unsigned_21.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned_25...
        Done timing increment_unsigned_25.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned_29...
        Done timing increment_unsigned_29.
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in rptr_empty_ADDRSIZE4: area: 31376184 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_0_c7 in rptr_empty_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 22411560.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         31376184           22411560           22411560           22411560           22411560           22411560           22411560           22411560  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               31376184 (       )    214748364.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START               56028900 ( +78.57)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END              100852020 ( +80.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               31376184 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               31376184 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               31376184 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               31376184 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               31376184 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 ( -10.71)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               28014450 ( -10.71)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               28014450 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 ( -20.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               22411560 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               22411560 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               22411560 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 10 
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_signed/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=5 B=5 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_TC_OP' (pin widths: A=5 B=5 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/add_signed/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_signed/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_signed/implementations/slow' (priority 1)}
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5).
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'INCREMENT_UNS_CI_OP' (pin widths: A=5 CI=1 Z=5) will be considered in the following order: {'/hdl_libraries/GB/components/increment_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/increment_unsigned/implementations/slow' (priority 1)}
      Timing increment_unsigned_35...
        Done timing increment_unsigned_35.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CWD-19'.
      Timing increment_unsigned_39...
        Done timing increment_unsigned_39.
      Timing increment_unsigned_43...
        Done timing increment_unsigned_43.
      Timing increment_unsigned_47...
        Done timing increment_unsigned_47.
      Timing increment_unsigned_51...
        Done timing increment_unsigned_51.
      Timing increment_unsigned_55...
        Done timing increment_unsigned_55.
      Timing increment_unsigned_59...
        Done timing increment_unsigned_59.
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in wptr_full_ADDRSIZE4: area: 31376184 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_0_c7 in wptr_full_ADDRSIZE4: area: 22411560 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 22411560.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         31376184           22411560           22411560           22411560           22411560           22411560           22411560           22411560  
##>            WNS         +1297.30           +1317.10           +1317.10           +1317.10           +1317.10           +1317.10           +1317.10           +1317.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               31376184 (       )     1297.30 (        )          0 (        )                    0 (       )              
##> rewrite                        START               58270056 ( +85.71)     1290.70 (   -6.60)          0 (       0)                    0 (  +0.00)              (a,ar) Expr1_from --> Expr1_to
##>                                  END              100852020 ( +73.08)     1290.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               31376184 (  +0.00)     1297.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               31376184 (  +0.00)     1297.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               31376184 (  +0.00)     1297.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               31376184 (  +0.00)     1297.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               31376184 (  +0.00)     1297.30 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 ( -10.71)     1310.50 (  +13.20)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               28014450 ( -10.71)     1310.50 (  +13.20)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               28014450 (  +0.00)     1310.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 ( -20.00)     1317.10 (   +6.60)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               22411560 (  +0.00)     1317.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 (  +0.00)     1317.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               22411560 (  +0.00)     1317.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 (  +0.00)     1317.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               22411560 (  +0.00)     1317.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               22411560 (  +0.00)     1317.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Preparing netlist for verification ...
              Done preparing netlist for verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'ipr_cntrl'.
      Removing temporary intermediate hierarchies under ipr_cntrl
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: ipr_cntrl, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: ipr_cntrl, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: ipr_cntrl, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (s) | 
----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        0.00 | 
| hlo_logic_reduction        |       0 |       0 |        0.00 | 
| hlo_mux_reorder            |       0 |       0 |        0.00 | 
----------------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: ipr_cntrl, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.010s)

Stage: post_muxopt
-----------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (s) | 
-----------------------------------------------------
| hlo_speculation |       0 |       0 |        0.01 | 
-----------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev  |Count|                                                                        Message Text                                                                         |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CDFG-372   |Info   |    2|Bitwidth mismatch in assignment.                                                                                                                             |
|           |       |     |Review and make sure the mismatch is intentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for  |
|           |       |     | implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum        |
|           |       |     | variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.                                                   |
|CDFG-464   |Warning|    1|Connected signal is wider than module port.                                                                                                                  |
|           |       |     |This may cause simulation mismatches between the original and synthesized designs.                                                                           |
|CDFG-500   |Info   |    5|Unused module input port.                                                                                                                                    |
|           |       |     |(In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.           |
|CDFG-508   |Warning|    1|Removing unused register.                                                                                                                                    |
|           |       |     |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers    |
|           |       |     | attribute to true or use a pragma in the RTL.                                                                                                               |
|CDFG-567   |Info   |    5|Instantiating Subdesign.                                                                                                                                     |
|CDFG-738   |Info   |    3|Common subexpression eliminated.                                                                                                                             |
|CDFG-739   |Info   |    3|Common subexpression kept.                                                                                                                                   |
|CWD-19     |Info   |   26|An implementation was inferred.                                                                                                                              |
|CWD-36     |Info   |   20|Sorted the set of valid implementations for synthetic operator.                                                                                              |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                                                                                                                                   |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                                                                                                                              |
|DPOPT-3    |Info   |    2|Implementing datapath configurations.                                                                                                                        |
|DPOPT-4    |Info   |    2|Done implementing datapath configurations.                                                                                                                   |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                                                                                                                                |
|ELAB-1     |Info   |    1|Elaborating Design.                                                                                                                                          |
|ELAB-2     |Info   |    5|Elaborating Subdesign.                                                                                                                                       |
|ELAB-3     |Info   |    1|Done Elaborating Design.                                                                                                                                     |
|ELABUTL-123|Warning|    2|Undriven module output port.                                                                                                                                 |
|ELABUTL-128|Info   |    2|Undriven module output port.                                                                                                                                 |
|           |       |     |The 'hdl_unconnected_value' attribute controls treatment of undriven output port.                                                                            |
|ELABUTL-134|Info   |    3|Using the (old) attribute value(s) for driving unconnected input/ undriven signal or output to set the value of new variable "hdl_unconnected_value".        |
|           |       |     |To revert to old behaviour set the value of the attribute 'hdl_use_new_undriven_handling' to 0.                                                              |
|GLO-32     |Info   |    2|Deleting sequential instances not driving any primary outputs.                                                                                               |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To  |
|           |       |     | see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to|
|           |       |     | false to see the complete list.                                                                                                                             |
|GLO-34     |Info   |    2|Deleting instances not driving any primary outputs.                                                                                                          |
|           |       |     |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs  |
|           |       |     | anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message|
|           |       |     | attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or|
|           |       |     | 'preserve' instance attribute to 'true'.                                                                                                                    |
|GLO-42     |Info   |    2|Equivalent sequential instances have been merged.                                                                                                            |
|           |       |     |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the                    |
|           |       |     | 'optimize_merge_seq' instance attribute to 'false'.                                                                                                         |
|GLO-51     |Info   |    3|Hierarchical instance automatically ungrouped.                                                                                                               |
|           |       |     |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute |
|           |       |     | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.               |
|LBR-9      |Warning|  456|Library cell has no output pins defined.                                                                                                                     |
|           |       |     |Add the missing output pin(s)                                                                                                                                |
|           |       |     | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined   |
|           |       |     | function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell.         |
|           |       |     | Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the|
|           |       |     | libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus    |
|           |       |     | will depend upon the output function defined in the pin group (output pin)                                                                                  |
|           |       |     | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                          |
|LBR-40     |Info   |    2|An unsupported construct was detected in this library.                                                                                                       |
|           |       |     |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                            |
|LBR-41     |Info   |    4|An output library pin lacks a function attribute.                                                                                                            |
|           |       |     |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                              |
|           |       |     | (because one of its outputs does not have a valid function.                                                                                                 |
|LBR-101    |Warning|   24|Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as           |
|           |       |     | 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, |
|           |       |     | 'dont_use' attribute should be set to false.                                                                                                                |
|           |       |     |To make the cell usable, change the value of 'dont_use' attribute to false.                                                                                  |
|LBR-109    |Info   |    1|Set default library domain.                                                                                                                                  |
|LBR-162    |Info   |  920|Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                      |
|           |       |     |Setting the 'timing_sense' to non_unate.                                                                                                                     |
|LBR-170    |Info   |  960|Ignoring specified timing sense.                                                                                                                             |
|           |       |     |Timing sense should never be set with 'rising_edge' or 'falling_edge' timing type.                                                                           |
|LBR-412    |Info   |    4|Created nominal operating condition.                                                                                                                         |
|           |       |     |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                             |
|           |       |     | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                                 |
|LBR-415    |Info   |    4|Unusable library cells found at the time of loading a library.                                                                                               |
|           |       |     |For  more  information, refer to 'Cells Identified as Unusable' in the 'User Guide'. To know the reason why a cell is considered as unusable, check          |
|           |       |     | 'unusable_reason' libcell attribute.                                                                                                                        |
|LBR-518    |Info   |    2|Missing a function attribute in the output pin definition.                                                                                                   |
|MESG-6     |Warning|    4|Message truncated because it exceeds the maximum length of 4096 characters.                                                                                  |
|           |       |     |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message       |
|           |       |     | attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.                                                          |
|PHYS-12    |Warning|    3|The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc.        |
|           |       |     |Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.                    |
|PHYS-15    |Warning|   30|Missing wire parameter.                                                                                                                                      |
|           |       |     |Check the wire parameter in LEF technology files.                                                                                                            |
|PHYS-106   |Warning|    2|Site already defined before, duplicated site will be ignored.                                                                                                |
|PHYS-129   |Info   |  607|Via with no resistance will have a value of '0.0' assigned for resistance value.                                                                             |
|           |       |     |If this is the expected behavior, this message can be ignored.                                                                                               |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                 |
|POPT-104   |Warning|    1|The 'lp_insert_clock_gating' attribute should be set before elaboration.                                                                                     |
|           |       |     |Setting the 'lp_insert_clock_gating' attribute before elaboration will result in an optimal clock-gated design.                                              |
|POPT-152   |Warning|    1|For best results, set lp_insert_early_clock_gating before elaboration.                                                                                       |
|           |       |     |For best results, set lp_insert_early_clock_gating before elaboration.                                                                                       |
|SDC-201    |Warning|    1|Unsupported SDC command option.                                                                                                                              |
|           |       |     |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                              |
|SYNTH-1    |Info   |    1|Synthesizing.                                                                                                                                                |
|TIM-11     |Warning|    5|Timing problems have been detected in this design.                                                                                                           |
|           |       |     |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                               |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.                                                                                                                    |
|TUI-32     |Warning|    4|This attribute will be obsolete in a next major release.                                                                                                     |
|TUI-37     |Warning|    4|This command will be obsolete in a next major release.                                                                                                       |
|TUI-58     |Info   |    1|Removed object.                                                                                                                                              |
|TUI-253    |Warning|  208|At least one of the specified ports is not valid for the given external delay.                                                                               |
|           |       |     |Use the 'external_delay' command to specify and output delay on output ports or to specify an input delay on input ports. See the 'Specifying the Timing and |
|           |       |     | Delay Constraints' Chapter in the 'Timing Analysis Guide' for detailed information.                                                                         |
|VLOGPT-43  |Warning|    2|Implicit net declaration not allowed with `default_nettype none.                                                                                             |
|           |       |     |When `default_nettype is none, each input and inout port declaration requires a corresponding net type.                                                      |
|VLOGPT-650 |Warning|    1|Cannot open file.                                                                                                                                            |
|           |       |     |The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.                                                              |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Mapper: Libraries have:
	domain timing: 1674 combo usable cells and 202 sequential usable cells
      Mapping 'ipr_cntrl'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_34_28' of datapath component 'increment_unsigned_5'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_35_28' of datapath component 'increment_unsigned_35'.
Inserting clock-gating logic .....
        
        New clock gate fanout statistics
        =================================================
        Fanout Size           Num CGs     Total FFs 
        -------------------------------------------------
        4 to 15                   1       5
        =================================================

Info    : Could not find any user created clock-gating module. [POPT-12]
        : Looking for Integrated clock-gating cell in library.
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        5		 11%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Enable not found                      33		 75%
  Timing exception in enable logic      0		  0%
  Register bank width too small         6		 14%
Total flip-flops                        44		100%
Total CG Modules                        1
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
        : This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.
    Automatically cost grouped 2 clock gate paths.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'write_gnt_dly_reg' and 'write_inflight_reg' in 'ipr_cntrl' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'read_gnt_dly_reg' and 'read_inflight_reg' in 'ipr_cntrl' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'read_inflight_reg', 'write_inflight_reg'.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) ipr_cntrl...
          Done structuring (delay-based) ipr_cntrl
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in ipr_cntrl...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in wptr_full_ADDRSIZE4...
            Starting partial collapsing (xors only) cb_oseq_39
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in wptr_full_ADDRSIZE4
        Mapping logic partition in wptr_full_ADDRSIZE4...
          Structuring (delay-based) logic partition in ipr_cntrl...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
            Starting partial collapsing (xors only) cb_oseq_45
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Mapping logic partition in rptr_empty_ADDRSIZE4...
          Structuring (delay-based) logic partition in ipr_cntrl...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in ipr_cntrl...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
          Done structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Mapping logic partition in rptr_empty_ADDRSIZE4...
          Structuring (delay-based) logic partition in wptr_full_ADDRSIZE4...
          Done structuring (delay-based) logic partition in wptr_full_ADDRSIZE4
        Mapping logic partition in wptr_full_ADDRSIZE4...
          Structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
          Done structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Mapping logic partition in rptr_empty_ADDRSIZE4...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Id   |Sev |Count|                                                                            Message Text                                                                            |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|GB-6   |Info|    2|A datapath component has been ungrouped.                                                                                                                            |
|GLO-32 |Info|    1|Deleting sequential instances not driving any primary outputs.                                                                                                      |
|       |    |     |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the |
|       |    |     | list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see  |
|       |    |     | the complete list.                                                                                                                                                 |
|GLO-42 |Info|    2|Equivalent sequential instances have been merged.                                                                                                                   |
|       |    |     |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq'      |
|       |    |     | instance attribute to 'false'.                                                                                                                                     |
|POPT-12|Info|    1|Could not find any user created clock-gating module.                                                                                                                |
|       |    |     |Looking for Integrated clock-gating cell in library.                                                                                                                |
|POPT-96|Info|    1|One or more cost groups were automatically created for clock gate enable paths.                                                                                     |
|       |    |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                                     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    30 ps
Target path end-point (Port: ipr_cntrl/re)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_40_1)       ext delay                                
read_if_addr[3]        (u)  in port                 1  1.9           
cb_oseqi148/read_if_addr[1] 
  g160/in_1                                                          
  g160/z               (u)  unmapped_complex2       1  1.9           
  g162/in_1                                                          
  g162/z               (u)  unmapped_nor2           2  2.7           
cb_oseqi148/re 
re                     <<<  interconnect                             
                            out port                                 
(fp.sdc_line_36_327_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : read_if_addr[3]
End-point    : re

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 971ps.
 
Cost Group 'C2O' target slack:    30 ps
Target path end-point (Port: ipr_cntrl/write_if_gnt)

         Pin                      Type          Fanout Load Arrival   
                                 (Domain)              (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  write_gnt_dly_reg/clk                                               
  write_gnt_dly_reg/q   (u)  unmapped_d_flop         2  2.7           
cb_seqi/write_if_rvalid 
cb_oseqi/cb_seqi_write_if_rvalid 
  g164/in_1                                                           
  g164/z                (u)  unmapped_or2            1  1.9           
  g161/in_0                                                           
  g161/z                (u)  unmapped_complex2       1  1.9           
  g166/in_1                                                           
  g166/z                (u)  unmapped_complex2       2  2.7           
cb_oseqi/write_if_gnt 
write_if_gnt            <<<  interconnect                             
                             out port                                 
(fp.sdc_line_36_379_1)       ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                           2000 R 
----------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : cb_seqi/write_gnt_dly_reg/clk
End-point    : write_if_gnt

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1235ps.
 
Cost Group 'C2C' target slack:    44 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/wfull_reg/d)

      Pin                   Type          Fanout Load Arrival   
                           (Domain)              (fF)   (ps)    
----------------------------------------------------------------
(clock clk)       <<<  launch                               0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/clk                                               
    wfull_reg/q   (u)  unmapped_d_flop         3  4.6           
  cb_seqi/wfull 
  cb_oseqi/cb_seqi_wfull 
    g169/in_1                                                   
    g169/z        (u)  unmapped_complex2       4  7.6           
    g168/in_1                                                   
    g168/z        (u)  unmapped_complex2       3  5.7           
    g164/in_0                                                   
    g164/z        (u)  unmapped_complex2       4  7.6           
    g153/in_1                                                   
    g153/z        (u)  unmapped_complex2       1  1.9           
    g149/in_0                                                   
    g149/z        (u)  unmapped_complex2       2  3.8           
    g135/in_0                                                   
    g135/z        (u)  unmapped_or2            1  1.9           
    g136/in_1                                                   
    g136/z        (u)  unmapped_nand2          5  9.5           
    g132/in_0                                                   
    g132/z        (u)  unmapped_complex2       1  1.9           
    g133/in_1                                                   
    g133/z        (u)  unmapped_nand2          3  5.7           
    g123/in_0                                                   
    g123/z        (u)  unmapped_complex2       1  1.9           
    g124/in_1                                                   
    g124/z        (u)  unmapped_nand2          1  1.9           
    g121/in_1                                                   
    g121/z        (u)  unmapped_nand2          1  1.9           
    g120/in_0                                                   
    g120/z        (u)  unmapped_or2            1  1.9           
    g101/in_0                                                   
    g101/z        (u)  unmapped_or2            1  1.9           
    g171/in_1                                                   
    g171/z        (u)  unmapped_complex2       1  1.9           
  cb_oseqi/cb_seqi_g61_z 
  cb_seqi/g61_z 
    wfull_reg/d   <<<  unmapped_d_flop                          
    wfull_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                           2000 R 
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/clk
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1572ps.
 
Cost Group 'I2C' target slack:    44 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/wfull_reg/d)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_114_1)      ext delay                                
write_if_we            (u)  in port                 2  3.8           
cb_oseqi/write_if_we 
  g165/in_1                                                          
  g165/z               (u)  unmapped_and2           2  2.7           
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g169/in_0                                                        
    g169/z             (u)  unmapped_complex2       4  7.6           
    g168/in_1                                                        
    g168/z             (u)  unmapped_complex2       3  5.7           
    g164/in_0                                                        
    g164/z             (u)  unmapped_complex2       4  7.6           
    g153/in_1                                                        
    g153/z             (u)  unmapped_complex2       1  1.9           
    g149/in_0                                                        
    g149/z             (u)  unmapped_complex2       2  3.8           
    g135/in_0                                                        
    g135/z             (u)  unmapped_or2            1  1.9           
    g136/in_1                                                        
    g136/z             (u)  unmapped_nand2          5  9.5           
    g132/in_0                                                        
    g132/z             (u)  unmapped_complex2       1  1.9           
    g133/in_1                                                        
    g133/z             (u)  unmapped_nand2          3  5.7           
    g123/in_0                                                        
    g123/z             (u)  unmapped_complex2       1  1.9           
    g124/in_1                                                        
    g124/z             (u)  unmapped_nand2          1  1.9           
    g121/in_1                                                        
    g121/z             (u)  unmapped_nand2          1  1.9           
    g120/in_0                                                        
    g120/z             (u)  unmapped_or2            1  1.9           
    g101/in_0                                                        
    g101/z             (u)  unmapped_or2            1  1.9           
    g171/in_1                                                        
    g171/z             (u)  unmapped_complex2       1  1.9           
  cb_oseqi/cb_seqi_g61_z 
  cb_seqi/g61_z 
    wfull_reg/d        <<<  unmapped_d_flop                          
    wfull_reg/clk           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1292ps.
 
Cost Group 'cg_enable_group_clk' target slack:    43 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1BWP16P90/E))

         Pin                            Type             Fanout Load Arrival   
                                       (Domain)                 (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)              <<<    launch                                     0 R 
(fp.sdc_line_33_114_1)          ext delay                                      
write_if_we              (u)    in port                       2  3.8           
cb_oseqi/write_if_we 
  g165/in_1                                                                    
  g165/z                 (u)    unmapped_and2                 2  2.7           
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g169/in_0                                                                  
    g169/z               (u)    unmapped_complex2             4  7.6           
    g170/in_0                                                                  
    g170/z               (u)    unmapped_not                  1  1.2           
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E     <<< (P)  CKLNQD1BWP16P90(timing)                        
    RC_CGIC_INST/CP             setup                                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                                 2000 R 
-------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1416ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    42        100.0
Excluded from State Retention      42        100.0
    - Will not convert             42        100.0
      - Preserved                   0          0.0
      - Power intent excluded      42        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

        Computing net loads.
Warning : Automatic CG test connection in generic has been forced on. [POPT-701]
        : Running automatic CG test connection in generic.
        : This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.
Warning : CG test connection is running on a generic netlist. [POPT-702]
        : This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ipr_cntrl, as 'lp_clock_gating_test_signal' is not set.
        : Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.
PBS_Generic_Opt-Post - Elapsed_Time 3, CPU_Time 2.924394999999997
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) | 100.0(100.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) | 100.0(100.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -       159       147      1217
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       160       147      1217
##>G:PostGen Opt                        0         -         -       160       147      1217
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        3
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'ipr_cntrl' to generic gates.
        Computing net loads.
EarlyCg clean up, version 4
[Clock Gating] Simplifying datapath in light of clock gating ...
[Clock Gating] Simplifying datapath in light of clock gating done. (0 s.)
[Clock Gating] Declone clock gates (post_gen) ...
  Decloning clock-gating logic from /designs/ipr_cntrl
Info    : Could not declone clock-gating instances. [POPT-51]
        : There is only one clock-gating instance in the design '/designs/ipr_cntrl'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-Gating declone Status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
[Clock Gating] Declone clock gates (post_gen) done. (0 s.)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
Runtime & Memory after 'syn_generic'
stamp 'GENERIC' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:21:00 (Jun18) |  321.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:59) |  00:00:26(00:00:59) |  86.9( 93.7) |   13:21:59 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:03(00:00:04) |  13.1(  6.3) |   13:22:03 (Jun18) |   1.22 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        : You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate) to enable filename, column, and line number tracking in the datapath report.
        Computing net loads.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_324_1' has no pins; it cannot be saved to database.
        : Avoid creating objects that cannot be saved and restored.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_323_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_322_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_321_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_320_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_319_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_318_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_317_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_316_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_315_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_314_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_313_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_312_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_311_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_310_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_309_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_308_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_307_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_306_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_305_1' has no pins; it cannot be saved to database.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'DATABASE-113'.
Finished exporting design database to file 'ipr_cntrl_generic.db' for 'ipr_cntrl' (command execution time mm:ss cpu = 00:00, real = 00:00).
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | low    
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: timing typical gate delay: 17.4 ps std_slew: 5.6 ps std_load: 1.9 fF
Mapping ChipWare ICG instances in ipr_cntrl
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'ipr_cntrl' using 'medium' effort.
Mapper: Libraries have:
	domain timing: 1674 combo usable cells and 202 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  74.5(100.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  25.5(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  74.5(100.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  25.5(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

              Enable datapath components refolding ...
Mapper: Libraries have:
	domain timing: 1674 combo usable cells and 202 sequential usable cells
      Mapping 'ipr_cntrl'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) ipr_cntrl...
          Done structuring (delay-based) ipr_cntrl
Multi-threaded Virtual Mapping    (2 threads, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in ipr_cntrl...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in wptr_full_ADDRSIZE4...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in wptr_full_ADDRSIZE4
        Mapping logic partition in wptr_full_ADDRSIZE4...
          Structuring (delay-based) logic partition in ipr_cntrl...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Mapping logic partition in rptr_empty_ADDRSIZE4...
          Structuring (delay-based) logic partition in ipr_cntrl...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in ipr_cntrl...
          Done structuring (delay-based) logic partition in ipr_cntrl
        Mapping logic partition in ipr_cntrl...
          Structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Mapping logic partition in rptr_empty_ADDRSIZE4...
          Structuring (delay-based) logic partition in wptr_full_ADDRSIZE4...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in wptr_full_ADDRSIZE4
        Mapping logic partition in wptr_full_ADDRSIZE4...
          Structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
          Done structuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Mapping logic partition in rptr_empty_ADDRSIZE4...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev  |Count|                                                                        Message Text                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|DATABASE-113|Info   |  416|While writing the database, certain data cannot be saved.                                                                                                   |
|            |       |     |Avoid creating objects that cannot be saved and restored.                                                                                                   |
|PHYS-752    |Info   |    1|Partition Based Synthesis execution skipped.                                                                                                                |
|POPT-51     |Info   |    1|Could not declone clock-gating instances.                                                                                                                   |
|            |       |     |The design should have 2 or more clock-gating instances for decloning.                                                                                      |
|POPT-701    |Warning|    1|Automatic CG test connection in generic has been forced on.                                                                                                 |
|            |       |     |This feature has been deprecated. It will fully uniquify the design which may impact runtime. This feature will be removed in the next release.             |
|POPT-702    |Warning|    1|CG test connection is running on a generic netlist.                                                                                                         |
|            |       |     |This will fully uniquify the design which may impact runtime. Consider moving test connection to post-map.                                                  |
|POPT-703    |Info   |    1|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                                         |
|            |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                                   |
|RPT_DP-100  |Warning|    1|The filename, column and line number information will not be available in the report.                                                                       |
|            |       |     |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                        |
|            |       |     | to enable filename, column, and line number tracking in the datapath report.                                                                               |
|SYNTH-2     |Info   |    1|Done synthesizing.                                                                                                                                          |
|SYNTH-4     |Info   |    1|Mapping.                                                                                                                                                    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'I2O' target slack:    30 ps
Target path end-point (Port: ipr_cntrl/re)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_40_1)       ext delay                                
read_if_addr[3]        (u)  in port                 1  1.9           
cb_oseqi171/read_if_addr[1] 
  g187/in_1                                                          
  g187/z               (u)  unmapped_complex2       1  1.9           
  g188/in_1                                                          
  g188/z               (u)  unmapped_nor2           2  2.7           
cb_oseqi171/re 
re                     <<<  interconnect                             
                            out port                                 
(fp.sdc_line_36_327_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : read_if_addr[3]
End-point    : re

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 971ps.
 
Cost Group 'C2O' target slack:    30 ps
Target path end-point (Port: ipr_cntrl/write_if_gnt)

         Pin                      Type          Fanout Load Arrival   
                                 (Domain)              (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  write_gnt_dly_reg/clk                                               
  write_gnt_dly_reg/q   (u)  unmapped_d_flop         2  2.7           
cb_seqi/write_if_rvalid 
cb_oseqi/cb_seqi_write_if_rvalid 
  g186/in_1                                                           
  g186/z                (u)  unmapped_or2            1  1.9           
  g183/in_0                                                           
  g183/z                (u)  unmapped_complex2       1  1.9           
  g188/in_1                                                           
  g188/z                (u)  unmapped_complex2       2  2.7           
cb_oseqi/write_if_gnt 
write_if_gnt            <<<  interconnect                             
                             out port                                 
(fp.sdc_line_36_379_1)       ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                           2000 R 
----------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : cb_seqi/write_gnt_dly_reg/clk
End-point    : write_if_gnt

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1235ps.
 
Cost Group 'C2C' target slack:    44 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/wfull_reg/d)

      Pin                   Type          Fanout Load Arrival   
                           (Domain)              (fF)   (ps)    
----------------------------------------------------------------
(clock clk)       <<<  launch                               0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/clk                                               
    wfull_reg/q   (u)  unmapped_d_flop         3  4.6           
  cb_seqi/wfull 
  cb_oseqi/cb_seqi_wfull 
    g173/in_1                                                   
    g173/z        (u)  unmapped_complex2       4  7.6           
    g168/in_0                                                   
    g168/z        (u)  unmapped_complex2       3  5.7           
    g164/in_0                                                   
    g164/z        (u)  unmapped_complex2       4  7.6           
    g227/in_1                                                   
    g227/z        (u)  unmapped_complex2       1  1.9           
    g217/in_0                                                   
    g217/z        (u)  unmapped_complex2       2  3.8           
    g209/in_0                                                   
    g209/z        (u)  unmapped_or2            1  1.9           
    g210/in_1                                                   
    g210/z        (u)  unmapped_nand2          5  9.5           
    g206/in_0                                                   
    g206/z        (u)  unmapped_complex2       1  1.9           
    g207/in_1                                                   
    g207/z        (u)  unmapped_nand2          3  5.7           
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g247/in_1                                                   
    g247/z        (u)  unmapped_complex2       1  1.9           
    g248/in_1                                                   
    g248/z        (u)  unmapped_nand2          1  1.9           
    g234/in_1                                                   
    g234/z        (u)  unmapped_complex2       1  1.9           
    g233/in_0                                                   
    g233/z        (u)  unmapped_or2            1  1.9           
    g212/in_0                                                   
    g212/z        (u)  unmapped_or2            1  1.9           
    g250/in_1                                                   
    g250/z        (u)  unmapped_complex2       1  1.9           
    wfull_reg/d   <<<  unmapped_d_flop                          
    wfull_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)            capture                           2000 R 
----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/clk
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1570ps.
 
Cost Group 'I2C' target slack:    44 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/wfull_reg/d)

         Pin                     Type          Fanout Load Arrival   
                                (Domain)              (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)            <<<  launch                               0 R 
(fp.sdc_line_33_114_1)      ext delay                                
write_if_we            (u)  in port                 2  3.8           
cb_oseqi/write_if_we 
  g187/in_1                                                          
  g187/z               (u)  unmapped_and2           2  2.7           
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g173/in_0                                                        
    g173/z             (u)  unmapped_complex2       4  7.6           
    g168/in_0                                                        
    g168/z             (u)  unmapped_complex2       3  5.7           
    g164/in_0                                                        
    g164/z             (u)  unmapped_complex2       4  7.6           
    g227/in_1                                                        
    g227/z             (u)  unmapped_complex2       1  1.9           
    g217/in_0                                                        
    g217/z             (u)  unmapped_complex2       2  3.8           
    g209/in_0                                                        
    g209/z             (u)  unmapped_or2            1  1.9           
    g210/in_1                                                        
    g210/z             (u)  unmapped_nand2          5  9.5           
    g206/in_0                                                        
    g206/z             (u)  unmapped_complex2       1  1.9           
    g207/in_1                                                        
    g207/z             (u)  unmapped_nand2          3  5.7           
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g247/in_1                                                        
    g247/z             (u)  unmapped_complex2       1  1.9           
    g248/in_1                                                        
    g248/z             (u)  unmapped_nand2          1  1.9           
    g234/in_1                                                        
    g234/z             (u)  unmapped_complex2       1  1.9           
    g233/in_0                                                        
    g233/z             (u)  unmapped_or2            1  1.9           
    g212/in_0                                                        
    g212/z             (u)  unmapped_or2            1  1.9           
    g250/in_1                                                        
    g250/z             (u)  unmapped_complex2       1  1.9           
    wfull_reg/d        <<<  unmapped_d_flop                          
    wfull_reg/clk           setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                           2000 R 
---------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1289ps.
 
Cost Group 'cg_enable_group_clk' target slack:    43 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1BWP16P90/E))

         Pin                            Type             Fanout Load Arrival   
                                       (Domain)                 (fF)   (ps)    
-------------------------------------------------------------------------------
(clock clk)              <<<    launch                                     0 R 
(fp.sdc_line_33_114_1)          ext delay                                      
write_if_we              (u)    in port                       2  3.8           
cb_oseqi/write_if_we 
  g187/in_1                                                                    
  g187/z                 (u)    unmapped_and2                 2  2.7           
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g173/in_0                                                                  
    g173/z               (u)    unmapped_complex2             4  7.6           
    g170/in_0                                                                  
    g170/z               (u)    unmapped_not                  1  1.2           
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E     <<< (P)  CKLNQD1BWP16P90(timing)                        
    RC_CGIC_INST/CP             setup                                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                                 2000 R 
-------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 1416ps.
 
Multi-threaded Technology Mapping (2 threads, 2 of 2 CPUs usable)
          Restructuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
          Done restructuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Optimizing logic partition in rptr_empty_ADDRSIZE4...
          Restructuring (delay-based) logic partition in ipr_cntrl...
          Done restructuring (delay-based) logic partition in ipr_cntrl
        Optimizing logic partition in ipr_cntrl...
          Restructuring (delay-based) logic partition in wptr_full_ADDRSIZE4...
          Done restructuring (delay-based) logic partition in wptr_full_ADDRSIZE4
        Optimizing logic partition in wptr_full_ADDRSIZE4...
          Restructuring (delay-based) logic partition in ipr_cntrl...
          Done restructuring (delay-based) logic partition in ipr_cntrl
        Optimizing logic partition in ipr_cntrl...
          Restructuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
          Done restructuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Optimizing logic partition in rptr_empty_ADDRSIZE4...
          Restructuring (delay-based) logic partition in rptr_empty_ADDRSIZE4...
          Done restructuring (delay-based) logic partition in rptr_empty_ADDRSIZE4
        Optimizing logic partition in rptr_empty_ADDRSIZE4...
          Restructuring (delay-based) logic partition in ipr_cntrl...
          Done restructuring (delay-based) logic partition in ipr_cntrl
        Optimizing logic partition in ipr_cntrl...
          Restructuring (delay-based) logic partition in wptr_full_ADDRSIZE4...
          Done restructuring (delay-based) logic partition in wptr_full_ADDRSIZE4
        Optimizing logic partition in wptr_full_ADDRSIZE4...
          Restructuring (delay-based) logic partition in ipr_cntrl...
          Done restructuring (delay-based) logic partition in ipr_cntrl
        Optimizing logic partition in ipr_cntrl...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                             Type             Fanout Load Slew Delay Arrival   
                                        (Domain)                 (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------------
(clock clk)                     launch                                                 0 R 
(fp.sdc_line_33_114_1)          ext delay                                   +500     500 R 
write_if_we                     in port                        2  2.2    0    +0     500 R 
cb_oseqi/write_if_we 
  g214/A2                                                                     +0     500   
  g214/Z                        AN2D0P75BWP16P90(timing)       2  1.9   20   +33     533 R 
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g306/A1                                                                   +0     533   
    g306/ZN                     INR2D1BWP16P90(timing)         2  3.0   40   +42     575 R 
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E     <<< (P)  CKLNQD1BWP16P90(timing)                       +0     575   
    RC_CGIC_INST/CP             setup                                    0   +66     641 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                     capture                                             2000 R 
-------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1359ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin                      Type              Fanout Load Slew Delay Arrival   
                              (Domain)                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)           launch                                                  0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/CP                                                0    +0       0 R 
    wfull_reg/Q       DFCNQD0BWP16P90(timing)         3  2.6   36  +112     112 F 
  cb_seqi/wfull 
  cb_oseqi/cb_seqi_wfull 
    g306/B1                                                          +0     112   
    g306/ZN           INR2D1BWP16P90(timing)          2  3.0   40   +38     151 R 
    g305/B                                                           +0     151   
    g305/CO           HA1D0BWP16P90(timing)           1  2.6   40   +66     217 R 
    g304/B                                                           +0     217   
    g304/CO           HA1D1BWP16P90(timing)           1  2.6   23   +50     266 R 
    g301/B                                                           +0     266   
    g301/CO           HA1D1BWP16P90(timing)           1  2.6   23   +44     311 R 
    g298/B                                                           +0     311   
    g298/CO           HA1D1BWP16P90(timing)           1  2.0   19   +42     352 R 
    g297/A1                                                          +0     352   
    g297/Z            XOR2D2BWP16P90(timing)          3  3.7   24   +46     398 R 
    g294/A1                                                          +0     398   
    g294/Z            XOR2D0P75BWP16P90(timing)       2  2.2   24   +50     448 F 
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g307/A2                                                          +0     448   
    g307/Z            XOR2D0BWP16P90(timing)          1  1.2   23   +65     513 R 
    g306/A1                                                          +0     513   
    g306/ZN           ND2D0BWP16P90(timing)           1  1.2   35   +34     547 F 
    g305/A1                                                          +0     547   
    g305/ZN           NR4D0BWP16P90(timing)           1  1.3   76   +62     609 R 
    wfull_reg/D  <<<  DFCNQD0BWP16P90(timing)                        +0     609   
    wfull_reg/CP      setup                                     0   +69     678 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)           capture                                              2000 R 
----------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1322ps 
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/D

         Pin                        Type             Fanout Load Slew Delay Arrival   
                                   (Domain)                 (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                 launch                                                0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/CP                                                    0    +0       0 R 
    wfull_reg/Q             DFCNQD0BWP16P90(timing)       3  2.6   36  +112     112 F 
  cb_seqi/wfull 
async_fifo_i_wptr_full_inst/wfull 
cb_oseqi/async_fifo_i_wptr_full_inst_wfull 
  g209/B1                                                                +0     112   
  g209/ZN                   IINR4D0BWP16P90(timing)       2  1.7   91   +74     186 R 
cb_oseqi/write_if_gnt 
write_if_gnt           <<<  interconnect                           91    +0     186 R 
                            out port                                     +0     186 R 
(fp.sdc_line_36_379_1)      ext delay                                  +500     686 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                            2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1314ps 
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/CP
End-point    : write_if_gnt

         Pin                        Type             Fanout Load Slew Delay Arrival   
                                   (Domain)                 (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                 launch                                                0 R 
(fp.sdc_line_33_49_1)       ext delay                                  +500     500 R 
write_if_req                in port                       2  2.2    0    +0     500 R 
cb_oseqi/write_if_req 
  g209/A1                                                                +0     500   
  g209/ZN                   IINR4D0BWP16P90(timing)       2  1.7   91   +77     577 R 
cb_oseqi/write_if_gnt 
write_if_gnt           <<<  interconnect                           91    +0     577 R 
                            out port                                     +0     577 R 
(fp.sdc_line_36_379_1)      ext delay                                  +500    1077 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                            2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

         Pin                         Type              Fanout Load Slew Delay Arrival   
                                    (Domain)                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                 launch                                                  0 R 
(fp.sdc_line_33_114_1)      ext delay                                    +500     500 R 
write_if_we                 in port                         2  2.2    0    +0     500 R 
cb_oseqi/write_if_we 
  g214/A2                                                                  +0     500   
  g214/Z                    AN2D0P75BWP16P90(timing)        2  1.9   20   +33     533 R 
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g306/A1                                                                +0     533   
    g306/ZN                 INR2D1BWP16P90(timing)          2  3.0   40   +42     575 R 
    g305/B                                                                 +0     575   
    g305/CO                 HA1D0BWP16P90(timing)           1  2.6   40   +66     640 R 
    g304/B                                                                 +0     640   
    g304/CO                 HA1D1BWP16P90(timing)           1  2.6   23   +50     690 R 
    g301/B                                                                 +0     690   
    g301/CO                 HA1D1BWP16P90(timing)           1  2.6   23   +44     734 R 
    g298/B                                                                 +0     734   
    g298/CO                 HA1D1BWP16P90(timing)           1  2.0   19   +42     776 R 
    g297/A1                                                                +0     776   
    g297/Z                  XOR2D2BWP16P90(timing)          3  3.7   24   +46     822 R 
    g294/A1                                                                +0     822   
    g294/Z                  XOR2D0P75BWP16P90(timing)       2  2.2   24   +50     871 F 
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g307/A2                                                                +0     871   
    g307/Z                  XOR2D0BWP16P90(timing)          1  1.2   23   +65     937 R 
    g306/A1                                                                +0     937   
    g306/ZN                 ND2D0BWP16P90(timing)           1  1.2   35   +34     971 F 
    g305/A1                                                                +0     971   
    g305/ZN                 NR4D0BWP16P90(timing)           1  1.3   76   +62    1033 R 
    wfull_reg/D        <<<  DFCNQD0BWP16P90(timing)                        +0    1033   
    wfull_reg/CP            setup                                     0   +69    1102 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                              2000 R 
----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     898ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                   86        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                    C2C                44     1322              2000 
                    C2O                30     1314              2000 
                    I2C                44      898              2000 
                    I2O                30      923              2000 
    cg_enable_group_clk                43     1359              2000 

 
Global incremental target info
==============================
Cost Group 'I2O' target slack:    19 ps
Target path end-point (Port: ipr_cntrl/write_if_gnt)

         Pin                        Type             Fanout Load Arrival   
                                   (Domain)                 (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)            <<<  launch                                     0 R 
(fp.sdc_line_33_49_1)       ext delay                                      
write_if_req                in port                       2  2.2           
cb_oseqi/write_if_req 
  g209/A1                                                                  
  g209/ZN                   IINR4D0BWP16P90(timing)       2  1.7           
cb_oseqi/write_if_gnt 
write_if_gnt           <<<  interconnect                                   
                            out port                                       
(fp.sdc_line_36_379_1)      ext delay                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                 2000 R 
---------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Start-point  : write_if_req
End-point    : write_if_gnt

The global mapper estimates a slack for this path of 922ps.
 
Cost Group 'C2O' target slack:    19 ps
Target path end-point (Port: ipr_cntrl/write_if_gnt)

         Pin                        Type             Fanout Load Arrival   
                                   (Domain)                 (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)            <<<  launch                                     0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/CP                                                           
    wfull_reg/Q             DFCNQD0BWP16P90(timing)       3  2.6           
  cb_seqi/wfull 
async_fifo_i_wptr_full_inst/wfull 
cb_oseqi/async_fifo_i_wptr_full_inst_wfull 
  g209/B1                                                                  
  g209/ZN                   IINR4D0BWP16P90(timing)       2  1.7           
cb_oseqi/write_if_gnt 
write_if_gnt           <<<  interconnect                                   
                            out port                                       
(fp.sdc_line_36_379_1)      ext delay                                      
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                 2000 R 
---------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/CP
End-point    : write_if_gnt

The global mapper estimates a slack for this path of 1140ps.
 
Cost Group 'C2C' target slack:    29 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/wfull_reg/D (DFCNQD0BWP16P90/D))

      Pin                      Type              Fanout Load Arrival   
                              (Domain)                  (fF)   (ps)    
-----------------------------------------------------------------------
(clock clk)      <<<  launch                                       0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/CP                                                       
    wfull_reg/Q       DFCNQD0BWP16P90(timing)         3  2.6           
  cb_seqi/wfull 
  cb_oseqi/cb_seqi_wfull 
    g306/B1                                                            
    g306/ZN           INR2D1BWP16P90(timing)          2  3.0           
    g305/B                                                             
    g305/CO           HA1D0BWP16P90(timing)           1  2.6           
    g304/B                                                             
    g304/CO           HA1D1BWP16P90(timing)           1  2.6           
    g301/B                                                             
    g301/CO           HA1D1BWP16P90(timing)           1  2.6           
    g298/B                                                             
    g298/CO           HA1D1BWP16P90(timing)           1  2.0           
    g297/A1                                                            
    g297/Z            XOR2D2BWP16P90(timing)          3  3.7           
    g294/A1                                                            
    g294/Z            XOR2D0P75BWP16P90(timing)       2  2.2           
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g307/A2                                                            
    g307/Z            XOR2D0BWP16P90(timing)          1  1.2           
    g306/A1                                                            
    g306/ZN           ND2D0BWP16P90(timing)           1  1.2           
    g305/A1                                                            
    g305/ZN           NR4D0BWP16P90(timing)           1  1.3           
    wfull_reg/D  <<<  DFCNQD0BWP16P90(timing)                          
    wfull_reg/CP      setup                                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)           capture                                   2000 R 
-----------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/D

The global mapper estimates a slack for this path of 1148ps.
 
Cost Group 'I2C' target slack:    29 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/wfull_reg/D (DFCNQD0BWP16P90/D))

         Pin                         Type              Fanout Load Arrival   
                                    (Domain)                  (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)            <<<  launch                                       0 R 
(fp.sdc_line_33_114_1)      ext delay                                        
write_if_we                 in port                         2  2.2           
cb_oseqi/write_if_we 
  g214/A2                                                                    
  g214/Z                    AN2D0P75BWP16P90(timing)        2  1.9           
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g306/A1                                                                  
    g306/ZN                 INR2D1BWP16P90(timing)          2  3.0           
    g305/B                                                                   
    g305/CO                 HA1D0BWP16P90(timing)           1  2.6           
    g304/B                                                                   
    g304/CO                 HA1D1BWP16P90(timing)           1  2.6           
    g301/B                                                                   
    g301/CO                 HA1D1BWP16P90(timing)           1  2.6           
    g298/B                                                                   
    g298/CO                 HA1D1BWP16P90(timing)           1  2.0           
    g297/A1                                                                  
    g297/Z                  XOR2D2BWP16P90(timing)          3  3.7           
    g294/A1                                                                  
    g294/Z                  XOR2D0P75BWP16P90(timing)       2  2.2           
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g307/A2                                                                  
    g307/Z                  XOR2D0BWP16P90(timing)          1  1.2           
    g306/A1                                                                  
    g306/ZN                 ND2D0BWP16P90(timing)           1  1.2           
    g305/A1                                                                  
    g305/ZN                 NR4D0BWP16P90(timing)           1  1.3           
    wfull_reg/D        <<<  DFCNQD0BWP16P90(timing)                          
    wfull_reg/CP            setup                                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                 capture                                   2000 R 
-----------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/D

The global mapper estimates a slack for this path of 895ps.
 
Cost Group 'cg_enable_group_clk' target slack:    28 ps
Target path end-point (Pin: async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E (CKLNQD1BWP16P90/E))

         Pin                             Type             Fanout Load Arrival   
                                        (Domain)                 (fF)   (ps)    
--------------------------------------------------------------------------------
(clock clk)              <<<    launch                                      0 R 
(fp.sdc_line_33_114_1)          ext delay                                       
write_if_we                     in port                        2  2.2           
cb_oseqi/write_if_we 
  g214/A2                                                                       
  g214/Z                        AN2D0P75BWP16P90(timing)       2  1.9           
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g306/A1                                                                     
    g306/ZN                     INR2D1BWP16P90(timing)         2  3.0           
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E     <<< (P)  CKLNQD1BWP16P90(timing)                         
    RC_CGIC_INST/CP             setup                                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                  2000 R 
--------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 1356ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                        Type             Fanout Load Slew Delay Arrival   
                                   (Domain)                 (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                 launch                                                0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/CP                                                    0    +0       0 R 
    wfull_reg/Q             DFCNQD0BWP16P90(timing)       3  2.4   34  +111     111 F 
  cb_seqi/wfull 
async_fifo_i_wptr_full_inst/wfull 
cb_oseqi/async_fifo_i_wptr_full_inst_wfull 
  g209/B1                                                                +0     111   
  g209/ZN                   IINR4D0BWP16P90(timing)       2  1.7   91   +73     184 R 
cb_oseqi/write_if_gnt 
write_if_gnt           <<<  interconnect                           91    +0     184 R 
                            out port                                     +0     184 R 
(fp.sdc_line_36_379_1)      ext delay                                  +500     684 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                            2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1316ps 
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/CP
End-point    : write_if_gnt

         Pin                            Type             Fanout Load Slew Delay Arrival   
                                       (Domain)                 (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------------
(clock clk)                     launch                                                0 R 
(fp.sdc_line_33_114_1)          ext delay                                  +500     500 R 
write_if_we                     in port                       2  2.0    0    +0     500 R 
cb_oseqi/write_if_we 
  g214/A2                                                                    +0     500   
  g214/Z                        AN2D0BWP16P90(timing)         2  1.6   25   +40     540 R 
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g306/A1                                                                  +0     540   
    g306/ZN                     INR2D0BWP16P90(timing)        2  3.0   72   +68     608 R 
  cb_oseqi/RC_CG_HIER_INST0_enable 
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E     <<< (P)  CKLNQD1BWP16P90(timing)                      +0     608   
    RC_CGIC_INST/CP             setup                                   0   +77     685 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                     capture                                            2000 R 
------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :    1315ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

(P) : Instance is preserved

      Pin                      Type              Fanout Load Slew Delay Arrival   
                              (Domain)                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)           launch                                                  0 R 
async_fifo_i_wptr_full_inst
  cb_seqi
    wfull_reg/CP                                                0    +0       0 R 
    wfull_reg/Q       DFCNQD0BWP16P90(timing)         3  2.4   34  +111     111 F 
  cb_seqi/wfull 
  cb_oseqi/cb_seqi_wfull 
    g306/B1                                                          +0     111   
    g306/ZN           INR2D0BWP16P90(timing)          2  3.0   72   +60     171 R 
    g305/B                                                           +0     171   
    g305/CO           HA1D0BWP16P90(timing)           1  2.2   36   +73     244 R 
    g304/B                                                           +0     244   
    g304/CO           HA1D0BWP16P90(timing)           1  2.2   36   +61     305 R 
    g301/B                                                           +0     305   
    g301/CO           HA1D0BWP16P90(timing)           1  2.2   36   +61     367 R 
    g298/B                                                           +0     367   
    g298/CO           HA1D0BWP16P90(timing)           1  1.9   32   +59     426 R 
    g297/A1                                                          +0     426   
    g297/Z            XOR2D0P75BWP16P90(timing)       3  3.5   33   +52     478 R 
    g294/A1                                                          +0     478   
    g294/Z            XOR2D0BWP16P90(timing)          2  2.2   35   +66     544 F 
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g307/A2                                                          +0     544   
    g307/Z            XOR2D0BWP16P90(timing)          1  1.2   23   +69     614 R 
    g306/A1                                                          +0     614   
    g306/ZN           ND2D0BWP16P90(timing)           1  1.2   35   +34     648 F 
    g305/A1                                                          +0     648   
    g305/ZN           NR4D0BWP16P90(timing)           1  1.3   76   +62     710 R 
    wfull_reg/D  <<<  DFCNQD0BWP16P90(timing)                        +0     710   
    wfull_reg/CP      setup                                     0   +69     779 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)           capture                                              2000 R 
----------------------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    1221ps 
Start-point  : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/CP
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/D

         Pin                        Type             Fanout Load Slew Delay Arrival   
                                   (Domain)                 (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                 launch                                                0 R 
(fp.sdc_line_33_49_1)       ext delay                                  +500     500 R 
write_if_req                in port                       2  2.0    0    +0     500 R 
cb_oseqi/write_if_req 
  g209/A1                                                                +0     500   
  g209/ZN                   IINR4D0BWP16P90(timing)       2  1.7   91   +77     577 R 
cb_oseqi/write_if_gnt 
write_if_gnt           <<<  interconnect                           91    +0     577 R 
                            out port                                     +0     577 R 
(fp.sdc_line_36_379_1)      ext delay                                  +500    1077 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                            2000 R 
--------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :     923ps 
Start-point  : write_if_req
End-point    : write_if_gnt

         Pin                         Type              Fanout Load Slew Delay Arrival   
                                    (Domain)                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)                 launch                                                  0 R 
(fp.sdc_line_33_114_1)      ext delay                                    +500     500 R 
write_if_we                 in port                         2  2.0    0    +0     500 R 
cb_oseqi/write_if_we 
  g214/A2                                                                  +0     500   
  g214/Z                    AN2D0BWP16P90(timing)           2  1.6   25   +40     540 R 
cb_oseqi/we 
async_fifo_i_wptr_full_inst/winc 
  cb_oseqi/winc 
    g306/A1                                                                +0     540   
    g306/ZN                 INR2D0BWP16P90(timing)          2  3.0   72   +68     608 R 
    g305/B                                                                 +0     608   
    g305/CO                 HA1D0BWP16P90(timing)           1  2.2   36   +73     681 R 
    g304/B                                                                 +0     681   
    g304/CO                 HA1D0BWP16P90(timing)           1  2.2   36   +61     742 R 
    g301/B                                                                 +0     742   
    g301/CO                 HA1D0BWP16P90(timing)           1  2.2   36   +61     803 R 
    g298/B                                                                 +0     803   
    g298/CO                 HA1D0BWP16P90(timing)           1  1.9   32   +59     862 R 
    g297/A1                                                                +0     862   
    g297/Z                  XOR2D0P75BWP16P90(timing)       3  3.5   33   +52     915 R 
    g294/A1                                                                +0     915   
    g294/Z                  XOR2D0BWP16P90(timing)          2  2.2   35   +66     981 F 
  cb_oseqi/cb_seqi_g133_z 
  cb_seqi/g133_z 
    g307/A2                                                                +0     981   
    g307/Z                  XOR2D0BWP16P90(timing)          1  1.2   23   +69    1051 R 
    g306/A1                                                                +0    1051   
    g306/ZN                 ND2D0BWP16P90(timing)           1  1.2   35   +34    1085 F 
    g305/A1                                                                +0    1085   
    g305/ZN                 NR4D0BWP16P90(timing)           1  1.3   76   +62    1147 R 
    wfull_reg/D        <<<  DFCNQD0BWP16P90(timing)                        +0    1147   
    wfull_reg/CP            setup                                     0   +69    1216 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                              2000 R 
----------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     784ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/cb_seqi/wfull_reg/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------
| Id |Sev |Count|                 Message Text                 |
----------------------------------------------------------------
|PA-7|Info|   18|Resetting power analysis results.             |
|    |    |     |All computed switching activities are removed.|
----------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                  85        0 

             Cost Group            Target    Slack    Diff.  Constr.
--------------------------------------------------------------------
                    C2C                29     1221              2000 
                    C2O                19     1316              2000 
                    I2C                29      784              2000 
                    I2O                19      923              2000 
    cg_enable_group_clk                28     1315              2000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                    42        100.0
Excluded from State Retention      42        100.0
    - Will not convert             42        100.0
      - Preserved                   0          0.0
      - Power intent excluded      42        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 1.4423080000000041
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  54.5( 50.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  18.6(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:01:06) |  00:00:01(00:00:03) |  26.9( 50.0) |   13:22:06 (Jun18) |   1.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ipr_cntrl/fv_map.fv.json' for netlist 'fv/ipr_cntrl/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/ipr_cntrl/rtl_to_fv_map.do~.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/ipr_cntrl/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  39.7( 42.9) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  13.6(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:01:06) |  00:00:01(00:00:03) |  19.6( 42.9) |   13:22:06 (Jun18) |   1.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:02(00:00:01) |  27.1( 14.3) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Connect DFT for clock-gating logic
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ipr_cntrl, as 'lp_clock_gating_test_signal' is not set.
        Computing net loads.
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  39.7( 42.9) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  13.6(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:01:06) |  00:00:01(00:00:03) |  19.6( 42.9) |   13:22:06 (Jun18) |   1.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:02(00:00:01) |  27.1( 14.3) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/ipr_cntrl ... 

Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 2 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ipr_cntrl, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from /designs/ipr_cntrl
Info    : Could not declone clock-gating instances. [POPT-51]
        : There is only one clock-gating instance in the design '/designs/ipr_cntrl'.
Clock-Gating declone Status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  39.7( 42.9) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  13.6(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:01:06) |  00:00:01(00:00:03) |  19.6( 42.9) |   13:22:06 (Jun18) |   1.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:02(00:00:01) |  27.1( 14.3) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                    85        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                   85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_tns                     85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.0001620000000031041
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  39.7( 42.9) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  13.6(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:01:06) |  00:00:01(00:00:03) |  19.6( 42.9) |   13:22:06 (Jun18) |   1.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:02(00:00:01) |  27.1( 14.3) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:00 (Jun18) |   1.22 GB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:02(00:00:03) |  39.7( 42.9) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:01(00:00:00) |  13.6(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:37(00:01:03) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:03 (Jun18) |   1.22 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:01:06) |  00:00:01(00:00:03) |  19.6( 42.9) |   13:22:06 (Jun18) |   1.65 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:02(00:00:01) |  27.1( 14.3) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:07) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:22:07 (Jun18) |   1.65 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       160       147      1217
##>M:Pre Cleanup                        0         -         -       160       147      1217
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -        81        69      1648
##>M:Const Prop                         0       783         0        81        69      1648
##>M:Cleanup                            0       783         0        81        69      1648
##>M:MBCI                               0         -         -        81        69      1648
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'ipr_cntrl'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
Runtime & Memory after 'syn_map'
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:21:00 (Jun18) |  321.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:59) |  00:00:26(00:00:59) |  75.7( 86.8) |   13:21:59 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:03(00:00:04) |  11.4(  5.9) |   13:22:03 (Jun18) |   1.22 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:08) |  00:00:04(00:00:05) |  12.9(  7.4) |   13:22:08 (Jun18) |   1.65 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
        : Ignoring the earlier when conditions and using the latest condition.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
        Computing arrivals and requireds.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
        : Check if a previous get_db or find returned an empty string.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.


Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_ipr
QoS Summary for ipr_cntrl
================================================================================
Metric                          map            
================================================================================
Slack (ps):                       784
  R2R (ps):                     1,221
  I2R (ps):                       784
  R2O (ps):                     1,316
  I2O (ps):                       923
  CG  (ps):                     1,315
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                         0
Failing Paths:                      0
Leakage Power (nW):               115
Cell Area:                         69
Total Cell Area:                   69
Leaf Instances:                    81
Total Instances:                   81
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:35
Real Runtime (h:m:s):        00:01:08
CPU  Elapsed (h:m:s):        00:00:43
Real Elapsed (h:m:s):        00:01:11
Memory (MB):                  2448.99
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:09
Total Memory (MB):     2448.99
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-96'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.


Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_ipr
QoS Summary for ipr_cntrl
================================================================================
Metric                          map            
================================================================================
Slack (ps):                       784
  R2R (ps):                     1,221
  I2R (ps):                       784
  R2O (ps):                     1,316
  I2O (ps):                       923
  CG  (ps):                     1,315
TNS (ps):                           0
  R2R (ps):                         0
  I2R (ps):                         0
  R2O (ps):                         0
  I2O (ps):                         0
  CG  (ps):                         0
Failing Paths:                      0
Leakage Power (nW):               115
Cell Area:                         69
Total Cell Area:                   69
Leaf Instances:                    81
Total Instances:                   81
Utilization (%):                 0.00
Tot. Net Length (um):        no_value
Avg. Net Length (um):        no_value
Route Overflow H (%):        no_value
Route Overflow V (%):        no_value
MBCI(%) (bits/gate) :            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value
  Tot Cong:                  no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:35
Real Runtime (h:m:s):        00:01:08
CPU  Elapsed (h:m:s):        00:00:43
Real Elapsed (h:m:s):        00:01:11
Memory (MB):                  2448.99
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:10
Total Memory (MB):     2448.99
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_324_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_323_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_322_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_321_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_320_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_319_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_318_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_317_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_316_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_315_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_314_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_313_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_312_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_311_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_310_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_309_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_308_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_307_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_306_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_305_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'ipr_cntrl_map.db' for 'ipr_cntrl' (command execution time mm:ss cpu = 00:00, real = 00:00).
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ipr_cntrl/ipr_cntrl_intermediatev.fv.json' for netlist 'outputs_Jun18-13:21:45/ipr_cntrl_intermediate.v'.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs_Jun18-13:21:45/rtl2intermediate.lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
        : Ignoring the earlier when conditions and using the latest condition.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD24BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD4BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD6BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD8BWP16P90.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD12BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD16BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((I) & (!(OE))) & (!(Z))) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Warning : Duplicate when conditions found. [LBR-96]
        : Overwriting the old leakage_power value for the when condition (((!(I)) & (!(OE))) & (Z)) with the new value for the when condition (((!(I)) & (!(OE))) & (Z)) for cell BUFTD20BWP16P90LVT.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-96'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 0.666 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              V         0.00         0.032000  
M2              H         1.00         0.032000  
M3              V         1.00         0.038000  
M4              H         1.00         0.040000  
M5              V         1.00         0.040000  
M6              H         1.00         0.040000  
M7              V         1.00         0.040000  
M8              H         1.00         0.360000  
M9              V         1.00         1.800000  
AP              H         1.00         1.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'ipr_cntrl' using 'medium' effort.
Info    : One or more cost groups were automatically created for clock gate enable paths. [POPT-96]
    Automatically cost grouped 2 clock gate paths.
Info    : Attribute 'lp_clock_gating_test_signal' is not set. [POPT-703]
        : Skipping test connection for clock gates on design ipr_cntrl, as 'lp_clock_gating_test_signal' is not set.
  Decloning clock-gating logic from /designs/ipr_cntrl
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There is only one clock-gating instance in the design '/designs/ipr_cntrl'.
Clock-Gating declone Status
===========================
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
Total number of clock-gating instances before: 1
Total number of clock-gating instances after : 1
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_iopt                    85        0         0         0        0        109 
-------------------------------------------------------------------------------
 const_prop                   85        0         0         0        0        109 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                   85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                     85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                     85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                   85        0         0         0        0        109 
 glob_power                   85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
      p_merge_bi         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
      glob_power        13  (        2 /       13 )  0.00
      power_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
      p_merge_bi         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_delay                   85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                     85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                   85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
      p_merge_bi         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
      glob_power        12  (        0 /       12 )  0.00
      power_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev  |Count|                                                                        Message Text                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|CFM-1       |Info   |    1|Wrote dofile.                                                                                                                                               |
|CFM-2       |Info   |    1|Wrote composite dofile.                                                                                                                                     |
|CFM-5       |Info   |    2|Wrote formal verification information.                                                                                                                      |
|CFM-212     |Info   |    3|Forcing flat compare.                                                                                                                                       |
|DATABASE-113|Info   |  416|While writing the database, certain data cannot be saved.                                                                                                   |
|            |       |     |Avoid creating objects that cannot be saved and restored.                                                                                                   |
|LBR-96      |Warning|   28|Duplicate when conditions found.                                                                                                                            |
|            |       |     |Ignoring the earlier when conditions and using the latest condition.                                                                                        |
|PA-7        |Info   |    4|Resetting power analysis results.                                                                                                                           |
|            |       |     |All computed switching activities are removed.                                                                                                              |
|POPT-51     |Info   |    2|Could not declone clock-gating instances.                                                                                                                   |
|            |       |     |The design should have 2 or more clock-gating instances for decloning.                                                                                      |
|POPT-96     |Info   |    2|One or more cost groups were automatically created for clock gate enable paths.                                                                             |
|            |       |     |This feature can be disabled by setting the attribute lp_clock_gating_auto_cost_grouping false.                                                             |
|POPT-703    |Info   |    3|Attribute 'lp_clock_gating_test_signal' is not set.                                                                                                         |
|            |       |     |Indicate which test signal to use by setting the attribute 'lp_clock_gating_test_signal'.                                                                   |
|RPT_DP-100  |Warning|    1|The filename, column and line number information will not be available in the report.                                                                       |
|            |       |     |You must set the 'hdl_track_filename_row_col' attribute to 'true' (before elaborate)                                                                        |
|            |       |     | to enable filename, column, and line number tracking in the datapath report.                                                                               |
|SYNTH-5     |Info   |    1|Done mapping.                                                                                                                                               |
|SYNTH-7     |Info   |    1|Incrementally optimizing.                                                                                                                                   |
|TIM-11      |Warning|    6|Timing problems have been detected in this design.                                                                                                          |
|            |       |     |Use 'check_timing_intent' or 'report timing -lint' to report more information.                                                                              |
|TUI-78      |Warning|    4|A required object parameter could not be found.                                                                                                             |
|            |       |     |Check if a previous get_db or find returned an empty string.                                                                                                |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Runtime spent in Timer Init is 0hr: 0min: 0secs 
110 driver-metric pairs supplied

 
Global Optimization Status
==========================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_global_opt              85        0         0         0        0
no gcells found!
 Using 2 threads for global opt 
 incr_crr_area                85        0         0         0        0
 incr_crr_area                85        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
             crr        21  (        0 /        0(       0) )  5.69
 Total cpu time(and elapsed time)  for tricks : 5.23 (5.69) secs 

Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0
           Init Opto         0
          Trick Opto         3
        Timer Update         0
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 3secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
Runtime spent in Timer Init is 0hr: 0min: 0secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_area_reclaim            85        0         0         0        0
 Using 2 threads for global opt 
 gate_comp                    85        0         0         0        0        109 
 Total cpu time(and elapsed time)  for tricks : 0.16 (0.16) secs 

 area_down                    85        0         0         0        0        109 
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        12  (        0 /       12 )  0.16
Commit Time(s): 0
 Using 2 threads for global opt 
 gate_comp                    85        0         0         0        0        109 
 Total cpu time(and elapsed time)  for tricks : 0.16 (0.15) secs 

 power_down                   85        0         0         0        0        109 
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       gate_comp        12  (        0 /       12 )  0.15
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0
           Init Opto         0
          Trick Opto         0
        Timer Update         0
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 0secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max     Leakage 
Operation                   Area   Slacks      Slack    Trans      Cap      Power  
 init_power                   85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       p_rem_buf         0  (        0 /        0 )  0.00
       p_rem_inv         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00

 init_area                    85        0         0         0        0        109 

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       area_down         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'ipr_cntrl'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
Runtime & Memory after syn_opt
stamp 'INCREMENTAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:21:00 (Jun18) |  321.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:59) |  00:00:26(00:00:59) |  60.0( 77.6) |   13:21:59 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:03(00:00:04) |   9.0(  5.3) |   13:22:03 (Jun18) |   1.22 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:08) |  00:00:04(00:00:05) |  10.2(  6.6) |   13:22:08 (Jun18) |   1.65 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:16) |  00:00:08(00:00:08) |  20.7( 10.5) |   13:22:16 (Jun18) |   1.66 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_gates -power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : ipr_cntrl
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
        Computing arrivals and requireds.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : ipr_cntrl
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.


Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_ipr
QoS Summary for ipr_cntrl
================================================================================
Metric                          map             incremental    
================================================================================
Slack (ps):                       784             766
  R2R (ps):                     1,221           1,203
  I2R (ps):                       784             766
  R2O (ps):                     1,316           1,316
  I2O (ps):                       923             923
  CG  (ps):                     1,315           1,315
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                         0               0
Failing Paths:                      0               0
Leakage Power (nW):               115             115
Cell Area:                         69              69
Total Cell Area:                   69              69
Leaf Instances:                    81              81
Total Instances:                   81              81
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:35        00:00:09
Real Runtime (h:m:s):        00:01:08        00:00:08
CPU  Elapsed (h:m:s):        00:00:43        00:00:51
Real Elapsed (h:m:s):        00:01:11        00:01:20
Memory (MB):                  2448.99         2471.63
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:17
Total Memory (MB):     2471.63
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'name'.
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'analysis_view'.


Working Directory = /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/synthesis/syn_ipr
QoS Summary for ipr_cntrl
================================================================================
Metric                          map             incremental    
================================================================================
Slack (ps):                       784             766
  R2R (ps):                     1,221           1,203
  I2R (ps):                       784             766
  R2O (ps):                     1,316           1,316
  I2O (ps):                       923             923
  CG  (ps):                     1,315           1,315
TNS (ps):                           0               0
  R2R (ps):                         0               0
  I2R (ps):                         0               0
  R2O (ps):                         0               0
  I2O (ps):                         0               0
  CG  (ps):                         0               0
Failing Paths:                      0               0
Leakage Power (nW):               115             115
Cell Area:                         69              69
Total Cell Area:                   69              69
Leaf Instances:                    81              81
Total Instances:                   81              81
Utilization (%):                 0.00            0.00
Tot. Net Length (um):        no_value        no_value
Avg. Net Length (um):        no_value        no_value
Route Overflow H (%):        no_value        no_value
Route Overflow V (%):        no_value        no_value
MBCI(%) (bits/gate) :            0.00            0.00
Norm Cong Hotspot Area:
  Max Cong:                  no_value        no_value
  Tot Cong:                  no_value        no_value
================================================================================
CPU  Runtime (h:m:s):        00:00:35        00:00:09
Real Runtime (h:m:s):        00:01:08        00:00:08
CPU  Elapsed (h:m:s):        00:00:43        00:00:51
Real Elapsed (h:m:s):        00:01:11        00:01:20
Memory (MB):                  2448.99         2471.63
================================================================================
================================================================================
Flow Settings:
================================================================================
Total Runtime (h:m:s): 00:01:17
Total Memory (MB):     2471.63
Executable Version:    22.16-s078_1
================================================================================
Total Cell Area =  Cell Area + Physical Cell Area
Total Instances =  Leaf Instances + Physical Instances




Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_324_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_323_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_322_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_321_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_320_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_319_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_318_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_317_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_316_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_315_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_314_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_313_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_312_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_311_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_310_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_309_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_308_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_307_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_306_1' has no pins; it cannot be saved to database.
Info    : While writing the database, certain data cannot be saved. [DATABASE-113]
        : External delay 'fp.sdc_line_36_305_1' has no pins; it cannot be saved to database.
Finished exporting design database to file 'ipr_cntrl_incr.db' for 'ipr_cntrl' (command execution time mm:ss cpu = 00:00, real = 00:00).
Beginning report datapath command
Warning : The filename, column and line number information will not be available in the report. [RPT_DP-100]
        : The attribute for getting HDL filename and line number is not set.
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'ipr_cntrl' to outputs_Jun18-13:21:45/ipr_cntrl_m...
%# Begin write_design (06/18 13:22:17, mem=2475.64M)
Info    : Generating design database. [PHYS-90]
        : Writing netlist: outputs_Jun18-13:21:45/ipr_cntrl_m.v
        : The database contains all the files required to restore the design in the specified application.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
Info    : Generating design database. [PHYS-90]
        : Writing Metrics file: outputs_Jun18-13:21:45/ipr_cntrl_m.metrics.json
  Setting attribute of root '/': 'set_boundary_change' = 
Info    : Generating design database. [PHYS-90]
        : Writing write_script: outputs_Jun18-13:21:45/ipr_cntrl_m.g
No scan chains were found.
Info    : Generating design database. [PHYS-90]
        : Writing common preserve file for dont_touch and dont_use attribute settings across multiple objects, to be passed to Innovus: outputs_Jun18-13:21:45/ipr_cntrl_m.preserve.tcl
Info    : Generating design database. [PHYS-90]
        : Writing multi-mode multi-corner file: outputs_Jun18-13:21:45/ipr_cntrl_m.mmmc.tcl
File outputs_Jun18-13:21:45/ipr_cntrl_m.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file outputs_Jun18-13:21:45/ipr_cntrl_m.default_emulate_constraint_mode.sdc has been written
Info: file outputs_Jun18-13:21:45/ipr_cntrl_m.default_emulate_constraint_mode.sdc has been written
Info    : Generating design database. [PHYS-90]
        : Writing 1-pass LEC data to Innovus: outputs_Jun18-13:21:45/ipr_cntrl_m.lec.taf.gz
Info    : Generating design database. [PHYS-90]
        : Writing Timing Derate file: outputs_Jun18-13:21:45/ipr_cntrl_m.derate.tcl
Info    : Generating design database. [PHYS-90]
        : Writing Genus(TM) Synthesis Solution setup file: outputs_Jun18-13:21:45/ipr_cntrl_m.genus_setup.tcl
** To load the database source outputs_Jun18-13:21:45/ipr_cntrl_m.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'ipr_cntrl' (command execution time mm:ss cpu = 00:01, real = 00:04).
.
%# End write_design (06/18 13:22:21, total cpu=08:00:01, real=08:00:04, peak res=1659.30M, current mem=2483.65M)
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/ipr_cntrl/ipr_cntrl_mv.fv.json' for netlist 'outputs_Jun18-13:21:45/ipr_cntrl_m.v'.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'outputs_Jun18-13:21:45/intermediate2final.lec.do'.
        : Alias mapping flow is enabled.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile 'outputs_Jun18-13:21:45/rtl2final.lec.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
Final Runtime & Memory.
stamp 'FINAL' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:07(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:21:00 (Jun18) |  321.2 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:33(00:00:59) |  00:00:26(00:00:59) |  54.9( 70.2) |   13:21:59 (Jun18) |   1.22 GB | Elaboration
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:36(00:01:03) |  00:00:03(00:00:04) |   8.3(  4.8) |   13:22:03 (Jun18) |   1.22 GB | GENERIC
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:41(00:01:08) |  00:00:04(00:00:05) |   9.4(  6.0) |   13:22:08 (Jun18) |   1.65 GB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:01:16) |  00:00:08(00:00:08) |  19.0(  9.5) |   13:22:16 (Jun18) |   1.66 GB | INCREMENTAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:01:24) |  00:00:04(00:00:08) |   8.4(  9.5) |   13:22:24 (Jun18) |   1.60 GB | FINAL
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 4 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
============================
Synthesis Finished .........
============================
