
firmware.elf:     file format elf32-littlearm


Disassembly of section .text:

00004000 <__isr_vector>:
    4000:	20004000 	andcs	r4, r0, r0
    4004:	000040b5 	strheq	r4, [r0], -r5
    4008:	000040d9 	ldrdeq	r4, [r0], -r9
    400c:	000040d9 	ldrdeq	r4, [r0], -r9
	...
    402c:	000040d9 	ldrdeq	r4, [r0], -r9
	...
    4038:	000040d9 	ldrdeq	r4, [r0], -r9
    403c:	000040d9 	ldrdeq	r4, [r0], -r9
    4040:	000040d9 	ldrdeq	r4, [r0], -r9
    4044:	000040d9 	ldrdeq	r4, [r0], -r9
    4048:	000040d9 	ldrdeq	r4, [r0], -r9
    404c:	000040d9 	ldrdeq	r4, [r0], -r9
    4050:	000040d9 	ldrdeq	r4, [r0], -r9
    4054:	000040d9 	ldrdeq	r4, [r0], -r9
    4058:	000040d9 	ldrdeq	r4, [r0], -r9
    405c:	000040d9 	ldrdeq	r4, [r0], -r9
    4060:	000040d9 	ldrdeq	r4, [r0], -r9
    4064:	000040d9 	ldrdeq	r4, [r0], -r9
    4068:	000040d9 	ldrdeq	r4, [r0], -r9
    406c:	000040d9 	ldrdeq	r4, [r0], -r9
    4070:	000040d9 	ldrdeq	r4, [r0], -r9
    4074:	000040d9 	ldrdeq	r4, [r0], -r9
    4078:	000040d9 	ldrdeq	r4, [r0], -r9
    407c:	000040d9 	ldrdeq	r4, [r0], -r9
    4080:	000040d9 	ldrdeq	r4, [r0], -r9
    4084:	000040d9 	ldrdeq	r4, [r0], -r9
    4088:	000040d9 	ldrdeq	r4, [r0], -r9
    408c:	000040d9 	ldrdeq	r4, [r0], -r9
    4090:	000040d9 	ldrdeq	r4, [r0], -r9
	...
    409c:	000040d9 	ldrdeq	r4, [r0], -r9
    40a0:	000040d9 	ldrdeq	r4, [r0], -r9
    40a4:	000040d9 	ldrdeq	r4, [r0], -r9
    40a8:	000040d9 	ldrdeq	r4, [r0], -r9
    40ac:	000040d9 	ldrdeq	r4, [r0], -r9
    40b0:	00000000 	andeq	r0, r0, r0

000040b4 <Reset_Handler>:
    40b4:	4905      	ldr	r1, [pc, #20]	; (40cc <.copy_end+0x6>)
    40b6:	4a06      	ldr	r2, [pc, #24]	; (40d0 <.copy_end+0xa>)
    40b8:	4b06      	ldr	r3, [pc, #24]	; (40d4 <.copy_end+0xe>)
    40ba:	1a9b      	subs	r3, r3, r2
    40bc:	dd03      	ble.n	40c6 <.copy_end>

000040be <.copy_loop>:
    40be:	3b04      	subs	r3, #4
    40c0:	58c8      	ldr	r0, [r1, r3]
    40c2:	50d0      	str	r0, [r2, r3]
    40c4:	dcfb      	bgt.n	40be <.copy_loop>

000040c6 <.copy_end>:
    40c6:	f000 f883 	bl	41d0 <main>
    40ca:	4bb40000 	blmi	fed040d2 <__StackTop+0xded000d2>
    40ce:	00000000 	andeq	r0, r0, r0
    40d2:	00002000 	andeq	r2, r0, r0
    40d6:	 	ldrb	r2, [lr, r0]!

000040d8 <AC_Handler>:
    40d8:	e7fe      	b.n	40d8 <AC_Handler>
	...

000040dc <reg_wr>:
    40dc:	b580      	push	{r7, lr}
    40de:	b082      	sub	sp, #8
    40e0:	af00      	add	r7, sp, #0
    40e2:	6078      	str	r0, [r7, #4]
    40e4:	6039      	str	r1, [r7, #0]
    40e6:	687b      	ldr	r3, [r7, #4]
    40e8:	683a      	ldr	r2, [r7, #0]
    40ea:	601a      	str	r2, [r3, #0]
    40ec:	46c0      	nop			; (mov r8, r8)
    40ee:	46bd      	mov	sp, r7
    40f0:	b002      	add	sp, #8
    40f2:	bd80      	pop	{r7, pc}

000040f4 <reg8_wr>:
    40f4:	b580      	push	{r7, lr}
    40f6:	b082      	sub	sp, #8
    40f8:	af00      	add	r7, sp, #0
    40fa:	6078      	str	r0, [r7, #4]
    40fc:	000a      	movs	r2, r1
    40fe:	1cfb      	adds	r3, r7, #3
    4100:	701a      	strb	r2, [r3, #0]
    4102:	687b      	ldr	r3, [r7, #4]
    4104:	1cfa      	adds	r2, r7, #3
    4106:	7812      	ldrb	r2, [r2, #0]
    4108:	701a      	strb	r2, [r3, #0]
    410a:	46c0      	nop			; (mov r8, r8)
    410c:	46bd      	mov	sp, r7
    410e:	b002      	add	sp, #8
    4110:	bd80      	pop	{r7, pc}

00004112 <leds_init>:
    4112:	b580      	push	{r7, lr}
    4114:	af00      	add	r7, sp, #0
    4116:	4b0b      	ldr	r3, [pc, #44]	; (4144 <leds_init+0x32>)
    4118:	2100      	movs	r1, #0
    411a:	0018      	movs	r0, r3
    411c:	f7ff ffea 	bl	40f4 <reg8_wr>
    4120:	23c0      	movs	r3, #192	; 0xc0
    4122:	011b      	lsls	r3, r3, #4
    4124:	4a08      	ldr	r2, [pc, #32]	; (4148 <leds_init+0x36>)
    4126:	0019      	movs	r1, r3
    4128:	0010      	movs	r0, r2
    412a:	f7ff ffd7 	bl	40dc <reg_wr>
    412e:	23c0      	movs	r3, #192	; 0xc0
    4130:	011b      	lsls	r3, r3, #4
    4132:	4a06      	ldr	r2, [pc, #24]	; (414c <leds_init+0x3a>)
    4134:	0019      	movs	r1, r3
    4136:	0010      	movs	r0, r2
    4138:	f7ff ffd0 	bl	40dc <reg_wr>
    413c:	46c0      	nop			; (mov r8, r8)
    413e:	46bd      	mov	sp, r7
    4140:	bd80      	pop	{r7, pc}
    4142:	46c0      	nop			; (mov r8, r8)
    4144:	410044ca 	smlabtmi	r0, sl, r4, r4
    4148:	41004488 	smlabbmi	r0, r8, r4, r4
    414c:	41004494 			; <UNDEFINED> instruction: 0x41004494

00004150 <dump_memory>:
    4150:	b590      	push	{r4, r7, lr}
    4152:	b083      	sub	sp, #12
    4154:	af00      	add	r7, sp, #0
    4156:	1dfb      	adds	r3, r7, #7
    4158:	2200      	movs	r2, #0
    415a:	701a      	strb	r2, [r3, #0]
    415c:	e030      	b.n	41c0 <dump_memory+0x70>
    415e:	1dbb      	adds	r3, r7, #6
    4160:	2200      	movs	r2, #0
    4162:	701a      	strb	r2, [r3, #0]
    4164:	e021      	b.n	41aa <dump_memory+0x5a>
    4166:	1d7b      	adds	r3, r7, #5
    4168:	2200      	movs	r2, #0
    416a:	701a      	strb	r2, [r3, #0]
    416c:	e011      	b.n	4192 <dump_memory+0x42>
    416e:	1d3c      	adds	r4, r7, #4
    4170:	1dfb      	adds	r3, r7, #7
    4172:	781b      	ldrb	r3, [r3, #0]
    4174:	0018      	movs	r0, r3
    4176:	f000 fc0e 	bl	4996 <can_rd_reg>
    417a:	0003      	movs	r3, r0
    417c:	7023      	strb	r3, [r4, #0]
    417e:	1d3b      	adds	r3, r7, #4
    4180:	781b      	ldrb	r3, [r3, #0]
    4182:	0018      	movs	r0, r3
    4184:	f000 f97b 	bl	447e <uart_puthex8>
    4188:	1d7b      	adds	r3, r7, #5
    418a:	781a      	ldrb	r2, [r3, #0]
    418c:	1d7b      	adds	r3, r7, #5
    418e:	3201      	adds	r2, #1
    4190:	701a      	strb	r2, [r3, #0]
    4192:	1d7b      	adds	r3, r7, #5
    4194:	781b      	ldrb	r3, [r3, #0]
    4196:	2b01      	cmp	r3, #1
    4198:	d9e9      	bls.n	416e <dump_memory+0x1e>
    419a:	2020      	movs	r0, #32
    419c:	f000 f93a 	bl	4414 <uart_putc>
    41a0:	1dbb      	adds	r3, r7, #6
    41a2:	781a      	ldrb	r2, [r3, #0]
    41a4:	1dbb      	adds	r3, r7, #6
    41a6:	3201      	adds	r2, #1
    41a8:	701a      	strb	r2, [r3, #0]
    41aa:	1dbb      	adds	r3, r7, #6
    41ac:	781b      	ldrb	r3, [r3, #0]
    41ae:	2b1f      	cmp	r3, #31
    41b0:	d9d9      	bls.n	4166 <dump_memory+0x16>
    41b2:	f000 f876 	bl	42a2 <uart_crlf>
    41b6:	1dfb      	adds	r3, r7, #7
    41b8:	781a      	ldrb	r2, [r3, #0]
    41ba:	1dfb      	adds	r3, r7, #7
    41bc:	3201      	adds	r2, #1
    41be:	701a      	strb	r2, [r3, #0]
    41c0:	1dfb      	adds	r3, r7, #7
    41c2:	781b      	ldrb	r3, [r3, #0]
    41c4:	2bfd      	cmp	r3, #253	; 0xfd
    41c6:	d9ca      	bls.n	415e <dump_memory+0xe>
    41c8:	46c0      	nop			; (mov r8, r8)
    41ca:	46bd      	mov	sp, r7
    41cc:	b003      	add	sp, #12
    41ce:	bd90      	pop	{r4, r7, pc}

000041d0 <main>:
    41d0:	b580      	push	{r7, lr}
    41d2:	b09a      	sub	sp, #104	; 0x68
    41d4:	af00      	add	r7, sp, #0
    41d6:	f7ff ff9c 	bl	4112 <leds_init>
    41da:	f000 f86d 	bl	42b8 <clock_init>
    41de:	2000      	movs	r0, #0
    41e0:	f000 f8ac 	bl	433c <uart_init>
    41e4:	2005      	movs	r0, #5
    41e6:	f000 fb31 	bl	484c <spi_init>
    41ea:	f000 fbc1 	bl	4970 <can_reset>
    41ee:	e7fe      	b.n	41ee <main+0x1e>

000041f0 <reg_rd>:
    41f0:	b580      	push	{r7, lr}
    41f2:	b082      	sub	sp, #8
    41f4:	af00      	add	r7, sp, #0
    41f6:	6078      	str	r0, [r7, #4]
    41f8:	687b      	ldr	r3, [r7, #4]
    41fa:	681b      	ldr	r3, [r3, #0]
    41fc:	0018      	movs	r0, r3
    41fe:	46bd      	mov	sp, r7
    4200:	b002      	add	sp, #8
    4202:	bd80      	pop	{r7, pc}

00004204 <reg8_rd>:
    4204:	b580      	push	{r7, lr}
    4206:	b082      	sub	sp, #8
    4208:	af00      	add	r7, sp, #0
    420a:	6078      	str	r0, [r7, #4]
    420c:	687b      	ldr	r3, [r7, #4]
    420e:	781b      	ldrb	r3, [r3, #0]
    4210:	b2db      	uxtb	r3, r3
    4212:	0018      	movs	r0, r3
    4214:	46bd      	mov	sp, r7
    4216:	b002      	add	sp, #8
    4218:	bd80      	pop	{r7, pc}

0000421a <reg16_rd>:
    421a:	b580      	push	{r7, lr}
    421c:	b082      	sub	sp, #8
    421e:	af00      	add	r7, sp, #0
    4220:	6078      	str	r0, [r7, #4]
    4222:	687b      	ldr	r3, [r7, #4]
    4224:	881b      	ldrh	r3, [r3, #0]
    4226:	b29b      	uxth	r3, r3
    4228:	0018      	movs	r0, r3
    422a:	46bd      	mov	sp, r7
    422c:	b002      	add	sp, #8
    422e:	bd80      	pop	{r7, pc}

00004230 <reg_wr>:
    4230:	b580      	push	{r7, lr}
    4232:	b082      	sub	sp, #8
    4234:	af00      	add	r7, sp, #0
    4236:	6078      	str	r0, [r7, #4]
    4238:	6039      	str	r1, [r7, #0]
    423a:	687b      	ldr	r3, [r7, #4]
    423c:	683a      	ldr	r2, [r7, #0]
    423e:	601a      	str	r2, [r3, #0]
    4240:	46c0      	nop			; (mov r8, r8)
    4242:	46bd      	mov	sp, r7
    4244:	b002      	add	sp, #8
    4246:	bd80      	pop	{r7, pc}

00004248 <reg16_wr>:
    4248:	b580      	push	{r7, lr}
    424a:	b082      	sub	sp, #8
    424c:	af00      	add	r7, sp, #0
    424e:	6078      	str	r0, [r7, #4]
    4250:	000a      	movs	r2, r1
    4252:	1cbb      	adds	r3, r7, #2
    4254:	801a      	strh	r2, [r3, #0]
    4256:	687b      	ldr	r3, [r7, #4]
    4258:	1cba      	adds	r2, r7, #2
    425a:	8812      	ldrh	r2, [r2, #0]
    425c:	801a      	strh	r2, [r3, #0]
    425e:	46c0      	nop			; (mov r8, r8)
    4260:	46bd      	mov	sp, r7
    4262:	b002      	add	sp, #8
    4264:	bd80      	pop	{r7, pc}

00004266 <reg8_wr>:
    4266:	b580      	push	{r7, lr}
    4268:	b082      	sub	sp, #8
    426a:	af00      	add	r7, sp, #0
    426c:	6078      	str	r0, [r7, #4]
    426e:	000a      	movs	r2, r1
    4270:	1cfb      	adds	r3, r7, #3
    4272:	701a      	strb	r2, [r3, #0]
    4274:	687b      	ldr	r3, [r7, #4]
    4276:	1cfa      	adds	r2, r7, #3
    4278:	7812      	ldrb	r2, [r2, #0]
    427a:	701a      	strb	r2, [r3, #0]
    427c:	46c0      	nop			; (mov r8, r8)
    427e:	46bd      	mov	sp, r7
    4280:	b002      	add	sp, #8
    4282:	bd80      	pop	{r7, pc}

00004284 <reg_set>:
    4284:	b580      	push	{r7, lr}
    4286:	b082      	sub	sp, #8
    4288:	af00      	add	r7, sp, #0
    428a:	6078      	str	r0, [r7, #4]
    428c:	6039      	str	r1, [r7, #0]
    428e:	687b      	ldr	r3, [r7, #4]
    4290:	6819      	ldr	r1, [r3, #0]
    4292:	687b      	ldr	r3, [r7, #4]
    4294:	683a      	ldr	r2, [r7, #0]
    4296:	430a      	orrs	r2, r1
    4298:	601a      	str	r2, [r3, #0]
    429a:	46c0      	nop			; (mov r8, r8)
    429c:	46bd      	mov	sp, r7
    429e:	b002      	add	sp, #8
    42a0:	bd80      	pop	{r7, pc}

000042a2 <uart_crlf>:
    42a2:	b580      	push	{r7, lr}
    42a4:	af00      	add	r7, sp, #0
    42a6:	4b03      	ldr	r3, [pc, #12]	; (42b4 <uart_crlf+0x12>)
    42a8:	0018      	movs	r0, r3
    42aa:	f000 f8d3 	bl	4454 <uart_puts>
    42ae:	46c0      	nop			; (mov r8, r8)
    42b0:	46bd      	mov	sp, r7
    42b2:	bd80      	pop	{r7, pc}
    42b4:	00004bb0 			; <UNDEFINED> instruction: 0x00004bb0

000042b8 <clock_init>:
    42b8:	b580      	push	{r7, lr}
    42ba:	af00      	add	r7, sp, #0
    42bc:	4a04      	ldr	r2, [pc, #16]	; (42d0 <clock_init+0x18>)
    42be:	4b05      	ldr	r3, [pc, #20]	; (42d4 <clock_init+0x1c>)
    42c0:	0011      	movs	r1, r2
    42c2:	0018      	movs	r0, r3
    42c4:	f7ff ffb4 	bl	4230 <reg_wr>
    42c8:	46c0      	nop			; (mov r8, r8)
    42ca:	46bd      	mov	sp, r7
    42cc:	bd80      	pop	{r7, pc}
    42ce:	46c0      	nop			; (mov r8, r8)
    42d0:	00010601 	andeq	r0, r1, r1, lsl #12
    42d4:	40000c04 	andmi	r0, r0, r4, lsl #24

000042d8 <sercom_init>:
    42d8:	b580      	push	{r7, lr}
    42da:	b082      	sub	sp, #8
    42dc:	af00      	add	r7, sp, #0
    42de:	0002      	movs	r2, r0
    42e0:	1dfb      	adds	r3, r7, #7
    42e2:	701a      	strb	r2, [r3, #0]
    42e4:	1dbb      	adds	r3, r7, #6
    42e6:	1c0a      	adds	r2, r1, #0
    42e8:	701a      	strb	r2, [r3, #0]
    42ea:	1dfb      	adds	r3, r7, #7
    42ec:	781b      	ldrb	r3, [r3, #0]
    42ee:	3302      	adds	r3, #2
    42f0:	2201      	movs	r2, #1
    42f2:	409a      	lsls	r2, r3
    42f4:	0013      	movs	r3, r2
    42f6:	001a      	movs	r2, r3
    42f8:	4b0e      	ldr	r3, [pc, #56]	; (4334 <sercom_init+0x5c>)
    42fa:	0011      	movs	r1, r2
    42fc:	0018      	movs	r0, r3
    42fe:	f7ff ffc1 	bl	4284 <reg_set>
    4302:	1dbb      	adds	r3, r7, #6
    4304:	781b      	ldrb	r3, [r3, #0]
    4306:	021b      	lsls	r3, r3, #8
    4308:	b29a      	uxth	r2, r3
    430a:	1dfb      	adds	r3, r7, #7
    430c:	781b      	ldrb	r3, [r3, #0]
    430e:	b29b      	uxth	r3, r3
    4310:	3314      	adds	r3, #20
    4312:	b29b      	uxth	r3, r3
    4314:	4313      	orrs	r3, r2
    4316:	b29b      	uxth	r3, r3
    4318:	2280      	movs	r2, #128	; 0x80
    431a:	01d2      	lsls	r2, r2, #7
    431c:	4313      	orrs	r3, r2
    431e:	b29b      	uxth	r3, r3
    4320:	4a05      	ldr	r2, [pc, #20]	; (4338 <sercom_init+0x60>)
    4322:	0019      	movs	r1, r3
    4324:	0010      	movs	r0, r2
    4326:	f7ff ff8f 	bl	4248 <reg16_wr>
    432a:	46c0      	nop			; (mov r8, r8)
    432c:	46bd      	mov	sp, r7
    432e:	b002      	add	sp, #8
    4330:	bd80      	pop	{r7, pc}
    4332:	46c0      	nop			; (mov r8, r8)
    4334:	40000420 	andmi	r0, r0, r0, lsr #8
    4338:	40000c02 	andmi	r0, r0, r2, lsl #24

0000433c <uart_init>:
    433c:	b580      	push	{r7, lr}
    433e:	b082      	sub	sp, #8
    4340:	af00      	add	r7, sp, #0
    4342:	0002      	movs	r2, r0
    4344:	1dfb      	adds	r3, r7, #7
    4346:	701a      	strb	r2, [r3, #0]
    4348:	4b26      	ldr	r3, [pc, #152]	; (43e4 <uart_init+0xa8>)
    434a:	2101      	movs	r1, #1
    434c:	0018      	movs	r0, r3
    434e:	f7ff ff8a 	bl	4266 <reg8_wr>
    4352:	4b25      	ldr	r3, [pc, #148]	; (43e8 <uart_init+0xac>)
    4354:	2101      	movs	r1, #1
    4356:	0018      	movs	r0, r3
    4358:	f7ff ff85 	bl	4266 <reg8_wr>
    435c:	4b23      	ldr	r3, [pc, #140]	; (43ec <uart_init+0xb0>)
    435e:	2122      	movs	r1, #34	; 0x22
    4360:	0018      	movs	r0, r3
    4362:	f7ff ff80 	bl	4266 <reg8_wr>
    4366:	4b22      	ldr	r3, [pc, #136]	; (43f0 <uart_init+0xb4>)
    4368:	2122      	movs	r1, #34	; 0x22
    436a:	0018      	movs	r0, r3
    436c:	f7ff ff7b 	bl	4266 <reg8_wr>
    4370:	1dfb      	adds	r3, r7, #7
    4372:	781b      	ldrb	r3, [r3, #0]
    4374:	2101      	movs	r1, #1
    4376:	0018      	movs	r0, r3
    4378:	f7ff ffae 	bl	42d8 <sercom_init>
    437c:	4b1d      	ldr	r3, [pc, #116]	; (43f4 <uart_init+0xb8>)
    437e:	2101      	movs	r1, #1
    4380:	0018      	movs	r0, r3
    4382:	f7ff ff55 	bl	4230 <reg_wr>
    4386:	46c0      	nop			; (mov r8, r8)
    4388:	4b1b      	ldr	r3, [pc, #108]	; (43f8 <uart_init+0xbc>)
    438a:	0018      	movs	r0, r3
    438c:	f7ff ff30 	bl	41f0 <reg_rd>
    4390:	0002      	movs	r2, r0
    4392:	2301      	movs	r3, #1
    4394:	4013      	ands	r3, r2
    4396:	d1f7      	bne.n	4388 <uart_init+0x4c>
    4398:	4a18      	ldr	r2, [pc, #96]	; (43fc <uart_init+0xc0>)
    439a:	4b16      	ldr	r3, [pc, #88]	; (43f4 <uart_init+0xb8>)
    439c:	0011      	movs	r1, r2
    439e:	0018      	movs	r0, r3
    43a0:	f7ff ff46 	bl	4230 <reg_wr>
    43a4:	23c0      	movs	r3, #192	; 0xc0
    43a6:	029b      	lsls	r3, r3, #10
    43a8:	4a15      	ldr	r2, [pc, #84]	; (4400 <uart_init+0xc4>)
    43aa:	0019      	movs	r1, r3
    43ac:	0010      	movs	r0, r2
    43ae:	f7ff ff3f 	bl	4230 <reg_wr>
    43b2:	4a14      	ldr	r2, [pc, #80]	; (4404 <uart_init+0xc8>)
    43b4:	4b14      	ldr	r3, [pc, #80]	; (4408 <uart_init+0xcc>)
    43b6:	0011      	movs	r1, r2
    43b8:	0018      	movs	r0, r3
    43ba:	f7ff ff45 	bl	4248 <reg16_wr>
    43be:	4b13      	ldr	r3, [pc, #76]	; (440c <uart_init+0xd0>)
    43c0:	2110      	movs	r1, #16
    43c2:	0018      	movs	r0, r3
    43c4:	f7ff ff34 	bl	4230 <reg_wr>
    43c8:	4b11      	ldr	r3, [pc, #68]	; (4410 <uart_init+0xd4>)
    43ca:	2110      	movs	r1, #16
    43cc:	0018      	movs	r0, r3
    43ce:	f7ff ff2f 	bl	4230 <reg_wr>
    43d2:	4b08      	ldr	r3, [pc, #32]	; (43f4 <uart_init+0xb8>)
    43d4:	2102      	movs	r1, #2
    43d6:	0018      	movs	r0, r3
    43d8:	f7ff ff54 	bl	4284 <reg_set>
    43dc:	46c0      	nop			; (mov r8, r8)
    43de:	46bd      	mov	sp, r7
    43e0:	b002      	add	sp, #8
    43e2:	bd80      	pop	{r7, pc}
    43e4:	41004448 	tstmi	r0, r8, asr #8
    43e8:	41004449 	tstmi	r0, r9, asr #8
    43ec:	41004434 	tstmi	r0, r4, lsr r4
    43f0:	41004435 	tstmi	r0, r5, lsr r4
    43f4:	42000800 	andmi	r0, r0, #0, 16
    43f8:	4200081c 	andmi	r0, r0, #28, 16	; 0x1c0000
    43fc:	40100004 	andsmi	r0, r0, r4
    4400:	42000804 	andmi	r0, r0, #4, 16	; 0x40000
    4404:	0000c504 	andeq	ip, r0, r4, lsl #10
    4408:	4200080c 	andmi	r0, r0, #12, 16	; 0xc0000
    440c:	41004408 	tstmi	r0, r8, lsl #8
    4410:	41004414 	tstmi	r0, r4, lsl r4

00004414 <uart_putc>:
    4414:	b580      	push	{r7, lr}
    4416:	b082      	sub	sp, #8
    4418:	af00      	add	r7, sp, #0
    441a:	0002      	movs	r2, r0
    441c:	1dfb      	adds	r3, r7, #7
    441e:	701a      	strb	r2, [r3, #0]
    4420:	46c0      	nop			; (mov r8, r8)
    4422:	4b0a      	ldr	r3, [pc, #40]	; (444c <uart_putc+0x38>)
    4424:	0018      	movs	r0, r3
    4426:	f7ff fee3 	bl	41f0 <reg_rd>
    442a:	0002      	movs	r2, r0
    442c:	2301      	movs	r3, #1
    442e:	4013      	ands	r3, r2
    4430:	d0f7      	beq.n	4422 <uart_putc+0xe>
    4432:	1dfb      	adds	r3, r7, #7
    4434:	781b      	ldrb	r3, [r3, #0]
    4436:	b29b      	uxth	r3, r3
    4438:	4a05      	ldr	r2, [pc, #20]	; (4450 <uart_putc+0x3c>)
    443a:	0019      	movs	r1, r3
    443c:	0010      	movs	r0, r2
    443e:	f7ff ff03 	bl	4248 <reg16_wr>
    4442:	46c0      	nop			; (mov r8, r8)
    4444:	46bd      	mov	sp, r7
    4446:	b002      	add	sp, #8
    4448:	bd80      	pop	{r7, pc}
    444a:	46c0      	nop			; (mov r8, r8)
    444c:	42000818 	andmi	r0, r0, #24, 16	; 0x180000
    4450:	42000828 	andmi	r0, r0, #40, 16	; 0x280000

00004454 <uart_puts>:
    4454:	b580      	push	{r7, lr}
    4456:	b082      	sub	sp, #8
    4458:	af00      	add	r7, sp, #0
    445a:	6078      	str	r0, [r7, #4]
    445c:	e007      	b.n	446e <uart_puts+0x1a>
    445e:	687b      	ldr	r3, [r7, #4]
    4460:	781b      	ldrb	r3, [r3, #0]
    4462:	0018      	movs	r0, r3
    4464:	f7ff ffd6 	bl	4414 <uart_putc>
    4468:	687b      	ldr	r3, [r7, #4]
    446a:	3301      	adds	r3, #1
    446c:	607b      	str	r3, [r7, #4]
    446e:	687b      	ldr	r3, [r7, #4]
    4470:	781b      	ldrb	r3, [r3, #0]
    4472:	2b00      	cmp	r3, #0
    4474:	d1f3      	bne.n	445e <uart_puts+0xa>
    4476:	46c0      	nop			; (mov r8, r8)
    4478:	46bd      	mov	sp, r7
    447a:	b002      	add	sp, #8
    447c:	bd80      	pop	{r7, pc}

0000447e <uart_puthex8>:
    447e:	b580      	push	{r7, lr}
    4480:	b082      	sub	sp, #8
    4482:	af00      	add	r7, sp, #0
    4484:	0002      	movs	r2, r0
    4486:	1dfb      	adds	r3, r7, #7
    4488:	701a      	strb	r2, [r3, #0]
    448a:	1dfb      	adds	r3, r7, #7
    448c:	781b      	ldrb	r3, [r3, #0]
    448e:	091b      	lsrs	r3, r3, #4
    4490:	b2db      	uxtb	r3, r3
    4492:	001a      	movs	r2, r3
    4494:	230f      	movs	r3, #15
    4496:	4013      	ands	r3, r2
    4498:	4a08      	ldr	r2, [pc, #32]	; (44bc <uart_puthex8+0x3e>)
    449a:	5cd3      	ldrb	r3, [r2, r3]
    449c:	0018      	movs	r0, r3
    449e:	f7ff ffb9 	bl	4414 <uart_putc>
    44a2:	1dfb      	adds	r3, r7, #7
    44a4:	781b      	ldrb	r3, [r3, #0]
    44a6:	220f      	movs	r2, #15
    44a8:	4013      	ands	r3, r2
    44aa:	4a04      	ldr	r2, [pc, #16]	; (44bc <uart_puthex8+0x3e>)
    44ac:	5cd3      	ldrb	r3, [r2, r3]
    44ae:	0018      	movs	r0, r3
    44b0:	f7ff ffb0 	bl	4414 <uart_putc>
    44b4:	46c0      	nop			; (mov r8, r8)
    44b6:	46bd      	mov	sp, r7
    44b8:	b002      	add	sp, #8
    44ba:	bd80      	pop	{r7, pc}
    44bc:	00004ba0 	andeq	r4, r0, r0, lsr #23

000044c0 <uart_puthex16>:
    44c0:	b580      	push	{r7, lr}
    44c2:	b082      	sub	sp, #8
    44c4:	af00      	add	r7, sp, #0
    44c6:	0002      	movs	r2, r0
    44c8:	1dbb      	adds	r3, r7, #6
    44ca:	801a      	strh	r2, [r3, #0]
    44cc:	1dbb      	adds	r3, r7, #6
    44ce:	881b      	ldrh	r3, [r3, #0]
    44d0:	0a1b      	lsrs	r3, r3, #8
    44d2:	b29b      	uxth	r3, r3
    44d4:	b2db      	uxtb	r3, r3
    44d6:	0018      	movs	r0, r3
    44d8:	f7ff ffd1 	bl	447e <uart_puthex8>
    44dc:	1dbb      	adds	r3, r7, #6
    44de:	881b      	ldrh	r3, [r3, #0]
    44e0:	b2db      	uxtb	r3, r3
    44e2:	0018      	movs	r0, r3
    44e4:	f7ff ffcb 	bl	447e <uart_puthex8>
    44e8:	46c0      	nop			; (mov r8, r8)
    44ea:	46bd      	mov	sp, r7
    44ec:	b002      	add	sp, #8
    44ee:	bd80      	pop	{r7, pc}

000044f0 <uart_puthex>:
    44f0:	b580      	push	{r7, lr}
    44f2:	b082      	sub	sp, #8
    44f4:	af00      	add	r7, sp, #0
    44f6:	6078      	str	r0, [r7, #4]
    44f8:	687b      	ldr	r3, [r7, #4]
    44fa:	0e1b      	lsrs	r3, r3, #24
    44fc:	b2db      	uxtb	r3, r3
    44fe:	0018      	movs	r0, r3
    4500:	f7ff ffbd 	bl	447e <uart_puthex8>
    4504:	687b      	ldr	r3, [r7, #4]
    4506:	0c1b      	lsrs	r3, r3, #16
    4508:	b2db      	uxtb	r3, r3
    450a:	0018      	movs	r0, r3
    450c:	f7ff ffb7 	bl	447e <uart_puthex8>
    4510:	687b      	ldr	r3, [r7, #4]
    4512:	0a1b      	lsrs	r3, r3, #8
    4514:	b2db      	uxtb	r3, r3
    4516:	0018      	movs	r0, r3
    4518:	f7ff ffb1 	bl	447e <uart_puthex8>
    451c:	687b      	ldr	r3, [r7, #4]
    451e:	b2db      	uxtb	r3, r3
    4520:	0018      	movs	r0, r3
    4522:	f7ff ffac 	bl	447e <uart_puthex8>
    4526:	46c0      	nop			; (mov r8, r8)
    4528:	46bd      	mov	sp, r7
    452a:	b002      	add	sp, #8
    452c:	bd80      	pop	{r7, pc}

0000452e <uart_dump>:
    452e:	b580      	push	{r7, lr}
    4530:	b086      	sub	sp, #24
    4532:	af00      	add	r7, sp, #0
    4534:	6078      	str	r0, [r7, #4]
    4536:	6039      	str	r1, [r7, #0]
    4538:	687b      	ldr	r3, [r7, #4]
    453a:	617b      	str	r3, [r7, #20]
    453c:	2300      	movs	r3, #0
    453e:	613b      	str	r3, [r7, #16]
    4540:	e025      	b.n	458e <uart_dump+0x60>
    4542:	693b      	ldr	r3, [r7, #16]
    4544:	0018      	movs	r0, r3
    4546:	f7ff ffd3 	bl	44f0 <uart_puthex>
    454a:	2020      	movs	r0, #32
    454c:	f7ff ff62 	bl	4414 <uart_putc>
    4550:	2300      	movs	r3, #0
    4552:	60fb      	str	r3, [r7, #12]
    4554:	e014      	b.n	4580 <uart_dump+0x52>
    4556:	697b      	ldr	r3, [r7, #20]
    4558:	781b      	ldrb	r3, [r3, #0]
    455a:	0018      	movs	r0, r3
    455c:	f7ff ff8f 	bl	447e <uart_puthex8>
    4560:	2020      	movs	r0, #32
    4562:	f7ff ff57 	bl	4414 <uart_putc>
    4566:	697b      	ldr	r3, [r7, #20]
    4568:	3301      	adds	r3, #1
    456a:	617b      	str	r3, [r7, #20]
    456c:	693b      	ldr	r3, [r7, #16]
    456e:	3301      	adds	r3, #1
    4570:	613b      	str	r3, [r7, #16]
    4572:	693a      	ldr	r2, [r7, #16]
    4574:	683b      	ldr	r3, [r7, #0]
    4576:	429a      	cmp	r2, r3
    4578:	d006      	beq.n	4588 <uart_dump+0x5a>
    457a:	68fb      	ldr	r3, [r7, #12]
    457c:	3301      	adds	r3, #1
    457e:	60fb      	str	r3, [r7, #12]
    4580:	68fb      	ldr	r3, [r7, #12]
    4582:	2b0f      	cmp	r3, #15
    4584:	dde7      	ble.n	4556 <uart_dump+0x28>
    4586:	e000      	b.n	458a <uart_dump+0x5c>
    4588:	46c0      	nop			; (mov r8, r8)
    458a:	f7ff fe8a 	bl	42a2 <uart_crlf>
    458e:	693a      	ldr	r2, [r7, #16]
    4590:	683b      	ldr	r3, [r7, #0]
    4592:	429a      	cmp	r2, r3
    4594:	dbd5      	blt.n	4542 <uart_dump+0x14>
    4596:	f7ff fe84 	bl	42a2 <uart_crlf>
    459a:	46c0      	nop			; (mov r8, r8)
    459c:	46bd      	mov	sp, r7
    459e:	b006      	add	sp, #24
    45a0:	bd80      	pop	{r7, pc}

000045a2 <uart_gets>:
    45a2:	b580      	push	{r7, lr}
    45a4:	b084      	sub	sp, #16
    45a6:	af00      	add	r7, sp, #0
    45a8:	6078      	str	r0, [r7, #4]
    45aa:	2300      	movs	r3, #0
    45ac:	60fb      	str	r3, [r7, #12]
    45ae:	46c0      	nop			; (mov r8, r8)
    45b0:	4b19      	ldr	r3, [pc, #100]	; (4618 <uart_gets+0x76>)
    45b2:	0018      	movs	r0, r3
    45b4:	f7ff fe26 	bl	4204 <reg8_rd>
    45b8:	0003      	movs	r3, r0
    45ba:	001a      	movs	r2, r3
    45bc:	2304      	movs	r3, #4
    45be:	4013      	ands	r3, r2
    45c0:	d0f6      	beq.n	45b0 <uart_gets+0xe>
    45c2:	4b16      	ldr	r3, [pc, #88]	; (461c <uart_gets+0x7a>)
    45c4:	0018      	movs	r0, r3
    45c6:	f7ff fe28 	bl	421a <reg16_rd>
    45ca:	0003      	movs	r3, r0
    45cc:	0019      	movs	r1, r3
    45ce:	68fb      	ldr	r3, [r7, #12]
    45d0:	687a      	ldr	r2, [r7, #4]
    45d2:	18d3      	adds	r3, r2, r3
    45d4:	b2ca      	uxtb	r2, r1
    45d6:	701a      	strb	r2, [r3, #0]
    45d8:	68fb      	ldr	r3, [r7, #12]
    45da:	687a      	ldr	r2, [r7, #4]
    45dc:	18d3      	adds	r3, r2, r3
    45de:	781b      	ldrb	r3, [r3, #0]
    45e0:	2b0a      	cmp	r3, #10
    45e2:	d00f      	beq.n	4604 <uart_gets+0x62>
    45e4:	68fb      	ldr	r3, [r7, #12]
    45e6:	687a      	ldr	r2, [r7, #4]
    45e8:	18d3      	adds	r3, r2, r3
    45ea:	781b      	ldrb	r3, [r3, #0]
    45ec:	2b00      	cmp	r3, #0
    45ee:	d009      	beq.n	4604 <uart_gets+0x62>
    45f0:	68fb      	ldr	r3, [r7, #12]
    45f2:	687a      	ldr	r2, [r7, #4]
    45f4:	18d3      	adds	r3, r2, r3
    45f6:	781b      	ldrb	r3, [r3, #0]
    45f8:	2b0d      	cmp	r3, #13
    45fa:	d003      	beq.n	4604 <uart_gets+0x62>
    45fc:	68fb      	ldr	r3, [r7, #12]
    45fe:	3301      	adds	r3, #1
    4600:	60fb      	str	r3, [r7, #12]
    4602:	e7d4      	b.n	45ae <uart_gets+0xc>
    4604:	68fb      	ldr	r3, [r7, #12]
    4606:	687a      	ldr	r2, [r7, #4]
    4608:	18d3      	adds	r3, r2, r3
    460a:	2200      	movs	r2, #0
    460c:	701a      	strb	r2, [r3, #0]
    460e:	46c0      	nop			; (mov r8, r8)
    4610:	46bd      	mov	sp, r7
    4612:	b004      	add	sp, #16
    4614:	bd80      	pop	{r7, pc}
    4616:	46c0      	nop			; (mov r8, r8)
    4618:	42000818 	andmi	r0, r0, #24, 16	; 0x180000
    461c:	42000828 	andmi	r0, r0, #40, 16	; 0x280000

00004620 <uart_debug>:
    4620:	b580      	push	{r7, lr}
    4622:	b082      	sub	sp, #8
    4624:	af00      	add	r7, sp, #0
    4626:	6078      	str	r0, [r7, #4]
    4628:	687b      	ldr	r3, [r7, #4]
    462a:	0018      	movs	r0, r3
    462c:	f7ff ff12 	bl	4454 <uart_puts>
    4630:	f7ff fe37 	bl	42a2 <uart_crlf>
    4634:	46c0      	nop			; (mov r8, r8)
    4636:	46bd      	mov	sp, r7
    4638:	b002      	add	sp, #8
    463a:	bd80      	pop	{r7, pc}

0000463c <reg_rd>:
    463c:	b580      	push	{r7, lr}
    463e:	b082      	sub	sp, #8
    4640:	af00      	add	r7, sp, #0
    4642:	6078      	str	r0, [r7, #4]
    4644:	687b      	ldr	r3, [r7, #4]
    4646:	681b      	ldr	r3, [r3, #0]
    4648:	0018      	movs	r0, r3
    464a:	46bd      	mov	sp, r7
    464c:	b002      	add	sp, #8
    464e:	bd80      	pop	{r7, pc}

00004650 <reg16_rd>:
    4650:	b580      	push	{r7, lr}
    4652:	b082      	sub	sp, #8
    4654:	af00      	add	r7, sp, #0
    4656:	6078      	str	r0, [r7, #4]
    4658:	687b      	ldr	r3, [r7, #4]
    465a:	881b      	ldrh	r3, [r3, #0]
    465c:	b29b      	uxth	r3, r3
    465e:	0018      	movs	r0, r3
    4660:	46bd      	mov	sp, r7
    4662:	b002      	add	sp, #8
    4664:	bd80      	pop	{r7, pc}

00004666 <reg_wr>:
    4666:	b580      	push	{r7, lr}
    4668:	b082      	sub	sp, #8
    466a:	af00      	add	r7, sp, #0
    466c:	6078      	str	r0, [r7, #4]
    466e:	6039      	str	r1, [r7, #0]
    4670:	687b      	ldr	r3, [r7, #4]
    4672:	683a      	ldr	r2, [r7, #0]
    4674:	601a      	str	r2, [r3, #0]
    4676:	46c0      	nop			; (mov r8, r8)
    4678:	46bd      	mov	sp, r7
    467a:	b002      	add	sp, #8
    467c:	bd80      	pop	{r7, pc}

0000467e <reg16_wr>:
    467e:	b580      	push	{r7, lr}
    4680:	b082      	sub	sp, #8
    4682:	af00      	add	r7, sp, #0
    4684:	6078      	str	r0, [r7, #4]
    4686:	000a      	movs	r2, r1
    4688:	1cbb      	adds	r3, r7, #2
    468a:	801a      	strh	r2, [r3, #0]
    468c:	687b      	ldr	r3, [r7, #4]
    468e:	1cba      	adds	r2, r7, #2
    4690:	8812      	ldrh	r2, [r2, #0]
    4692:	801a      	strh	r2, [r3, #0]
    4694:	46c0      	nop			; (mov r8, r8)
    4696:	46bd      	mov	sp, r7
    4698:	b002      	add	sp, #8
    469a:	bd80      	pop	{r7, pc}

0000469c <reg8_wr>:
    469c:	b580      	push	{r7, lr}
    469e:	b082      	sub	sp, #8
    46a0:	af00      	add	r7, sp, #0
    46a2:	6078      	str	r0, [r7, #4]
    46a4:	000a      	movs	r2, r1
    46a6:	1cfb      	adds	r3, r7, #3
    46a8:	701a      	strb	r2, [r3, #0]
    46aa:	687b      	ldr	r3, [r7, #4]
    46ac:	1cfa      	adds	r2, r7, #3
    46ae:	7812      	ldrb	r2, [r2, #0]
    46b0:	701a      	strb	r2, [r3, #0]
    46b2:	46c0      	nop			; (mov r8, r8)
    46b4:	46bd      	mov	sp, r7
    46b6:	b002      	add	sp, #8
    46b8:	bd80      	pop	{r7, pc}

000046ba <reg_set>:
    46ba:	b580      	push	{r7, lr}
    46bc:	b082      	sub	sp, #8
    46be:	af00      	add	r7, sp, #0
    46c0:	6078      	str	r0, [r7, #4]
    46c2:	6039      	str	r1, [r7, #0]
    46c4:	687b      	ldr	r3, [r7, #4]
    46c6:	6819      	ldr	r1, [r3, #0]
    46c8:	687b      	ldr	r3, [r7, #4]
    46ca:	683a      	ldr	r2, [r7, #0]
    46cc:	430a      	orrs	r2, r1
    46ce:	601a      	str	r2, [r3, #0]
    46d0:	46c0      	nop			; (mov r8, r8)
    46d2:	46bd      	mov	sp, r7
    46d4:	b002      	add	sp, #8
    46d6:	bd80      	pop	{r7, pc}

000046d8 <spi_wait_tx>:
    46d8:	b580      	push	{r7, lr}
    46da:	af00      	add	r7, sp, #0
    46dc:	46c0      	nop			; (mov r8, r8)
    46de:	4b05      	ldr	r3, [pc, #20]	; (46f4 <spi_wait_tx+0x1c>)
    46e0:	0018      	movs	r0, r3
    46e2:	f7ff ffab 	bl	463c <reg_rd>
    46e6:	0002      	movs	r2, r0
    46e8:	2302      	movs	r3, #2
    46ea:	4013      	ands	r3, r2
    46ec:	d0f7      	beq.n	46de <spi_wait_tx+0x6>
    46ee:	46c0      	nop			; (mov r8, r8)
    46f0:	46bd      	mov	sp, r7
    46f2:	bd80      	pop	{r7, pc}
    46f4:	42001c18 	andmi	r1, r0, #24, 24	; 0x1800

000046f8 <spi_cs>:
    46f8:	b580      	push	{r7, lr}
    46fa:	b082      	sub	sp, #8
    46fc:	af00      	add	r7, sp, #0
    46fe:	0002      	movs	r2, r0
    4700:	1dfb      	adds	r3, r7, #7
    4702:	701a      	strb	r2, [r3, #0]
    4704:	1dfb      	adds	r3, r7, #7
    4706:	781b      	ldrb	r3, [r3, #0]
    4708:	2b01      	cmp	r3, #1
    470a:	d105      	bne.n	4718 <spi_cs+0x20>
    470c:	4b0e      	ldr	r3, [pc, #56]	; (4748 <spi_cs+0x50>)
    470e:	2101      	movs	r1, #1
    4710:	0018      	movs	r0, r3
    4712:	f7ff ffa8 	bl	4666 <reg_wr>
    4716:	e013      	b.n	4740 <spi_cs+0x48>
    4718:	1dfb      	adds	r3, r7, #7
    471a:	781b      	ldrb	r3, [r3, #0]
    471c:	2b00      	cmp	r3, #0
    471e:	d10f      	bne.n	4740 <spi_cs+0x48>
    4720:	46c0      	nop			; (mov r8, r8)
    4722:	4b0a      	ldr	r3, [pc, #40]	; (474c <spi_cs+0x54>)
    4724:	0018      	movs	r0, r3
    4726:	f7ff ff89 	bl	463c <reg_rd>
    472a:	0002      	movs	r2, r0
    472c:	2304      	movs	r3, #4
    472e:	4013      	ands	r3, r2
    4730:	d0f7      	beq.n	4722 <spi_cs+0x2a>
    4732:	f7ff ffd1 	bl	46d8 <spi_wait_tx>
    4736:	4b06      	ldr	r3, [pc, #24]	; (4750 <spi_cs+0x58>)
    4738:	2101      	movs	r1, #1
    473a:	0018      	movs	r0, r3
    473c:	f7ff ff93 	bl	4666 <reg_wr>
    4740:	46c0      	nop			; (mov r8, r8)
    4742:	46bd      	mov	sp, r7
    4744:	b002      	add	sp, #8
    4746:	bd80      	pop	{r7, pc}
    4748:	41004494 			; <UNDEFINED> instruction: 0x41004494
    474c:	42001c18 	andmi	r1, r0, #24, 24	; 0x1800
    4750:	41004498 			; <UNDEFINED> instruction: 0x41004498

00004754 <spi_read8>:
    4754:	b580      	push	{r7, lr}
    4756:	af00      	add	r7, sp, #0
    4758:	4b06      	ldr	r3, [pc, #24]	; (4774 <spi_read8+0x20>)
    475a:	2100      	movs	r1, #0
    475c:	0018      	movs	r0, r3
    475e:	f7ff ff8e 	bl	467e <reg16_wr>
    4762:	4b04      	ldr	r3, [pc, #16]	; (4774 <spi_read8+0x20>)
    4764:	0018      	movs	r0, r3
    4766:	f7ff ff73 	bl	4650 <reg16_rd>
    476a:	0003      	movs	r3, r0
    476c:	b2db      	uxtb	r3, r3
    476e:	0018      	movs	r0, r3
    4770:	46bd      	mov	sp, r7
    4772:	bd80      	pop	{r7, pc}
    4774:	42001c28 	andmi	r1, r0, #40, 24	; 0x2800

00004778 <spi_put8>:
    4778:	b580      	push	{r7, lr}
    477a:	b082      	sub	sp, #8
    477c:	af00      	add	r7, sp, #0
    477e:	0002      	movs	r2, r0
    4780:	1dfb      	adds	r3, r7, #7
    4782:	701a      	strb	r2, [r3, #0]
    4784:	1dfb      	adds	r3, r7, #7
    4786:	781b      	ldrb	r3, [r3, #0]
    4788:	b29b      	uxth	r3, r3
    478a:	4a04      	ldr	r2, [pc, #16]	; (479c <spi_put8+0x24>)
    478c:	0019      	movs	r1, r3
    478e:	0010      	movs	r0, r2
    4790:	f7ff ff75 	bl	467e <reg16_wr>
    4794:	46c0      	nop			; (mov r8, r8)
    4796:	46bd      	mov	sp, r7
    4798:	b002      	add	sp, #8
    479a:	bd80      	pop	{r7, pc}
    479c:	42001c28 	andmi	r1, r0, #40, 24	; 0x2800

000047a0 <spi_put16>:
    47a0:	b580      	push	{r7, lr}
    47a2:	b082      	sub	sp, #8
    47a4:	af00      	add	r7, sp, #0
    47a6:	0002      	movs	r2, r0
    47a8:	1dbb      	adds	r3, r7, #6
    47aa:	801a      	strh	r2, [r3, #0]
    47ac:	1dbb      	adds	r3, r7, #6
    47ae:	881b      	ldrh	r3, [r3, #0]
    47b0:	0a1b      	lsrs	r3, r3, #8
    47b2:	b29b      	uxth	r3, r3
    47b4:	4a09      	ldr	r2, [pc, #36]	; (47dc <spi_put16+0x3c>)
    47b6:	0019      	movs	r1, r3
    47b8:	0010      	movs	r0, r2
    47ba:	f7ff ff60 	bl	467e <reg16_wr>
    47be:	1dbb      	adds	r3, r7, #6
    47c0:	881b      	ldrh	r3, [r3, #0]
    47c2:	22ff      	movs	r2, #255	; 0xff
    47c4:	4013      	ands	r3, r2
    47c6:	b29b      	uxth	r3, r3
    47c8:	4a04      	ldr	r2, [pc, #16]	; (47dc <spi_put16+0x3c>)
    47ca:	0019      	movs	r1, r3
    47cc:	0010      	movs	r0, r2
    47ce:	f7ff ff56 	bl	467e <reg16_wr>
    47d2:	46c0      	nop			; (mov r8, r8)
    47d4:	46bd      	mov	sp, r7
    47d6:	b002      	add	sp, #8
    47d8:	bd80      	pop	{r7, pc}
    47da:	46c0      	nop			; (mov r8, r8)
    47dc:	42001c28 	andmi	r1, r0, #40, 24	; 0x2800

000047e0 <spi_putx>:
    47e0:	b580      	push	{r7, lr}
    47e2:	b082      	sub	sp, #8
    47e4:	af00      	add	r7, sp, #0
    47e6:	6078      	str	r0, [r7, #4]
    47e8:	687b      	ldr	r3, [r7, #4]
    47ea:	0e1b      	lsrs	r3, r3, #24
    47ec:	b29b      	uxth	r3, r3
    47ee:	4a16      	ldr	r2, [pc, #88]	; (4848 <spi_putx+0x68>)
    47f0:	0019      	movs	r1, r3
    47f2:	0010      	movs	r0, r2
    47f4:	f7ff ff43 	bl	467e <reg16_wr>
    47f8:	687b      	ldr	r3, [r7, #4]
    47fa:	0c1b      	lsrs	r3, r3, #16
    47fc:	b29b      	uxth	r3, r3
    47fe:	22ff      	movs	r2, #255	; 0xff
    4800:	4013      	ands	r3, r2
    4802:	b29b      	uxth	r3, r3
    4804:	4a10      	ldr	r2, [pc, #64]	; (4848 <spi_putx+0x68>)
    4806:	0019      	movs	r1, r3
    4808:	0010      	movs	r0, r2
    480a:	f7ff ff38 	bl	467e <reg16_wr>
    480e:	f7ff ff63 	bl	46d8 <spi_wait_tx>
    4812:	687b      	ldr	r3, [r7, #4]
    4814:	0a1b      	lsrs	r3, r3, #8
    4816:	b29b      	uxth	r3, r3
    4818:	22ff      	movs	r2, #255	; 0xff
    481a:	4013      	ands	r3, r2
    481c:	b29b      	uxth	r3, r3
    481e:	4a0a      	ldr	r2, [pc, #40]	; (4848 <spi_putx+0x68>)
    4820:	0019      	movs	r1, r3
    4822:	0010      	movs	r0, r2
    4824:	f7ff ff2b 	bl	467e <reg16_wr>
    4828:	687b      	ldr	r3, [r7, #4]
    482a:	b29b      	uxth	r3, r3
    482c:	22ff      	movs	r2, #255	; 0xff
    482e:	4013      	ands	r3, r2
    4830:	b29b      	uxth	r3, r3
    4832:	4a05      	ldr	r2, [pc, #20]	; (4848 <spi_putx+0x68>)
    4834:	0019      	movs	r1, r3
    4836:	0010      	movs	r0, r2
    4838:	f7ff ff21 	bl	467e <reg16_wr>
    483c:	f7ff ff4c 	bl	46d8 <spi_wait_tx>
    4840:	46c0      	nop			; (mov r8, r8)
    4842:	46bd      	mov	sp, r7
    4844:	b002      	add	sp, #8
    4846:	bd80      	pop	{r7, pc}
    4848:	42001c28 	andmi	r1, r0, #40, 24	; 0x2800

0000484c <spi_init>:
    484c:	b580      	push	{r7, lr}
    484e:	b082      	sub	sp, #8
    4850:	af00      	add	r7, sp, #0
    4852:	0002      	movs	r2, r0
    4854:	1dfb      	adds	r3, r7, #7
    4856:	701a      	strb	r2, [r3, #0]
    4858:	4b38      	ldr	r3, [pc, #224]	; (493c <spi_init+0xf0>)
    485a:	2100      	movs	r1, #0
    485c:	0018      	movs	r0, r3
    485e:	f7ff ff1d 	bl	469c <reg8_wr>
    4862:	4b37      	ldr	r3, [pc, #220]	; (4940 <spi_init+0xf4>)
    4864:	2101      	movs	r1, #1
    4866:	0018      	movs	r0, r3
    4868:	f7ff fefd 	bl	4666 <reg_wr>
    486c:	4b35      	ldr	r3, [pc, #212]	; (4944 <spi_init+0xf8>)
    486e:	2101      	movs	r1, #1
    4870:	0018      	movs	r0, r3
    4872:	f7ff ff13 	bl	469c <reg8_wr>
    4876:	4b34      	ldr	r3, [pc, #208]	; (4948 <spi_init+0xfc>)
    4878:	2101      	movs	r1, #1
    487a:	0018      	movs	r0, r3
    487c:	f7ff ff0e 	bl	469c <reg8_wr>
    4880:	4b32      	ldr	r3, [pc, #200]	; (494c <spi_init+0x100>)
    4882:	2101      	movs	r1, #1
    4884:	0018      	movs	r0, r3
    4886:	f7ff ff09 	bl	469c <reg8_wr>
    488a:	2380      	movs	r3, #128	; 0x80
    488c:	061b      	lsls	r3, r3, #24
    488e:	4a2c      	ldr	r2, [pc, #176]	; (4940 <spi_init+0xf4>)
    4890:	0019      	movs	r1, r3
    4892:	0010      	movs	r0, r2
    4894:	f7ff fee7 	bl	4666 <reg_wr>
    4898:	2380      	movs	r3, #128	; 0x80
    489a:	061b      	lsls	r3, r3, #24
    489c:	4a2c      	ldr	r2, [pc, #176]	; (4950 <spi_init+0x104>)
    489e:	0019      	movs	r1, r3
    48a0:	0010      	movs	r0, r2
    48a2:	f7ff fee0 	bl	4666 <reg_wr>
    48a6:	4b2b      	ldr	r3, [pc, #172]	; (4954 <spi_init+0x108>)
    48a8:	2130      	movs	r1, #48	; 0x30
    48aa:	0018      	movs	r0, r3
    48ac:	f7ff fef6 	bl	469c <reg8_wr>
    48b0:	4b29      	ldr	r3, [pc, #164]	; (4958 <spi_init+0x10c>)
    48b2:	2133      	movs	r1, #51	; 0x33
    48b4:	0018      	movs	r0, r3
    48b6:	f7ff fef1 	bl	469c <reg8_wr>
    48ba:	1dfb      	adds	r3, r7, #7
    48bc:	781b      	ldrb	r3, [r3, #0]
    48be:	2101      	movs	r1, #1
    48c0:	0018      	movs	r0, r3
    48c2:	f7ff fd09 	bl	42d8 <sercom_init>
    48c6:	4b25      	ldr	r3, [pc, #148]	; (495c <spi_init+0x110>)
    48c8:	2101      	movs	r1, #1
    48ca:	0018      	movs	r0, r3
    48cc:	f7ff fecb 	bl	4666 <reg_wr>
    48d0:	46c0      	nop			; (mov r8, r8)
    48d2:	4b23      	ldr	r3, [pc, #140]	; (4960 <spi_init+0x114>)
    48d4:	0018      	movs	r0, r3
    48d6:	f7ff feb1 	bl	463c <reg_rd>
    48da:	0002      	movs	r2, r0
    48dc:	2301      	movs	r3, #1
    48de:	4013      	ands	r3, r2
    48e0:	d1f7      	bne.n	48d2 <spi_init+0x86>
    48e2:	4a20      	ldr	r2, [pc, #128]	; (4964 <spi_init+0x118>)
    48e4:	4b1d      	ldr	r3, [pc, #116]	; (495c <spi_init+0x110>)
    48e6:	0011      	movs	r1, r2
    48e8:	0018      	movs	r0, r3
    48ea:	f7ff febc 	bl	4666 <reg_wr>
    48ee:	2380      	movs	r3, #128	; 0x80
    48f0:	029b      	lsls	r3, r3, #10
    48f2:	4a1d      	ldr	r2, [pc, #116]	; (4968 <spi_init+0x11c>)
    48f4:	0019      	movs	r1, r3
    48f6:	0010      	movs	r0, r2
    48f8:	f7ff feb5 	bl	4666 <reg_wr>
    48fc:	46c0      	nop			; (mov r8, r8)
    48fe:	4b18      	ldr	r3, [pc, #96]	; (4960 <spi_init+0x114>)
    4900:	0018      	movs	r0, r3
    4902:	f7ff fe9b 	bl	463c <reg_rd>
    4906:	0002      	movs	r2, r0
    4908:	2304      	movs	r3, #4
    490a:	4013      	ands	r3, r2
    490c:	d1f7      	bne.n	48fe <spi_init+0xb2>
    490e:	4b17      	ldr	r3, [pc, #92]	; (496c <spi_init+0x120>)
    4910:	2103      	movs	r1, #3
    4912:	0018      	movs	r0, r3
    4914:	f7ff feb3 	bl	467e <reg16_wr>
    4918:	4b10      	ldr	r3, [pc, #64]	; (495c <spi_init+0x110>)
    491a:	2102      	movs	r1, #2
    491c:	0018      	movs	r0, r3
    491e:	f7ff fecc 	bl	46ba <reg_set>
    4922:	46c0      	nop			; (mov r8, r8)
    4924:	4b0e      	ldr	r3, [pc, #56]	; (4960 <spi_init+0x114>)
    4926:	0018      	movs	r0, r3
    4928:	f7ff fe88 	bl	463c <reg_rd>
    492c:	0002      	movs	r2, r0
    492e:	2302      	movs	r3, #2
    4930:	4013      	ands	r3, r2
    4932:	d1f7      	bne.n	4924 <spi_init+0xd8>
    4934:	46c0      	nop			; (mov r8, r8)
    4936:	46bd      	mov	sp, r7
    4938:	b002      	add	sp, #8
    493a:	bd80      	pop	{r7, pc}
    493c:	410044c0 	smlabtmi	r0, r0, r4, r4
    4940:	41004488 	smlabbmi	r0, r8, r4, r4
    4944:	410044c1 	smlabtmi	r0, r1, r4, r4
    4948:	410044c2 	smlabtmi	r0, r2, r4, r4
    494c:	410044c3 	smlabtmi	r0, r3, r4, r4
    4950:	41004494 			; <UNDEFINED> instruction: 0x41004494
    4954:	410044b0 			; <UNDEFINED> instruction: 0x410044b0
    4958:	410044b1 			; <UNDEFINED> instruction: 0x410044b1
    495c:	42001c00 	andmi	r1, r0, #0, 24
    4960:	42001c1c 	andmi	r1, r0, #28, 24	; 0x1c00
    4964:	0013000c 	andseq	r0, r3, ip
    4968:	42001c04 	andmi	r1, r0, #4, 24	; 0x400
    496c:	42001c0c 	andmi	r1, r0, #12, 24	; 0xc00

00004970 <can_reset>:
    4970:	b580      	push	{r7, lr}
    4972:	af00      	add	r7, sp, #0
    4974:	2001      	movs	r0, #1
    4976:	f7ff febf 	bl	46f8 <spi_cs>
    497a:	20c0      	movs	r0, #192	; 0xc0
    497c:	f7ff fefc 	bl	4778 <spi_put8>
    4980:	2000      	movs	r0, #0
    4982:	f7ff feb9 	bl	46f8 <spi_cs>
    4986:	46c0      	nop			; (mov r8, r8)
    4988:	f000 f8e9 	bl	4b5e <can_rd_sta>
    498c:	1e03      	subs	r3, r0, #0
    498e:	d1fb      	bne.n	4988 <can_reset+0x18>
    4990:	46c0      	nop			; (mov r8, r8)
    4992:	46bd      	mov	sp, r7
    4994:	bd80      	pop	{r7, pc}

00004996 <can_rd_reg>:
    4996:	b5b0      	push	{r4, r5, r7, lr}
    4998:	b084      	sub	sp, #16
    499a:	af00      	add	r7, sp, #0
    499c:	0002      	movs	r2, r0
    499e:	1dfb      	adds	r3, r7, #7
    49a0:	701a      	strb	r2, [r3, #0]
    49a2:	2001      	movs	r0, #1
    49a4:	f7ff fea8 	bl	46f8 <spi_cs>
    49a8:	1dfb      	adds	r3, r7, #7
    49aa:	781b      	ldrb	r3, [r3, #0]
    49ac:	b21b      	sxth	r3, r3
    49ae:	22c0      	movs	r2, #192	; 0xc0
    49b0:	0092      	lsls	r2, r2, #2
    49b2:	4313      	orrs	r3, r2
    49b4:	b21b      	sxth	r3, r3
    49b6:	b29b      	uxth	r3, r3
    49b8:	0018      	movs	r0, r3
    49ba:	f7ff fef1 	bl	47a0 <spi_put16>
    49be:	f7ff fe8b 	bl	46d8 <spi_wait_tx>
    49c2:	250f      	movs	r5, #15
    49c4:	197c      	adds	r4, r7, r5
    49c6:	f7ff fec5 	bl	4754 <spi_read8>
    49ca:	0003      	movs	r3, r0
    49cc:	7023      	strb	r3, [r4, #0]
    49ce:	2000      	movs	r0, #0
    49d0:	f7ff fe92 	bl	46f8 <spi_cs>
    49d4:	197b      	adds	r3, r7, r5
    49d6:	781b      	ldrb	r3, [r3, #0]
    49d8:	0018      	movs	r0, r3
    49da:	46bd      	mov	sp, r7
    49dc:	b004      	add	sp, #16
    49de:	bdb0      	pop	{r4, r5, r7, pc}

000049e0 <can_rd_rx>:
    49e0:	b5b0      	push	{r4, r5, r7, lr}
    49e2:	b084      	sub	sp, #16
    49e4:	af00      	add	r7, sp, #0
    49e6:	0002      	movs	r2, r0
    49e8:	1dfb      	adds	r3, r7, #7
    49ea:	701a      	strb	r2, [r3, #0]
    49ec:	1dbb      	adds	r3, r7, #6
    49ee:	1c0a      	adds	r2, r1, #0
    49f0:	701a      	strb	r2, [r3, #0]
    49f2:	2001      	movs	r0, #1
    49f4:	f7ff fe80 	bl	46f8 <spi_cs>
    49f8:	1dfb      	adds	r3, r7, #7
    49fa:	781b      	ldrb	r3, [r3, #0]
    49fc:	009b      	lsls	r3, r3, #2
    49fe:	b25b      	sxtb	r3, r3
    4a00:	2270      	movs	r2, #112	; 0x70
    4a02:	4252      	negs	r2, r2
    4a04:	4313      	orrs	r3, r2
    4a06:	b25a      	sxtb	r2, r3
    4a08:	1dbb      	adds	r3, r7, #6
    4a0a:	781b      	ldrb	r3, [r3, #0]
    4a0c:	005b      	lsls	r3, r3, #1
    4a0e:	b25b      	sxtb	r3, r3
    4a10:	4313      	orrs	r3, r2
    4a12:	b25b      	sxtb	r3, r3
    4a14:	b2db      	uxtb	r3, r3
    4a16:	0018      	movs	r0, r3
    4a18:	f7ff feae 	bl	4778 <spi_put8>
    4a1c:	f7ff fe5c 	bl	46d8 <spi_wait_tx>
    4a20:	250f      	movs	r5, #15
    4a22:	197c      	adds	r4, r7, r5
    4a24:	f7ff fe96 	bl	4754 <spi_read8>
    4a28:	0003      	movs	r3, r0
    4a2a:	7023      	strb	r3, [r4, #0]
    4a2c:	2000      	movs	r0, #0
    4a2e:	f7ff fe63 	bl	46f8 <spi_cs>
    4a32:	197b      	adds	r3, r7, r5
    4a34:	781b      	ldrb	r3, [r3, #0]
    4a36:	0018      	movs	r0, r3
    4a38:	46bd      	mov	sp, r7
    4a3a:	b004      	add	sp, #16
    4a3c:	bdb0      	pop	{r4, r5, r7, pc}

00004a3e <can_wr_reg>:
    4a3e:	b580      	push	{r7, lr}
    4a40:	b082      	sub	sp, #8
    4a42:	af00      	add	r7, sp, #0
    4a44:	0002      	movs	r2, r0
    4a46:	1dfb      	adds	r3, r7, #7
    4a48:	701a      	strb	r2, [r3, #0]
    4a4a:	1dbb      	adds	r3, r7, #6
    4a4c:	1c0a      	adds	r2, r1, #0
    4a4e:	701a      	strb	r2, [r3, #0]
    4a50:	2001      	movs	r0, #1
    4a52:	f7ff fe51 	bl	46f8 <spi_cs>
    4a56:	2002      	movs	r0, #2
    4a58:	f7ff fe8e 	bl	4778 <spi_put8>
    4a5c:	1dfb      	adds	r3, r7, #7
    4a5e:	781b      	ldrb	r3, [r3, #0]
    4a60:	0018      	movs	r0, r3
    4a62:	f7ff fe89 	bl	4778 <spi_put8>
    4a66:	f7ff fe37 	bl	46d8 <spi_wait_tx>
    4a6a:	1dbb      	adds	r3, r7, #6
    4a6c:	781b      	ldrb	r3, [r3, #0]
    4a6e:	0018      	movs	r0, r3
    4a70:	f7ff fe82 	bl	4778 <spi_put8>
    4a74:	2000      	movs	r0, #0
    4a76:	f7ff fe3f 	bl	46f8 <spi_cs>
    4a7a:	46c0      	nop			; (mov r8, r8)
    4a7c:	46bd      	mov	sp, r7
    4a7e:	b002      	add	sp, #8
    4a80:	bd80      	pop	{r7, pc}

00004a82 <can_wr_tx>:
    4a82:	b590      	push	{r4, r7, lr}
    4a84:	b083      	sub	sp, #12
    4a86:	af00      	add	r7, sp, #0
    4a88:	0004      	movs	r4, r0
    4a8a:	0008      	movs	r0, r1
    4a8c:	0011      	movs	r1, r2
    4a8e:	1dfb      	adds	r3, r7, #7
    4a90:	1c22      	adds	r2, r4, #0
    4a92:	701a      	strb	r2, [r3, #0]
    4a94:	1dbb      	adds	r3, r7, #6
    4a96:	1c02      	adds	r2, r0, #0
    4a98:	701a      	strb	r2, [r3, #0]
    4a9a:	1d7b      	adds	r3, r7, #5
    4a9c:	1c0a      	adds	r2, r1, #0
    4a9e:	701a      	strb	r2, [r3, #0]
    4aa0:	2001      	movs	r0, #1
    4aa2:	f7ff fe29 	bl	46f8 <spi_cs>
    4aa6:	1dfb      	adds	r3, r7, #7
    4aa8:	781b      	ldrb	r3, [r3, #0]
    4aaa:	005b      	lsls	r3, r3, #1
    4aac:	b2da      	uxtb	r2, r3
    4aae:	1dbb      	adds	r3, r7, #6
    4ab0:	781b      	ldrb	r3, [r3, #0]
    4ab2:	4313      	orrs	r3, r2
    4ab4:	b2db      	uxtb	r3, r3
    4ab6:	2240      	movs	r2, #64	; 0x40
    4ab8:	4313      	orrs	r3, r2
    4aba:	b2db      	uxtb	r3, r3
    4abc:	0018      	movs	r0, r3
    4abe:	f7ff fe5b 	bl	4778 <spi_put8>
    4ac2:	1d7b      	adds	r3, r7, #5
    4ac4:	781b      	ldrb	r3, [r3, #0]
    4ac6:	0018      	movs	r0, r3
    4ac8:	f7ff fe56 	bl	4778 <spi_put8>
    4acc:	2000      	movs	r0, #0
    4ace:	f7ff fe13 	bl	46f8 <spi_cs>
    4ad2:	46c0      	nop			; (mov r8, r8)
    4ad4:	46bd      	mov	sp, r7
    4ad6:	b003      	add	sp, #12
    4ad8:	bd90      	pop	{r4, r7, pc}

00004ada <can_rts>:
    4ada:	b580      	push	{r7, lr}
    4adc:	b082      	sub	sp, #8
    4ade:	af00      	add	r7, sp, #0
    4ae0:	0002      	movs	r2, r0
    4ae2:	1dfb      	adds	r3, r7, #7
    4ae4:	701a      	strb	r2, [r3, #0]
    4ae6:	2001      	movs	r0, #1
    4ae8:	f7ff fe06 	bl	46f8 <spi_cs>
    4aec:	1dfb      	adds	r3, r7, #7
    4aee:	781b      	ldrb	r3, [r3, #0]
    4af0:	2280      	movs	r2, #128	; 0x80
    4af2:	4252      	negs	r2, r2
    4af4:	4313      	orrs	r3, r2
    4af6:	b2db      	uxtb	r3, r3
    4af8:	0018      	movs	r0, r3
    4afa:	f7ff fe3d 	bl	4778 <spi_put8>
    4afe:	2000      	movs	r0, #0
    4b00:	f7ff fdfa 	bl	46f8 <spi_cs>
    4b04:	46c0      	nop			; (mov r8, r8)
    4b06:	46bd      	mov	sp, r7
    4b08:	b002      	add	sp, #8
    4b0a:	bd80      	pop	{r7, pc}

00004b0c <can_bit_mod>:
    4b0c:	b590      	push	{r4, r7, lr}
    4b0e:	b083      	sub	sp, #12
    4b10:	af00      	add	r7, sp, #0
    4b12:	0004      	movs	r4, r0
    4b14:	0008      	movs	r0, r1
    4b16:	0011      	movs	r1, r2
    4b18:	1dfb      	adds	r3, r7, #7
    4b1a:	1c22      	adds	r2, r4, #0
    4b1c:	701a      	strb	r2, [r3, #0]
    4b1e:	1dbb      	adds	r3, r7, #6
    4b20:	1c02      	adds	r2, r0, #0
    4b22:	701a      	strb	r2, [r3, #0]
    4b24:	1d7b      	adds	r3, r7, #5
    4b26:	1c0a      	adds	r2, r1, #0
    4b28:	701a      	strb	r2, [r3, #0]
    4b2a:	2001      	movs	r0, #1
    4b2c:	f7ff fde4 	bl	46f8 <spi_cs>
    4b30:	1dfb      	adds	r3, r7, #7
    4b32:	781b      	ldrb	r3, [r3, #0]
    4b34:	041b      	lsls	r3, r3, #16
    4b36:	22a0      	movs	r2, #160	; 0xa0
    4b38:	04d2      	lsls	r2, r2, #19
    4b3a:	431a      	orrs	r2, r3
    4b3c:	1dbb      	adds	r3, r7, #6
    4b3e:	781b      	ldrb	r3, [r3, #0]
    4b40:	021b      	lsls	r3, r3, #8
    4b42:	431a      	orrs	r2, r3
    4b44:	1d7b      	adds	r3, r7, #5
    4b46:	781b      	ldrb	r3, [r3, #0]
    4b48:	4313      	orrs	r3, r2
    4b4a:	0018      	movs	r0, r3
    4b4c:	f7ff fe48 	bl	47e0 <spi_putx>
    4b50:	2000      	movs	r0, #0
    4b52:	f7ff fdd1 	bl	46f8 <spi_cs>
    4b56:	46c0      	nop			; (mov r8, r8)
    4b58:	46bd      	mov	sp, r7
    4b5a:	b003      	add	sp, #12
    4b5c:	bd90      	pop	{r4, r7, pc}

00004b5e <can_rd_sta>:
    4b5e:	b580      	push	{r7, lr}
    4b60:	b082      	sub	sp, #8
    4b62:	af00      	add	r7, sp, #0
    4b64:	2001      	movs	r0, #1
    4b66:	f7ff fdc7 	bl	46f8 <spi_cs>
    4b6a:	20a0      	movs	r0, #160	; 0xa0
    4b6c:	f7ff fe04 	bl	4778 <spi_put8>
    4b70:	f7ff fdf0 	bl	4754 <spi_read8>
    4b74:	0003      	movs	r3, r0
    4b76:	001a      	movs	r2, r3
    4b78:	1dbb      	adds	r3, r7, #6
    4b7a:	801a      	strh	r2, [r3, #0]
    4b7c:	f7ff fdac 	bl	46d8 <spi_wait_tx>
    4b80:	f7ff fde8 	bl	4754 <spi_read8>
    4b84:	0003      	movs	r3, r0
    4b86:	001a      	movs	r2, r3
    4b88:	1dbb      	adds	r3, r7, #6
    4b8a:	801a      	strh	r2, [r3, #0]
    4b8c:	2000      	movs	r0, #0
    4b8e:	f7ff fdb3 	bl	46f8 <spi_cs>
    4b92:	1dbb      	adds	r3, r7, #6
    4b94:	881b      	ldrh	r3, [r3, #0]
    4b96:	b2db      	uxtb	r3, r3
    4b98:	0018      	movs	r0, r3
    4b9a:	46bd      	mov	sp, r7
    4b9c:	b002      	add	sp, #8
    4b9e:	bd80      	pop	{r7, pc}

00004ba0 <hex>:
    4ba0:	33323130 	teqcc	r2, #48, 2
    4ba4:	37363534 			; <UNDEFINED> instruction: 0x37363534
    4ba8:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
    4bac:	46454443 	strbmi	r4, [r5], -r3, asr #8
    4bb0:	00000a0d 	andeq	r0, r0, sp, lsl #20

Disassembly of section .stack:

20000000 <_sstack>:
	...

20002000 <__StackLimit>:
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002d41 	andeq	r2, r0, r1, asr #26
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000023 	andeq	r0, r0, r3, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	002b304d 	eoreq	r3, fp, sp, asr #32
  1c:	4d070c06 	stcmi	12, cr0, [r7, #-24]	; 0xffffffe8
  20:	04120109 	ldreq	r0, [r2], #-265	; 0xfffffef7
  24:	01150114 	tsteq	r5, r4, lsl r1
  28:	01180317 	tsteq	r8, r7, lsl r3
  2c:	Address 0x000000000000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__fini_array_end+0x10cc170>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	322d373a 	eorcc	r3, sp, #15204352	; 0xe80000
   c:	2d383130 	ldfcss	f3, [r8, #-192]!	; 0xffffff40
  10:	352d3271 	strcc	r3, [sp, #-625]!	; 0xfffffd8f
  14:	2e372029 	cdpcs	0, 3, cr2, cr7, cr9, {1}
  18:	20312e33 	eorscs	r2, r1, r3, lsr lr
  1c:	38313032 	ldmdacc	r1!, {r1, r4, r5, ip, sp}
  20:	32323630 	eorscc	r3, r2, #48, 12	; 0x3000000
  24:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  28:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  2c:	5b202965 	blpl	80a5c8 <__fini_array_end+0x805a14>
  30:	2f4d5241 	svccs	0x004d5241
  34:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xfffff29b
  38:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  3c:	622d372d 	eorvs	r3, sp, #11796480	; 0xb40000
  40:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  44:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  48:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  4c:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  50:	30393136 	eorscc	r3, r9, r6, lsr r1
  54:	Address 0x0000000000000054 is out of bounds.

