<profile>

<section name = "Vivado HLS Report for 'Loop_memset_y_proc'" level="0">
<item name = "Date">Mon Jun  1 11:30:30 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">matvec</item>
<item name = "Solution">solution3</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx485t-ffg1157-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.610 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13, 13, 0.130 us, 0.130 us, 13, 13, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- memset_y">1, 1, 1, -, -, 2, no</column>
<column name="- L_tiled_matvec_compute">9, 9, 4, 2, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 3, 0, 123, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 159, -</column>
<column name="Register">-, -, 124, -, -</column>
<specialColumn name="Available">2060, 2800, 607200, 303600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln28_fu_211_p2">*, 3, 0, 20, 32, 32</column>
<column name="add_ln26_1_fu_183_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln26_fu_163_p2">+, 0, 0, 12, 3, 1</column>
<column name="add_ln28_fu_215_p2">+, 0, 0, 39, 32, 32</column>
<column name="j_fu_202_p2">+, 0, 0, 10, 2, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln26_fu_157_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="icmp_ln27_fu_169_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln28_1_fu_189_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln28_fu_175_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln25_fu_151_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i4_0_i_phi_fu_128_p4">9, 2, 2, 4</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_117_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_j5_0_i_phi_fu_139_p4">9, 2, 2, 4</column>
<column name="i4_0_i_reg_124">9, 2, 2, 4</column>
<column name="indvar_flatten_reg_113">9, 2, 3, 6</column>
<column name="j5_0_i_reg_135">9, 2, 2, 4</column>
<column name="phi_ln25_i_reg_101">9, 2, 1, 2</column>
<column name="y_address0">21, 4, 1, 4</column>
<column name="y_d0">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_read_reg_251">32, 0, 32, 0</column>
<column name="add_ln26_reg_230">3, 0, 3, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i4_0_i_reg_124">2, 0, 2, 0</column>
<column name="icmp_ln26_reg_226">1, 0, 1, 0</column>
<column name="icmp_ln26_reg_226_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_113">3, 0, 3, 0</column>
<column name="j5_0_i_reg_135">2, 0, 2, 0</column>
<column name="j_reg_261">2, 0, 2, 0</column>
<column name="mul_ln28_reg_266">32, 0, 32, 0</column>
<column name="phi_ln25_i_reg_101">1, 0, 1, 0</column>
<column name="select_ln28_1_reg_240">2, 0, 2, 0</column>
<column name="select_ln28_reg_235">2, 0, 2, 0</column>
<column name="x_load_reg_256">32, 0, 32, 0</column>
<column name="y_addr_1_reg_271">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_memset_y_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_memset_y_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_memset_y_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_memset_y_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_memset_y_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_memset_y_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_memset_y_proc, return value</column>
<column name="y_address0">out, 1, ap_memory, y, array</column>
<column name="y_ce0">out, 1, ap_memory, y, array</column>
<column name="y_we0">out, 1, ap_memory, y, array</column>
<column name="y_d0">out, 32, ap_memory, y, array</column>
<column name="y_q0">in, 32, ap_memory, y, array</column>
<column name="A_dout">in, 32, ap_fifo, A, pointer</column>
<column name="A_empty_n">in, 1, ap_fifo, A, pointer</column>
<column name="A_read">out, 1, ap_fifo, A, pointer</column>
<column name="x_address0">out, 1, ap_memory, x, array</column>
<column name="x_ce0">out, 1, ap_memory, x, array</column>
<column name="x_q0">in, 32, ap_memory, x, array</column>
</table>
</item>
</section>
</profile>
