#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Mar 14 13:07:07 2017
# Process ID: 10614
# Current directory: /home/jd/workspace/aes256cbc/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/aes256cbc/xsim_script.tcl}
# Log file: /home/jd/workspace/aes256cbc/solution1/sim/verilog/xsim.log
# Journal file: /home/jd/workspace/aes256cbc/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/aes256cbc/xsim_script.tcl
# xsim {aes256cbc} -autoloadwcfg -tclbatch {aes256cbc.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source aes256cbc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "116000"
// RTL Simulation : 1 / 8 [0.00%] @ "788000"
// RTL Simulation : 2 / 8 [0.00%] @ "1308000"
// RTL Simulation : 3 / 8 [0.00%] @ "5188000"
// RTL Simulation : 4 / 8 [0.00%] @ "22412000"
// RTL Simulation : 5 / 8 [0.00%] @ "39636000"
// RTL Simulation : 6 / 8 [0.00%] @ "43516000"
// RTL Simulation : 7 / 8 [0.00%] @ "61748000"
// RTL Simulation : 8 / 8 [0.00%] @ "79980000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 80012 ns : File "/home/jd/workspace/aes256cbc/solution1/sim/verilog/aes256cbc.autotb.v" Line 493
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 14 13:07:14 2017...
