# VHD implementation of a RADIX ADD operation/Finite state machine
## Code is my own following course style guides
Used on BAYSYS 3 FPGA board 