
Loading design for application trce from file barrelrotationlr00_barrelrotationlr0.ncd.
Design name: topshiftbarrelrotationLR00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 25 22:43:21 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelrotationLR00_barrelrotationLR0.twr -gui barrelrotationLR00_barrelrotationLR0.ncd barrelrotationLR00_barrelrotationLR0.prf 
Design file:     barrelrotationlr00_barrelrotationlr0.ncd
Preference file: barrelrotationlr00_barrelrotationlr0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 466.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.421ns  (44.8% logic, 55.2% route), 20 logic levels.

 Constraint Details:

     14.421ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.198ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.156     R21C16A.Q0 to     R22C15D.A1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15D.A1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R21C17C.FCI to    R21C17C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R21C17C.FCO to    R21C17D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R21C17D.FCI to     R21C17D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R21C17D.F0 to    R21C17D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.421   (44.8% logic, 55.2% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.327ns  (44.4% logic, 55.6% route), 19 logic levels.

 Constraint Details:

     14.327ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.292ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.156     R21C16A.Q0 to     R22C15D.A1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15D.A1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R21C17C.FCI to     R21C17C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F1 to    R21C17C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.327   (44.4% logic, 55.6% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.344ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              14.275ns  (44.2% logic, 55.8% route), 19 logic levels.

 Constraint Details:

     14.275ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.344ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.156     R21C16A.Q0 to     R22C15D.A1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15D.A1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R21C17C.FCI to     R21C17C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F0 to    R21C17C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   14.275   (44.2% logic, 55.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.434ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.185ns  (45.5% logic, 54.5% route), 20 logic levels.

 Constraint Details:

     14.185ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.434ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C15D.CLK to     R21C15D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.920     R21C15D.Q1 to     R22C15D.D1 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R22C15D.D1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R21C17C.FCI to    R21C17C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R21C17C.FCO to    R21C17D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R21C17D.FCI to     R21C17D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R21C17D.F0 to    R21C17D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.185   (45.5% logic, 54.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C15D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.438ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[18]  (to SH00/sclk +)

   Delay:              14.181ns  (43.8% logic, 56.2% route), 18 logic levels.

 Constraint Details:

     14.181ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.438ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.156     R21C16A.Q0 to     R22C15D.A1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15D.A1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R21C17B.FCI to     R21C17B.F1 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R21C17B.F1 to    R21C17B.DI1 SH00/OSC01/sdiv_12[18] (to SH00/sclk)
                  --------
                   14.181   (43.8% logic, 56.2% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.443ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[4]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:              14.176ns  (45.5% logic, 54.5% route), 20 logic levels.

 Constraint Details:

     14.176ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.443ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C15C.CLK to     R21C15C.Q1 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.911     R21C15C.Q1 to     R22C15D.B1 SH00/OSC01/sdiv[4]
CTOF_DEL    ---     0.452     R22C15D.B1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.146    R21C17C.FCI to    R21C17C.FCO SH00/OSC01/SLICE_2
ROUTE         1     0.000    R21C17C.FCO to    R21C17D.FCI SH00/OSC01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.517    R21C17D.FCI to     R21C17D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R21C17D.F0 to    R21C17D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                   14.176   (45.5% logic, 54.5% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.490ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[7]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[17]  (to SH00/sclk +)

   Delay:              14.129ns  (43.6% logic, 56.4% route), 18 logic levels.

 Constraint Details:

     14.129ns physical path delay SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.490ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_8 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C16A.CLK to     R21C16A.Q0 SH00/OSC01/SLICE_8 (from SH00/sclk)
ROUTE         2     1.156     R21C16A.Q0 to     R22C15D.A1 SH00/OSC01/sdiv[7]
CTOF_DEL    ---     0.452     R22C15D.A1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R21C17B.FCI to     R21C17B.F0 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R21C17B.F0 to    R21C17B.DI0 SH00/OSC01/sdiv_12[17] (to SH00/sclk)
                  --------
                   14.129   (43.6% logic, 56.4% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C16A.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.528ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.091ns  (45.1% logic, 54.9% route), 19 logic levels.

 Constraint Details:

     14.091ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.528ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C15D.CLK to     R21C15D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.920     R21C15D.Q1 to     R22C15D.D1 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R22C15D.D1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R21C17C.FCI to     R21C17C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F1 to    R21C17C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.091   (45.1% logic, 54.9% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C15D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.537ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[4]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[20]  (to SH00/sclk +)

   Delay:              14.082ns  (45.2% logic, 54.8% route), 19 logic levels.

 Constraint Details:

     14.082ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.537ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C15C.CLK to     R21C15C.Q1 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.911     R21C15C.Q1 to     R22C15D.B1 SH00/OSC01/sdiv[4]
CTOF_DEL    ---     0.452     R22C15D.B1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R21C17C.FCI to     R21C17C.F1 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F1 to    R21C17C.DI1 SH00/OSC01/sdiv_12[20] (to SH00/sclk)
                  --------
                   14.082   (45.2% logic, 54.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.580ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[6]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[19]  (to SH00/sclk +)

   Delay:              14.039ns  (44.9% logic, 55.1% route), 19 logic levels.

 Constraint Details:

     14.039ns physical path delay SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 466.580ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_9 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C15D.CLK to     R21C15D.Q1 SH00/OSC01/SLICE_9 (from SH00/sclk)
ROUTE         2     0.920     R21C15D.Q1 to     R22C15D.D1 SH00/OSC01/sdiv[6]
CTOF_DEL    ---     0.452     R22C15D.D1 to     R22C15D.F1 SH00/OSC01/SLICE_42
ROUTE         1     1.028     R22C15D.F1 to     R22C16D.C1 SH00/OSC01/oscout13lto18_i_a2_15_4
CTOF_DEL    ---     0.452     R22C16D.C1 to     R22C16D.F1 SH00/OSC01/SLICE_36
ROUTE         4     0.601     R22C16D.F1 to     R22C17B.A1 SH00/OSC01/N_27_8
CTOF_DEL    ---     0.452     R22C17B.A1 to     R22C17B.F1 SH00/OSC01/SLICE_30
ROUTE         6     0.925     R22C17B.F1 to     R22C19C.B0 SH00/OSC01/N_3_19
CTOF_DEL    ---     0.452     R22C19C.B0 to     R22C19C.F0 SH00/OSC01/SLICE_29
ROUTE         1     1.318     R22C19C.F0 to     R21C19B.B0 SH00/OSC01/oscout8
CTOF_DEL    ---     0.452     R21C19B.B0 to     R21C19B.F0 SH00/OSC01/SLICE_26
ROUTE         2     0.896     R21C19B.F0 to     R21C18C.B0 SH00/OSC01/oscout_0_sqmuxa_1
CTOF_DEL    ---     0.452     R21C18C.B0 to     R21C18C.F0 SH00/OSC01/SLICE_23
ROUTE         2     0.893     R21C18C.F0 to     R21C18C.B1 SH00/OSC01/un1_oscout56_7_3
CTOF_DEL    ---     0.452     R21C18C.B1 to     R21C18C.F1 SH00/OSC01/SLICE_23
ROUTE         1     1.149     R21C18C.F1 to     R21C15A.A0 SH00/OSC01/un1_oscout56_i
C0TOFCO_DE  ---     0.905     R21C15A.A0 to    R21C15A.FCO SH00/OSC01/SLICE_0
ROUTE         1     0.000    R21C15A.FCO to    R21C15B.FCI SH00/OSC01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R21C15B.FCI to    R21C15B.FCO SH00/OSC01/SLICE_11
ROUTE         1     0.000    R21C15B.FCO to    R21C15C.FCI SH00/OSC01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R21C15C.FCI to    R21C15C.FCO SH00/OSC01/SLICE_10
ROUTE         1     0.000    R21C15C.FCO to    R21C15D.FCI SH00/OSC01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R21C15D.FCI to    R21C15D.FCO SH00/OSC01/SLICE_9
ROUTE         1     0.000    R21C15D.FCO to    R21C16A.FCI SH00/OSC01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R21C16A.FCI to    R21C16A.FCO SH00/OSC01/SLICE_8
ROUTE         1     0.000    R21C16A.FCO to    R21C16B.FCI SH00/OSC01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R21C16B.FCI to    R21C16B.FCO SH00/OSC01/SLICE_7
ROUTE         1     0.000    R21C16B.FCO to    R21C16C.FCI SH00/OSC01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R21C16C.FCI to    R21C16C.FCO SH00/OSC01/SLICE_6
ROUTE         1     0.000    R21C16C.FCO to    R21C16D.FCI SH00/OSC01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R21C16D.FCI to    R21C16D.FCO SH00/OSC01/SLICE_5
ROUTE         1     0.000    R21C16D.FCO to    R21C17A.FCI SH00/OSC01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R21C17A.FCI to    R21C17A.FCO SH00/OSC01/SLICE_4
ROUTE         1     0.000    R21C17A.FCO to    R21C17B.FCI SH00/OSC01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R21C17B.FCI to    R21C17B.FCO SH00/OSC01/SLICE_3
ROUTE         1     0.000    R21C17B.FCO to    R21C17C.FCI SH00/OSC01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R21C17C.FCI to     R21C17C.F0 SH00/OSC01/SLICE_2
ROUTE         1     0.000     R21C17C.F0 to    R21C17C.DI0 SH00/OSC01/sdiv_12[19] (to SH00/sclk)
                  --------
                   14.039   (44.9% logic, 55.1% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C15D.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     2.180        OSC.OSC to    R21C17C.CLK SH00/sclk
                  --------
                    2.180   (0.0% logic, 100.0% route), 0 logic levels.

Report:   68.629MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |    2.080 MHz|   68.629 MHz|  20  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 262 connections (71.00% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Thu Mar 25 22:43:21 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelrotationLR00_barrelrotationLR0.twr -gui barrelrotationLR00_barrelrotationLR0.ncd barrelrotationLR00_barrelrotationLR0.prf 
Design file:     barrelrotationlr00_barrelrotationlr0.ncd
Preference file: barrelrotationlr00_barrelrotationlr0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[0]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[0]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_0 to SH00/OSC01/SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15A.CLK to     R21C15A.Q1 SH00/OSC01/SLICE_0 (from SH00/sclk)
ROUTE         2     0.132     R21C15A.Q1 to     R21C15A.A1 SH00/OSC01/sdiv[0]
CTOF_DEL    ---     0.101     R21C15A.A1 to     R21C15A.F1 SH00/OSC01/SLICE_0
ROUTE         1     0.000     R21C15A.F1 to    R21C15A.DI1 SH00/OSC01/sdiv_12[0] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[2]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[2]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15B.CLK to     R21C15B.Q1 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R21C15B.Q1 to     R21C15B.A1 SH00/OSC01/sdiv[2]
CTOF_DEL    ---     0.101     R21C15B.A1 to     R21C15B.F1 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R21C15B.F1 to    R21C15B.DI1 SH00/OSC01/sdiv_12[2] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[15]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[15]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_4 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17A.CLK to     R21C17A.Q0 SH00/OSC01/SLICE_4 (from SH00/sclk)
ROUTE         5     0.132     R21C17A.Q0 to     R21C17A.A0 SH00/OSC01/sdiv[15]
CTOF_DEL    ---     0.101     R21C17A.A0 to     R21C17A.F0 SH00/OSC01/SLICE_4
ROUTE         1     0.000     R21C17A.F0 to    R21C17A.DI0 SH00/OSC01/sdiv_12[15] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17A.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[17]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[17]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_3 to SH00/OSC01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_3 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17B.CLK to     R21C17B.Q0 SH00/OSC01/SLICE_3 (from SH00/sclk)
ROUTE         7     0.132     R21C17B.Q0 to     R21C17B.A0 SH00/OSC01/sdiv[17]
CTOF_DEL    ---     0.101     R21C17B.A0 to     R21C17B.F0 SH00/OSC01/SLICE_3
ROUTE         1     0.000     R21C17B.F0 to    R21C17B.DI0 SH00/OSC01/sdiv_12[17] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[11]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[11]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_6 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16C.CLK to     R21C16C.Q0 SH00/OSC01/SLICE_6 (from SH00/sclk)
ROUTE         3     0.132     R21C16C.Q0 to     R21C16C.A0 SH00/OSC01/sdiv[11]
CTOF_DEL    ---     0.101     R21C16C.A0 to     R21C16C.F0 SH00/OSC01/SLICE_6
ROUTE         1     0.000     R21C16C.F0 to    R21C16C.DI0 SH00/OSC01/sdiv_12[11] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[9]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[9]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16B.CLK to     R21C16B.Q0 SH00/OSC01/SLICE_7 (from SH00/sclk)
ROUTE         3     0.132     R21C16B.Q0 to     R21C16B.A0 SH00/OSC01/sdiv[9]
CTOF_DEL    ---     0.101     R21C16B.A0 to     R21C16B.F0 SH00/OSC01/SLICE_7
ROUTE         1     0.000     R21C16B.F0 to    R21C16B.DI0 SH00/OSC01/sdiv_12[9] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[21]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[21]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_1 to SH00/OSC01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_1 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C17D.CLK to     R21C17D.Q0 SH00/OSC01/SLICE_1 (from SH00/sclk)
ROUTE         6     0.132     R21C17D.Q0 to     R21C17D.A0 SH00/OSC01/sdiv[21]
CTOF_DEL    ---     0.101     R21C17D.A0 to     R21C17D.F0 SH00/OSC01/SLICE_1
ROUTE         1     0.000     R21C17D.F0 to    R21C17D.DI0 SH00/OSC01/sdiv_12[21] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C17D.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[10]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[10]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_7 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C16B.CLK to     R21C16B.Q1 SH00/OSC01/SLICE_7 (from SH00/sclk)
ROUTE         3     0.132     R21C16B.Q1 to     R21C16B.A1 SH00/OSC01/sdiv[10]
CTOF_DEL    ---     0.101     R21C16B.A1 to     R21C16B.F1 SH00/OSC01/SLICE_7
ROUTE         1     0.000     R21C16B.F1 to    R21C16B.DI1 SH00/OSC01/sdiv_12[10] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C16B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[3]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[3]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_10 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15C.CLK to     R21C15C.Q0 SH00/OSC01/SLICE_10 (from SH00/sclk)
ROUTE         2     0.132     R21C15C.Q0 to     R21C15C.A0 SH00/OSC01/sdiv[3]
CTOF_DEL    ---     0.101     R21C15C.A0 to     R21C15C.F0 SH00/OSC01/SLICE_10
ROUTE         1     0.000     R21C15C.F0 to    R21C15C.DI0 SH00/OSC01/sdiv_12[3] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15C.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SH00/OSC01/sdiv[1]  (from SH00/sclk +)
   Destination:    FF         Data in        SH00/OSC01/sdiv[1]  (to SH00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SH00/OSC01/SLICE_11 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C15B.CLK to     R21C15B.Q0 SH00/OSC01/SLICE_11 (from SH00/sclk)
ROUTE         2     0.132     R21C15B.Q0 to     R21C15B.A0 SH00/OSC01/sdiv[1]
CTOF_DEL    ---     0.101     R21C15B.A0 to     R21C15B.F0 SH00/OSC01/SLICE_11
ROUTE         1     0.000     R21C15B.F0 to    R21C15B.DI0 SH00/OSC01/sdiv_12[1] (to SH00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SH00/OSC00/OSCInst0 to SH00/OSC01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     0.876        OSC.OSC to    R21C15B.CLK SH00/sclk
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SH00/sclk" 2.080000 MHz  |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SH00/OSC01/SLICE_18.Q0   Loads: 16
   No transfer within this clock domain is found

Clock Domain: SH00/sclk   Source: SH00/OSC00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "SH00/sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 6700 paths, 1 nets, and 262 connections (71.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

