
txboard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
<<<<<<< HEAD
  0 .text         00001c20  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000001c  20000000  00001c20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000016c  2000001c  00001c3c  0002001c  2**2
                  ALLOC
  3 .stack        00002000  20000188  00001da8  0002001c  2**0
=======
  0 .text         00003a18  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000000c  20000000  00003a18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000b8  2000000c  00003a24  0002000c  2**2
                  ALLOC
  3 .stack        00002004  200000c4  00003adc  0002000c  2**0
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
<<<<<<< HEAD
  6 .debug_info   0002fdee  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003f1f  00000000  00000000  0004fe8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005b90  00000000  00000000  00053daa  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000005d0  00000000  00000000  0005993a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000bd8  00000000  00000000  00059f0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00005ec4  00000000  00000000  0005aae2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00006643  00000000  00000000  000609a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000eec  00000000  00000000  00066fec  2**2
=======
  6 .debug_info   00022779  00000000  00000000  0002008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000029f1  00000000  00000000  00042806  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00001fd0  00000000  00000000  000451f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000620  00000000  00000000  000471c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000530  00000000  00000000  000477e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004807  00000000  00000000  00047d17  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00005bfc  00000000  00000000  0004c51e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000013e0  00000000  00000000  0005211c  2**2
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
<<<<<<< HEAD
       0:	88 21 00 20 c9 17 00 00 c5 17 00 00 c5 17 00 00     .!. ............
	...
      2c:	c5 17 00 00 00 00 00 00 00 00 00 00 c5 17 00 00     ................
      3c:	c5 17 00 00 c5 17 00 00 c5 17 00 00 c5 17 00 00     ................
      4c:	c5 17 00 00 c5 17 00 00 c5 17 00 00 c5 17 00 00     ................
      5c:	c5 17 00 00 c5 17 00 00 b5 11 00 00 c5 11 00 00     ................
      6c:	d5 11 00 00 e5 11 00 00 f5 11 00 00 05 12 00 00     ................
      7c:	c5 17 00 00 c5 17 00 00 c5 17 00 00 c5 17 00 00     ................
      8c:	c5 17 00 00 c5 17 00 00 c5 17 00 00 c5 17 00 00     ................
      9c:	c5 17 00 00 c5 17 00 00 c5 17 00 00 c5 17 00 00     ................
      ac:	c5 17 00 00 00 00 00 00                             ........
=======
       0:	c8 20 00 20 f5 33 00 00 ed 34 00 00 ed 34 00 00     . . .3...4...4..
	...
      2c:	ed 34 00 00 00 00 00 00 00 00 00 00 ed 34 00 00     .4...........4..
      3c:	ed 34 00 00 ed 34 00 00 ed 34 00 00 ed 34 00 00     .4...4...4...4..
      4c:	ed 34 00 00 ed 34 00 00 ed 34 00 00 ed 34 00 00     .4...4...4...4..
      5c:	ed 34 00 00 ed 34 00 00 e1 27 00 00 f9 27 00 00     .4...4...'...'..
      6c:	11 28 00 00 29 28 00 00 41 28 00 00 59 28 00 00     .(..)(..A(..Y(..
      7c:	ed 34 00 00 ed 34 00 00 ed 34 00 00 ed 34 00 00     .4...4...4...4..
      8c:	ed 34 00 00 ed 34 00 00 ed 34 00 00 ed 34 00 00     .4...4...4...4..
      9c:	ed 34 00 00 ed 34 00 00 ed 34 00 00 ed 34 00 00     .4...4...4...4..
      ac:	ed 34 00 00 00 00 00 00                             .4......
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	2000000c 	.word	0x2000000c
      d4:	00000000 	.word	0x00000000
<<<<<<< HEAD
      d8:	00001c20 	.word	0x00001c20
=======
      d8:	00003a18 	.word	0x00003a18
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
<<<<<<< HEAD
     104:	20000020 	.word	0x20000020
     108:	00001c20 	.word	0x00001c20
     10c:	00001c20 	.word	0x00001c20
     110:	00000000 	.word	0x00000000

00000114 <ringbuff_clear>:
 * Description      : Clears the ring buffer. Returns 0 if operation was
 *  successful, else returns -1.
 */
int8_t ringbuff_clear(ringbuff_t* pringbuff)
{
    uint8_t ret_val = -1;
     114:	23ff      	movs	r3, #255	; 0xff
    
    // NULL pointer check
    if(pringbuff)
     116:	2800      	cmp	r0, #0
     118:	d002      	beq.n	120 <ringbuff_clear+0xc>
    {
        // clear the read/write values
        pringbuff->write = 0;
     11a:	2300      	movs	r3, #0
     11c:	6043      	str	r3, [r0, #4]
        pringbuff->read = 0;
     11e:	6083      	str	r3, [r0, #8]
        ret_val = 0;
    }
    
    return ret_val;
     120:	b258      	sxtb	r0, r3
}
     122:	4770      	bx	lr

00000124 <ringbuff_put>:
 * Return Values(s) : int8_t
 * Description      : Puts a byte into the ring buffer. Returns 0 if the 
 *  operation was successful, else it returns -1.
 */
int8_t ringbuff_put(ringbuff_t* pringbuff, uint8_t put_data)
{
     124:	b570      	push	{r4, r5, r6, lr}
     126:	0004      	movs	r4, r0
     128:	000d      	movs	r5, r1
    uint8_t ret_val = -1;
     12a:	20ff      	movs	r0, #255	; 0xff
    
    // NULL pointer check
    if(pringbuff)
     12c:	2c00      	cmp	r4, #0
     12e:	d00d      	beq.n	14c <ringbuff_put+0x28>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
     130:	4b07      	ldr	r3, [pc, #28]	; (150 <ringbuff_put+0x2c>)
     132:	4798      	blx	r3
    {
        // keep ring buffer operations atomic relative to interrupts   
        system_interrupt_enter_critical_section();
        
        // write data to the ring buffer
        pringbuff->buff[pringbuff->write] = put_data;
     134:	6862      	ldr	r2, [r4, #4]
     136:	6823      	ldr	r3, [r4, #0]
     138:	549d      	strb	r5, [r3, r2]

        /* increment the head. This means old data will be overwritten if the
         * user does not check if the buffer is full */
        pringbuff->write = (pringbuff->write + 1) % pringbuff->size;
     13a:	6863      	ldr	r3, [r4, #4]
     13c:	68e1      	ldr	r1, [r4, #12]
     13e:	1c58      	adds	r0, r3, #1
     140:	4b04      	ldr	r3, [pc, #16]	; (154 <ringbuff_put+0x30>)
     142:	4798      	blx	r3
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
     144:	4b04      	ldr	r3, [pc, #16]	; (158 <ringbuff_put+0x34>)
     146:	6061      	str	r1, [r4, #4]
     148:	4798      	blx	r3
        
        system_interrupt_leave_critical_section();

        ret_val = 0;
     14a:	2000      	movs	r0, #0
    }
    
    return ret_val;
     14c:	b240      	sxtb	r0, r0
}
     14e:	bd70      	pop	{r4, r5, r6, pc}
     150:	00001219 	.word	0x00001219
     154:	00001af5 	.word	0x00001af5
     158:	0000124d 	.word	0x0000124d

0000015c <spi169_init>:
    spi169_wr8(AX5043_FREQDEV00, 0x00);
    spi169_wr8(AX5043_BBOFFSRES0, 0x00);
    spi169_wr8(AX5043_AGCGAIN1, 0xE8);
    spi169_wr8(AX5043_AGCTARGET1, 0x84);
    spi169_wr8(AX5043_AGCAHYST1, 0x00);
    spi169_wr8(AX5043_AGCMINMAX1, 0x00);
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
    spi169_wr8(AX5043_TIMEGAIN1, 0xAB);
     15e:	4e2c      	ldr	r6, [pc, #176]	; (210 <spi169_init+0xb4>)
     160:	b091      	sub	sp, #68	; 0x44
     162:	7831      	ldrb	r1, [r6, #0]
     164:	2900      	cmp	r1, #0
    spi169_wr8(AX5043_DRGAIN1, 0xA6);
     166:	d14f      	bne.n	208 <spi169_init+0xac>
     168:	230d      	movs	r3, #13
     16a:	2501      	movs	r5, #1
     16c:	446b      	add	r3, sp
    spi169_wr8(AX5043_PHASEGAIN1, 0xC3);
     16e:	ac02      	add	r4, sp, #8
     170:	77d9      	strb	r1, [r3, #31]
     172:	220c      	movs	r2, #12
     174:	4b27      	ldr	r3, [pc, #156]	; (214 <spi169_init+0xb8>)
    spi169_wr8(AX5043_FREQGAINA1, 0x0F);
     176:	a808      	add	r0, sp, #32
     178:	7025      	strb	r5, [r4, #0]
     17a:	7421      	strb	r1, [r4, #16]
     17c:	7461      	strb	r1, [r4, #17]
    spi169_wr8(AX5043_FREQGAINB1, 0x1F);
     17e:	74a5      	strb	r5, [r4, #18]
     180:	74e5      	strb	r5, [r4, #19]
     182:	7521      	strb	r1, [r4, #20]
     184:	9103      	str	r1, [sp, #12]
    spi169_wr8(AX5043_FREQGAINC1, 0x0A);
     186:	9104      	str	r1, [sp, #16]
     188:	4798      	blx	r3
     18a:	2398      	movs	r3, #152	; 0x98
     18c:	035b      	lsls	r3, r3, #13
    spi169_wr8(AX5043_FREQGAIND1, 0x0A);
     18e:	60e3      	str	r3, [r4, #12]
     190:	4b21      	ldr	r3, [pc, #132]	; (218 <spi169_init+0xbc>)
     192:	4f22      	ldr	r7, [pc, #136]	; (21c <spi169_init+0xc0>)
     194:	62a3      	str	r3, [r4, #40]	; 0x28
    spi169_wr8(AX5043_AMPLGAIN1, 0x06);
     196:	4b22      	ldr	r3, [pc, #136]	; (220 <spi169_init+0xc4>)
     198:	0022      	movs	r2, r4
     19a:	62e3      	str	r3, [r4, #44]	; 0x2c
     19c:	2301      	movs	r3, #1
    spi169_wr8(AX5043_FREQDEV11, 0x00);
     19e:	425b      	negs	r3, r3
     1a0:	6323      	str	r3, [r4, #48]	; 0x30
     1a2:	4b20      	ldr	r3, [pc, #128]	; (224 <spi169_init+0xc8>)
     1a4:	4920      	ldr	r1, [pc, #128]	; (228 <spi169_init+0xcc>)
    spi169_wr8(AX5043_FREQDEV01, 0x4B);
     1a6:	6363      	str	r3, [r4, #52]	; 0x34
     1a8:	4b20      	ldr	r3, [pc, #128]	; (22c <spi169_init+0xd0>)
     1aa:	0038      	movs	r0, r7
     1ac:	61a3      	str	r3, [r4, #24]
    spi169_wr8(AX5043_FOURFSK1, 0x16);
     1ae:	4b20      	ldr	r3, [pc, #128]	; (230 <spi169_init+0xd4>)
     1b0:	4798      	blx	r3
     1b2:	683c      	ldr	r4, [r7, #0]
     1b4:	4b1f      	ldr	r3, [pc, #124]	; (234 <spi169_init+0xd8>)
    spi169_wr8(AX5043_BBOFFSRES1, 0x00);
     1b6:	0020      	movs	r0, r4
     1b8:	4798      	blx	r3
     1ba:	231f      	movs	r3, #31
     1bc:	4018      	ands	r0, r3
    spi169_wr8(AX5043_AGCGAIN3, 0xFF);
     1be:	4085      	lsls	r5, r0
     1c0:	4b1d      	ldr	r3, [pc, #116]	; (238 <spi169_init+0xdc>)
     1c2:	601d      	str	r5, [r3, #0]
     1c4:	683b      	ldr	r3, [r7, #0]
    spi169_wr8(AX5043_AGCTARGET3, 0x84);
     1c6:	69dd      	ldr	r5, [r3, #28]
     1c8:	2d00      	cmp	r5, #0
     1ca:	d1fc      	bne.n	1c6 <spi169_init+0x6a>
     1cc:	2302      	movs	r3, #2
    spi169_wr8(AX5043_AGCAHYST3, 0x00);
     1ce:	6822      	ldr	r2, [r4, #0]
     1d0:	2011      	movs	r0, #17
     1d2:	4313      	orrs	r3, r2
     1d4:	6023      	str	r3, [r4, #0]
    spi169_wr8(AX5043_AGCMINMAX3, 0x00);
     1d6:	2401      	movs	r4, #1
     1d8:	4f18      	ldr	r7, [pc, #96]	; (23c <spi169_init+0xe0>)
     1da:	a901      	add	r1, sp, #4
     1dc:	4b18      	ldr	r3, [pc, #96]	; (240 <spi169_init+0xe4>)
    spi169_wr8(AX5043_TIMEGAIN3, 0xAA);
     1de:	704c      	strb	r4, [r1, #1]
     1e0:	708d      	strb	r5, [r1, #2]
     1e2:	700c      	strb	r4, [r1, #0]
     1e4:	7038      	strb	r0, [r7, #0]
    spi169_wr8(AX5043_DRGAIN3, 0xA5);
     1e6:	707d      	strb	r5, [r7, #1]
     1e8:	70bd      	strb	r5, [r7, #2]
     1ea:	4798      	blx	r3
     1ec:	783a      	ldrb	r2, [r7, #0]
    spi169_wr8(AX5043_PHASEGAIN3, 0xC3);
     1ee:	0953      	lsrs	r3, r2, #5
     1f0:	09d1      	lsrs	r1, r2, #7
     1f2:	d10b      	bne.n	20c <spi169_init+0xb0>
     1f4:	311f      	adds	r1, #31
    spi169_wr8(AX5043_FREQGAINA3, 0x0F);
     1f6:	400a      	ands	r2, r1
     1f8:	0021      	movs	r1, r4
     1fa:	4091      	lsls	r1, r2
     1fc:	000a      	movs	r2, r1
    spi169_wr8(AX5043_FREQGAINB3, 0x1F);
     1fe:	4911      	ldr	r1, [pc, #68]	; (244 <spi169_init+0xe8>)
     200:	01db      	lsls	r3, r3, #7
     202:	185b      	adds	r3, r3, r1
     204:	619a      	str	r2, [r3, #24]
    spi169_wr8(AX5043_FREQGAINC3, 0x0D);
     206:	7034      	strb	r4, [r6, #0]
     208:	b011      	add	sp, #68	; 0x44
     20a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     20c:	61ad      	str	r5, [r5, #24]
    spi169_wr8(AX5043_FREQGAIND3, 0x0D);
     20e:	deff      	udf	#255	; 0xff
     210:	20000038 	.word	0x20000038
     214:	00001bb5 	.word	0x00001bb5
    spi169_wr8(AX5043_AMPLGAIN3, 0x06);
     218:	00100002 	.word	0x00100002
     21c:	2000012c 	.word	0x2000012c
    spi169_wr8(AX5043_FREQDEV13, 0x00);
     220:	00130002 	.word	0x00130002
     224:	00120002 	.word	0x00120002
    spi169_wr8(AX5043_FREQDEV03, 0x4B);
     228:	42000c00 	.word	0x42000c00
     22c:	000f4240 	.word	0x000f4240
    spi169_wr8(AX5043_FOURFSK3, 0x16);
     230:	00000d49 	.word	0x00000d49
     234:	00001189 	.word	0x00001189
    spi169_wr8(AX5043_BBOFFSRES3, 0x00);
     238:	e000e100 	.word	0xe000e100
     23c:	20000168 	.word	0x20000168
    spi169_wr8(AX5043_MODCFGF, 0x00);
     240:	000004b5 	.word	0x000004b5
     244:	41004400 	.word	0x41004400

00000248 <uart915_read_callback>:
 *  character into a ring buffer and parses the character to find out if the 
 *  character is a part of a "OK\r\n" response from the MTXDOT module. Starts
 *  another UART buffer job (setting up an asynchronous read). 
 */
static void uart915_read_callback(struct usart_module *const usart_module)
{
     248:	b570      	push	{r4, r5, r6, lr}
    // put the received byte into the ring buffer
    ringbuff_put(&uart915_ringbuff, uart915_rx_read);
     24a:	4c16      	ldr	r4, [pc, #88]	; (2a4 <uart915_read_callback+0x5c>)
     24c:	4b16      	ldr	r3, [pc, #88]	; (2a8 <uart915_read_callback+0x60>)
     24e:	7821      	ldrb	r1, [r4, #0]
{
     250:	0005      	movs	r5, r0
    ringbuff_put(&uart915_ringbuff, uart915_rx_read);
     252:	4816      	ldr	r0, [pc, #88]	; (2ac <uart915_read_callback+0x64>)
     254:	4798      	blx	r3
 *  Anything else resets the state machine back to its starting state.
 *  Returns true if an "OK\r\n" sequence was found, else false.
 */
static bool uart915_parse_response(uint8_t next_char)
{
    switch(rx_state)
     256:	4a16      	ldr	r2, [pc, #88]	; (2b0 <uart915_read_callback+0x68>)
    flag_ok_received = uart915_parse_response(uart915_rx_read);
     258:	7821      	ldrb	r1, [r4, #0]
    switch(rx_state)
     25a:	7810      	ldrb	r0, [r2, #0]
                break; //end of default case
        }
        break; //end of CR_RX case
        
        default:
            rx_state = START;
     25c:	2300      	movs	r3, #0
    switch(rx_state)
     25e:	b2c0      	uxtb	r0, r0
     260:	2803      	cmp	r0, #3
     262:	d81d      	bhi.n	2a0 <uart915_read_callback+0x58>
     264:	f001 fbb6 	bl	19d4 <__gnu_thumb1_case_uqi>
     268:	100c0802 	.word	0x100c0802
            switch(next_char)
     26c:	294f      	cmp	r1, #79	; 0x4f
     26e:	d100      	bne.n	272 <uart915_read_callback+0x2a>
                   rx_state = O_RX;
     270:	2301      	movs	r3, #1
                    rx_state = K_RX;
     272:	7013      	strb	r3, [r2, #0]
            break;
    }
    
    return false;
     274:	2300      	movs	r3, #0
     276:	e00b      	b.n	290 <uart915_read_callback+0x48>
            switch(next_char)
     278:	294b      	cmp	r1, #75	; 0x4b
     27a:	d1fa      	bne.n	272 <uart915_read_callback+0x2a>
                    rx_state = K_RX;
     27c:	2302      	movs	r3, #2
     27e:	e7f8      	b.n	272 <uart915_read_callback+0x2a>
            switch(next_char)
     280:	290d      	cmp	r1, #13
     282:	d1f6      	bne.n	272 <uart915_read_callback+0x2a>
                    rx_state = CR_RX;
     284:	2303      	movs	r3, #3
     286:	e7f4      	b.n	272 <uart915_read_callback+0x2a>
                rx_state = START;
     288:	7013      	strb	r3, [r2, #0]
                return true;
     28a:	2301      	movs	r3, #1
        switch(next_char)
     28c:	290a      	cmp	r1, #10
     28e:	d1f1      	bne.n	274 <uart915_read_callback+0x2c>
    flag_ok_received = uart915_parse_response(uart915_rx_read);
     290:	4a08      	ldr	r2, [pc, #32]	; (2b4 <uart915_read_callback+0x6c>)
    usart_read_buffer_job(usart_module, &uart915_rx_read, 1);
     292:	0028      	movs	r0, r5
    flag_ok_received = uart915_parse_response(uart915_rx_read);
     294:	7013      	strb	r3, [r2, #0]
    usart_read_buffer_job(usart_module, &uart915_rx_read, 1);
     296:	0021      	movs	r1, r4
     298:	2201      	movs	r2, #1
     29a:	4b07      	ldr	r3, [pc, #28]	; (2b8 <uart915_read_callback+0x70>)
     29c:	4798      	blx	r3
}
     29e:	bd70      	pop	{r4, r5, r6, pc}
            rx_state = START;
     2a0:	7013      	strb	r3, [r2, #0]
     2a2:	e7f5      	b.n	290 <uart915_read_callback+0x48>
     2a4:	200000f0 	.word	0x200000f0
     2a8:	00000125 	.word	0x00000125
     2ac:	20000000 	.word	0x20000000
     2b0:	2000003a 	.word	0x2000003a
     2b4:	20000039 	.word	0x20000039
     2b8:	00000bc1 	.word	0x00000bc1

000002bc <configure_uart915_callbacks>:
{
     2bc:	b510      	push	{r4, lr}
    usart_register_callback(&uart915_inst, uart915_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
     2be:	4c09      	ldr	r4, [pc, #36]	; (2e4 <configure_uart915_callbacks+0x28>)
     2c0:	2201      	movs	r2, #1
     2c2:	0020      	movs	r0, r4
     2c4:	4908      	ldr	r1, [pc, #32]	; (2e8 <configure_uart915_callbacks+0x2c>)
     2c6:	4b09      	ldr	r3, [pc, #36]	; (2ec <configure_uart915_callbacks+0x30>)
     2c8:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
     2ca:	0022      	movs	r2, r4
     2cc:	2302      	movs	r3, #2
     2ce:	3231      	adds	r2, #49	; 0x31
     2d0:	7811      	ldrb	r1, [r2, #0]
    usart_read_buffer_job(&uart915_inst, &uart915_rx_read, 1);
     2d2:	0020      	movs	r0, r4
     2d4:	430b      	orrs	r3, r1
     2d6:	7013      	strb	r3, [r2, #0]
     2d8:	4905      	ldr	r1, [pc, #20]	; (2f0 <configure_uart915_callbacks+0x34>)
     2da:	2201      	movs	r2, #1
     2dc:	4b05      	ldr	r3, [pc, #20]	; (2f4 <configure_uart915_callbacks+0x38>)
     2de:	4798      	blx	r3
}
     2e0:	bd10      	pop	{r4, pc}
     2e2:	46c0      	nop			; (mov r8, r8)
     2e4:	2000003c 	.word	0x2000003c
     2e8:	00000249 	.word	0x00000249
     2ec:	00000ba9 	.word	0x00000ba9
     2f0:	200000f0 	.word	0x200000f0
     2f4:	00000bc1 	.word	0x00000bc1

000002f8 <uart915_write_cmd>:
 * Return Values(s) : void
 * Description      : Sends a string to the MTXDOT and waits for an 
 *  "OK\r\n" response.
 */
void uart915_write_cmd(const char* cmd_str)
{
     2f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    // clear the flag
    flag_ok_received = false;
     2fa:	2300      	movs	r3, #0
{
     2fc:	0004      	movs	r4, r0
    flag_ok_received = false;
     2fe:	4a0f      	ldr	r2, [pc, #60]	; (33c <uart915_write_cmd+0x44>)
    
    // reset state machine for determining okay_received
    rx_state = START;
    
    // clear the ring buffer
    ringbuff_clear(&uart915_ringbuff);
     300:	480f      	ldr	r0, [pc, #60]	; (340 <uart915_write_cmd+0x48>)
    flag_ok_received = false;
     302:	7013      	strb	r3, [r2, #0]
    rx_state = START;
     304:	4a0f      	ldr	r2, [pc, #60]	; (344 <uart915_write_cmd+0x4c>)
     306:	7013      	strb	r3, [r2, #0]
    ringbuff_clear(&uart915_ringbuff);
     308:	4b0f      	ldr	r3, [pc, #60]	; (348 <uart915_write_cmd+0x50>)
     30a:	4798      	blx	r3
    
    // write the AT command
    usart_write_buffer_wait(&uart915_inst, (const uint8_t*) cmd_str, strlen(cmd_str));
     30c:	0020      	movs	r0, r4
     30e:	4d0f      	ldr	r5, [pc, #60]	; (34c <uart915_write_cmd+0x54>)
     310:	47a8      	blx	r5
     312:	4e0f      	ldr	r6, [pc, #60]	; (350 <uart915_write_cmd+0x58>)
     314:	b282      	uxth	r2, r0
     316:	0021      	movs	r1, r4
     318:	0030      	movs	r0, r6
     31a:	4f0e      	ldr	r7, [pc, #56]	; (354 <uart915_write_cmd+0x5c>)
     31c:	47b8      	blx	r7
    
    while(!flag_ok_received){
     31e:	4b07      	ldr	r3, [pc, #28]	; (33c <uart915_write_cmd+0x44>)
     320:	781b      	ldrb	r3, [r3, #0]
     322:	2b00      	cmp	r3, #0
     324:	d000      	beq.n	328 <uart915_write_cmd+0x30>
		usart_write_buffer_wait(&uart915_inst, (const uint8_t*) cmd_str, strlen(cmd_str));
		delay_ms(10);
		};
}
     326:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		usart_write_buffer_wait(&uart915_inst, (const uint8_t*) cmd_str, strlen(cmd_str));
     328:	0020      	movs	r0, r4
     32a:	47a8      	blx	r5
     32c:	0021      	movs	r1, r4
     32e:	b282      	uxth	r2, r0
     330:	0030      	movs	r0, r6
     332:	47b8      	blx	r7
		delay_ms(10);
     334:	200a      	movs	r0, #10
     336:	4b08      	ldr	r3, [pc, #32]	; (358 <uart915_write_cmd+0x60>)
     338:	4798      	blx	r3
     33a:	e7f0      	b.n	31e <uart915_write_cmd+0x26>
     33c:	20000039 	.word	0x20000039
     340:	20000000 	.word	0x20000000
     344:	2000003a 	.word	0x2000003a
     348:	00000115 	.word	0x00000115
     34c:	00001bc5 	.word	0x00001bc5
     350:	2000003c 	.word	0x2000003c
     354:	00000ad1 	.word	0x00000ad1
     358:	00000489 	.word	0x00000489

0000035c <uart915_preconnect>:
    
    // convert the number at the current spot in the string to an int
    return atoi((char*) &rspns_buff[i]);
}

uart915_preconnect(void){
     35c:	b510      	push	{r4, lr}
     35e:	240a      	movs	r4, #10
    
    /* send 10 "AT" and "AT+SEND" commands to validate conenction
     * between the receiver and transmitter */
    for(; i < 10; i++)
    {
        uart915_write_cmd("AT\r\n");
     360:	4803      	ldr	r0, [pc, #12]	; (370 <uart915_preconnect+0x14>)
     362:	4b04      	ldr	r3, [pc, #16]	; (374 <uart915_preconnect+0x18>)
     364:	3c01      	subs	r4, #1
     366:	4798      	blx	r3
    for(; i < 10; i++)
     368:	2c00      	cmp	r4, #0
     36a:	d1f9      	bne.n	360 <uart915_preconnect+0x4>
       // uart915_write_cmd("AT+SEND\r\n");  
    }
     36c:	bd10      	pop	{r4, pc}
     36e:	46c0      	nop			; (mov r8, r8)
     370:	00001bd2 	.word	0x00001bd2
     374:	000002f9 	.word	0x000002f9

00000378 <uart915_init>:
{
     378:	b530      	push	{r4, r5, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
     37a:	2380      	movs	r3, #128	; 0x80
     37c:	b091      	sub	sp, #68	; 0x44
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
	config->parity           = USART_PARITY_NONE;
     37e:	4669      	mov	r1, sp
     380:	22ff      	movs	r2, #255	; 0xff
	config->data_order       = USART_DATAORDER_LSB;
     382:	05db      	lsls	r3, r3, #23
     384:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     386:	2300      	movs	r3, #0
	config->parity           = USART_PARITY_NONE;
     388:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
	config->baudrate         = 9600;
	config->receiver_enable  = true;
     38a:	2201      	movs	r2, #1
	config->stopbits         = USART_STOPBITS_1;
     38c:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
     38e:	72cb      	strb	r3, [r1, #11]
	config->receiver_enable  = true;
     390:	3105      	adds	r1, #5
     392:	77ca      	strb	r2, [r1, #31]
	config->transmitter_enable = true;
     394:	4669      	mov	r1, sp
     396:	3106      	adds	r1, #6
     398:	77ca      	strb	r2, [r1, #31]
	config->clock_polarity_inverted = false;
     39a:	466a      	mov	r2, sp
     39c:	3207      	adds	r2, #7
     39e:	77d3      	strb	r3, [r2, #31]
	config->use_external_clock = false;
     3a0:	aa02      	add	r2, sp, #8
     3a2:	77d3      	strb	r3, [r2, #31]
	config->ext_clock_freq   = 0;
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
     3a4:	aa0b      	add	r2, sp, #44	; 0x2c
     3a6:	7013      	strb	r3, [r2, #0]
	config->generator_source = GCLK_GENERATOR_0;
     3a8:	222d      	movs	r2, #45	; 0x2d
     3aa:	446a      	add	r2, sp
     3ac:	7013      	strb	r3, [r2, #0]
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
	config->receive_pulse_length                    = 19;
     3ae:	4669      	mov	r1, sp
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     3b0:	466a      	mov	r2, sp
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
     3b2:	9301      	str	r3, [sp, #4]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
     3b4:	8213      	strh	r3, [r2, #16]
	config->lin_slave_enable      = false;
     3b6:	76d3      	strb	r3, [r2, #27]
	config->immediate_buffer_overflow_notification  = false;
     3b8:	7613      	strb	r3, [r2, #24]
	config->start_frame_detection_enable            = false;
     3ba:	7713      	strb	r3, [r2, #28]
	config->encoding_format_enable                  = false;
     3bc:	7653      	strb	r3, [r2, #25]
	config->ext_clock_freq   = 0;
     3be:	930a      	str	r3, [sp, #40]	; 0x28
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
     3c0:	9305      	str	r3, [sp, #20]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
     3c2:	774b      	strb	r3, [r1, #29]
    config_usart.baudrate    = UART915_BAUD;
     3c4:	23e1      	movs	r3, #225	; 0xe1
     3c6:	025b      	lsls	r3, r3, #9
     3c8:	9308      	str	r3, [sp, #32]
    config_usart.mux_setting = UART915_PINMUX;
     3ca:	2390      	movs	r3, #144	; 0x90
     3cc:	035b      	lsls	r3, r3, #13
     3ce:	9303      	str	r3, [sp, #12]
    config_usart.pinmux_pad0 = UTX915;
     3d0:	4b14      	ldr	r3, [pc, #80]	; (424 <uart915_init+0xac>)
	config->receive_pulse_length                    = 19;
     3d2:	2213      	movs	r2, #19
     3d4:	930c      	str	r3, [sp, #48]	; 0x30
    config_usart.pinmux_pad1 = URX915;
     3d6:	4b14      	ldr	r3, [pc, #80]	; (428 <uart915_init+0xb0>)
     3d8:	768a      	strb	r2, [r1, #26]
     3da:	930d      	str	r3, [sp, #52]	; 0x34
    config_usart.pinmux_pad2 = PINMUX_UNUSED;
     3dc:	2301      	movs	r3, #1
     3de:	425b      	negs	r3, r3
     3e0:	930e      	str	r3, [sp, #56]	; 0x38
    config_usart.pinmux_pad3 = PINMUX_UNUSED;
     3e2:	930f      	str	r3, [sp, #60]	; 0x3c
    while (usart_init(&uart915_inst, UART915, &config_usart) != STATUS_OK);
     3e4:	4d11      	ldr	r5, [pc, #68]	; (42c <uart915_init+0xb4>)
     3e6:	466a      	mov	r2, sp
     3e8:	4911      	ldr	r1, [pc, #68]	; (430 <uart915_init+0xb8>)
     3ea:	0028      	movs	r0, r5
     3ec:	4b11      	ldr	r3, [pc, #68]	; (434 <uart915_init+0xbc>)
     3ee:	4798      	blx	r3
     3f0:	2800      	cmp	r0, #0
     3f2:	d1f7      	bne.n	3e4 <uart915_init+0x6c>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     3f4:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     3f6:	4b10      	ldr	r3, [pc, #64]	; (438 <uart915_init+0xc0>)
     3f8:	0020      	movs	r0, r4
     3fa:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     3fc:	231f      	movs	r3, #31
     3fe:	4018      	ands	r0, r3
     400:	3b1e      	subs	r3, #30
     402:	4083      	lsls	r3, r0
     404:	4a0d      	ldr	r2, [pc, #52]	; (43c <uart915_init+0xc4>)
     406:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
     408:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     40a:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     40c:	2b00      	cmp	r3, #0
     40e:	d1fc      	bne.n	40a <uart915_init+0x92>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     410:	6822      	ldr	r2, [r4, #0]
     412:	3302      	adds	r3, #2
     414:	4313      	orrs	r3, r2
     416:	6023      	str	r3, [r4, #0]
    configure_uart915_callbacks();
     418:	4b09      	ldr	r3, [pc, #36]	; (440 <uart915_init+0xc8>)
     41a:	4798      	blx	r3
	uart915_preconnect();
     41c:	4b09      	ldr	r3, [pc, #36]	; (444 <uart915_init+0xcc>)
     41e:	4798      	blx	r3
}
     420:	b011      	add	sp, #68	; 0x44
     422:	bd30      	pop	{r4, r5, pc}
     424:	000c0002 	.word	0x000c0002
     428:	000d0002 	.word	0x000d0002
     42c:	2000003c 	.word	0x2000003c
     430:	42001000 	.word	0x42001000
     434:	000007dd 	.word	0x000007dd
     438:	00001189 	.word	0x00001189
     43c:	e000e100 	.word	0xe000e100
     440:	000002bd 	.word	0x000002bd
     444:	0000035d 	.word	0x0000035d

00000448 <delay_init>:
=======
     104:	20000010 	.word	0x20000010
     108:	00003a18 	.word	0x00003a18
     10c:	00003a18 	.word	0x00003a18
     110:	00000000 	.word	0x00000000

00000114 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     114:	b580      	push	{r7, lr}
     116:	b084      	sub	sp, #16
     118:	af00      	add	r7, sp, #0
     11a:	0002      	movs	r2, r0
     11c:	1dfb      	adds	r3, r7, #7
     11e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
     120:	230f      	movs	r3, #15
     122:	18fb      	adds	r3, r7, r3
     124:	1dfa      	adds	r2, r7, #7
     126:	7812      	ldrb	r2, [r2, #0]
     128:	09d2      	lsrs	r2, r2, #7
     12a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
     12c:	230e      	movs	r3, #14
     12e:	18fb      	adds	r3, r7, r3
     130:	1dfa      	adds	r2, r7, #7
     132:	7812      	ldrb	r2, [r2, #0]
     134:	0952      	lsrs	r2, r2, #5
     136:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
     138:	4b0d      	ldr	r3, [pc, #52]	; (170 <system_pinmux_get_group_from_gpio_pin+0x5c>)
     13a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
     13c:	230f      	movs	r3, #15
     13e:	18fb      	adds	r3, r7, r3
     140:	781b      	ldrb	r3, [r3, #0]
     142:	2b00      	cmp	r3, #0
     144:	d10f      	bne.n	166 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
     146:	230f      	movs	r3, #15
     148:	18fb      	adds	r3, r7, r3
     14a:	781b      	ldrb	r3, [r3, #0]
     14c:	009b      	lsls	r3, r3, #2
     14e:	2210      	movs	r2, #16
     150:	4694      	mov	ip, r2
     152:	44bc      	add	ip, r7
     154:	4463      	add	r3, ip
     156:	3b08      	subs	r3, #8
     158:	681a      	ldr	r2, [r3, #0]
     15a:	230e      	movs	r3, #14
     15c:	18fb      	adds	r3, r7, r3
     15e:	781b      	ldrb	r3, [r3, #0]
     160:	01db      	lsls	r3, r3, #7
     162:	18d3      	adds	r3, r2, r3
     164:	e000      	b.n	168 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
     166:	2300      	movs	r3, #0
	}
}
     168:	0018      	movs	r0, r3
     16a:	46bd      	mov	sp, r7
     16c:	b004      	add	sp, #16
     16e:	bd80      	pop	{r7, pc}
     170:	41004400 	.word	0x41004400

00000174 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
     174:	b580      	push	{r7, lr}
     176:	b082      	sub	sp, #8
     178:	af00      	add	r7, sp, #0
     17a:	0002      	movs	r2, r0
     17c:	1dfb      	adds	r3, r7, #7
     17e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
     180:	1dfb      	adds	r3, r7, #7
     182:	781b      	ldrb	r3, [r3, #0]
     184:	0018      	movs	r0, r3
     186:	4b03      	ldr	r3, [pc, #12]	; (194 <port_get_group_from_gpio_pin+0x20>)
     188:	4798      	blx	r3
     18a:	0003      	movs	r3, r0
}
     18c:	0018      	movs	r0, r3
     18e:	46bd      	mov	sp, r7
     190:	b002      	add	sp, #8
     192:	bd80      	pop	{r7, pc}
     194:	00000115 	.word	0x00000115

00000198 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
     198:	b580      	push	{r7, lr}
     19a:	b082      	sub	sp, #8
     19c:	af00      	add	r7, sp, #0
     19e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     1a0:	687b      	ldr	r3, [r7, #4]
     1a2:	2200      	movs	r2, #0
     1a4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     1a6:	687b      	ldr	r3, [r7, #4]
     1a8:	2201      	movs	r2, #1
     1aa:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
     1ac:	687b      	ldr	r3, [r7, #4]
     1ae:	2200      	movs	r2, #0
     1b0:	709a      	strb	r2, [r3, #2]
}
     1b2:	46c0      	nop			; (mov r8, r8)
     1b4:	46bd      	mov	sp, r7
     1b6:	b002      	add	sp, #8
     1b8:	bd80      	pop	{r7, pc}
	...

000001bc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
     1bc:	b580      	push	{r7, lr}
     1be:	b084      	sub	sp, #16
     1c0:	af00      	add	r7, sp, #0
     1c2:	0002      	movs	r2, r0
     1c4:	1dfb      	adds	r3, r7, #7
     1c6:	701a      	strb	r2, [r3, #0]
     1c8:	1dbb      	adds	r3, r7, #6
     1ca:	1c0a      	adds	r2, r1, #0
     1cc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
     1ce:	1dfb      	adds	r3, r7, #7
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	0018      	movs	r0, r3
     1d4:	4b0d      	ldr	r3, [pc, #52]	; (20c <port_pin_set_output_level+0x50>)
     1d6:	4798      	blx	r3
     1d8:	0003      	movs	r3, r0
     1da:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1dc:	1dfb      	adds	r3, r7, #7
     1de:	781b      	ldrb	r3, [r3, #0]
     1e0:	221f      	movs	r2, #31
     1e2:	4013      	ands	r3, r2
     1e4:	2201      	movs	r2, #1
     1e6:	409a      	lsls	r2, r3
     1e8:	0013      	movs	r3, r2
     1ea:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
     1ec:	1dbb      	adds	r3, r7, #6
     1ee:	781b      	ldrb	r3, [r3, #0]
     1f0:	2b00      	cmp	r3, #0
     1f2:	d003      	beq.n	1fc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
     1f4:	68fb      	ldr	r3, [r7, #12]
     1f6:	68ba      	ldr	r2, [r7, #8]
     1f8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
     1fa:	e002      	b.n	202 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
     1fc:	68fb      	ldr	r3, [r7, #12]
     1fe:	68ba      	ldr	r2, [r7, #8]
     200:	615a      	str	r2, [r3, #20]
}
     202:	46c0      	nop			; (mov r8, r8)
     204:	46bd      	mov	sp, r7
     206:	b004      	add	sp, #16
     208:	bd80      	pop	{r7, pc}
     20a:	46c0      	nop			; (mov r8, r8)
     20c:	00000175 	.word	0x00000175

00000210 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
     210:	b580      	push	{r7, lr}
     212:	b082      	sub	sp, #8
     214:	af00      	add	r7, sp, #0
     216:	0002      	movs	r2, r0
     218:	1dfb      	adds	r3, r7, #7
     21a:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     21c:	4b06      	ldr	r3, [pc, #24]	; (238 <system_interrupt_enable+0x28>)
     21e:	1dfa      	adds	r2, r7, #7
     220:	7812      	ldrb	r2, [r2, #0]
     222:	0011      	movs	r1, r2
     224:	221f      	movs	r2, #31
     226:	400a      	ands	r2, r1
     228:	2101      	movs	r1, #1
     22a:	4091      	lsls	r1, r2
     22c:	000a      	movs	r2, r1
     22e:	601a      	str	r2, [r3, #0]
}
     230:	46c0      	nop			; (mov r8, r8)
     232:	46bd      	mov	sp, r7
     234:	b002      	add	sp, #8
     236:	bd80      	pop	{r7, pc}
     238:	e000e100 	.word	0xe000e100

0000023c <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
     23c:	b580      	push	{r7, lr}
     23e:	b084      	sub	sp, #16
     240:	af00      	add	r7, sp, #0
     242:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     244:	687b      	ldr	r3, [r7, #4]
     246:	681b      	ldr	r3, [r3, #0]
     248:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     24a:	68fb      	ldr	r3, [r7, #12]
     24c:	69db      	ldr	r3, [r3, #28]
     24e:	1e5a      	subs	r2, r3, #1
     250:	4193      	sbcs	r3, r2
     252:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
     254:	0018      	movs	r0, r3
     256:	46bd      	mov	sp, r7
     258:	b004      	add	sp, #16
     25a:	bd80      	pop	{r7, pc}

0000025c <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
     25c:	b580      	push	{r7, lr}
     25e:	b082      	sub	sp, #8
     260:	af00      	add	r7, sp, #0
     262:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     264:	687b      	ldr	r3, [r7, #4]
     266:	2201      	movs	r2, #1
     268:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     26a:	687b      	ldr	r3, [r7, #4]
     26c:	2200      	movs	r2, #0
     26e:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     270:	687b      	ldr	r3, [r7, #4]
     272:	2200      	movs	r2, #0
     274:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
     276:	687b      	ldr	r3, [r7, #4]
     278:	22c0      	movs	r2, #192	; 0xc0
     27a:	0392      	lsls	r2, r2, #14
     27c:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     27e:	687b      	ldr	r3, [r7, #4]
     280:	2200      	movs	r2, #0
     282:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
     284:	687b      	ldr	r3, [r7, #4]
     286:	2200      	movs	r2, #0
     288:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
     28a:	687b      	ldr	r3, [r7, #4]
     28c:	2201      	movs	r2, #1
     28e:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     290:	687b      	ldr	r3, [r7, #4]
     292:	2201      	movs	r2, #1
     294:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     296:	687b      	ldr	r3, [r7, #4]
     298:	2200      	movs	r2, #0
     29a:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     29c:	687b      	ldr	r3, [r7, #4]
     29e:	2224      	movs	r2, #36	; 0x24
     2a0:	2100      	movs	r1, #0
     2a2:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     2a4:	687b      	ldr	r3, [r7, #4]
     2a6:	3318      	adds	r3, #24
     2a8:	220c      	movs	r2, #12
     2aa:	2100      	movs	r1, #0
     2ac:	0018      	movs	r0, r3
     2ae:	4b0a      	ldr	r3, [pc, #40]	; (2d8 <spi_get_config_defaults+0x7c>)
     2b0:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
     2b2:	687b      	ldr	r3, [r7, #4]
     2b4:	4a09      	ldr	r2, [pc, #36]	; (2dc <spi_get_config_defaults+0x80>)
     2b6:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
     2b8:	687b      	ldr	r3, [r7, #4]
     2ba:	2200      	movs	r2, #0
     2bc:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
     2be:	687b      	ldr	r3, [r7, #4]
     2c0:	2200      	movs	r2, #0
     2c2:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
     2c4:	687b      	ldr	r3, [r7, #4]
     2c6:	2200      	movs	r2, #0
     2c8:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
     2ca:	687b      	ldr	r3, [r7, #4]
     2cc:	2200      	movs	r2, #0
     2ce:	635a      	str	r2, [r3, #52]	; 0x34

};
     2d0:	46c0      	nop			; (mov r8, r8)
     2d2:	46bd      	mov	sp, r7
     2d4:	b002      	add	sp, #8
     2d6:	bd80      	pop	{r7, pc}
     2d8:	0000397d 	.word	0x0000397d
     2dc:	000186a0 	.word	0x000186a0

000002e0 <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
     2e0:	b580      	push	{r7, lr}
     2e2:	b082      	sub	sp, #8
     2e4:	af00      	add	r7, sp, #0
     2e6:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
     2e8:	687b      	ldr	r3, [r7, #4]
     2ea:	220a      	movs	r2, #10
     2ec:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
     2ee:	687b      	ldr	r3, [r7, #4]
     2f0:	2200      	movs	r2, #0
     2f2:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
     2f4:	687b      	ldr	r3, [r7, #4]
     2f6:	2200      	movs	r2, #0
     2f8:	709a      	strb	r2, [r3, #2]
}
     2fa:	46c0      	nop			; (mov r8, r8)
     2fc:	46bd      	mov	sp, r7
     2fe:	b002      	add	sp, #8
     300:	bd80      	pop	{r7, pc}
	...

00000304 <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
     304:	b580      	push	{r7, lr}
     306:	b084      	sub	sp, #16
     308:	af00      	add	r7, sp, #0
     30a:	6078      	str	r0, [r7, #4]
     30c:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     30e:	683b      	ldr	r3, [r7, #0]
     310:	781a      	ldrb	r2, [r3, #0]
     312:	687b      	ldr	r3, [r7, #4]
     314:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
     316:	683b      	ldr	r3, [r7, #0]
     318:	785a      	ldrb	r2, [r3, #1]
     31a:	687b      	ldr	r3, [r7, #4]
     31c:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
     31e:	683b      	ldr	r3, [r7, #0]
     320:	789a      	ldrb	r2, [r3, #2]
     322:	687b      	ldr	r3, [r7, #4]
     324:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
     326:	230c      	movs	r3, #12
     328:	18fb      	adds	r3, r7, r3
     32a:	0018      	movs	r0, r3
     32c:	4b0b      	ldr	r3, [pc, #44]	; (35c <spi_attach_slave+0x58>)
     32e:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     330:	230c      	movs	r3, #12
     332:	18fb      	adds	r3, r7, r3
     334:	2201      	movs	r2, #1
     336:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     338:	687b      	ldr	r3, [r7, #4]
     33a:	781b      	ldrb	r3, [r3, #0]
     33c:	220c      	movs	r2, #12
     33e:	18ba      	adds	r2, r7, r2
     340:	0011      	movs	r1, r2
     342:	0018      	movs	r0, r3
     344:	4b06      	ldr	r3, [pc, #24]	; (360 <spi_attach_slave+0x5c>)
     346:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     348:	687b      	ldr	r3, [r7, #4]
     34a:	781b      	ldrb	r3, [r3, #0]
     34c:	2101      	movs	r1, #1
     34e:	0018      	movs	r0, r3
     350:	4b04      	ldr	r3, [pc, #16]	; (364 <spi_attach_slave+0x60>)
     352:	4798      	blx	r3
}
     354:	46c0      	nop			; (mov r8, r8)
     356:	46bd      	mov	sp, r7
     358:	b004      	add	sp, #16
     35a:	bd80      	pop	{r7, pc}
     35c:	00000199 	.word	0x00000199
     360:	00000e7d 	.word	0x00000e7d
     364:	000001bd 	.word	0x000001bd

00000368 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
     368:	b580      	push	{r7, lr}
     36a:	b084      	sub	sp, #16
     36c:	af00      	add	r7, sp, #0
     36e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     370:	687b      	ldr	r3, [r7, #4]
     372:	681b      	ldr	r3, [r3, #0]
     374:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     376:	687b      	ldr	r3, [r7, #4]
     378:	681b      	ldr	r3, [r3, #0]
     37a:	0018      	movs	r0, r3
     37c:	4b0b      	ldr	r3, [pc, #44]	; (3ac <spi_enable+0x44>)
     37e:	4798      	blx	r3
     380:	0003      	movs	r3, r0
     382:	0018      	movs	r0, r3
     384:	4b0a      	ldr	r3, [pc, #40]	; (3b0 <spi_enable+0x48>)
     386:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
     388:	46c0      	nop			; (mov r8, r8)
     38a:	687b      	ldr	r3, [r7, #4]
     38c:	0018      	movs	r0, r3
     38e:	4b09      	ldr	r3, [pc, #36]	; (3b4 <spi_enable+0x4c>)
     390:	4798      	blx	r3
     392:	1e03      	subs	r3, r0, #0
     394:	d1f9      	bne.n	38a <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     396:	68fb      	ldr	r3, [r7, #12]
     398:	681b      	ldr	r3, [r3, #0]
     39a:	2202      	movs	r2, #2
     39c:	431a      	orrs	r2, r3
     39e:	68fb      	ldr	r3, [r7, #12]
     3a0:	601a      	str	r2, [r3, #0]
}
     3a2:	46c0      	nop			; (mov r8, r8)
     3a4:	46bd      	mov	sp, r7
     3a6:	b004      	add	sp, #16
     3a8:	bd80      	pop	{r7, pc}
     3aa:	46c0      	nop			; (mov r8, r8)
     3ac:	0000279d 	.word	0x0000279d
     3b0:	00000211 	.word	0x00000211
     3b4:	0000023d 	.word	0x0000023d

000003b8 <spi169_init>:
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Initialize the SPI SERCOM for the 169 MHz module
 */
void spi169_init(void)
{
     3b8:	b580      	push	{r7, lr}
     3ba:	b090      	sub	sp, #64	; 0x40
     3bc:	af00      	add	r7, sp, #0
	if (spi169InitComp == true)
     3be:	4b24      	ldr	r3, [pc, #144]	; (450 <spi169_init+0x98>)
     3c0:	781b      	ldrb	r3, [r3, #0]
     3c2:	2b00      	cmp	r3, #0
     3c4:	d13f      	bne.n	446 <spi169_init+0x8e>
	struct spi_config spi169MasterConf;
	struct spi_slave_inst_config spi169SlaveConf;
	struct port_config pinConf;
	
	// get default configs for slave
	spi_slave_inst_get_config_defaults(&spi169SlaveConf);
     3c6:	1d3b      	adds	r3, r7, #4
     3c8:	0018      	movs	r0, r3
     3ca:	4b22      	ldr	r3, [pc, #136]	; (454 <spi169_init+0x9c>)
     3cc:	4798      	blx	r3
	// change configs as necessary
	spi169SlaveConf.ss_pin = SS169;
     3ce:	1d3b      	adds	r3, r7, #4
     3d0:	2211      	movs	r2, #17
     3d2:	701a      	strb	r2, [r3, #0]
	// attach the slave configs to the slave
	spi_attach_slave(&spi169Slave, &spi169SlaveConf);
     3d4:	1d3a      	adds	r2, r7, #4
     3d6:	4b20      	ldr	r3, [pc, #128]	; (458 <spi169_init+0xa0>)
     3d8:	0011      	movs	r1, r2
     3da:	0018      	movs	r0, r3
     3dc:	4b1f      	ldr	r3, [pc, #124]	; (45c <spi169_init+0xa4>)
     3de:	4798      	blx	r3
		
    // initialize the slave select pin
//	port_get_config_defaults(&pinConf);
    
    // get defaults for master config
	spi_get_config_defaults(&spi169MasterConf);
     3e0:	2308      	movs	r3, #8
     3e2:	18fb      	adds	r3, r7, r3
     3e4:	0018      	movs	r0, r3
     3e6:	4b1e      	ldr	r3, [pc, #120]	; (460 <spi169_init+0xa8>)
     3e8:	4798      	blx	r3
    
    spi169MasterConf.mux_setting = SPI169_PINXMUX;
     3ea:	2308      	movs	r3, #8
     3ec:	18fb      	adds	r3, r7, r3
     3ee:	228c      	movs	r2, #140	; 0x8c
     3f0:	0392      	lsls	r2, r2, #14
     3f2:	60da      	str	r2, [r3, #12]
    spi169MasterConf.pinmux_pad0 = MOSI169;
     3f4:	2308      	movs	r3, #8
     3f6:	18fb      	adds	r3, r7, r3
     3f8:	4a1a      	ldr	r2, [pc, #104]	; (464 <spi169_init+0xac>)
     3fa:	629a      	str	r2, [r3, #40]	; 0x28
    spi169MasterConf.pinmux_pad1 = PINMUX_UNUSED;
     3fc:	2308      	movs	r3, #8
     3fe:	18fb      	adds	r3, r7, r3
     400:	2201      	movs	r2, #1
     402:	4252      	negs	r2, r2
     404:	62da      	str	r2, [r3, #44]	; 0x2c
    spi169MasterConf.pinmux_pad2 = MISO169;
     406:	2308      	movs	r3, #8
     408:	18fb      	adds	r3, r7, r3
     40a:	4a17      	ldr	r2, [pc, #92]	; (468 <spi169_init+0xb0>)
     40c:	631a      	str	r2, [r3, #48]	; 0x30
    spi169MasterConf.pinmux_pad3 = SCK169;
     40e:	2308      	movs	r3, #8
     410:	18fb      	adds	r3, r7, r3
     412:	4a16      	ldr	r2, [pc, #88]	; (46c <spi169_init+0xb4>)
     414:	635a      	str	r2, [r3, #52]	; 0x34
	
	// clock source should always be GLCK0
	spi169MasterConf.generator_source = SPI169_CLK;
     416:	2308      	movs	r3, #8
     418:	18fb      	adds	r3, r7, r3
     41a:	2224      	movs	r2, #36	; 0x24
     41c:	2100      	movs	r1, #0
     41e:	5499      	strb	r1, [r3, r2]
	spi169MasterConf.mode_specific.master.baudrate = SPI169MAXCLK;
     420:	2308      	movs	r3, #8
     422:	18fb      	adds	r3, r7, r3
     424:	4a12      	ldr	r2, [pc, #72]	; (470 <spi169_init+0xb8>)
     426:	619a      	str	r2, [r3, #24]

	// enable the master
	spi_init(&spi169Master, SPI169, &spi169MasterConf);
     428:	2308      	movs	r3, #8
     42a:	18fa      	adds	r2, r7, r3
     42c:	4911      	ldr	r1, [pc, #68]	; (474 <spi169_init+0xbc>)
     42e:	4b12      	ldr	r3, [pc, #72]	; (478 <spi169_init+0xc0>)
     430:	0018      	movs	r0, r3
     432:	4b12      	ldr	r3, [pc, #72]	; (47c <spi169_init+0xc4>)
     434:	4798      	blx	r3
	spi_enable(&spi169Master);
     436:	4b10      	ldr	r3, [pc, #64]	; (478 <spi169_init+0xc0>)
     438:	0018      	movs	r0, r3
     43a:	4b11      	ldr	r3, [pc, #68]	; (480 <spi169_init+0xc8>)
     43c:	4798      	blx	r3


    
    spi169InitComp = true;
     43e:	4b04      	ldr	r3, [pc, #16]	; (450 <spi169_init+0x98>)
     440:	2201      	movs	r2, #1
     442:	701a      	strb	r2, [r3, #0]
     444:	e000      	b.n	448 <spi169_init+0x90>
		return;
     446:	46c0      	nop			; (mov r8, r8)
}
     448:	46bd      	mov	sp, r7
     44a:	b010      	add	sp, #64	; 0x40
     44c:	bd80      	pop	{r7, pc}
     44e:	46c0      	nop			; (mov r8, r8)
     450:	20000028 	.word	0x20000028
     454:	000002e1 	.word	0x000002e1
     458:	200000a4 	.word	0x200000a4
     45c:	00000305 	.word	0x00000305
     460:	0000025d 	.word	0x0000025d
     464:	00100002 	.word	0x00100002
     468:	00120002 	.word	0x00120002
     46c:	00130002 	.word	0x00130002
     470:	000f4240 	.word	0x000f4240
     474:	42000c00 	.word	0x42000c00
     478:	20000068 	.word	0x20000068
     47c:	00001751 	.word	0x00001751
     480:	00000369 	.word	0x00000369

00000484 <spi169_start_xfer>:
 * Return Values(s) : ASF general status code
 * Description      : Begins a SPI transfer with the 169 MHz module. Sends the
 *  starting address of the read/write and reads the status bits of the module.
 */
status_code_genare_t spi169_start_xfer(spiAddr169 paramAddr, xferDir169 dir)
{
     484:	b5b0      	push	{r4, r5, r7, lr}
     486:	b084      	sub	sp, #16
     488:	af00      	add	r7, sp, #0
     48a:	0002      	movs	r2, r0
     48c:	1dbb      	adds	r3, r7, #6
     48e:	801a      	strh	r2, [r3, #0]
     490:	1d7b      	adds	r3, r7, #5
     492:	1c0a      	adds	r2, r1, #0
     494:	701a      	strb	r2, [r3, #0]
    
    status_code_genare_t read_status;

    // set the upper nibble of the address to all ones
    paramAddr |= 0xF000;
     496:	1dbb      	adds	r3, r7, #6
     498:	881b      	ldrh	r3, [r3, #0]
     49a:	4a1f      	ldr	r2, [pc, #124]	; (518 <spi169_start_xfer+0x94>)
     49c:	4313      	orrs	r3, r2
     49e:	b29a      	uxth	r2, r3
     4a0:	1dbb      	adds	r3, r7, #6
     4a2:	801a      	strh	r2, [r3, #0]
    
    if(dir == READ)
     4a4:	1d7b      	adds	r3, r7, #5
     4a6:	781b      	ldrb	r3, [r3, #0]
     4a8:	2b00      	cmp	r3, #0
     4aa:	d106      	bne.n	4ba <spi169_start_xfer+0x36>
    {
        //clear the MSB of the address if it's a read
        paramAddr &= 0x7FFF;
     4ac:	1dbb      	adds	r3, r7, #6
     4ae:	881b      	ldrh	r3, [r3, #0]
     4b0:	045b      	lsls	r3, r3, #17
     4b2:	0c5b      	lsrs	r3, r3, #17
     4b4:	b29a      	uxth	r2, r3
     4b6:	1dbb      	adds	r3, r7, #6
     4b8:	801a      	strh	r2, [r3, #0]
    }        
    // else leave it unchanged, because the MSB = 1 if it's a write
    
    // swap the address bytes so the most significant byte is transferred first
    paramAddr = ((paramAddr >> 8) & 0x00FF) | (paramAddr << 8);
     4ba:	1dbb      	adds	r3, r7, #6
     4bc:	881b      	ldrh	r3, [r3, #0]
     4be:	0a1b      	lsrs	r3, r3, #8
     4c0:	b29b      	uxth	r3, r3
     4c2:	b21a      	sxth	r2, r3
     4c4:	1dbb      	adds	r3, r7, #6
     4c6:	881b      	ldrh	r3, [r3, #0]
     4c8:	021b      	lsls	r3, r3, #8
     4ca:	b21b      	sxth	r3, r3
     4cc:	4313      	orrs	r3, r2
     4ce:	b21b      	sxth	r3, r3
     4d0:	b29a      	uxth	r2, r3
     4d2:	1dbb      	adds	r3, r7, #6
     4d4:	801a      	strh	r2, [r3, #0]
    
    do{
        // select the slave
        read_status = spi_select_slave(&spi169Master, &spi169Slave, true);
     4d6:	230f      	movs	r3, #15
     4d8:	18fc      	adds	r4, r7, r3
     4da:	4910      	ldr	r1, [pc, #64]	; (51c <spi169_start_xfer+0x98>)
     4dc:	4b10      	ldr	r3, [pc, #64]	; (520 <spi169_start_xfer+0x9c>)
     4de:	2201      	movs	r2, #1
     4e0:	0018      	movs	r0, r3
     4e2:	4b10      	ldr	r3, [pc, #64]	; (524 <spi169_start_xfer+0xa0>)
     4e4:	4798      	blx	r3
     4e6:	0003      	movs	r3, r0
     4e8:	7023      	strb	r3, [r4, #0]
    }while(read_status == STATUS_BUSY);
     4ea:	230f      	movs	r3, #15
     4ec:	18fb      	adds	r3, r7, r3
     4ee:	781b      	ldrb	r3, [r3, #0]
     4f0:	2b05      	cmp	r3, #5
     4f2:	d0f0      	beq.n	4d6 <spi169_start_xfer+0x52>
    
    /* perform a SPI transceive (write AND read). Write the param address and
     * read the status bits from the module */
    read_status = spi_transceive_buffer_wait(&spi169Master, (uint8_t*) &paramAddr, 
     4f4:	230f      	movs	r3, #15
     4f6:	18fc      	adds	r4, r7, r3
     4f8:	4a0b      	ldr	r2, [pc, #44]	; (528 <spi169_start_xfer+0xa4>)
     4fa:	1db9      	adds	r1, r7, #6
     4fc:	4808      	ldr	r0, [pc, #32]	; (520 <spi169_start_xfer+0x9c>)
     4fe:	2302      	movs	r3, #2
     500:	4d0a      	ldr	r5, [pc, #40]	; (52c <spi169_start_xfer+0xa8>)
     502:	47a8      	blx	r5
     504:	0003      	movs	r3, r0
     506:	7023      	strb	r3, [r4, #0]
                    (uint8_t*) &spi169_status_bits, 2);
    
    return read_status;
     508:	230f      	movs	r3, #15
     50a:	18fb      	adds	r3, r7, r3
     50c:	781b      	ldrb	r3, [r3, #0]
}
     50e:	0018      	movs	r0, r3
     510:	46bd      	mov	sp, r7
     512:	b004      	add	sp, #16
     514:	bdb0      	pop	{r4, r5, r7, pc}
     516:	46c0      	nop			; (mov r8, r8)
     518:	fffff000 	.word	0xfffff000
     51c:	200000a4 	.word	0x200000a4
     520:	20000068 	.word	0x20000068
     524:	00001ab1 	.word	0x00001ab1
     528:	2000002a 	.word	0x2000002a
     52c:	00001ec5 	.word	0x00001ec5

00000530 <spi169_stop_xfer>:
 * Parameters       : void
 * Return Values(s) : ASF general status code
 * Description      : Stops a transfer, i.e. releases slave select.
 */
status_code_genare_t spi169_stop_xfer(void)
{
     530:	b580      	push	{r7, lr}
     532:	af00      	add	r7, sp, #0
    // deselect slave
    return spi_select_slave(&spi169Master, &spi169Slave, false);
     534:	4904      	ldr	r1, [pc, #16]	; (548 <spi169_stop_xfer+0x18>)
     536:	4b05      	ldr	r3, [pc, #20]	; (54c <spi169_stop_xfer+0x1c>)
     538:	2200      	movs	r2, #0
     53a:	0018      	movs	r0, r3
     53c:	4b04      	ldr	r3, [pc, #16]	; (550 <spi169_stop_xfer+0x20>)
     53e:	4798      	blx	r3
     540:	0003      	movs	r3, r0
}
     542:	0018      	movs	r0, r3
     544:	46bd      	mov	sp, r7
     546:	bd80      	pop	{r7, pc}
     548:	200000a4 	.word	0x200000a4
     54c:	20000068 	.word	0x20000068
     550:	00001ab1 	.word	0x00001ab1

00000554 <spi169_read>:
 * Description      : Reads a number of bytes specified by amount_bytes into
 *  read_buff. Used with spi169_start_xfer and spi169_stop_xfer().
 */
status_code_genare_t spi169_read(uint8_t* read_buff, \
    uint16_t amount_bytes)
{
     554:	b5b0      	push	{r4, r5, r7, lr}
     556:	b084      	sub	sp, #16
     558:	af00      	add	r7, sp, #0
     55a:	6078      	str	r0, [r7, #4]
     55c:	000a      	movs	r2, r1
     55e:	1cbb      	adds	r3, r7, #2
     560:	801a      	strh	r2, [r3, #0]
    status_code_genare_t read_status;
    
    // data read
    read_status = spi_read_buffer_wait(&spi169Master, \
     562:	230f      	movs	r3, #15
     564:	18fc      	adds	r4, r7, r3
     566:	1cbb      	adds	r3, r7, #2
     568:	881a      	ldrh	r2, [r3, #0]
     56a:	6879      	ldr	r1, [r7, #4]
     56c:	4806      	ldr	r0, [pc, #24]	; (588 <spi169_read+0x34>)
     56e:	2300      	movs	r3, #0
     570:	4d06      	ldr	r5, [pc, #24]	; (58c <spi169_read+0x38>)
     572:	47a8      	blx	r5
     574:	0003      	movs	r3, r0
     576:	7023      	strb	r3, [r4, #0]
                    read_buff, amount_bytes, 0x0000);
    
    return read_status;
     578:	230f      	movs	r3, #15
     57a:	18fb      	adds	r3, r7, r3
     57c:	781b      	ldrb	r3, [r3, #0]
}
     57e:	0018      	movs	r0, r3
     580:	46bd      	mov	sp, r7
     582:	b004      	add	sp, #16
     584:	bdb0      	pop	{r4, r5, r7, pc}
     586:	46c0      	nop			; (mov r8, r8)
     588:	20000068 	.word	0x20000068
     58c:	000018f5 	.word	0x000018f5

00000590 <spi169_rd8>:
 * Parameters       : read_addr (address to read from)
 * Return Values(s) : a byte
 * Description      : Reads a single byte from the 169 MHz module at read_addr.
 */
uint8_t spi169_rd8(spiAddr169 read_addr)
{
     590:	b580      	push	{r7, lr}
     592:	b084      	sub	sp, #16
     594:	af00      	add	r7, sp, #0
     596:	0002      	movs	r2, r0
     598:	1dbb      	adds	r3, r7, #6
     59a:	801a      	strh	r2, [r3, #0]
    uint8_t read_byte = 0;
     59c:	230f      	movs	r3, #15
     59e:	18fb      	adds	r3, r7, r3
     5a0:	2200      	movs	r2, #0
     5a2:	701a      	strb	r2, [r3, #0]
    
    spi169_start_xfer(read_addr, READ);
     5a4:	1dbb      	adds	r3, r7, #6
     5a6:	881b      	ldrh	r3, [r3, #0]
     5a8:	2100      	movs	r1, #0
     5aa:	0018      	movs	r0, r3
     5ac:	4b08      	ldr	r3, [pc, #32]	; (5d0 <spi169_rd8+0x40>)
     5ae:	4798      	blx	r3
    
    // read one byte
    spi169_read(&read_byte, 1);
     5b0:	230f      	movs	r3, #15
     5b2:	18fb      	adds	r3, r7, r3
     5b4:	2101      	movs	r1, #1
     5b6:	0018      	movs	r0, r3
     5b8:	4b06      	ldr	r3, [pc, #24]	; (5d4 <spi169_rd8+0x44>)
     5ba:	4798      	blx	r3
    
    spi169_stop_xfer();
     5bc:	4b06      	ldr	r3, [pc, #24]	; (5d8 <spi169_rd8+0x48>)
     5be:	4798      	blx	r3
    
    return read_byte;
     5c0:	230f      	movs	r3, #15
     5c2:	18fb      	adds	r3, r7, r3
     5c4:	781b      	ldrb	r3, [r3, #0]
}
     5c6:	0018      	movs	r0, r3
     5c8:	46bd      	mov	sp, r7
     5ca:	b004      	add	sp, #16
     5cc:	bd80      	pop	{r7, pc}
     5ce:	46c0      	nop			; (mov r8, r8)
     5d0:	00000485 	.word	0x00000485
     5d4:	00000555 	.word	0x00000555
     5d8:	00000531 	.word	0x00000531

000005dc <spi169_write>:
 * Description      : Writes a number of bytes specified by amount_bytes to
 *  the 169 MHz module. Used with spi169_start_xfer and spi169_stop_xfer().
 */
status_code_genare_t spi169_write(uint8_t* wrt_buff, \
    uint16_t amount_bytes)
{
     5dc:	b590      	push	{r4, r7, lr}
     5de:	b085      	sub	sp, #20
     5e0:	af00      	add	r7, sp, #0
     5e2:	6078      	str	r0, [r7, #4]
     5e4:	000a      	movs	r2, r1
     5e6:	1cbb      	adds	r3, r7, #2
     5e8:	801a      	strh	r2, [r3, #0]
    status_code_genare_t wrt_status;
    
    // write to the LCD
    wrt_status = spi_write_buffer_wait(&spi169Master, \
     5ea:	230f      	movs	r3, #15
     5ec:	18fc      	adds	r4, r7, r3
     5ee:	1cbb      	adds	r3, r7, #2
     5f0:	881a      	ldrh	r2, [r3, #0]
     5f2:	6879      	ldr	r1, [r7, #4]
     5f4:	4b06      	ldr	r3, [pc, #24]	; (610 <spi169_write+0x34>)
     5f6:	0018      	movs	r0, r3
     5f8:	4b06      	ldr	r3, [pc, #24]	; (614 <spi169_write+0x38>)
     5fa:	4798      	blx	r3
     5fc:	0003      	movs	r3, r0
     5fe:	7023      	strb	r3, [r4, #0]
                        wrt_buff, amount_bytes);
    
    return wrt_status;
     600:	230f      	movs	r3, #15
     602:	18fb      	adds	r3, r7, r3
     604:	781b      	ldrb	r3, [r3, #0]
}
     606:	0018      	movs	r0, r3
     608:	46bd      	mov	sp, r7
     60a:	b005      	add	sp, #20
     60c:	bd90      	pop	{r4, r7, pc}
     60e:	46c0      	nop			; (mov r8, r8)
     610:	20000068 	.word	0x20000068
     614:	00001ba1 	.word	0x00001ba1

00000618 <spi169_wr8>:
 * Parameters       : wrt_addr (address to write to), wrt_byte
 * Return Values(s) : ASF general status code
 * Description      : Writes a single byte to the 169 MHz module at wrt_addr.
 */
status_code_genare_t spi169_wr8(spiAddr169 wrt_addr, uint8_t wrt_byte)
{
     618:	b590      	push	{r4, r7, lr}
     61a:	b085      	sub	sp, #20
     61c:	af00      	add	r7, sp, #0
     61e:	0002      	movs	r2, r0
     620:	1dbb      	adds	r3, r7, #6
     622:	801a      	strh	r2, [r3, #0]
     624:	1d7b      	adds	r3, r7, #5
     626:	1c0a      	adds	r2, r1, #0
     628:	701a      	strb	r2, [r3, #0]
    status_code_genare_t status_result;
    
    spi169_start_xfer(wrt_addr, WRT);
     62a:	1dbb      	adds	r3, r7, #6
     62c:	881b      	ldrh	r3, [r3, #0]
     62e:	2101      	movs	r1, #1
     630:	0018      	movs	r0, r3
     632:	4b0a      	ldr	r3, [pc, #40]	; (65c <spi169_wr8+0x44>)
     634:	4798      	blx	r3
    
    // specify the buffer length to be one byte
    status_result = spi169_write(&wrt_byte, 1);
     636:	230f      	movs	r3, #15
     638:	18fc      	adds	r4, r7, r3
     63a:	1d7b      	adds	r3, r7, #5
     63c:	2101      	movs	r1, #1
     63e:	0018      	movs	r0, r3
     640:	4b07      	ldr	r3, [pc, #28]	; (660 <spi169_wr8+0x48>)
     642:	4798      	blx	r3
     644:	0003      	movs	r3, r0
     646:	7023      	strb	r3, [r4, #0]
    
    spi169_stop_xfer();
     648:	4b06      	ldr	r3, [pc, #24]	; (664 <spi169_wr8+0x4c>)
     64a:	4798      	blx	r3
    
    return status_result;
     64c:	230f      	movs	r3, #15
     64e:	18fb      	adds	r3, r7, r3
     650:	781b      	ldrb	r3, [r3, #0]
}
     652:	0018      	movs	r0, r3
     654:	46bd      	mov	sp, r7
     656:	b005      	add	sp, #20
     658:	bd90      	pop	{r4, r7, pc}
     65a:	46c0      	nop			; (mov r8, r8)
     65c:	00000485 	.word	0x00000485
     660:	000005dd 	.word	0x000005dd
     664:	00000531 	.word	0x00000531

00000668 <spi169_autorange>:
 * Return Values(s) : void
 * Description      : Performs autoranging on the AX5043 PLL. See
 *  pg13 of the AX043 programmer's manual for more information.
 */
void spi169_autorange(void)
{
     668:	b580      	push	{r7, lr}
     66a:	af00      	add	r7, sp, #0
    spi169_wr8(AX5043_PLLRANGINGA, 0xFF);
     66c:	21ff      	movs	r1, #255	; 0xff
     66e:	2033      	movs	r0, #51	; 0x33
     670:	4b06      	ldr	r3, [pc, #24]	; (68c <spi169_autorange+0x24>)
     672:	4798      	blx	r3
    
    while(spi169_rd8(AX5043_PLLRANGINGA) & 0x10);   
     674:	46c0      	nop			; (mov r8, r8)
     676:	2033      	movs	r0, #51	; 0x33
     678:	4b05      	ldr	r3, [pc, #20]	; (690 <spi169_autorange+0x28>)
     67a:	4798      	blx	r3
     67c:	0003      	movs	r3, r0
     67e:	001a      	movs	r2, r3
     680:	2310      	movs	r3, #16
     682:	4013      	ands	r3, r2
     684:	d1f7      	bne.n	676 <spi169_autorange+0xe>
    
}
     686:	46c0      	nop			; (mov r8, r8)
     688:	46bd      	mov	sp, r7
     68a:	bd80      	pop	{r7, pc}
     68c:	00000619 	.word	0x00000619
     690:	00000591 	.word	0x00000591

00000694 <spi169_tx_init>:
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Initializes a 169 MHz module for transmitting.
 */
void spi169_tx_init(void)
{
     694:	b580      	push	{r7, lr}
     696:	af00      	add	r7, sp, #0
    // set 169 MHz module to standby power mode
    spi169_wr8(AX5043_PWRMODE, 0x60 | AX5043_STANDBY);
     698:	2165      	movs	r1, #101	; 0x65
     69a:	2002      	movs	r0, #2
     69c:	4bfd      	ldr	r3, [pc, #1012]	; (a94 <spi169_tx_init+0x400>)
     69e:	4798      	blx	r3
    delay_ms(100);
     6a0:	2064      	movs	r0, #100	; 0x64
     6a2:	4bfd      	ldr	r3, [pc, #1012]	; (a98 <spi169_tx_init+0x404>)
     6a4:	4798      	blx	r3
    
    // register settings generated by Radiolab software
    spi169_wr8(AX5043_MODULATION, 0x08);
     6a6:	2108      	movs	r1, #8
     6a8:	2010      	movs	r0, #16
     6aa:	4bfa      	ldr	r3, [pc, #1000]	; (a94 <spi169_tx_init+0x400>)
     6ac:	4798      	blx	r3
    spi169_wr8(AX5043_ENCODING, 0x00);
     6ae:	2100      	movs	r1, #0
     6b0:	2011      	movs	r0, #17
     6b2:	4bf8      	ldr	r3, [pc, #992]	; (a94 <spi169_tx_init+0x400>)
     6b4:	4798      	blx	r3
    spi169_wr8(AX5043_FRAMING, 0x06);
     6b6:	2106      	movs	r1, #6
     6b8:	2012      	movs	r0, #18
     6ba:	4bf6      	ldr	r3, [pc, #984]	; (a94 <spi169_tx_init+0x400>)
     6bc:	4798      	blx	r3
    spi169_wr8(AX5043_PINFUNCSYSCLK, 0x02);
     6be:	2102      	movs	r1, #2
     6c0:	2021      	movs	r0, #33	; 0x21
     6c2:	4bf4      	ldr	r3, [pc, #976]	; (a94 <spi169_tx_init+0x400>)
     6c4:	4798      	blx	r3
    spi169_wr8(AX5043_PINFUNCDCLK, 0x02);
     6c6:	2102      	movs	r1, #2
     6c8:	2022      	movs	r0, #34	; 0x22
     6ca:	4bf2      	ldr	r3, [pc, #968]	; (a94 <spi169_tx_init+0x400>)
     6cc:	4798      	blx	r3
    spi169_wr8(AX5043_PINFUNCDATA, 0x02);
     6ce:	2102      	movs	r1, #2
     6d0:	2023      	movs	r0, #35	; 0x23
     6d2:	4bf0      	ldr	r3, [pc, #960]	; (a94 <spi169_tx_init+0x400>)
     6d4:	4798      	blx	r3
    spi169_wr8(AX5043_PINFUNCANTSEL, 0x02);
     6d6:	2102      	movs	r1, #2
     6d8:	2025      	movs	r0, #37	; 0x25
     6da:	4bee      	ldr	r3, [pc, #952]	; (a94 <spi169_tx_init+0x400>)
     6dc:	4798      	blx	r3
    spi169_wr8(AX5043_PINFUNCPWRAMP, 0x02);
     6de:	2102      	movs	r1, #2
     6e0:	2026      	movs	r0, #38	; 0x26
     6e2:	4bec      	ldr	r3, [pc, #944]	; (a94 <spi169_tx_init+0x400>)
     6e4:	4798      	blx	r3
    spi169_wr8(AX5043_WAKEUPXOEARLY, 0x01);
     6e6:	2101      	movs	r1, #1
     6e8:	206e      	movs	r0, #110	; 0x6e
     6ea:	4bea      	ldr	r3, [pc, #936]	; (a94 <spi169_tx_init+0x400>)
     6ec:	4798      	blx	r3
    spi169_wr8(AX5043_IFFREQ1, 0x06);
     6ee:	2380      	movs	r3, #128	; 0x80
     6f0:	005b      	lsls	r3, r3, #1
     6f2:	2106      	movs	r1, #6
     6f4:	0018      	movs	r0, r3
     6f6:	4be7      	ldr	r3, [pc, #924]	; (a94 <spi169_tx_init+0x400>)
     6f8:	4798      	blx	r3
    spi169_wr8(AX5043_IFFREQ0, 0x66);
     6fa:	2302      	movs	r3, #2
     6fc:	33ff      	adds	r3, #255	; 0xff
     6fe:	2166      	movs	r1, #102	; 0x66
     700:	0018      	movs	r0, r3
     702:	4be4      	ldr	r3, [pc, #912]	; (a94 <spi169_tx_init+0x400>)
     704:	4798      	blx	r3
    spi169_wr8(AX5043_DECIMATION, 0x05);
     706:	2381      	movs	r3, #129	; 0x81
     708:	005b      	lsls	r3, r3, #1
     70a:	2105      	movs	r1, #5
     70c:	0018      	movs	r0, r3
     70e:	4be1      	ldr	r3, [pc, #900]	; (a94 <spi169_tx_init+0x400>)
     710:	4798      	blx	r3
    spi169_wr8(AX5043_RXDATARATE2, 0x05);
     712:	2304      	movs	r3, #4
     714:	33ff      	adds	r3, #255	; 0xff
     716:	2105      	movs	r1, #5
     718:	0018      	movs	r0, r3
     71a:	4bde      	ldr	r3, [pc, #888]	; (a94 <spi169_tx_init+0x400>)
     71c:	4798      	blx	r3
    spi169_wr8(AX5043_RXDATARATE1, 0x35);
     71e:	2382      	movs	r3, #130	; 0x82
     720:	005b      	lsls	r3, r3, #1
     722:	2135      	movs	r1, #53	; 0x35
     724:	0018      	movs	r0, r3
     726:	4bdb      	ldr	r3, [pc, #876]	; (a94 <spi169_tx_init+0x400>)
     728:	4798      	blx	r3
    spi169_wr8(AX5043_RXDATARATE0, 0x55);
     72a:	2306      	movs	r3, #6
     72c:	33ff      	adds	r3, #255	; 0xff
     72e:	2155      	movs	r1, #85	; 0x55
     730:	0018      	movs	r0, r3
     732:	4bd8      	ldr	r3, [pc, #864]	; (a94 <spi169_tx_init+0x400>)
     734:	4798      	blx	r3
    spi169_wr8(AX5043_MAXDROFFSET2, 0x00);
     736:	2383      	movs	r3, #131	; 0x83
     738:	005b      	lsls	r3, r3, #1
     73a:	2100      	movs	r1, #0
     73c:	0018      	movs	r0, r3
     73e:	4bd5      	ldr	r3, [pc, #852]	; (a94 <spi169_tx_init+0x400>)
     740:	4798      	blx	r3
    spi169_wr8(AX5043_MAXDROFFSET1, 0x00);
     742:	2308      	movs	r3, #8
     744:	33ff      	adds	r3, #255	; 0xff
     746:	2100      	movs	r1, #0
     748:	0018      	movs	r0, r3
     74a:	4bd2      	ldr	r3, [pc, #840]	; (a94 <spi169_tx_init+0x400>)
     74c:	4798      	blx	r3
    spi169_wr8(AX5043_MAXDROFFSET0, 0x00);
     74e:	2384      	movs	r3, #132	; 0x84
     750:	005b      	lsls	r3, r3, #1
     752:	2100      	movs	r1, #0
     754:	0018      	movs	r0, r3
     756:	4bcf      	ldr	r3, [pc, #828]	; (a94 <spi169_tx_init+0x400>)
     758:	4798      	blx	r3
    spi169_wr8(AX5043_MAXRFOFFSET2, 0x80);
     75a:	230a      	movs	r3, #10
     75c:	33ff      	adds	r3, #255	; 0xff
     75e:	2180      	movs	r1, #128	; 0x80
     760:	0018      	movs	r0, r3
     762:	4bcc      	ldr	r3, [pc, #816]	; (a94 <spi169_tx_init+0x400>)
     764:	4798      	blx	r3
    spi169_wr8(AX5043_MAXRFOFFSET1, 0x29);
     766:	2385      	movs	r3, #133	; 0x85
     768:	005b      	lsls	r3, r3, #1
     76a:	2129      	movs	r1, #41	; 0x29
     76c:	0018      	movs	r0, r3
     76e:	4bc9      	ldr	r3, [pc, #804]	; (a94 <spi169_tx_init+0x400>)
     770:	4798      	blx	r3
    spi169_wr8(AX5043_MAXRFOFFSET0, 0x89);
     772:	230c      	movs	r3, #12
     774:	33ff      	adds	r3, #255	; 0xff
     776:	2189      	movs	r1, #137	; 0x89
     778:	0018      	movs	r0, r3
     77a:	4bc6      	ldr	r3, [pc, #792]	; (a94 <spi169_tx_init+0x400>)
     77c:	4798      	blx	r3
    spi169_wr8(AX5043_FSKDMAX1, 0x22);
     77e:	2386      	movs	r3, #134	; 0x86
     780:	005b      	lsls	r3, r3, #1
     782:	2122      	movs	r1, #34	; 0x22
     784:	0018      	movs	r0, r3
     786:	4bc3      	ldr	r3, [pc, #780]	; (a94 <spi169_tx_init+0x400>)
     788:	4798      	blx	r3
    spi169_wr8(AX5043_FSKDMAX0, 0xC0);
     78a:	230e      	movs	r3, #14
     78c:	33ff      	adds	r3, #255	; 0xff
     78e:	21c0      	movs	r1, #192	; 0xc0
     790:	0018      	movs	r0, r3
     792:	4bc0      	ldr	r3, [pc, #768]	; (a94 <spi169_tx_init+0x400>)
     794:	4798      	blx	r3
    spi169_wr8(AX5043_FSKDMIN1, 0xDD);
     796:	2387      	movs	r3, #135	; 0x87
     798:	005b      	lsls	r3, r3, #1
     79a:	21dd      	movs	r1, #221	; 0xdd
     79c:	0018      	movs	r0, r3
     79e:	4bbd      	ldr	r3, [pc, #756]	; (a94 <spi169_tx_init+0x400>)
     7a0:	4798      	blx	r3
    spi169_wr8(AX5043_FSKDMIN0, 0x40);
     7a2:	2310      	movs	r3, #16
     7a4:	33ff      	adds	r3, #255	; 0xff
     7a6:	2140      	movs	r1, #64	; 0x40
     7a8:	0018      	movs	r0, r3
     7aa:	4bba      	ldr	r3, [pc, #744]	; (a94 <spi169_tx_init+0x400>)
     7ac:	4798      	blx	r3
    spi169_wr8(AX5043_AMPLFILTER, 0x00);
     7ae:	2316      	movs	r3, #22
     7b0:	33ff      	adds	r3, #255	; 0xff
     7b2:	2100      	movs	r1, #0
     7b4:	0018      	movs	r0, r3
     7b6:	4bb7      	ldr	r3, [pc, #732]	; (a94 <spi169_tx_init+0x400>)
     7b8:	4798      	blx	r3
    spi169_wr8(AX5043_RXPARAMSETS, 0xF4);
     7ba:	2318      	movs	r3, #24
     7bc:	33ff      	adds	r3, #255	; 0xff
     7be:	21f4      	movs	r1, #244	; 0xf4
     7c0:	0018      	movs	r0, r3
     7c2:	4bb4      	ldr	r3, [pc, #720]	; (a94 <spi169_tx_init+0x400>)
     7c4:	4798      	blx	r3
    spi169_wr8(AX5043_AGCGAIN0, 0xE8);
     7c6:	2390      	movs	r3, #144	; 0x90
     7c8:	005b      	lsls	r3, r3, #1
     7ca:	21e8      	movs	r1, #232	; 0xe8
     7cc:	0018      	movs	r0, r3
     7ce:	4bb1      	ldr	r3, [pc, #708]	; (a94 <spi169_tx_init+0x400>)
     7d0:	4798      	blx	r3
    spi169_wr8(AX5043_AGCTARGET0, 0x84);
     7d2:	2322      	movs	r3, #34	; 0x22
     7d4:	33ff      	adds	r3, #255	; 0xff
     7d6:	2184      	movs	r1, #132	; 0x84
     7d8:	0018      	movs	r0, r3
     7da:	4bae      	ldr	r3, [pc, #696]	; (a94 <spi169_tx_init+0x400>)
     7dc:	4798      	blx	r3
    spi169_wr8(AX5043_TIMEGAIN0, 0xAD);
     7de:	2392      	movs	r3, #146	; 0x92
     7e0:	005b      	lsls	r3, r3, #1
     7e2:	21ad      	movs	r1, #173	; 0xad
     7e4:	0018      	movs	r0, r3
     7e6:	4bab      	ldr	r3, [pc, #684]	; (a94 <spi169_tx_init+0x400>)
     7e8:	4798      	blx	r3
    spi169_wr8(AX5043_DRGAIN0, 0xA7);
     7ea:	2326      	movs	r3, #38	; 0x26
     7ec:	33ff      	adds	r3, #255	; 0xff
     7ee:	21a7      	movs	r1, #167	; 0xa7
     7f0:	0018      	movs	r0, r3
     7f2:	4ba8      	ldr	r3, [pc, #672]	; (a94 <spi169_tx_init+0x400>)
     7f4:	4798      	blx	r3
    spi169_wr8(AX5043_PHASEGAIN0, 0xC3);
     7f6:	2393      	movs	r3, #147	; 0x93
     7f8:	005b      	lsls	r3, r3, #1
     7fa:	21c3      	movs	r1, #195	; 0xc3
     7fc:	0018      	movs	r0, r3
     7fe:	4ba5      	ldr	r3, [pc, #660]	; (a94 <spi169_tx_init+0x400>)
     800:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINA0, 0x0F);
     802:	2328      	movs	r3, #40	; 0x28
     804:	33ff      	adds	r3, #255	; 0xff
     806:	210f      	movs	r1, #15
     808:	0018      	movs	r0, r3
     80a:	4ba2      	ldr	r3, [pc, #648]	; (a94 <spi169_tx_init+0x400>)
     80c:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINB0, 0x1F);
     80e:	2394      	movs	r3, #148	; 0x94
     810:	005b      	lsls	r3, r3, #1
     812:	211f      	movs	r1, #31
     814:	0018      	movs	r0, r3
     816:	4b9f      	ldr	r3, [pc, #636]	; (a94 <spi169_tx_init+0x400>)
     818:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINC0, 0x0A);
     81a:	232a      	movs	r3, #42	; 0x2a
     81c:	33ff      	adds	r3, #255	; 0xff
     81e:	210a      	movs	r1, #10
     820:	0018      	movs	r0, r3
     822:	4b9c      	ldr	r3, [pc, #624]	; (a94 <spi169_tx_init+0x400>)
     824:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAIND0, 0x0A);
     826:	2395      	movs	r3, #149	; 0x95
     828:	005b      	lsls	r3, r3, #1
     82a:	210a      	movs	r1, #10
     82c:	0018      	movs	r0, r3
     82e:	4b99      	ldr	r3, [pc, #612]	; (a94 <spi169_tx_init+0x400>)
     830:	4798      	blx	r3
    spi169_wr8(AX5043_AMPLGAIN0, 0x06);
     832:	232c      	movs	r3, #44	; 0x2c
     834:	33ff      	adds	r3, #255	; 0xff
     836:	2106      	movs	r1, #6
     838:	0018      	movs	r0, r3
     83a:	4b96      	ldr	r3, [pc, #600]	; (a94 <spi169_tx_init+0x400>)
     83c:	4798      	blx	r3
    spi169_wr8(AX5043_FREQDEV10, 0x00);
     83e:	2396      	movs	r3, #150	; 0x96
     840:	005b      	lsls	r3, r3, #1
     842:	2100      	movs	r1, #0
     844:	0018      	movs	r0, r3
     846:	4b93      	ldr	r3, [pc, #588]	; (a94 <spi169_tx_init+0x400>)
     848:	4798      	blx	r3
    spi169_wr8(AX5043_FREQDEV00, 0x00);
     84a:	232e      	movs	r3, #46	; 0x2e
     84c:	33ff      	adds	r3, #255	; 0xff
     84e:	2100      	movs	r1, #0
     850:	0018      	movs	r0, r3
     852:	4b90      	ldr	r3, [pc, #576]	; (a94 <spi169_tx_init+0x400>)
     854:	4798      	blx	r3
    spi169_wr8(AX5043_BBOFFSRES0, 0x00);
     856:	2330      	movs	r3, #48	; 0x30
     858:	33ff      	adds	r3, #255	; 0xff
     85a:	2100      	movs	r1, #0
     85c:	0018      	movs	r0, r3
     85e:	4b8d      	ldr	r3, [pc, #564]	; (a94 <spi169_tx_init+0x400>)
     860:	4798      	blx	r3
    spi169_wr8(AX5043_AGCGAIN1, 0xE8);
     862:	2398      	movs	r3, #152	; 0x98
     864:	005b      	lsls	r3, r3, #1
     866:	21e8      	movs	r1, #232	; 0xe8
     868:	0018      	movs	r0, r3
     86a:	4b8a      	ldr	r3, [pc, #552]	; (a94 <spi169_tx_init+0x400>)
     86c:	4798      	blx	r3
    spi169_wr8(AX5043_AGCTARGET1, 0x84);
     86e:	2332      	movs	r3, #50	; 0x32
     870:	33ff      	adds	r3, #255	; 0xff
     872:	2184      	movs	r1, #132	; 0x84
     874:	0018      	movs	r0, r3
     876:	4b87      	ldr	r3, [pc, #540]	; (a94 <spi169_tx_init+0x400>)
     878:	4798      	blx	r3
    spi169_wr8(AX5043_AGCAHYST1, 0x00);
     87a:	2399      	movs	r3, #153	; 0x99
     87c:	005b      	lsls	r3, r3, #1
     87e:	2100      	movs	r1, #0
     880:	0018      	movs	r0, r3
     882:	4b84      	ldr	r3, [pc, #528]	; (a94 <spi169_tx_init+0x400>)
     884:	4798      	blx	r3
    spi169_wr8(AX5043_AGCMINMAX1, 0x00);
     886:	2334      	movs	r3, #52	; 0x34
     888:	33ff      	adds	r3, #255	; 0xff
     88a:	2100      	movs	r1, #0
     88c:	0018      	movs	r0, r3
     88e:	4b81      	ldr	r3, [pc, #516]	; (a94 <spi169_tx_init+0x400>)
     890:	4798      	blx	r3
    spi169_wr8(AX5043_TIMEGAIN1, 0xAB);
     892:	239a      	movs	r3, #154	; 0x9a
     894:	005b      	lsls	r3, r3, #1
     896:	21ab      	movs	r1, #171	; 0xab
     898:	0018      	movs	r0, r3
     89a:	4b7e      	ldr	r3, [pc, #504]	; (a94 <spi169_tx_init+0x400>)
     89c:	4798      	blx	r3
    spi169_wr8(AX5043_DRGAIN1, 0xA6);
     89e:	2336      	movs	r3, #54	; 0x36
     8a0:	33ff      	adds	r3, #255	; 0xff
     8a2:	21a6      	movs	r1, #166	; 0xa6
     8a4:	0018      	movs	r0, r3
     8a6:	4b7b      	ldr	r3, [pc, #492]	; (a94 <spi169_tx_init+0x400>)
     8a8:	4798      	blx	r3
    spi169_wr8(AX5043_PHASEGAIN1, 0xC3);
     8aa:	239b      	movs	r3, #155	; 0x9b
     8ac:	005b      	lsls	r3, r3, #1
     8ae:	21c3      	movs	r1, #195	; 0xc3
     8b0:	0018      	movs	r0, r3
     8b2:	4b78      	ldr	r3, [pc, #480]	; (a94 <spi169_tx_init+0x400>)
     8b4:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINA1, 0x0F);
     8b6:	2338      	movs	r3, #56	; 0x38
     8b8:	33ff      	adds	r3, #255	; 0xff
     8ba:	210f      	movs	r1, #15
     8bc:	0018      	movs	r0, r3
     8be:	4b75      	ldr	r3, [pc, #468]	; (a94 <spi169_tx_init+0x400>)
     8c0:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINB1, 0x1F);
     8c2:	239c      	movs	r3, #156	; 0x9c
     8c4:	005b      	lsls	r3, r3, #1
     8c6:	211f      	movs	r1, #31
     8c8:	0018      	movs	r0, r3
     8ca:	4b72      	ldr	r3, [pc, #456]	; (a94 <spi169_tx_init+0x400>)
     8cc:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINC1, 0x0A);
     8ce:	233a      	movs	r3, #58	; 0x3a
     8d0:	33ff      	adds	r3, #255	; 0xff
     8d2:	210a      	movs	r1, #10
     8d4:	0018      	movs	r0, r3
     8d6:	4b6f      	ldr	r3, [pc, #444]	; (a94 <spi169_tx_init+0x400>)
     8d8:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAIND1, 0x0A);
     8da:	239d      	movs	r3, #157	; 0x9d
     8dc:	005b      	lsls	r3, r3, #1
     8de:	210a      	movs	r1, #10
     8e0:	0018      	movs	r0, r3
     8e2:	4b6c      	ldr	r3, [pc, #432]	; (a94 <spi169_tx_init+0x400>)
     8e4:	4798      	blx	r3
    spi169_wr8(AX5043_AMPLGAIN1, 0x06);
     8e6:	233c      	movs	r3, #60	; 0x3c
     8e8:	33ff      	adds	r3, #255	; 0xff
     8ea:	2106      	movs	r1, #6
     8ec:	0018      	movs	r0, r3
     8ee:	4b69      	ldr	r3, [pc, #420]	; (a94 <spi169_tx_init+0x400>)
     8f0:	4798      	blx	r3
    spi169_wr8(AX5043_FREQDEV11, 0x00);
     8f2:	239e      	movs	r3, #158	; 0x9e
     8f4:	005b      	lsls	r3, r3, #1
     8f6:	2100      	movs	r1, #0
     8f8:	0018      	movs	r0, r3
     8fa:	4b66      	ldr	r3, [pc, #408]	; (a94 <spi169_tx_init+0x400>)
     8fc:	4798      	blx	r3
    spi169_wr8(AX5043_FREQDEV01, 0x4B);
     8fe:	233e      	movs	r3, #62	; 0x3e
     900:	33ff      	adds	r3, #255	; 0xff
     902:	214b      	movs	r1, #75	; 0x4b
     904:	0018      	movs	r0, r3
     906:	4b63      	ldr	r3, [pc, #396]	; (a94 <spi169_tx_init+0x400>)
     908:	4798      	blx	r3
    spi169_wr8(AX5043_FOURFSK1, 0x16);
     90a:	239f      	movs	r3, #159	; 0x9f
     90c:	005b      	lsls	r3, r3, #1
     90e:	2116      	movs	r1, #22
     910:	0018      	movs	r0, r3
     912:	4b60      	ldr	r3, [pc, #384]	; (a94 <spi169_tx_init+0x400>)
     914:	4798      	blx	r3
    spi169_wr8(AX5043_BBOFFSRES1, 0x00);
     916:	2340      	movs	r3, #64	; 0x40
     918:	33ff      	adds	r3, #255	; 0xff
     91a:	2100      	movs	r1, #0
     91c:	0018      	movs	r0, r3
     91e:	4b5d      	ldr	r3, [pc, #372]	; (a94 <spi169_tx_init+0x400>)
     920:	4798      	blx	r3
    spi169_wr8(AX5043_AGCGAIN3, 0xFF);
     922:	23a8      	movs	r3, #168	; 0xa8
     924:	005b      	lsls	r3, r3, #1
     926:	21ff      	movs	r1, #255	; 0xff
     928:	0018      	movs	r0, r3
     92a:	4b5a      	ldr	r3, [pc, #360]	; (a94 <spi169_tx_init+0x400>)
     92c:	4798      	blx	r3
    spi169_wr8(AX5043_AGCTARGET3, 0x84);
     92e:	2352      	movs	r3, #82	; 0x52
     930:	33ff      	adds	r3, #255	; 0xff
     932:	2184      	movs	r1, #132	; 0x84
     934:	0018      	movs	r0, r3
     936:	4b57      	ldr	r3, [pc, #348]	; (a94 <spi169_tx_init+0x400>)
     938:	4798      	blx	r3
    spi169_wr8(AX5043_AGCAHYST3, 0x00);
     93a:	23a9      	movs	r3, #169	; 0xa9
     93c:	005b      	lsls	r3, r3, #1
     93e:	2100      	movs	r1, #0
     940:	0018      	movs	r0, r3
     942:	4b54      	ldr	r3, [pc, #336]	; (a94 <spi169_tx_init+0x400>)
     944:	4798      	blx	r3
    spi169_wr8(AX5043_AGCMINMAX3, 0x00);
     946:	2354      	movs	r3, #84	; 0x54
     948:	33ff      	adds	r3, #255	; 0xff
     94a:	2100      	movs	r1, #0
     94c:	0018      	movs	r0, r3
     94e:	4b51      	ldr	r3, [pc, #324]	; (a94 <spi169_tx_init+0x400>)
     950:	4798      	blx	r3
    spi169_wr8(AX5043_TIMEGAIN3, 0xAA);
     952:	23aa      	movs	r3, #170	; 0xaa
     954:	005b      	lsls	r3, r3, #1
     956:	21aa      	movs	r1, #170	; 0xaa
     958:	0018      	movs	r0, r3
     95a:	4b4e      	ldr	r3, [pc, #312]	; (a94 <spi169_tx_init+0x400>)
     95c:	4798      	blx	r3
    spi169_wr8(AX5043_DRGAIN3, 0xA5);
     95e:	2356      	movs	r3, #86	; 0x56
     960:	33ff      	adds	r3, #255	; 0xff
     962:	21a5      	movs	r1, #165	; 0xa5
     964:	0018      	movs	r0, r3
     966:	4b4b      	ldr	r3, [pc, #300]	; (a94 <spi169_tx_init+0x400>)
     968:	4798      	blx	r3
    spi169_wr8(AX5043_PHASEGAIN3, 0xC3);
     96a:	23ab      	movs	r3, #171	; 0xab
     96c:	005b      	lsls	r3, r3, #1
     96e:	21c3      	movs	r1, #195	; 0xc3
     970:	0018      	movs	r0, r3
     972:	4b48      	ldr	r3, [pc, #288]	; (a94 <spi169_tx_init+0x400>)
     974:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINA3, 0x0F);
     976:	2358      	movs	r3, #88	; 0x58
     978:	33ff      	adds	r3, #255	; 0xff
     97a:	210f      	movs	r1, #15
     97c:	0018      	movs	r0, r3
     97e:	4b45      	ldr	r3, [pc, #276]	; (a94 <spi169_tx_init+0x400>)
     980:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINB3, 0x1F);
     982:	23ac      	movs	r3, #172	; 0xac
     984:	005b      	lsls	r3, r3, #1
     986:	211f      	movs	r1, #31
     988:	0018      	movs	r0, r3
     98a:	4b42      	ldr	r3, [pc, #264]	; (a94 <spi169_tx_init+0x400>)
     98c:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAINC3, 0x0D);
     98e:	235a      	movs	r3, #90	; 0x5a
     990:	33ff      	adds	r3, #255	; 0xff
     992:	210d      	movs	r1, #13
     994:	0018      	movs	r0, r3
     996:	4b3f      	ldr	r3, [pc, #252]	; (a94 <spi169_tx_init+0x400>)
     998:	4798      	blx	r3
    spi169_wr8(AX5043_FREQGAIND3, 0x0D);
     99a:	23ad      	movs	r3, #173	; 0xad
     99c:	005b      	lsls	r3, r3, #1
     99e:	210d      	movs	r1, #13
     9a0:	0018      	movs	r0, r3
     9a2:	4b3c      	ldr	r3, [pc, #240]	; (a94 <spi169_tx_init+0x400>)
     9a4:	4798      	blx	r3
    spi169_wr8(AX5043_AMPLGAIN3, 0x06);
     9a6:	235c      	movs	r3, #92	; 0x5c
     9a8:	33ff      	adds	r3, #255	; 0xff
     9aa:	2106      	movs	r1, #6
     9ac:	0018      	movs	r0, r3
     9ae:	4b39      	ldr	r3, [pc, #228]	; (a94 <spi169_tx_init+0x400>)
     9b0:	4798      	blx	r3
    spi169_wr8(AX5043_FREQDEV13, 0x00);
     9b2:	23ae      	movs	r3, #174	; 0xae
     9b4:	005b      	lsls	r3, r3, #1
     9b6:	2100      	movs	r1, #0
     9b8:	0018      	movs	r0, r3
     9ba:	4b36      	ldr	r3, [pc, #216]	; (a94 <spi169_tx_init+0x400>)
     9bc:	4798      	blx	r3
    spi169_wr8(AX5043_FREQDEV03, 0x4B);
     9be:	235e      	movs	r3, #94	; 0x5e
     9c0:	33ff      	adds	r3, #255	; 0xff
     9c2:	214b      	movs	r1, #75	; 0x4b
     9c4:	0018      	movs	r0, r3
     9c6:	4b33      	ldr	r3, [pc, #204]	; (a94 <spi169_tx_init+0x400>)
     9c8:	4798      	blx	r3
    spi169_wr8(AX5043_FOURFSK3, 0x16);
     9ca:	23af      	movs	r3, #175	; 0xaf
     9cc:	005b      	lsls	r3, r3, #1
     9ce:	2116      	movs	r1, #22
     9d0:	0018      	movs	r0, r3
     9d2:	4b30      	ldr	r3, [pc, #192]	; (a94 <spi169_tx_init+0x400>)
     9d4:	4798      	blx	r3
    spi169_wr8(AX5043_BBOFFSRES3, 0x00);
     9d6:	2360      	movs	r3, #96	; 0x60
     9d8:	33ff      	adds	r3, #255	; 0xff
     9da:	2100      	movs	r1, #0
     9dc:	0018      	movs	r0, r3
     9de:	4b2d      	ldr	r3, [pc, #180]	; (a94 <spi169_tx_init+0x400>)
     9e0:	4798      	blx	r3
    spi169_wr8(AX5043_MODCFGF, 0x00);
     9e2:	23b0      	movs	r3, #176	; 0xb0
     9e4:	005b      	lsls	r3, r3, #1
     9e6:	2100      	movs	r1, #0
     9e8:	0018      	movs	r0, r3
     9ea:	4b2a      	ldr	r3, [pc, #168]	; (a94 <spi169_tx_init+0x400>)
     9ec:	4798      	blx	r3
    spi169_wr8(AX5043_FSKDEV2, 0x00);
     9ee:	2362      	movs	r3, #98	; 0x62
     9f0:	33ff      	adds	r3, #255	; 0xff
     9f2:	2100      	movs	r1, #0
     9f4:	0018      	movs	r0, r3
     9f6:	4b27      	ldr	r3, [pc, #156]	; (a94 <spi169_tx_init+0x400>)
     9f8:	4798      	blx	r3
    spi169_wr8(AX5043_FSKDEV1, 0x02);
     9fa:	23b1      	movs	r3, #177	; 0xb1
     9fc:	005b      	lsls	r3, r3, #1
     9fe:	2102      	movs	r1, #2
     a00:	0018      	movs	r0, r3
     a02:	4b24      	ldr	r3, [pc, #144]	; (a94 <spi169_tx_init+0x400>)
     a04:	4798      	blx	r3
    spi169_wr8(AX5043_FSKDEV0, 0x0C);
     a06:	2364      	movs	r3, #100	; 0x64
     a08:	33ff      	adds	r3, #255	; 0xff
     a0a:	210c      	movs	r1, #12
     a0c:	0018      	movs	r0, r3
     a0e:	4b21      	ldr	r3, [pc, #132]	; (a94 <spi169_tx_init+0x400>)
     a10:	4798      	blx	r3
    spi169_wr8(AX5043_MODCFGA, 0x01);
     a12:	23b2      	movs	r3, #178	; 0xb2
     a14:	005b      	lsls	r3, r3, #1
     a16:	2101      	movs	r1, #1
     a18:	0018      	movs	r0, r3
     a1a:	4b1e      	ldr	r3, [pc, #120]	; (a94 <spi169_tx_init+0x400>)
     a1c:	4798      	blx	r3
    spi169_wr8(AX5043_TXRATE2, 0x00);
     a1e:	2366      	movs	r3, #102	; 0x66
     a20:	33ff      	adds	r3, #255	; 0xff
     a22:	2100      	movs	r1, #0
     a24:	0018      	movs	r0, r3
     a26:	4b1b      	ldr	r3, [pc, #108]	; (a94 <spi169_tx_init+0x400>)
     a28:	4798      	blx	r3
    spi169_wr8(AX5043_TXRATE1, 0x04);
     a2a:	23b3      	movs	r3, #179	; 0xb3
     a2c:	005b      	lsls	r3, r3, #1
     a2e:	2104      	movs	r1, #4
     a30:	0018      	movs	r0, r3
     a32:	4b18      	ldr	r3, [pc, #96]	; (a94 <spi169_tx_init+0x400>)
     a34:	4798      	blx	r3
    spi169_wr8(AX5043_TXRATE0, 0xEA);
     a36:	2368      	movs	r3, #104	; 0x68
     a38:	33ff      	adds	r3, #255	; 0xff
     a3a:	21ea      	movs	r1, #234	; 0xea
     a3c:	0018      	movs	r0, r3
     a3e:	4b15      	ldr	r3, [pc, #84]	; (a94 <spi169_tx_init+0x400>)
     a40:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFA1, TXPWR1); //0 = 0x207, -10 = 0x0AA
     a42:	23b4      	movs	r3, #180	; 0xb4
     a44:	005b      	lsls	r3, r3, #1
     a46:	210f      	movs	r1, #15
     a48:	0018      	movs	r0, r3
     a4a:	4b12      	ldr	r3, [pc, #72]	; (a94 <spi169_tx_init+0x400>)
     a4c:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFA0, TXPWR0);
     a4e:	236a      	movs	r3, #106	; 0x6a
     a50:	33ff      	adds	r3, #255	; 0xff
     a52:	21ff      	movs	r1, #255	; 0xff
     a54:	0018      	movs	r0, r3
     a56:	4b0f      	ldr	r3, [pc, #60]	; (a94 <spi169_tx_init+0x400>)
     a58:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFB1, TXPWR1); //0 = 0x207, -10 = 0x0AA
     a5a:	23b5      	movs	r3, #181	; 0xb5
     a5c:	005b      	lsls	r3, r3, #1
     a5e:	210f      	movs	r1, #15
     a60:	0018      	movs	r0, r3
     a62:	4b0c      	ldr	r3, [pc, #48]	; (a94 <spi169_tx_init+0x400>)
     a64:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFB0, TXPWR0);
     a66:	236c      	movs	r3, #108	; 0x6c
     a68:	33ff      	adds	r3, #255	; 0xff
     a6a:	21ff      	movs	r1, #255	; 0xff
     a6c:	0018      	movs	r0, r3
     a6e:	4b09      	ldr	r3, [pc, #36]	; (a94 <spi169_tx_init+0x400>)
     a70:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFC1, TXPWR1); //0 = 0x207, -10 = 0x0AA
     a72:	23b6      	movs	r3, #182	; 0xb6
     a74:	005b      	lsls	r3, r3, #1
     a76:	210f      	movs	r1, #15
     a78:	0018      	movs	r0, r3
     a7a:	4b06      	ldr	r3, [pc, #24]	; (a94 <spi169_tx_init+0x400>)
     a7c:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFC0, TXPWR0);
     a7e:	236e      	movs	r3, #110	; 0x6e
     a80:	33ff      	adds	r3, #255	; 0xff
     a82:	21ff      	movs	r1, #255	; 0xff
     a84:	0018      	movs	r0, r3
     a86:	4b03      	ldr	r3, [pc, #12]	; (a94 <spi169_tx_init+0x400>)
     a88:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFD1, TXPWR1); //0 = 0x207, -10 = 0x0AA
     a8a:	23b7      	movs	r3, #183	; 0xb7
     a8c:	005b      	lsls	r3, r3, #1
     a8e:	210f      	movs	r1, #15
     a90:	0018      	movs	r0, r3
     a92:	e003      	b.n	a9c <spi169_tx_init+0x408>
     a94:	00000619 	.word	0x00000619
     a98:	00000e25 	.word	0x00000e25
     a9c:	4b9c      	ldr	r3, [pc, #624]	; (d10 <spi169_tx_init+0x67c>)
     a9e:	4798      	blx	r3
    spi169_wr8(AX5043_TXPWRCOEFFD0, TXPWR0);
     aa0:	2370      	movs	r3, #112	; 0x70
     aa2:	33ff      	adds	r3, #255	; 0xff
     aa4:	21ff      	movs	r1, #255	; 0xff
     aa6:	0018      	movs	r0, r3
     aa8:	4b99      	ldr	r3, [pc, #612]	; (d10 <spi169_tx_init+0x67c>)
     aaa:	4798      	blx	r3
    spi169_wr8(AX5043_PLLVCOI, 0x8A);
     aac:	23c0      	movs	r3, #192	; 0xc0
     aae:	005b      	lsls	r3, r3, #1
     ab0:	218a      	movs	r1, #138	; 0x8a
     ab2:	0018      	movs	r0, r3
     ab4:	4b96      	ldr	r3, [pc, #600]	; (d10 <spi169_tx_init+0x67c>)
     ab6:	4798      	blx	r3
    spi169_wr8(AX5043_PLLRNGCLK, 0x03);
     ab8:	2384      	movs	r3, #132	; 0x84
     aba:	33ff      	adds	r3, #255	; 0xff
     abc:	2103      	movs	r1, #3
     abe:	0018      	movs	r0, r3
     ac0:	4b93      	ldr	r3, [pc, #588]	; (d10 <spi169_tx_init+0x67c>)
     ac2:	4798      	blx	r3
    spi169_wr8(AX5043_BBTUNE, 0x0F);
     ac4:	23c4      	movs	r3, #196	; 0xc4
     ac6:	005b      	lsls	r3, r3, #1
     ac8:	210f      	movs	r1, #15
     aca:	0018      	movs	r0, r3
     acc:	4b90      	ldr	r3, [pc, #576]	; (d10 <spi169_tx_init+0x67c>)
     ace:	4798      	blx	r3
    spi169_wr8(AX5043_BBOFFSCAP, 0x77);
     ad0:	238a      	movs	r3, #138	; 0x8a
     ad2:	33ff      	adds	r3, #255	; 0xff
     ad4:	2177      	movs	r1, #119	; 0x77
     ad6:	0018      	movs	r0, r3
     ad8:	4b8d      	ldr	r3, [pc, #564]	; (d10 <spi169_tx_init+0x67c>)
     ada:	4798      	blx	r3
    spi169_wr8(AX5043_PKTADDRCFG, 0x80);
     adc:	2380      	movs	r3, #128	; 0x80
     ade:	009b      	lsls	r3, r3, #2
     ae0:	2180      	movs	r1, #128	; 0x80
     ae2:	0018      	movs	r0, r3
     ae4:	4b8a      	ldr	r3, [pc, #552]	; (d10 <spi169_tx_init+0x67c>)
     ae6:	4798      	blx	r3
    spi169_wr8(AX5043_PKTLENCFG, 0x00);
     ae8:	4b8a      	ldr	r3, [pc, #552]	; (d14 <spi169_tx_init+0x680>)
     aea:	2100      	movs	r1, #0
     aec:	0018      	movs	r0, r3
     aee:	4b88      	ldr	r3, [pc, #544]	; (d10 <spi169_tx_init+0x67c>)
     af0:	4798      	blx	r3
    spi169_wr8(AX5043_PKTLENOFFSET, 0x04);
     af2:	4b89      	ldr	r3, [pc, #548]	; (d18 <spi169_tx_init+0x684>)
     af4:	2104      	movs	r1, #4
     af6:	0018      	movs	r0, r3
     af8:	4b85      	ldr	r3, [pc, #532]	; (d10 <spi169_tx_init+0x67c>)
     afa:	4798      	blx	r3
    spi169_wr8(AX5043_PKTMAXLEN, 0xC8);
     afc:	4b87      	ldr	r3, [pc, #540]	; (d1c <spi169_tx_init+0x688>)
     afe:	21c8      	movs	r1, #200	; 0xc8
     b00:	0018      	movs	r0, r3
     b02:	4b83      	ldr	r3, [pc, #524]	; (d10 <spi169_tx_init+0x67c>)
     b04:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH0PAT3, 0xAA);
     b06:	2384      	movs	r3, #132	; 0x84
     b08:	009b      	lsls	r3, r3, #2
     b0a:	21aa      	movs	r1, #170	; 0xaa
     b0c:	0018      	movs	r0, r3
     b0e:	4b80      	ldr	r3, [pc, #512]	; (d10 <spi169_tx_init+0x67c>)
     b10:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH0PAT2, 0xCC);
     b12:	4b83      	ldr	r3, [pc, #524]	; (d20 <spi169_tx_init+0x68c>)
     b14:	21cc      	movs	r1, #204	; 0xcc
     b16:	0018      	movs	r0, r3
     b18:	4b7d      	ldr	r3, [pc, #500]	; (d10 <spi169_tx_init+0x67c>)
     b1a:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH0PAT1, 0xAA);
     b1c:	4b81      	ldr	r3, [pc, #516]	; (d24 <spi169_tx_init+0x690>)
     b1e:	21aa      	movs	r1, #170	; 0xaa
     b20:	0018      	movs	r0, r3
     b22:	4b7b      	ldr	r3, [pc, #492]	; (d10 <spi169_tx_init+0x67c>)
     b24:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH0PAT0, 0xCC);
     b26:	4b80      	ldr	r3, [pc, #512]	; (d28 <spi169_tx_init+0x694>)
     b28:	21cc      	movs	r1, #204	; 0xcc
     b2a:	0018      	movs	r0, r3
     b2c:	4b78      	ldr	r3, [pc, #480]	; (d10 <spi169_tx_init+0x67c>)
     b2e:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH0LEN, 0x9F);
     b30:	2385      	movs	r3, #133	; 0x85
     b32:	009b      	lsls	r3, r3, #2
     b34:	219f      	movs	r1, #159	; 0x9f
     b36:	0018      	movs	r0, r3
     b38:	4b75      	ldr	r3, [pc, #468]	; (d10 <spi169_tx_init+0x67c>)
     b3a:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH0MAX, 0x1F);
     b3c:	4b7b      	ldr	r3, [pc, #492]	; (d2c <spi169_tx_init+0x698>)
     b3e:	211f      	movs	r1, #31
     b40:	0018      	movs	r0, r3
     b42:	4b73      	ldr	r3, [pc, #460]	; (d10 <spi169_tx_init+0x67c>)
     b44:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH1PAT1, 0x55);
     b46:	2386      	movs	r3, #134	; 0x86
     b48:	009b      	lsls	r3, r3, #2
     b4a:	2155      	movs	r1, #85	; 0x55
     b4c:	0018      	movs	r0, r3
     b4e:	4b70      	ldr	r3, [pc, #448]	; (d10 <spi169_tx_init+0x67c>)
     b50:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH1PAT0, 0x55);
     b52:	4b77      	ldr	r3, [pc, #476]	; (d30 <spi169_tx_init+0x69c>)
     b54:	2155      	movs	r1, #85	; 0x55
     b56:	0018      	movs	r0, r3
     b58:	4b6d      	ldr	r3, [pc, #436]	; (d10 <spi169_tx_init+0x67c>)
     b5a:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH1LEN, 0x8A);
     b5c:	2387      	movs	r3, #135	; 0x87
     b5e:	009b      	lsls	r3, r3, #2
     b60:	218a      	movs	r1, #138	; 0x8a
     b62:	0018      	movs	r0, r3
     b64:	4b6a      	ldr	r3, [pc, #424]	; (d10 <spi169_tx_init+0x67c>)
     b66:	4798      	blx	r3
    spi169_wr8(AX5043_MATCH1MAX, 0x0A);
     b68:	4b72      	ldr	r3, [pc, #456]	; (d34 <spi169_tx_init+0x6a0>)
     b6a:	210a      	movs	r1, #10
     b6c:	0018      	movs	r0, r3
     b6e:	4b68      	ldr	r3, [pc, #416]	; (d10 <spi169_tx_init+0x67c>)
     b70:	4798      	blx	r3
    spi169_wr8(AX5043_TMGTXBOOST, 0x32);
     b72:	2388      	movs	r3, #136	; 0x88
     b74:	009b      	lsls	r3, r3, #2
     b76:	2132      	movs	r1, #50	; 0x32
     b78:	0018      	movs	r0, r3
     b7a:	4b65      	ldr	r3, [pc, #404]	; (d10 <spi169_tx_init+0x67c>)
     b7c:	4798      	blx	r3
    spi169_wr8(AX5043_TMGTXSETTLE, 0x14);
     b7e:	4b6e      	ldr	r3, [pc, #440]	; (d38 <spi169_tx_init+0x6a4>)
     b80:	2114      	movs	r1, #20
     b82:	0018      	movs	r0, r3
     b84:	4b62      	ldr	r3, [pc, #392]	; (d10 <spi169_tx_init+0x67c>)
     b86:	4798      	blx	r3
    spi169_wr8(AX5043_TMGRXBOOST, 0x32);
     b88:	4b6c      	ldr	r3, [pc, #432]	; (d3c <spi169_tx_init+0x6a8>)
     b8a:	2132      	movs	r1, #50	; 0x32
     b8c:	0018      	movs	r0, r3
     b8e:	4b60      	ldr	r3, [pc, #384]	; (d10 <spi169_tx_init+0x67c>)
     b90:	4798      	blx	r3
    spi169_wr8(AX5043_TMGRXSETTLE, 0x14);
     b92:	2389      	movs	r3, #137	; 0x89
     b94:	009b      	lsls	r3, r3, #2
     b96:	2114      	movs	r1, #20
     b98:	0018      	movs	r0, r3
     b9a:	4b5d      	ldr	r3, [pc, #372]	; (d10 <spi169_tx_init+0x67c>)
     b9c:	4798      	blx	r3
    spi169_wr8(AX5043_TMGRXOFFSACQ, 0x00);
     b9e:	4b68      	ldr	r3, [pc, #416]	; (d40 <spi169_tx_init+0x6ac>)
     ba0:	2100      	movs	r1, #0
     ba2:	0018      	movs	r0, r3
     ba4:	4b5a      	ldr	r3, [pc, #360]	; (d10 <spi169_tx_init+0x67c>)
     ba6:	4798      	blx	r3
    spi169_wr8(AX5043_TMGRXCOARSEAGC, 0x73);
     ba8:	4b66      	ldr	r3, [pc, #408]	; (d44 <spi169_tx_init+0x6b0>)
     baa:	2173      	movs	r1, #115	; 0x73
     bac:	0018      	movs	r0, r3
     bae:	4b58      	ldr	r3, [pc, #352]	; (d10 <spi169_tx_init+0x67c>)
     bb0:	4798      	blx	r3
    spi169_wr8(AX5043_TMGRXRSSI, 0x03);
     bb2:	238a      	movs	r3, #138	; 0x8a
     bb4:	009b      	lsls	r3, r3, #2
     bb6:	2103      	movs	r1, #3
     bb8:	0018      	movs	r0, r3
     bba:	4b55      	ldr	r3, [pc, #340]	; (d10 <spi169_tx_init+0x67c>)
     bbc:	4798      	blx	r3
    spi169_wr8(AX5043_TMGRXPREAMBLE2, 0x35);
     bbe:	4b62      	ldr	r3, [pc, #392]	; (d48 <spi169_tx_init+0x6b4>)
     bc0:	2135      	movs	r1, #53	; 0x35
     bc2:	0018      	movs	r0, r3
     bc4:	4b52      	ldr	r3, [pc, #328]	; (d10 <spi169_tx_init+0x67c>)
     bc6:	4798      	blx	r3
    spi169_wr8(AX5043_RSSIABSTHR, 0xE6);
     bc8:	4b60      	ldr	r3, [pc, #384]	; (d4c <spi169_tx_init+0x6b8>)
     bca:	21e6      	movs	r1, #230	; 0xe6
     bcc:	0018      	movs	r0, r3
     bce:	4b50      	ldr	r3, [pc, #320]	; (d10 <spi169_tx_init+0x67c>)
     bd0:	4798      	blx	r3
    spi169_wr8(AX5043_BGNDRSSITHR, 0x00);
     bd2:	4b5f      	ldr	r3, [pc, #380]	; (d50 <spi169_tx_init+0x6bc>)
     bd4:	2100      	movs	r1, #0
     bd6:	0018      	movs	r0, r3
     bd8:	4b4d      	ldr	r3, [pc, #308]	; (d10 <spi169_tx_init+0x67c>)
     bda:	4798      	blx	r3
    spi169_wr8(AX5043_PKTCHUNKSIZE, 0x0D);
     bdc:	238c      	movs	r3, #140	; 0x8c
     bde:	009b      	lsls	r3, r3, #2
     be0:	210d      	movs	r1, #13
     be2:	0018      	movs	r0, r3
     be4:	4b4a      	ldr	r3, [pc, #296]	; (d10 <spi169_tx_init+0x67c>)
     be6:	4798      	blx	r3
    spi169_wr8(AX5043_PKTACCEPTFLAGS, 0x20);
     be8:	4b5a      	ldr	r3, [pc, #360]	; (d54 <spi169_tx_init+0x6c0>)
     bea:	2120      	movs	r1, #32
     bec:	0018      	movs	r0, r3
     bee:	4b48      	ldr	r3, [pc, #288]	; (d10 <spi169_tx_init+0x67c>)
     bf0:	4798      	blx	r3
    spi169_wr8(AX5043_DACVALUE1, 0x00);
     bf2:	23cc      	movs	r3, #204	; 0xcc
     bf4:	009b      	lsls	r3, r3, #2
     bf6:	2100      	movs	r1, #0
     bf8:	0018      	movs	r0, r3
     bfa:	4b45      	ldr	r3, [pc, #276]	; (d10 <spi169_tx_init+0x67c>)
     bfc:	4798      	blx	r3
    spi169_wr8(AX5043_DACVALUE0, 0x00);
     bfe:	4b56      	ldr	r3, [pc, #344]	; (d58 <spi169_tx_init+0x6c4>)
     c00:	2100      	movs	r1, #0
     c02:	0018      	movs	r0, r3
     c04:	4b42      	ldr	r3, [pc, #264]	; (d10 <spi169_tx_init+0x67c>)
     c06:	4798      	blx	r3
    spi169_wr8(AX5043_DACCONFIG, 0x00);
     c08:	4b54      	ldr	r3, [pc, #336]	; (d5c <spi169_tx_init+0x6c8>)
     c0a:	2100      	movs	r1, #0
     c0c:	0018      	movs	r0, r3
     c0e:	4b40      	ldr	r3, [pc, #256]	; (d10 <spi169_tx_init+0x67c>)
     c10:	4798      	blx	r3
    spi169_wr8(AX5043_REF, 0x03);
     c12:	4b53      	ldr	r3, [pc, #332]	; (d60 <spi169_tx_init+0x6cc>)
     c14:	2103      	movs	r1, #3
     c16:	0018      	movs	r0, r3
     c18:	4b3d      	ldr	r3, [pc, #244]	; (d10 <spi169_tx_init+0x67c>)
     c1a:	4798      	blx	r3
    spi169_wr8(AX5043_XTALOSC, 0x03);
     c1c:	23f1      	movs	r3, #241	; 0xf1
     c1e:	011b      	lsls	r3, r3, #4
     c20:	2103      	movs	r1, #3
     c22:	0018      	movs	r0, r3
     c24:	4b3a      	ldr	r3, [pc, #232]	; (d10 <spi169_tx_init+0x67c>)
     c26:	4798      	blx	r3
    spi169_wr8(AX5043_XTALAMPL, 0x07);
     c28:	4b4e      	ldr	r3, [pc, #312]	; (d64 <spi169_tx_init+0x6d0>)
     c2a:	2107      	movs	r1, #7
     c2c:	0018      	movs	r0, r3
     c2e:	4b38      	ldr	r3, [pc, #224]	; (d10 <spi169_tx_init+0x67c>)
     c30:	4798      	blx	r3
    spi169_wr8(AX5043_0xF1C, 0x07);
     c32:	4b4d      	ldr	r3, [pc, #308]	; (d68 <spi169_tx_init+0x6d4>)
     c34:	2107      	movs	r1, #7
     c36:	0018      	movs	r0, r3
     c38:	4b35      	ldr	r3, [pc, #212]	; (d10 <spi169_tx_init+0x67c>)
     c3a:	4798      	blx	r3
    spi169_wr8(AX5043_0xF21, 0x68);
     c3c:	4b4b      	ldr	r3, [pc, #300]	; (d6c <spi169_tx_init+0x6d8>)
     c3e:	2168      	movs	r1, #104	; 0x68
     c40:	0018      	movs	r0, r3
     c42:	4b33      	ldr	r3, [pc, #204]	; (d10 <spi169_tx_init+0x67c>)
     c44:	4798      	blx	r3
    spi169_wr8(AX5043_0xF22, 0xFF);
     c46:	4b4a      	ldr	r3, [pc, #296]	; (d70 <spi169_tx_init+0x6dc>)
     c48:	21ff      	movs	r1, #255	; 0xff
     c4a:	0018      	movs	r0, r3
     c4c:	4b30      	ldr	r3, [pc, #192]	; (d10 <spi169_tx_init+0x67c>)
     c4e:	4798      	blx	r3
    spi169_wr8(AX5043_0xF23, 0x84);
     c50:	4b48      	ldr	r3, [pc, #288]	; (d74 <spi169_tx_init+0x6e0>)
     c52:	2184      	movs	r1, #132	; 0x84
     c54:	0018      	movs	r0, r3
     c56:	4b2e      	ldr	r3, [pc, #184]	; (d10 <spi169_tx_init+0x67c>)
     c58:	4798      	blx	r3
    spi169_wr8(AX5043_0xF26, 0x98);
     c5a:	4b47      	ldr	r3, [pc, #284]	; (d78 <spi169_tx_init+0x6e4>)
     c5c:	2198      	movs	r1, #152	; 0x98
     c5e:	0018      	movs	r0, r3
     c60:	4b2b      	ldr	r3, [pc, #172]	; (d10 <spi169_tx_init+0x67c>)
     c62:	4798      	blx	r3
    spi169_wr8(AX5043_0xF34, 0x08);
     c64:	4b45      	ldr	r3, [pc, #276]	; (d7c <spi169_tx_init+0x6e8>)
     c66:	2108      	movs	r1, #8
     c68:	0018      	movs	r0, r3
     c6a:	4b29      	ldr	r3, [pc, #164]	; (d10 <spi169_tx_init+0x67c>)
     c6c:	4798      	blx	r3
    spi169_wr8(AX5043_0xF35, 0x10);
     c6e:	4b44      	ldr	r3, [pc, #272]	; (d80 <spi169_tx_init+0x6ec>)
     c70:	2110      	movs	r1, #16
     c72:	0018      	movs	r0, r3
     c74:	4b26      	ldr	r3, [pc, #152]	; (d10 <spi169_tx_init+0x67c>)
     c76:	4798      	blx	r3
    spi169_wr8(AX5043_0xF44, 0x25);
     c78:	4b42      	ldr	r3, [pc, #264]	; (d84 <spi169_tx_init+0x6f0>)
     c7a:	2125      	movs	r1, #37	; 0x25
     c7c:	0018      	movs	r0, r3
     c7e:	4b24      	ldr	r3, [pc, #144]	; (d10 <spi169_tx_init+0x67c>)
     c80:	4798      	blx	r3
    
    spi169_wr8(AX5043_PLLLOOP, 0x09);
     c82:	2109      	movs	r1, #9
     c84:	2030      	movs	r0, #48	; 0x30
     c86:	4b22      	ldr	r3, [pc, #136]	; (d10 <spi169_tx_init+0x67c>)
     c88:	4798      	blx	r3
    spi169_wr8(AX5043_PLLCPI, 0x02);
     c8a:	2102      	movs	r1, #2
     c8c:	2031      	movs	r0, #49	; 0x31
     c8e:	4b20      	ldr	r3, [pc, #128]	; (d10 <spi169_tx_init+0x67c>)
     c90:	4798      	blx	r3
    spi169_wr8(AX5043_PLLVCODIV, 0x30);
     c92:	2130      	movs	r1, #48	; 0x30
     c94:	2032      	movs	r0, #50	; 0x32
     c96:	4b1e      	ldr	r3, [pc, #120]	; (d10 <spi169_tx_init+0x67c>)
     c98:	4798      	blx	r3
    spi169_wr8(AX5043_XTALCAP, 0x13);
     c9a:	23c2      	movs	r3, #194	; 0xc2
     c9c:	005b      	lsls	r3, r3, #1
     c9e:	2113      	movs	r1, #19
     ca0:	0018      	movs	r0, r3
     ca2:	4b1b      	ldr	r3, [pc, #108]	; (d10 <spi169_tx_init+0x67c>)
     ca4:	4798      	blx	r3
    spi169_wr8(AX5043_0xF00, 0x0F);
     ca6:	23f0      	movs	r3, #240	; 0xf0
     ca8:	011b      	lsls	r3, r3, #4
     caa:	210f      	movs	r1, #15
     cac:	0018      	movs	r0, r3
     cae:	4b18      	ldr	r3, [pc, #96]	; (d10 <spi169_tx_init+0x67c>)
     cb0:	4798      	blx	r3
    spi169_wr8(AX5043_0xF18, 0x06);
     cb2:	4b35      	ldr	r3, [pc, #212]	; (d88 <spi169_tx_init+0x6f4>)
     cb4:	2106      	movs	r1, #6
     cb6:	0018      	movs	r0, r3
     cb8:	4b15      	ldr	r3, [pc, #84]	; (d10 <spi169_tx_init+0x67c>)
     cba:	4798      	blx	r3
    
    //set the freqeuency (169 MHz)
    spi169_wr8(AX5043_FREQA0, 0x01);
     cbc:	2101      	movs	r1, #1
     cbe:	2037      	movs	r0, #55	; 0x37
     cc0:	4b13      	ldr	r3, [pc, #76]	; (d10 <spi169_tx_init+0x67c>)
     cc2:	4798      	blx	r3
    spi169_wr8(AX5043_FREQA1, 0x00);
     cc4:	2100      	movs	r1, #0
     cc6:	2036      	movs	r0, #54	; 0x36
     cc8:	4b11      	ldr	r3, [pc, #68]	; (d10 <spi169_tx_init+0x67c>)
     cca:	4798      	blx	r3
    spi169_wr8(AX5043_FREQA2, 0x90);
     ccc:	2190      	movs	r1, #144	; 0x90
     cce:	2035      	movs	r0, #53	; 0x35
     cd0:	4b0f      	ldr	r3, [pc, #60]	; (d10 <spi169_tx_init+0x67c>)
     cd2:	4798      	blx	r3
    spi169_wr8(AX5043_FREQA3, 0x0A);
     cd4:	210a      	movs	r1, #10
     cd6:	2034      	movs	r0, #52	; 0x34
     cd8:	4b0d      	ldr	r3, [pc, #52]	; (d10 <spi169_tx_init+0x67c>)
     cda:	4798      	blx	r3
    
    // wait for crystal to start
    while((spi169_rd8(AX5043_XTALSTATUS) & 0x01) != 1);
     cdc:	46c0      	nop			; (mov r8, r8)
     cde:	201d      	movs	r0, #29
     ce0:	4b2a      	ldr	r3, [pc, #168]	; (d8c <spi169_tx_init+0x6f8>)
     ce2:	4798      	blx	r3
     ce4:	0003      	movs	r3, r0
     ce6:	001a      	movs	r2, r3
     ce8:	2301      	movs	r3, #1
     cea:	4013      	ands	r3, r2
     cec:	2b01      	cmp	r3, #1
     cee:	d1f6      	bne.n	cde <spi169_tx_init+0x64a>
    
    // autorange the PLL once crystal has settled
    spi169_autorange();
     cf0:	4b27      	ldr	r3, [pc, #156]	; (d90 <spi169_tx_init+0x6fc>)
     cf2:	4798      	blx	r3
    
    // clear the FIFO
    spi169_wr8(AX5043_FIFOSTAT, (1 << 7));
     cf4:	2180      	movs	r1, #128	; 0x80
     cf6:	2028      	movs	r0, #40	; 0x28
     cf8:	4b05      	ldr	r3, [pc, #20]	; (d10 <spi169_tx_init+0x67c>)
     cfa:	4798      	blx	r3

    // set to full transmit power mode
    spi169_wr8(AX5043_PWRMODE, 0x60 | AX5043_FULLTX);
     cfc:	216d      	movs	r1, #109	; 0x6d
     cfe:	2002      	movs	r0, #2
     d00:	4b03      	ldr	r3, [pc, #12]	; (d10 <spi169_tx_init+0x67c>)
     d02:	4798      	blx	r3
    delay_ms(100);
     d04:	2064      	movs	r0, #100	; 0x64
     d06:	4b23      	ldr	r3, [pc, #140]	; (d94 <spi169_tx_init+0x700>)
     d08:	4798      	blx	r3
     d0a:	46c0      	nop			; (mov r8, r8)
     d0c:	46bd      	mov	sp, r7
     d0e:	bd80      	pop	{r7, pc}
     d10:	00000619 	.word	0x00000619
     d14:	00000201 	.word	0x00000201
     d18:	00000202 	.word	0x00000202
     d1c:	00000203 	.word	0x00000203
     d20:	00000211 	.word	0x00000211
     d24:	00000212 	.word	0x00000212
     d28:	00000213 	.word	0x00000213
     d2c:	00000216 	.word	0x00000216
     d30:	00000219 	.word	0x00000219
     d34:	0000021e 	.word	0x0000021e
     d38:	00000221 	.word	0x00000221
     d3c:	00000223 	.word	0x00000223
     d40:	00000225 	.word	0x00000225
     d44:	00000226 	.word	0x00000226
     d48:	0000022a 	.word	0x0000022a
     d4c:	0000022d 	.word	0x0000022d
     d50:	0000022f 	.word	0x0000022f
     d54:	00000233 	.word	0x00000233
     d58:	00000331 	.word	0x00000331
     d5c:	00000332 	.word	0x00000332
     d60:	00000f0d 	.word	0x00000f0d
     d64:	00000f11 	.word	0x00000f11
     d68:	00000f1c 	.word	0x00000f1c
     d6c:	00000f21 	.word	0x00000f21
     d70:	00000f22 	.word	0x00000f22
     d74:	00000f23 	.word	0x00000f23
     d78:	00000f26 	.word	0x00000f26
     d7c:	00000f34 	.word	0x00000f34
     d80:	00000f35 	.word	0x00000f35
     d84:	00000f44 	.word	0x00000f44
     d88:	00000f18 	.word	0x00000f18
     d8c:	00000591 	.word	0x00000591
     d90:	00000669 	.word	0x00000669
     d94:	00000e25 	.word	0x00000e25

00000d98 <delay_cycles>:
 *
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
     d98:	b580      	push	{r7, lr}
     d9a:	b082      	sub	sp, #8
     d9c:	af00      	add	r7, sp, #0
     d9e:	6078      	str	r0, [r7, #4]
	if (n > 0) {
     da0:	687b      	ldr	r3, [r7, #4]
     da2:	2b00      	cmp	r3, #0
     da4:	d00c      	beq.n	dc0 <delay_cycles+0x28>
		SysTick->LOAD = n;
     da6:	4b08      	ldr	r3, [pc, #32]	; (dc8 <delay_cycles+0x30>)
     da8:	687a      	ldr	r2, [r7, #4]
     daa:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
     dac:	4b06      	ldr	r3, [pc, #24]	; (dc8 <delay_cycles+0x30>)
     dae:	2200      	movs	r2, #0
     db0:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     db2:	46c0      	nop			; (mov r8, r8)
     db4:	4b04      	ldr	r3, [pc, #16]	; (dc8 <delay_cycles+0x30>)
     db6:	681a      	ldr	r2, [r3, #0]
     db8:	2380      	movs	r3, #128	; 0x80
     dba:	025b      	lsls	r3, r3, #9
     dbc:	4013      	ands	r3, r2
     dbe:	d0f9      	beq.n	db4 <delay_cycles+0x1c>
		};
	}
}
     dc0:	46c0      	nop			; (mov r8, r8)
     dc2:	46bd      	mov	sp, r7
     dc4:	b002      	add	sp, #8
     dc6:	bd80      	pop	{r7, pc}
     dc8:	e000e010 	.word	0xe000e010

00000dcc <delay_init>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
<<<<<<< HEAD
     448:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     44a:	4b09      	ldr	r3, [pc, #36]	; (470 <delay_init+0x28>)
     44c:	2000      	movs	r0, #0
     44e:	4798      	blx	r3
	cycles_per_ms /= 1000;
     450:	21fa      	movs	r1, #250	; 0xfa
     452:	4c08      	ldr	r4, [pc, #32]	; (474 <delay_init+0x2c>)
     454:	0089      	lsls	r1, r1, #2
	cycles_per_ms = system_gclk_gen_get_hz(0);
     456:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     458:	47a0      	blx	r4
     45a:	4b07      	ldr	r3, [pc, #28]	; (478 <delay_init+0x30>)
	cycles_per_us = cycles_per_ms / 1000;
     45c:	4907      	ldr	r1, [pc, #28]	; (47c <delay_init+0x34>)
	cycles_per_ms /= 1000;
     45e:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     460:	0028      	movs	r0, r5
     462:	47a0      	blx	r4

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     464:	2205      	movs	r2, #5
	cycles_per_us = cycles_per_ms / 1000;
     466:	4b06      	ldr	r3, [pc, #24]	; (480 <delay_init+0x38>)
     468:	6018      	str	r0, [r3, #0]
	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     46a:	4b06      	ldr	r3, [pc, #24]	; (484 <delay_init+0x3c>)
     46c:	601a      	str	r2, [r3, #0]
}
     46e:	bd70      	pop	{r4, r5, r6, pc}
     470:	00001585 	.word	0x00001585
     474:	000019e9 	.word	0x000019e9
     478:	20000010 	.word	0x20000010
     47c:	000f4240 	.word	0x000f4240
     480:	20000014 	.word	0x20000014
     484:	e000e010 	.word	0xe000e010

00000488 <delay_cycles_ms>:
=======
     dcc:	b580      	push	{r7, lr}
     dce:	af00      	add	r7, sp, #0
	cycles_per_ms = system_gclk_gen_get_hz(0);
     dd0:	2000      	movs	r0, #0
     dd2:	4b0f      	ldr	r3, [pc, #60]	; (e10 <delay_init+0x44>)
     dd4:	4798      	blx	r3
     dd6:	0002      	movs	r2, r0
     dd8:	4b0e      	ldr	r3, [pc, #56]	; (e14 <delay_init+0x48>)
     dda:	601a      	str	r2, [r3, #0]
	cycles_per_ms /= 1000;
     ddc:	4b0d      	ldr	r3, [pc, #52]	; (e14 <delay_init+0x48>)
     dde:	6818      	ldr	r0, [r3, #0]
     de0:	4b0d      	ldr	r3, [pc, #52]	; (e18 <delay_init+0x4c>)
     de2:	22fa      	movs	r2, #250	; 0xfa
     de4:	0091      	lsls	r1, r2, #2
     de6:	4798      	blx	r3
     de8:	0003      	movs	r3, r0
     dea:	001a      	movs	r2, r3
     dec:	4b09      	ldr	r3, [pc, #36]	; (e14 <delay_init+0x48>)
     dee:	601a      	str	r2, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     df0:	4b08      	ldr	r3, [pc, #32]	; (e14 <delay_init+0x48>)
     df2:	6818      	ldr	r0, [r3, #0]
     df4:	4b08      	ldr	r3, [pc, #32]	; (e18 <delay_init+0x4c>)
     df6:	22fa      	movs	r2, #250	; 0xfa
     df8:	0091      	lsls	r1, r2, #2
     dfa:	4798      	blx	r3
     dfc:	0003      	movs	r3, r0
     dfe:	001a      	movs	r2, r3
     e00:	4b06      	ldr	r3, [pc, #24]	; (e1c <delay_init+0x50>)
     e02:	601a      	str	r2, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     e04:	4b06      	ldr	r3, [pc, #24]	; (e20 <delay_init+0x54>)
     e06:	2205      	movs	r2, #5
     e08:	601a      	str	r2, [r3, #0]
}
     e0a:	46c0      	nop			; (mov r8, r8)
     e0c:	46bd      	mov	sp, r7
     e0e:	bd80      	pop	{r7, pc}
     e10:	00002fa9 	.word	0x00002fa9
     e14:	20000000 	.word	0x20000000
     e18:	0000381d 	.word	0x0000381d
     e1c:	20000004 	.word	0x20000004
     e20:	e000e010 	.word	0xe000e010

00000e24 <delay_cycles_ms>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
<<<<<<< HEAD
     488:	b530      	push	{r4, r5, lr}
{
	if (n > 0) {
		SysTick->LOAD = n;
		SysTick->VAL = 0;

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     48a:	2480      	movs	r4, #128	; 0x80
		SysTick->VAL = 0;
     48c:	2100      	movs	r1, #0
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     48e:	4b07      	ldr	r3, [pc, #28]	; (4ac <delay_cycles_ms+0x24>)
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     490:	0264      	lsls	r4, r4, #9
     492:	681a      	ldr	r2, [r3, #0]
		SysTick->LOAD = n;
     494:	4b06      	ldr	r3, [pc, #24]	; (4b0 <delay_cycles_ms+0x28>)
	while (n--) {
     496:	3801      	subs	r0, #1
     498:	d200      	bcs.n	49c <delay_cycles_ms+0x14>
	}
}
     49a:	bd30      	pop	{r4, r5, pc}
	if (n > 0) {
     49c:	2a00      	cmp	r2, #0
     49e:	d0fa      	beq.n	496 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     4a0:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
     4a2:	6099      	str	r1, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     4a4:	681d      	ldr	r5, [r3, #0]
     4a6:	4225      	tst	r5, r4
     4a8:	d0fc      	beq.n	4a4 <delay_cycles_ms+0x1c>
     4aa:	e7f4      	b.n	496 <delay_cycles_ms+0xe>
     4ac:	20000010 	.word	0x20000010
     4b0:	e000e010 	.word	0xe000e010

000004b4 <port_pin_set_config>:
=======
     e24:	b580      	push	{r7, lr}
     e26:	b082      	sub	sp, #8
     e28:	af00      	add	r7, sp, #0
     e2a:	6078      	str	r0, [r7, #4]
	while (n--) {
     e2c:	e004      	b.n	e38 <delay_cycles_ms+0x14>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     e2e:	4b07      	ldr	r3, [pc, #28]	; (e4c <delay_cycles_ms+0x28>)
     e30:	681b      	ldr	r3, [r3, #0]
     e32:	0018      	movs	r0, r3
     e34:	4b06      	ldr	r3, [pc, #24]	; (e50 <delay_cycles_ms+0x2c>)
     e36:	4798      	blx	r3
	while (n--) {
     e38:	687b      	ldr	r3, [r7, #4]
     e3a:	1e5a      	subs	r2, r3, #1
     e3c:	607a      	str	r2, [r7, #4]
     e3e:	2b00      	cmp	r3, #0
     e40:	d1f5      	bne.n	e2e <delay_cycles_ms+0xa>
	}
}
     e42:	46c0      	nop			; (mov r8, r8)
     e44:	46bd      	mov	sp, r7
     e46:	b002      	add	sp, #8
     e48:	bd80      	pop	{r7, pc}
     e4a:	46c0      	nop			; (mov r8, r8)
     e4c:	20000000 	.word	0x20000000
     e50:	00000d99 	.word	0x00000d99

00000e54 <system_pinmux_get_config_defaults>:
{
     e54:	b580      	push	{r7, lr}
     e56:	b082      	sub	sp, #8
     e58:	af00      	add	r7, sp, #0
     e5a:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     e5c:	687b      	ldr	r3, [r7, #4]
     e5e:	2280      	movs	r2, #128	; 0x80
     e60:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e62:	687b      	ldr	r3, [r7, #4]
     e64:	2200      	movs	r2, #0
     e66:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     e68:	687b      	ldr	r3, [r7, #4]
     e6a:	2201      	movs	r2, #1
     e6c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     e6e:	687b      	ldr	r3, [r7, #4]
     e70:	2200      	movs	r2, #0
     e72:	70da      	strb	r2, [r3, #3]
}
     e74:	46c0      	nop			; (mov r8, r8)
     e76:	46bd      	mov	sp, r7
     e78:	b002      	add	sp, #8
     e7a:	bd80      	pop	{r7, pc}

00000e7c <port_pin_set_config>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
<<<<<<< HEAD
     4b4:	b507      	push	{r0, r1, r2, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     4b6:	2280      	movs	r2, #128	; 0x80
     4b8:	ab01      	add	r3, sp, #4
     4ba:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     4bc:	780a      	ldrb	r2, [r1, #0]
     4be:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     4c0:	784a      	ldrb	r2, [r1, #1]
     4c2:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     4c4:	788a      	ldrb	r2, [r1, #2]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4c6:	0019      	movs	r1, r3
	pinmux_config.powersave    = config->powersave;
     4c8:	70da      	strb	r2, [r3, #3]
	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     4ca:	4b01      	ldr	r3, [pc, #4]	; (4d0 <port_pin_set_config+0x1c>)
     4cc:	4798      	blx	r3
}
     4ce:	bd07      	pop	{r0, r1, r2, pc}
     4d0:	00001769 	.word	0x00001769

000004d4 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     4d4:	b5f0      	push	{r4, r5, r6, r7, lr}
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     4d6:	2400      	movs	r4, #0
{
     4d8:	b089      	sub	sp, #36	; 0x24
     4da:	9200      	str	r2, [sp, #0]
     4dc:	9301      	str	r3, [sp, #4]
	for (i = 63; i >= 0; i--) {
     4de:	233f      	movs	r3, #63	; 0x3f
	uint64_t q = 0, r = 0, bit_shift;
     4e0:	2600      	movs	r6, #0
     4e2:	2700      	movs	r7, #0
     4e4:	0025      	movs	r5, r4
{
     4e6:	9006      	str	r0, [sp, #24]
     4e8:	9107      	str	r1, [sp, #28]
	for (i = 63; i >= 0; i--) {
     4ea:	9303      	str	r3, [sp, #12]
		bit_shift = (uint64_t)1 << i;
     4ec:	9a03      	ldr	r2, [sp, #12]
     4ee:	4b13      	ldr	r3, [pc, #76]	; (53c <long_division+0x68>)
     4f0:	2001      	movs	r0, #1
     4f2:	2100      	movs	r1, #0
     4f4:	4798      	blx	r3

		r = r << 1;
     4f6:	19b6      	adds	r6, r6, r6
     4f8:	417f      	adcs	r7, r7

		if (n & bit_shift) {
     4fa:	9b06      	ldr	r3, [sp, #24]
     4fc:	9a07      	ldr	r2, [sp, #28]
     4fe:	4003      	ands	r3, r0
     500:	400a      	ands	r2, r1
		r = r << 1;
     502:	9604      	str	r6, [sp, #16]
     504:	9705      	str	r7, [sp, #20]
		if (n & bit_shift) {
     506:	4313      	orrs	r3, r2
     508:	d003      	beq.n	512 <long_division+0x3e>
			r |= 0x01;
     50a:	2301      	movs	r3, #1
     50c:	4333      	orrs	r3, r6
     50e:	001e      	movs	r6, r3
     510:	9f05      	ldr	r7, [sp, #20]
		}

		if (r >= d) {
     512:	9b01      	ldr	r3, [sp, #4]
     514:	42bb      	cmp	r3, r7
     516:	d809      	bhi.n	52c <long_division+0x58>
     518:	d102      	bne.n	520 <long_division+0x4c>
     51a:	9b00      	ldr	r3, [sp, #0]
     51c:	42b3      	cmp	r3, r6
     51e:	d805      	bhi.n	52c <long_division+0x58>
			r = r - d;
     520:	9a00      	ldr	r2, [sp, #0]
     522:	9b01      	ldr	r3, [sp, #4]
     524:	1ab6      	subs	r6, r6, r2
     526:	419f      	sbcs	r7, r3
			q |= bit_shift;
     528:	4304      	orrs	r4, r0
     52a:	430d      	orrs	r5, r1
	for (i = 63; i >= 0; i--) {
     52c:	9b03      	ldr	r3, [sp, #12]
     52e:	1e5a      	subs	r2, r3, #1
     530:	9203      	str	r2, [sp, #12]
     532:	d2db      	bcs.n	4ec <long_division+0x18>
		}
	}

	return q;
}
     534:	0020      	movs	r0, r4
     536:	0029      	movs	r1, r5
     538:	b009      	add	sp, #36	; 0x24
     53a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     53c:	00001b01 	.word	0x00001b01

00000540 <_sercom_get_sync_baud_val>:
=======
     e7c:	b580      	push	{r7, lr}
     e7e:	b084      	sub	sp, #16
     e80:	af00      	add	r7, sp, #0
     e82:	0002      	movs	r2, r0
     e84:	6039      	str	r1, [r7, #0]
     e86:	1dfb      	adds	r3, r7, #7
     e88:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
     e8a:	230c      	movs	r3, #12
     e8c:	18fb      	adds	r3, r7, r3
     e8e:	0018      	movs	r0, r3
     e90:	4b10      	ldr	r3, [pc, #64]	; (ed4 <port_pin_set_config+0x58>)
     e92:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
     e94:	230c      	movs	r3, #12
     e96:	18fb      	adds	r3, r7, r3
     e98:	2280      	movs	r2, #128	; 0x80
     e9a:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     e9c:	683b      	ldr	r3, [r7, #0]
     e9e:	781a      	ldrb	r2, [r3, #0]
     ea0:	230c      	movs	r3, #12
     ea2:	18fb      	adds	r3, r7, r3
     ea4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     ea6:	683b      	ldr	r3, [r7, #0]
     ea8:	785a      	ldrb	r2, [r3, #1]
     eaa:	230c      	movs	r3, #12
     eac:	18fb      	adds	r3, r7, r3
     eae:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     eb0:	683b      	ldr	r3, [r7, #0]
     eb2:	789a      	ldrb	r2, [r3, #2]
     eb4:	230c      	movs	r3, #12
     eb6:	18fb      	adds	r3, r7, r3
     eb8:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     eba:	230c      	movs	r3, #12
     ebc:	18fa      	adds	r2, r7, r3
     ebe:	1dfb      	adds	r3, r7, #7
     ec0:	781b      	ldrb	r3, [r3, #0]
     ec2:	0011      	movs	r1, r2
     ec4:	0018      	movs	r0, r3
     ec6:	4b04      	ldr	r3, [pc, #16]	; (ed8 <port_pin_set_config+0x5c>)
     ec8:	4798      	blx	r3
}
     eca:	46c0      	nop			; (mov r8, r8)
     ecc:	46bd      	mov	sp, r7
     ece:	b004      	add	sp, #16
     ed0:	bd80      	pop	{r7, pc}
     ed2:	46c0      	nop			; (mov r8, r8)
     ed4:	00000e55 	.word	0x00000e55
     ed8:	0000336d 	.word	0x0000336d

00000edc <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
     edc:	b580      	push	{r7, lr}
     ede:	b082      	sub	sp, #8
     ee0:	af00      	add	r7, sp, #0
     ee2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     ee4:	687b      	ldr	r3, [r7, #4]
     ee6:	2200      	movs	r2, #0
     ee8:	701a      	strb	r2, [r3, #0]
}
     eea:	46c0      	nop			; (mov r8, r8)
     eec:	46bd      	mov	sp, r7
     eee:	b002      	add	sp, #8
     ef0:	bd80      	pop	{r7, pc}

00000ef2 <_sercom_get_sync_baud_val>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
<<<<<<< HEAD
     540:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;
=======
     ef2:	b580      	push	{r7, lr}
     ef4:	b086      	sub	sp, #24
     ef6:	af00      	add	r7, sp, #0
     ef8:	60f8      	str	r0, [r7, #12]
     efa:	60b9      	str	r1, [r7, #8]
     efc:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
     efe:	2316      	movs	r3, #22
     f00:	18fb      	adds	r3, r7, r3
     f02:	2200      	movs	r2, #0
     f04:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
     f06:	68bb      	ldr	r3, [r7, #8]
     f08:	613b      	str	r3, [r7, #16]
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
<<<<<<< HEAD
     542:	0849      	lsrs	r1, r1, #1
{
     544:	0004      	movs	r4, r0
     546:	2300      	movs	r3, #0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     548:	2040      	movs	r0, #64	; 0x40
	if (baudrate > (external_clock / 2)) {
     54a:	42a1      	cmp	r1, r4
     54c:	d201      	bcs.n	552 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     54e:	bd10      	pop	{r4, pc}
		baud_calculated++;
     550:	0003      	movs	r3, r0
     552:	1c58      	adds	r0, r3, #1
		clock_value = clock_value - baudrate;
     554:	1b09      	subs	r1, r1, r4
		baud_calculated++;
     556:	b280      	uxth	r0, r0
	while (clock_value >= baudrate) {
     558:	428c      	cmp	r4, r1
     55a:	d9f9      	bls.n	550 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     55c:	2040      	movs	r0, #64	; 0x40
	if (baud_calculated > 0xFF) {
     55e:	2bff      	cmp	r3, #255	; 0xff
     560:	d8f5      	bhi.n	54e <_sercom_get_sync_baud_val+0xe>
		*baudvalue = baud_calculated;
     562:	8013      	strh	r3, [r2, #0]
		return STATUS_OK;
     564:	2000      	movs	r0, #0
     566:	e7f2      	b.n	54e <_sercom_get_sync_baud_val+0xe>

00000568 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     568:	b5f0      	push	{r4, r5, r6, r7, lr}
     56a:	b085      	sub	sp, #20
     56c:	001e      	movs	r6, r3
     56e:	ab0a      	add	r3, sp, #40	; 0x28
     570:	000d      	movs	r5, r1
     572:	7819      	ldrb	r1, [r3, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     574:	0003      	movs	r3, r0
     576:	434b      	muls	r3, r1
{
     578:	9203      	str	r2, [sp, #12]
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     57a:	2740      	movs	r7, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     57c:	42ab      	cmp	r3, r5
     57e:	d817      	bhi.n	5b0 <_sercom_get_async_baud_val+0x48>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     580:	2e00      	cmp	r6, #0
     582:	d118      	bne.n	5b6 <_sercom_get_async_baud_val+0x4e>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     584:	0002      	movs	r2, r0
     586:	0033      	movs	r3, r6
     588:	0008      	movs	r0, r1
     58a:	4c1b      	ldr	r4, [pc, #108]	; (5f8 <_sercom_get_async_baud_val+0x90>)
     58c:	0031      	movs	r1, r6
     58e:	47a0      	blx	r4
		ratio = long_division(temp1, peripheral_clock);
     590:	002a      	movs	r2, r5
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     592:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     594:	0033      	movs	r3, r6
     596:	4c19      	ldr	r4, [pc, #100]	; (5fc <_sercom_get_async_baud_val+0x94>)
     598:	0030      	movs	r0, r6
     59a:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     59c:	2200      	movs	r2, #0
     59e:	2301      	movs	r3, #1
     5a0:	1a12      	subs	r2, r2, r0
     5a2:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     5a4:	0c14      	lsrs	r4, r2, #16
     5a6:	0418      	lsls	r0, r3, #16
     5a8:	4304      	orrs	r4, r0
		baud_fp = temp1 - 8 * baud_int;
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
     5aa:	2700      	movs	r7, #0
	*baudval = baud_calculated;
     5ac:	9b03      	ldr	r3, [sp, #12]
     5ae:	801c      	strh	r4, [r3, #0]
}
     5b0:	0038      	movs	r0, r7
     5b2:	b005      	add	sp, #20
     5b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint64_t baud_calculated = 0;
     5b6:	2400      	movs	r4, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     5b8:	2e01      	cmp	r6, #1
     5ba:	d1f6      	bne.n	5aa <_sercom_get_async_baud_val+0x42>
		temp1 = ((uint64_t)baudrate * sample_num);
     5bc:	000a      	movs	r2, r1
     5be:	0023      	movs	r3, r4
     5c0:	0021      	movs	r1, r4
     5c2:	4e0d      	ldr	r6, [pc, #52]	; (5f8 <_sercom_get_async_baud_val+0x90>)
     5c4:	47b0      	blx	r6
     5c6:	9000      	str	r0, [sp, #0]
     5c8:	9101      	str	r1, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     5ca:	000b      	movs	r3, r1
     5cc:	0002      	movs	r2, r0
     5ce:	0021      	movs	r1, r4
     5d0:	0028      	movs	r0, r5
     5d2:	4c0a      	ldr	r4, [pc, #40]	; (5fc <_sercom_get_async_baud_val+0x94>)
     5d4:	47a0      	blx	r4
		if(baud_int > BAUD_INT_MAX) {
     5d6:	2380      	movs	r3, #128	; 0x80
		baud_int = long_division( peripheral_clock, temp1);
     5d8:	0006      	movs	r6, r0
		if(baud_int > BAUD_INT_MAX) {
     5da:	019b      	lsls	r3, r3, #6
     5dc:	4298      	cmp	r0, r3
     5de:	d8e7      	bhi.n	5b0 <_sercom_get_async_baud_val+0x48>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     5e0:	9a00      	ldr	r2, [sp, #0]
     5e2:	9b01      	ldr	r3, [sp, #4]
     5e4:	0f69      	lsrs	r1, r5, #29
     5e6:	00e8      	lsls	r0, r5, #3
     5e8:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     5ea:	00f4      	lsls	r4, r6, #3
     5ec:	1b04      	subs	r4, r0, r4
		baud_calculated = baud_int | (baud_fp << 13);
     5ee:	b2e4      	uxtb	r4, r4
     5f0:	0364      	lsls	r4, r4, #13
     5f2:	4334      	orrs	r4, r6
     5f4:	e7d9      	b.n	5aa <_sercom_get_async_baud_val+0x42>
     5f6:	46c0      	nop			; (mov r8, r8)
     5f8:	00001b19 	.word	0x00001b19
     5fc:	000004d5 	.word	0x000004d5

00000600 <sercom_set_gclk_generator>:
=======
     f0a:	68bb      	ldr	r3, [r7, #8]
     f0c:	085a      	lsrs	r2, r3, #1
     f0e:	68fb      	ldr	r3, [r7, #12]
     f10:	429a      	cmp	r2, r3
     f12:	d201      	bcs.n	f18 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f14:	2340      	movs	r3, #64	; 0x40
     f16:	e026      	b.n	f66 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
     f18:	68bb      	ldr	r3, [r7, #8]
     f1a:	085b      	lsrs	r3, r3, #1
     f1c:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
     f1e:	e00a      	b.n	f36 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
     f20:	693a      	ldr	r2, [r7, #16]
     f22:	68fb      	ldr	r3, [r7, #12]
     f24:	1ad3      	subs	r3, r2, r3
     f26:	613b      	str	r3, [r7, #16]
		baud_calculated++;
     f28:	2316      	movs	r3, #22
     f2a:	18fb      	adds	r3, r7, r3
     f2c:	881a      	ldrh	r2, [r3, #0]
     f2e:	2316      	movs	r3, #22
     f30:	18fb      	adds	r3, r7, r3
     f32:	3201      	adds	r2, #1
     f34:	801a      	strh	r2, [r3, #0]
	while (clock_value >= baudrate) {
     f36:	693a      	ldr	r2, [r7, #16]
     f38:	68fb      	ldr	r3, [r7, #12]
     f3a:	429a      	cmp	r2, r3
     f3c:	d2f0      	bcs.n	f20 <_sercom_get_sync_baud_val+0x2e>
	}
	baud_calculated = baud_calculated - 1;
     f3e:	2316      	movs	r3, #22
     f40:	18fb      	adds	r3, r7, r3
     f42:	2216      	movs	r2, #22
     f44:	18ba      	adds	r2, r7, r2
     f46:	8812      	ldrh	r2, [r2, #0]
     f48:	3a01      	subs	r2, #1
     f4a:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     f4c:	2316      	movs	r3, #22
     f4e:	18fb      	adds	r3, r7, r3
     f50:	881b      	ldrh	r3, [r3, #0]
     f52:	2bff      	cmp	r3, #255	; 0xff
     f54:	d901      	bls.n	f5a <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f56:	2340      	movs	r3, #64	; 0x40
     f58:	e005      	b.n	f66 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
     f5a:	687b      	ldr	r3, [r7, #4]
     f5c:	2216      	movs	r2, #22
     f5e:	18ba      	adds	r2, r7, r2
     f60:	8812      	ldrh	r2, [r2, #0]
     f62:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
     f64:	2300      	movs	r3, #0
	}
}
     f66:	0018      	movs	r0, r3
     f68:	46bd      	mov	sp, r7
     f6a:	b006      	add	sp, #24
     f6c:	bd80      	pop	{r7, pc}
	...

00000f70 <sercom_set_gclk_generator>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
<<<<<<< HEAD
     600:	b537      	push	{r0, r1, r2, r4, r5, lr}
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     602:	4c0d      	ldr	r4, [pc, #52]	; (638 <sercom_set_gclk_generator+0x38>)
{
     604:	0005      	movs	r5, r0
	if (!_sercom_config.generator_is_set || force_change) {
     606:	7823      	ldrb	r3, [r4, #0]
     608:	2b00      	cmp	r3, #0
     60a:	d001      	beq.n	610 <sercom_set_gclk_generator+0x10>
     60c:	2900      	cmp	r1, #0
     60e:	d00c      	beq.n	62a <sercom_set_gclk_generator+0x2a>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     610:	a901      	add	r1, sp, #4
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     612:	2013      	movs	r0, #19
     614:	4b09      	ldr	r3, [pc, #36]	; (63c <sercom_set_gclk_generator+0x3c>)
		gclk_chan_conf.source_generator = generator_source;
     616:	700d      	strb	r5, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     618:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     61a:	2013      	movs	r0, #19
     61c:	4b08      	ldr	r3, [pc, #32]	; (640 <sercom_set_gclk_generator+0x40>)
     61e:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;
     620:	2301      	movs	r3, #1

		return STATUS_OK;
     622:	2000      	movs	r0, #0
		_sercom_config.generator_source = generator_source;
     624:	7065      	strb	r5, [r4, #1]
		_sercom_config.generator_is_set = true;
     626:	7023      	strb	r3, [r4, #0]
		return STATUS_OK;
=======
     f70:	b580      	push	{r7, lr}
     f72:	b084      	sub	sp, #16
     f74:	af00      	add	r7, sp, #0
     f76:	0002      	movs	r2, r0
     f78:	1dfb      	adds	r3, r7, #7
     f7a:	701a      	strb	r2, [r3, #0]
     f7c:	1dbb      	adds	r3, r7, #6
     f7e:	1c0a      	adds	r2, r1, #0
     f80:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     f82:	4b1a      	ldr	r3, [pc, #104]	; (fec <sercom_set_gclk_generator+0x7c>)
     f84:	781b      	ldrb	r3, [r3, #0]
     f86:	2201      	movs	r2, #1
     f88:	4053      	eors	r3, r2
     f8a:	b2db      	uxtb	r3, r3
     f8c:	2b00      	cmp	r3, #0
     f8e:	d103      	bne.n	f98 <sercom_set_gclk_generator+0x28>
     f90:	1dbb      	adds	r3, r7, #6
     f92:	781b      	ldrb	r3, [r3, #0]
     f94:	2b00      	cmp	r3, #0
     f96:	d01b      	beq.n	fd0 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
     f98:	230c      	movs	r3, #12
     f9a:	18fb      	adds	r3, r7, r3
     f9c:	0018      	movs	r0, r3
     f9e:	4b14      	ldr	r3, [pc, #80]	; (ff0 <sercom_set_gclk_generator+0x80>)
     fa0:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
     fa2:	230c      	movs	r3, #12
     fa4:	18fb      	adds	r3, r7, r3
     fa6:	1dfa      	adds	r2, r7, #7
     fa8:	7812      	ldrb	r2, [r2, #0]
     faa:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     fac:	230c      	movs	r3, #12
     fae:	18fb      	adds	r3, r7, r3
     fb0:	0019      	movs	r1, r3
     fb2:	2013      	movs	r0, #19
     fb4:	4b0f      	ldr	r3, [pc, #60]	; (ff4 <sercom_set_gclk_generator+0x84>)
     fb6:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     fb8:	2013      	movs	r0, #19
     fba:	4b0f      	ldr	r3, [pc, #60]	; (ff8 <sercom_set_gclk_generator+0x88>)
     fbc:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
     fbe:	4b0b      	ldr	r3, [pc, #44]	; (fec <sercom_set_gclk_generator+0x7c>)
     fc0:	1dfa      	adds	r2, r7, #7
     fc2:	7812      	ldrb	r2, [r2, #0]
     fc4:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
     fc6:	4b09      	ldr	r3, [pc, #36]	; (fec <sercom_set_gclk_generator+0x7c>)
     fc8:	2201      	movs	r2, #1
     fca:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     fcc:	2300      	movs	r3, #0
     fce:	e008      	b.n	fe2 <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
     fd0:	4b06      	ldr	r3, [pc, #24]	; (fec <sercom_set_gclk_generator+0x7c>)
     fd2:	785b      	ldrb	r3, [r3, #1]
     fd4:	1dfa      	adds	r2, r7, #7
     fd6:	7812      	ldrb	r2, [r2, #0]
     fd8:	429a      	cmp	r2, r3
     fda:	d101      	bne.n	fe0 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
     fdc:	2300      	movs	r3, #0
     fde:	e000      	b.n	fe2 <sercom_set_gclk_generator+0x72>
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
<<<<<<< HEAD
}
     628:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
	} else if (generator_source == _sercom_config.generator_source) {
     62a:	7863      	ldrb	r3, [r4, #1]
		return STATUS_OK;
     62c:	0008      	movs	r0, r1
	} else if (generator_source == _sercom_config.generator_source) {
     62e:	42ab      	cmp	r3, r5
     630:	d0fa      	beq.n	628 <sercom_set_gclk_generator+0x28>
	return STATUS_ERR_ALREADY_INITIALIZED;
     632:	201d      	movs	r0, #29
     634:	e7f8      	b.n	628 <sercom_set_gclk_generator+0x28>
     636:	46c0      	nop			; (mov r8, r8)
     638:	200000f1 	.word	0x200000f1
     63c:	00001695 	.word	0x00001695
     640:	0000160d 	.word	0x0000160d

00000644 <_sercom_get_default_pad>:
=======
     fe0:	231d      	movs	r3, #29
}
     fe2:	0018      	movs	r0, r3
     fe4:	46bd      	mov	sp, r7
     fe6:	b004      	add	sp, #16
     fe8:	bd80      	pop	{r7, pc}
     fea:	46c0      	nop			; (mov r8, r8)
     fec:	2000002c 	.word	0x2000002c
     ff0:	00000edd 	.word	0x00000edd
     ff4:	00003081 	.word	0x00003081
     ff8:	000030c5 	.word	0x000030c5

00000ffc <_sercom_get_default_pad>:
 *
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
<<<<<<< HEAD
	switch ((uintptr_t)sercom_module) {
     644:	4a39      	ldr	r2, [pc, #228]	; (72c <_sercom_get_default_pad+0xe8>)
{
     646:	0003      	movs	r3, r0
     648:	b500      	push	{lr}
     64a:	0008      	movs	r0, r1
	switch ((uintptr_t)sercom_module) {
     64c:	4293      	cmp	r3, r2
     64e:	d033      	beq.n	6b8 <_sercom_get_default_pad+0x74>
     650:	d807      	bhi.n	662 <_sercom_get_default_pad+0x1e>
     652:	4a37      	ldr	r2, [pc, #220]	; (730 <_sercom_get_default_pad+0xec>)
     654:	4293      	cmp	r3, r2
     656:	d014      	beq.n	682 <_sercom_get_default_pad+0x3e>
     658:	4a36      	ldr	r2, [pc, #216]	; (734 <_sercom_get_default_pad+0xf0>)
     65a:	4293      	cmp	r3, r2
     65c:	d01f      	beq.n	69e <_sercom_get_default_pad+0x5a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
=======
     ffc:	b580      	push	{r7, lr}
     ffe:	b082      	sub	sp, #8
    1000:	af00      	add	r7, sp, #0
    1002:	6078      	str	r0, [r7, #4]
    1004:	000a      	movs	r2, r1
    1006:	1cfb      	adds	r3, r7, #3
    1008:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    100a:	687b      	ldr	r3, [r7, #4]
    100c:	4a4d      	ldr	r2, [pc, #308]	; (1144 <_sercom_get_default_pad+0x148>)
    100e:	4293      	cmp	r3, r2
    1010:	d03f      	beq.n	1092 <_sercom_get_default_pad+0x96>
    1012:	4a4c      	ldr	r2, [pc, #304]	; (1144 <_sercom_get_default_pad+0x148>)
    1014:	4293      	cmp	r3, r2
    1016:	d806      	bhi.n	1026 <_sercom_get_default_pad+0x2a>
    1018:	4a4b      	ldr	r2, [pc, #300]	; (1148 <_sercom_get_default_pad+0x14c>)
    101a:	4293      	cmp	r3, r2
    101c:	d00f      	beq.n	103e <_sercom_get_default_pad+0x42>
    101e:	4a4b      	ldr	r2, [pc, #300]	; (114c <_sercom_get_default_pad+0x150>)
    1020:	4293      	cmp	r3, r2
    1022:	d021      	beq.n	1068 <_sercom_get_default_pad+0x6c>
    1024:	e089      	b.n	113a <_sercom_get_default_pad+0x13e>
    1026:	4a4a      	ldr	r2, [pc, #296]	; (1150 <_sercom_get_default_pad+0x154>)
    1028:	4293      	cmp	r3, r2
    102a:	d100      	bne.n	102e <_sercom_get_default_pad+0x32>
    102c:	e05b      	b.n	10e6 <_sercom_get_default_pad+0xea>
    102e:	4a49      	ldr	r2, [pc, #292]	; (1154 <_sercom_get_default_pad+0x158>)
    1030:	4293      	cmp	r3, r2
    1032:	d100      	bne.n	1036 <_sercom_get_default_pad+0x3a>
    1034:	e06c      	b.n	1110 <_sercom_get_default_pad+0x114>
    1036:	4a48      	ldr	r2, [pc, #288]	; (1158 <_sercom_get_default_pad+0x15c>)
    1038:	4293      	cmp	r3, r2
    103a:	d03f      	beq.n	10bc <_sercom_get_default_pad+0xc0>
    103c:	e07d      	b.n	113a <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    103e:	1cfb      	adds	r3, r7, #3
    1040:	781b      	ldrb	r3, [r3, #0]
    1042:	2b01      	cmp	r3, #1
    1044:	d00a      	beq.n	105c <_sercom_get_default_pad+0x60>
    1046:	dc02      	bgt.n	104e <_sercom_get_default_pad+0x52>
    1048:	2b00      	cmp	r3, #0
    104a:	d005      	beq.n	1058 <_sercom_get_default_pad+0x5c>
    104c:	e075      	b.n	113a <_sercom_get_default_pad+0x13e>
    104e:	2b02      	cmp	r3, #2
    1050:	d006      	beq.n	1060 <_sercom_get_default_pad+0x64>
    1052:	2b03      	cmp	r3, #3
    1054:	d006      	beq.n	1064 <_sercom_get_default_pad+0x68>
    1056:	e070      	b.n	113a <_sercom_get_default_pad+0x13e>
    1058:	4b40      	ldr	r3, [pc, #256]	; (115c <_sercom_get_default_pad+0x160>)
    105a:	e06f      	b.n	113c <_sercom_get_default_pad+0x140>
    105c:	4b40      	ldr	r3, [pc, #256]	; (1160 <_sercom_get_default_pad+0x164>)
    105e:	e06d      	b.n	113c <_sercom_get_default_pad+0x140>
    1060:	4b40      	ldr	r3, [pc, #256]	; (1164 <_sercom_get_default_pad+0x168>)
    1062:	e06b      	b.n	113c <_sercom_get_default_pad+0x140>
    1064:	4b40      	ldr	r3, [pc, #256]	; (1168 <_sercom_get_default_pad+0x16c>)
    1066:	e069      	b.n	113c <_sercom_get_default_pad+0x140>
    1068:	1cfb      	adds	r3, r7, #3
    106a:	781b      	ldrb	r3, [r3, #0]
    106c:	2b01      	cmp	r3, #1
    106e:	d00a      	beq.n	1086 <_sercom_get_default_pad+0x8a>
    1070:	dc02      	bgt.n	1078 <_sercom_get_default_pad+0x7c>
    1072:	2b00      	cmp	r3, #0
    1074:	d005      	beq.n	1082 <_sercom_get_default_pad+0x86>
    1076:	e060      	b.n	113a <_sercom_get_default_pad+0x13e>
    1078:	2b02      	cmp	r3, #2
    107a:	d006      	beq.n	108a <_sercom_get_default_pad+0x8e>
    107c:	2b03      	cmp	r3, #3
    107e:	d006      	beq.n	108e <_sercom_get_default_pad+0x92>
    1080:	e05b      	b.n	113a <_sercom_get_default_pad+0x13e>
    1082:	2303      	movs	r3, #3
    1084:	e05a      	b.n	113c <_sercom_get_default_pad+0x140>
    1086:	4b39      	ldr	r3, [pc, #228]	; (116c <_sercom_get_default_pad+0x170>)
    1088:	e058      	b.n	113c <_sercom_get_default_pad+0x140>
    108a:	4b39      	ldr	r3, [pc, #228]	; (1170 <_sercom_get_default_pad+0x174>)
    108c:	e056      	b.n	113c <_sercom_get_default_pad+0x140>
    108e:	4b39      	ldr	r3, [pc, #228]	; (1174 <_sercom_get_default_pad+0x178>)
    1090:	e054      	b.n	113c <_sercom_get_default_pad+0x140>
    1092:	1cfb      	adds	r3, r7, #3
    1094:	781b      	ldrb	r3, [r3, #0]
    1096:	2b01      	cmp	r3, #1
    1098:	d00a      	beq.n	10b0 <_sercom_get_default_pad+0xb4>
    109a:	dc02      	bgt.n	10a2 <_sercom_get_default_pad+0xa6>
    109c:	2b00      	cmp	r3, #0
    109e:	d005      	beq.n	10ac <_sercom_get_default_pad+0xb0>
    10a0:	e04b      	b.n	113a <_sercom_get_default_pad+0x13e>
    10a2:	2b02      	cmp	r3, #2
    10a4:	d006      	beq.n	10b4 <_sercom_get_default_pad+0xb8>
    10a6:	2b03      	cmp	r3, #3
    10a8:	d006      	beq.n	10b8 <_sercom_get_default_pad+0xbc>
    10aa:	e046      	b.n	113a <_sercom_get_default_pad+0x13e>
    10ac:	4b32      	ldr	r3, [pc, #200]	; (1178 <_sercom_get_default_pad+0x17c>)
    10ae:	e045      	b.n	113c <_sercom_get_default_pad+0x140>
    10b0:	4b32      	ldr	r3, [pc, #200]	; (117c <_sercom_get_default_pad+0x180>)
    10b2:	e043      	b.n	113c <_sercom_get_default_pad+0x140>
    10b4:	4b32      	ldr	r3, [pc, #200]	; (1180 <_sercom_get_default_pad+0x184>)
    10b6:	e041      	b.n	113c <_sercom_get_default_pad+0x140>
    10b8:	4b32      	ldr	r3, [pc, #200]	; (1184 <_sercom_get_default_pad+0x188>)
    10ba:	e03f      	b.n	113c <_sercom_get_default_pad+0x140>
    10bc:	1cfb      	adds	r3, r7, #3
    10be:	781b      	ldrb	r3, [r3, #0]
    10c0:	2b01      	cmp	r3, #1
    10c2:	d00a      	beq.n	10da <_sercom_get_default_pad+0xde>
    10c4:	dc02      	bgt.n	10cc <_sercom_get_default_pad+0xd0>
    10c6:	2b00      	cmp	r3, #0
    10c8:	d005      	beq.n	10d6 <_sercom_get_default_pad+0xda>
    10ca:	e036      	b.n	113a <_sercom_get_default_pad+0x13e>
    10cc:	2b02      	cmp	r3, #2
    10ce:	d006      	beq.n	10de <_sercom_get_default_pad+0xe2>
    10d0:	2b03      	cmp	r3, #3
    10d2:	d006      	beq.n	10e2 <_sercom_get_default_pad+0xe6>
    10d4:	e031      	b.n	113a <_sercom_get_default_pad+0x13e>
    10d6:	4b2c      	ldr	r3, [pc, #176]	; (1188 <_sercom_get_default_pad+0x18c>)
    10d8:	e030      	b.n	113c <_sercom_get_default_pad+0x140>
    10da:	4b2c      	ldr	r3, [pc, #176]	; (118c <_sercom_get_default_pad+0x190>)
    10dc:	e02e      	b.n	113c <_sercom_get_default_pad+0x140>
    10de:	4b2c      	ldr	r3, [pc, #176]	; (1190 <_sercom_get_default_pad+0x194>)
    10e0:	e02c      	b.n	113c <_sercom_get_default_pad+0x140>
    10e2:	4b2c      	ldr	r3, [pc, #176]	; (1194 <_sercom_get_default_pad+0x198>)
    10e4:	e02a      	b.n	113c <_sercom_get_default_pad+0x140>
    10e6:	1cfb      	adds	r3, r7, #3
    10e8:	781b      	ldrb	r3, [r3, #0]
    10ea:	2b01      	cmp	r3, #1
    10ec:	d00a      	beq.n	1104 <_sercom_get_default_pad+0x108>
    10ee:	dc02      	bgt.n	10f6 <_sercom_get_default_pad+0xfa>
    10f0:	2b00      	cmp	r3, #0
    10f2:	d005      	beq.n	1100 <_sercom_get_default_pad+0x104>
    10f4:	e021      	b.n	113a <_sercom_get_default_pad+0x13e>
    10f6:	2b02      	cmp	r3, #2
    10f8:	d006      	beq.n	1108 <_sercom_get_default_pad+0x10c>
    10fa:	2b03      	cmp	r3, #3
    10fc:	d006      	beq.n	110c <_sercom_get_default_pad+0x110>
    10fe:	e01c      	b.n	113a <_sercom_get_default_pad+0x13e>
    1100:	4b25      	ldr	r3, [pc, #148]	; (1198 <_sercom_get_default_pad+0x19c>)
    1102:	e01b      	b.n	113c <_sercom_get_default_pad+0x140>
    1104:	4b25      	ldr	r3, [pc, #148]	; (119c <_sercom_get_default_pad+0x1a0>)
    1106:	e019      	b.n	113c <_sercom_get_default_pad+0x140>
    1108:	4b25      	ldr	r3, [pc, #148]	; (11a0 <_sercom_get_default_pad+0x1a4>)
    110a:	e017      	b.n	113c <_sercom_get_default_pad+0x140>
    110c:	4b25      	ldr	r3, [pc, #148]	; (11a4 <_sercom_get_default_pad+0x1a8>)
    110e:	e015      	b.n	113c <_sercom_get_default_pad+0x140>
    1110:	1cfb      	adds	r3, r7, #3
    1112:	781b      	ldrb	r3, [r3, #0]
    1114:	2b01      	cmp	r3, #1
    1116:	d00a      	beq.n	112e <_sercom_get_default_pad+0x132>
    1118:	dc02      	bgt.n	1120 <_sercom_get_default_pad+0x124>
    111a:	2b00      	cmp	r3, #0
    111c:	d005      	beq.n	112a <_sercom_get_default_pad+0x12e>
    111e:	e00c      	b.n	113a <_sercom_get_default_pad+0x13e>
    1120:	2b02      	cmp	r3, #2
    1122:	d006      	beq.n	1132 <_sercom_get_default_pad+0x136>
    1124:	2b03      	cmp	r3, #3
    1126:	d006      	beq.n	1136 <_sercom_get_default_pad+0x13a>
    1128:	e007      	b.n	113a <_sercom_get_default_pad+0x13e>
    112a:	4b1f      	ldr	r3, [pc, #124]	; (11a8 <_sercom_get_default_pad+0x1ac>)
    112c:	e006      	b.n	113c <_sercom_get_default_pad+0x140>
    112e:	4b1f      	ldr	r3, [pc, #124]	; (11ac <_sercom_get_default_pad+0x1b0>)
    1130:	e004      	b.n	113c <_sercom_get_default_pad+0x140>
    1132:	4b1f      	ldr	r3, [pc, #124]	; (11b0 <_sercom_get_default_pad+0x1b4>)
    1134:	e002      	b.n	113c <_sercom_get_default_pad+0x140>
    1136:	4b1f      	ldr	r3, [pc, #124]	; (11b4 <_sercom_get_default_pad+0x1b8>)
    1138:	e000      	b.n	113c <_sercom_get_default_pad+0x140>
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	}

	Assert(false);
	return 0;
<<<<<<< HEAD
     65e:	2300      	movs	r3, #0
     660:	e017      	b.n	692 <_sercom_get_default_pad+0x4e>
	switch ((uintptr_t)sercom_module) {
     662:	4a35      	ldr	r2, [pc, #212]	; (738 <_sercom_get_default_pad+0xf4>)
     664:	4293      	cmp	r3, r2
     666:	d03a      	beq.n	6de <_sercom_get_default_pad+0x9a>
     668:	4a34      	ldr	r2, [pc, #208]	; (73c <_sercom_get_default_pad+0xf8>)
     66a:	4293      	cmp	r3, r2
     66c:	d044      	beq.n	6f8 <_sercom_get_default_pad+0xb4>
     66e:	4a34      	ldr	r2, [pc, #208]	; (740 <_sercom_get_default_pad+0xfc>)
     670:	4293      	cmp	r3, r2
     672:	d1f4      	bne.n	65e <_sercom_get_default_pad+0x1a>
	return 0;
     674:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     676:	2903      	cmp	r1, #3
     678:	d80b      	bhi.n	692 <_sercom_get_default_pad+0x4e>
     67a:	f001 f9ab 	bl	19d4 <__gnu_thumb1_case_uqi>
     67e:	2a50      	.short	0x2a50
     680:	2e2c      	.short	0x2e2c
	return 0;
     682:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     684:	2903      	cmp	r1, #3
     686:	d804      	bhi.n	692 <_sercom_get_default_pad+0x4e>
     688:	f001 f9a4 	bl	19d4 <__gnu_thumb1_case_uqi>
     68c:	07050243 	.word	0x07050243
     690:	4b2c      	ldr	r3, [pc, #176]	; (744 <_sercom_get_default_pad+0x100>)
}
     692:	0018      	movs	r0, r3
     694:	bd00      	pop	{pc}
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     696:	4b2c      	ldr	r3, [pc, #176]	; (748 <_sercom_get_default_pad+0x104>)
     698:	e7fb      	b.n	692 <_sercom_get_default_pad+0x4e>
     69a:	4b2c      	ldr	r3, [pc, #176]	; (74c <_sercom_get_default_pad+0x108>)
     69c:	e7f9      	b.n	692 <_sercom_get_default_pad+0x4e>
	return 0;
     69e:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6a0:	2903      	cmp	r1, #3
     6a2:	d8f6      	bhi.n	692 <_sercom_get_default_pad+0x4e>
     6a4:	f001 f996 	bl	19d4 <__gnu_thumb1_case_uqi>
     6a8:	06040237 	.word	0x06040237
     6ac:	4b28      	ldr	r3, [pc, #160]	; (750 <_sercom_get_default_pad+0x10c>)
     6ae:	e7f0      	b.n	692 <_sercom_get_default_pad+0x4e>
     6b0:	4b28      	ldr	r3, [pc, #160]	; (754 <_sercom_get_default_pad+0x110>)
     6b2:	e7ee      	b.n	692 <_sercom_get_default_pad+0x4e>
     6b4:	4b28      	ldr	r3, [pc, #160]	; (758 <_sercom_get_default_pad+0x114>)
     6b6:	e7ec      	b.n	692 <_sercom_get_default_pad+0x4e>
	return 0;
     6b8:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6ba:	2903      	cmp	r1, #3
     6bc:	d8e9      	bhi.n	692 <_sercom_get_default_pad+0x4e>
     6be:	f001 f989 	bl	19d4 <__gnu_thumb1_case_uqi>
     6c2:	022c      	.short	0x022c
     6c4:	0604      	.short	0x0604
     6c6:	4b25      	ldr	r3, [pc, #148]	; (75c <_sercom_get_default_pad+0x118>)
     6c8:	e7e3      	b.n	692 <_sercom_get_default_pad+0x4e>
     6ca:	4b25      	ldr	r3, [pc, #148]	; (760 <_sercom_get_default_pad+0x11c>)
     6cc:	e7e1      	b.n	692 <_sercom_get_default_pad+0x4e>
     6ce:	4b25      	ldr	r3, [pc, #148]	; (764 <_sercom_get_default_pad+0x120>)
     6d0:	e7df      	b.n	692 <_sercom_get_default_pad+0x4e>
     6d2:	4b25      	ldr	r3, [pc, #148]	; (768 <_sercom_get_default_pad+0x124>)
     6d4:	e7dd      	b.n	692 <_sercom_get_default_pad+0x4e>
     6d6:	4b25      	ldr	r3, [pc, #148]	; (76c <_sercom_get_default_pad+0x128>)
     6d8:	e7db      	b.n	692 <_sercom_get_default_pad+0x4e>
     6da:	4b25      	ldr	r3, [pc, #148]	; (770 <_sercom_get_default_pad+0x12c>)
     6dc:	e7d9      	b.n	692 <_sercom_get_default_pad+0x4e>
	return 0;
     6de:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6e0:	2903      	cmp	r1, #3
     6e2:	d8d6      	bhi.n	692 <_sercom_get_default_pad+0x4e>
     6e4:	f001 f976 	bl	19d4 <__gnu_thumb1_case_uqi>
     6e8:	0604021d 	.word	0x0604021d
     6ec:	4b21      	ldr	r3, [pc, #132]	; (774 <_sercom_get_default_pad+0x130>)
     6ee:	e7d0      	b.n	692 <_sercom_get_default_pad+0x4e>
     6f0:	4b21      	ldr	r3, [pc, #132]	; (778 <_sercom_get_default_pad+0x134>)
     6f2:	e7ce      	b.n	692 <_sercom_get_default_pad+0x4e>
     6f4:	4b21      	ldr	r3, [pc, #132]	; (77c <_sercom_get_default_pad+0x138>)
     6f6:	e7cc      	b.n	692 <_sercom_get_default_pad+0x4e>
	return 0;
     6f8:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     6fa:	2903      	cmp	r1, #3
     6fc:	d8c9      	bhi.n	692 <_sercom_get_default_pad+0x4e>
     6fe:	f001 f969 	bl	19d4 <__gnu_thumb1_case_uqi>
     702:	0212      	.short	0x0212
     704:	0604      	.short	0x0604
     706:	4b1e      	ldr	r3, [pc, #120]	; (780 <_sercom_get_default_pad+0x13c>)
     708:	e7c3      	b.n	692 <_sercom_get_default_pad+0x4e>
     70a:	4b1e      	ldr	r3, [pc, #120]	; (784 <_sercom_get_default_pad+0x140>)
     70c:	e7c1      	b.n	692 <_sercom_get_default_pad+0x4e>
     70e:	4b1e      	ldr	r3, [pc, #120]	; (788 <_sercom_get_default_pad+0x144>)
     710:	e7bf      	b.n	692 <_sercom_get_default_pad+0x4e>
     712:	4b1e      	ldr	r3, [pc, #120]	; (78c <_sercom_get_default_pad+0x148>)
     714:	e7bd      	b.n	692 <_sercom_get_default_pad+0x4e>
     716:	2303      	movs	r3, #3
     718:	e7bb      	b.n	692 <_sercom_get_default_pad+0x4e>
     71a:	4b1d      	ldr	r3, [pc, #116]	; (790 <_sercom_get_default_pad+0x14c>)
     71c:	e7b9      	b.n	692 <_sercom_get_default_pad+0x4e>
     71e:	4b1d      	ldr	r3, [pc, #116]	; (794 <_sercom_get_default_pad+0x150>)
     720:	e7b7      	b.n	692 <_sercom_get_default_pad+0x4e>
     722:	4b1d      	ldr	r3, [pc, #116]	; (798 <_sercom_get_default_pad+0x154>)
     724:	e7b5      	b.n	692 <_sercom_get_default_pad+0x4e>
     726:	4b1d      	ldr	r3, [pc, #116]	; (79c <_sercom_get_default_pad+0x158>)
     728:	e7b3      	b.n	692 <_sercom_get_default_pad+0x4e>
     72a:	46c0      	nop			; (mov r8, r8)
     72c:	42001000 	.word	0x42001000
     730:	42000800 	.word	0x42000800
     734:	42000c00 	.word	0x42000c00
     738:	42001800 	.word	0x42001800
     73c:	42001c00 	.word	0x42001c00
     740:	42001400 	.word	0x42001400
     744:	00050003 	.word	0x00050003
     748:	00060003 	.word	0x00060003
     74c:	00070003 	.word	0x00070003
     750:	00010003 	.word	0x00010003
     754:	001e0003 	.word	0x001e0003
     758:	001f0003 	.word	0x001f0003
     75c:	00090003 	.word	0x00090003
     760:	000a0003 	.word	0x000a0003
     764:	000b0003 	.word	0x000b0003
     768:	00110003 	.word	0x00110003
     76c:	00120003 	.word	0x00120003
     770:	00130003 	.word	0x00130003
     774:	000d0003 	.word	0x000d0003
     778:	000e0003 	.word	0x000e0003
     77c:	000f0003 	.word	0x000f0003
     780:	00170003 	.word	0x00170003
     784:	00180003 	.word	0x00180003
     788:	00190003 	.word	0x00190003
     78c:	00040003 	.word	0x00040003
     790:	00080003 	.word	0x00080003
     794:	00100003 	.word	0x00100003
     798:	000c0003 	.word	0x000c0003
     79c:	00160003 	.word	0x00160003

000007a0 <_sercom_get_sercom_inst_index>:
=======
    113a:	2300      	movs	r3, #0
}
    113c:	0018      	movs	r0, r3
    113e:	46bd      	mov	sp, r7
    1140:	b002      	add	sp, #8
    1142:	bd80      	pop	{r7, pc}
    1144:	42001000 	.word	0x42001000
    1148:	42000800 	.word	0x42000800
    114c:	42000c00 	.word	0x42000c00
    1150:	42001800 	.word	0x42001800
    1154:	42001c00 	.word	0x42001c00
    1158:	42001400 	.word	0x42001400
    115c:	00040003 	.word	0x00040003
    1160:	00050003 	.word	0x00050003
    1164:	00060003 	.word	0x00060003
    1168:	00070003 	.word	0x00070003
    116c:	00010003 	.word	0x00010003
    1170:	001e0003 	.word	0x001e0003
    1174:	001f0003 	.word	0x001f0003
    1178:	00080003 	.word	0x00080003
    117c:	00090003 	.word	0x00090003
    1180:	000a0003 	.word	0x000a0003
    1184:	000b0003 	.word	0x000b0003
    1188:	00100003 	.word	0x00100003
    118c:	00110003 	.word	0x00110003
    1190:	00120003 	.word	0x00120003
    1194:	00130003 	.word	0x00130003
    1198:	000c0003 	.word	0x000c0003
    119c:	000d0003 	.word	0x000d0003
    11a0:	000e0003 	.word	0x000e0003
    11a4:	000f0003 	.word	0x000f0003
    11a8:	00160003 	.word	0x00160003
    11ac:	00170003 	.word	0x00170003
    11b0:	00180003 	.word	0x00180003
    11b4:	00190003 	.word	0x00190003

000011b8 <_sercom_get_sercom_inst_index>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
<<<<<<< HEAD
     7a0:	b570      	push	{r4, r5, r6, lr}
     7a2:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     7a4:	4669      	mov	r1, sp
     7a6:	4b09      	ldr	r3, [pc, #36]	; (7cc <_sercom_get_sercom_inst_index+0x2c>)
     7a8:	466a      	mov	r2, sp
     7aa:	cb70      	ldmia	r3!, {r4, r5, r6}
     7ac:	c170      	stmia	r1!, {r4, r5, r6}
     7ae:	cb70      	ldmia	r3!, {r4, r5, r6}
     7b0:	c170      	stmia	r1!, {r4, r5, r6}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     7b2:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     7b4:	0099      	lsls	r1, r3, #2
     7b6:	5851      	ldr	r1, [r2, r1]
     7b8:	4281      	cmp	r1, r0
     7ba:	d102      	bne.n	7c2 <_sercom_get_sercom_inst_index+0x22>
			return i;
     7bc:	b2d8      	uxtb	r0, r3
=======
    11b8:	b590      	push	{r4, r7, lr}
    11ba:	b08b      	sub	sp, #44	; 0x2c
    11bc:	af00      	add	r7, sp, #0
    11be:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    11c0:	230c      	movs	r3, #12
    11c2:	18fb      	adds	r3, r7, r3
    11c4:	4a0f      	ldr	r2, [pc, #60]	; (1204 <_sercom_get_sercom_inst_index+0x4c>)
    11c6:	ca13      	ldmia	r2!, {r0, r1, r4}
    11c8:	c313      	stmia	r3!, {r0, r1, r4}
    11ca:	ca13      	ldmia	r2!, {r0, r1, r4}
    11cc:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    11ce:	2300      	movs	r3, #0
    11d0:	627b      	str	r3, [r7, #36]	; 0x24
    11d2:	e00e      	b.n	11f2 <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    11d4:	230c      	movs	r3, #12
    11d6:	18fb      	adds	r3, r7, r3
    11d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    11da:	0092      	lsls	r2, r2, #2
    11dc:	58d3      	ldr	r3, [r2, r3]
    11de:	001a      	movs	r2, r3
    11e0:	687b      	ldr	r3, [r7, #4]
    11e2:	429a      	cmp	r2, r3
    11e4:	d102      	bne.n	11ec <_sercom_get_sercom_inst_index+0x34>
			return i;
    11e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11e8:	b2db      	uxtb	r3, r3
    11ea:	e006      	b.n	11fa <_sercom_get_sercom_inst_index+0x42>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    11ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11ee:	3301      	adds	r3, #1
    11f0:	627b      	str	r3, [r7, #36]	; 0x24
    11f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    11f4:	2b05      	cmp	r3, #5
    11f6:	d9ed      	bls.n	11d4 <_sercom_get_sercom_inst_index+0x1c>
		}
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	}

	/* Invalid data given */
	Assert(false);
	return 0;
<<<<<<< HEAD
}
     7be:	b006      	add	sp, #24
     7c0:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     7c2:	3301      	adds	r3, #1
     7c4:	2b06      	cmp	r3, #6
     7c6:	d1f5      	bne.n	7b4 <_sercom_get_sercom_inst_index+0x14>
	return 0;
     7c8:	2000      	movs	r0, #0
     7ca:	e7f8      	b.n	7be <_sercom_get_sercom_inst_index+0x1e>
     7cc:	00001bd8 	.word	0x00001bd8

000007d0 <_usart_wait_for_sync>:
	SercomUsart *const usart_hw = &(module->hw->USART);
     7d0:	6802      	ldr	r2, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
     7d2:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     7d4:	2b00      	cmp	r3, #0
     7d6:	d1fc      	bne.n	7d2 <_usart_wait_for_sync+0x2>
}
     7d8:	4770      	bx	lr
	...

000007dc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     7dc:	b5f0      	push	{r4, r5, r6, r7, lr}
     7de:	0007      	movs	r7, r0
     7e0:	b093      	sub	sp, #76	; 0x4c
	module->hw = hw;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7e2:	4ba0      	ldr	r3, [pc, #640]	; (a64 <usart_init+0x288>)
	module->hw = hw;
     7e4:	6039      	str	r1, [r7, #0]
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7e6:	0008      	movs	r0, r1
{
     7e8:	0016      	movs	r6, r2
     7ea:	9104      	str	r1, [sp, #16]
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7ec:	4798      	blx	r3
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     7ee:	2201      	movs	r2, #1
     7f0:	9b04      	ldr	r3, [sp, #16]
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     7f2:	0005      	movs	r5, r0
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     7f4:	681b      	ldr	r3, [r3, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     7f6:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     7f8:	4213      	tst	r3, r2
     7fa:	d000      	beq.n	7fe <usart_init+0x22>
     7fc:	e10f      	b.n	a1e <usart_init+0x242>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     7fe:	9b04      	ldr	r3, [sp, #16]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
     800:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     802:	681c      	ldr	r4, [r3, #0]
     804:	2302      	movs	r3, #2
     806:	401c      	ands	r4, r3
     808:	d000      	beq.n	80c <usart_init+0x30>
     80a:	e108      	b.n	a1e <usart_init+0x242>
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     80c:	18eb      	adds	r3, r5, r3
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     80e:	381b      	subs	r0, #27
     810:	4098      	lsls	r0, r3
     812:	0003      	movs	r3, r0
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     814:	4a94      	ldr	r2, [pc, #592]	; (a68 <usart_init+0x28c>)
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     816:	3514      	adds	r5, #20
     818:	6a11      	ldr	r1, [r2, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     81a:	b2ed      	uxtb	r5, r5
     81c:	430b      	orrs	r3, r1
     81e:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     820:	0033      	movs	r3, r6
     822:	332d      	adds	r3, #45	; 0x2d
     824:	9302      	str	r3, [sp, #8]
     826:	781b      	ldrb	r3, [r3, #0]
     828:	a90c      	add	r1, sp, #48	; 0x30
     82a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     82c:	0028      	movs	r0, r5
     82e:	4b8f      	ldr	r3, [pc, #572]	; (a6c <usart_init+0x290>)
     830:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     832:	0028      	movs	r0, r5
     834:	4b8e      	ldr	r3, [pc, #568]	; (a70 <usart_init+0x294>)
     836:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     838:	9b02      	ldr	r3, [sp, #8]
     83a:	0021      	movs	r1, r4
     83c:	7818      	ldrb	r0, [r3, #0]
     83e:	4b8d      	ldr	r3, [pc, #564]	; (a74 <usart_init+0x298>)
     840:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
     842:	7af3      	ldrb	r3, [r6, #11]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     844:	2508      	movs	r5, #8
	module->character_size = config->character_size;
     846:	717b      	strb	r3, [r7, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
     848:	1d73      	adds	r3, r6, #5
     84a:	7fdb      	ldrb	r3, [r3, #31]
     84c:	71bb      	strb	r3, [r7, #6]
	module->transmitter_enabled = config->transmitter_enable;
     84e:	1db3      	adds	r3, r6, #6
     850:	7fdb      	ldrb	r3, [r3, #31]
     852:	71fb      	strb	r3, [r7, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
     854:	7ef3      	ldrb	r3, [r6, #27]
     856:	723b      	strb	r3, [r7, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     858:	7f33      	ldrb	r3, [r6, #28]
     85a:	727b      	strb	r3, [r7, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     85c:	683b      	ldr	r3, [r7, #0]
     85e:	9303      	str	r3, [sp, #12]
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     860:	0018      	movs	r0, r3
     862:	4b80      	ldr	r3, [pc, #512]	; (a64 <usart_init+0x288>)
     864:	4798      	blx	r3
	uint16_t baud  = 0;
     866:	ab0e      	add	r3, sp, #56	; 0x38
     868:	801c      	strh	r4, [r3, #0]
	switch (config->sample_rate) {
     86a:	8a33      	ldrh	r3, [r6, #16]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     86c:	3014      	adds	r0, #20
	switch (config->sample_rate) {
     86e:	9302      	str	r3, [sp, #8]
     870:	2380      	movs	r3, #128	; 0x80
     872:	9a02      	ldr	r2, [sp, #8]
     874:	01db      	lsls	r3, r3, #7
     876:	429a      	cmp	r2, r3
     878:	d014      	beq.n	8a4 <usart_init+0xc8>
     87a:	d808      	bhi.n	88e <usart_init+0xb2>
     87c:	2380      	movs	r3, #128	; 0x80
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     87e:	2510      	movs	r5, #16
	switch (config->sample_rate) {
     880:	019b      	lsls	r3, r3, #6
     882:	429a      	cmp	r2, r3
     884:	d100      	bne.n	888 <usart_init+0xac>
     886:	e0cd      	b.n	a24 <usart_init+0x248>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     888:	2510      	movs	r5, #16
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     88a:	2400      	movs	r4, #0
     88c:	e00a      	b.n	8a4 <usart_init+0xc8>
	switch (config->sample_rate) {
     88e:	23c0      	movs	r3, #192	; 0xc0
     890:	9a02      	ldr	r2, [sp, #8]
     892:	01db      	lsls	r3, r3, #7
     894:	429a      	cmp	r2, r3
     896:	d100      	bne.n	89a <usart_init+0xbe>
     898:	e0c3      	b.n	a22 <usart_init+0x246>
     89a:	2380      	movs	r3, #128	; 0x80
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     89c:	2503      	movs	r5, #3
	switch (config->sample_rate) {
     89e:	021b      	lsls	r3, r3, #8
     8a0:	429a      	cmp	r2, r3
     8a2:	d1f1      	bne.n	888 <usart_init+0xac>
	ctrla = (uint32_t)config->data_order |
     8a4:	6833      	ldr	r3, [r6, #0]
     8a6:	9306      	str	r3, [sp, #24]
		(uint32_t)config->mux_setting |
     8a8:	68f3      	ldr	r3, [r6, #12]
     8aa:	9307      	str	r3, [sp, #28]
		config->sample_adjustment |
     8ac:	6973      	ldr	r3, [r6, #20]
     8ae:	9308      	str	r3, [sp, #32]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     8b0:	7e33      	ldrb	r3, [r6, #24]
     8b2:	9309      	str	r3, [sp, #36]	; 0x24
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     8b4:	1df3      	adds	r3, r6, #7
     8b6:	7fdb      	ldrb	r3, [r3, #31]
     8b8:	930a      	str	r3, [sp, #40]	; 0x28
	transfer_mode = (uint32_t)config->transfer_mode;
     8ba:	6873      	ldr	r3, [r6, #4]
     8bc:	9305      	str	r3, [sp, #20]
     8be:	0033      	movs	r3, r6
	switch (transfer_mode)
     8c0:	9a05      	ldr	r2, [sp, #20]
     8c2:	3308      	adds	r3, #8
     8c4:	2a00      	cmp	r2, #0
     8c6:	d100      	bne.n	8ca <usart_init+0xee>
     8c8:	e0ae      	b.n	a28 <usart_init+0x24c>
     8ca:	2280      	movs	r2, #128	; 0x80
     8cc:	9905      	ldr	r1, [sp, #20]
     8ce:	0552      	lsls	r2, r2, #21
     8d0:	4291      	cmp	r1, r2
     8d2:	d10e      	bne.n	8f2 <usart_init+0x116>
			if (!config->use_external_clock) {
     8d4:	7fdb      	ldrb	r3, [r3, #31]
     8d6:	2b00      	cmp	r3, #0
     8d8:	d10b      	bne.n	8f2 <usart_init+0x116>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     8da:	4b67      	ldr	r3, [pc, #412]	; (a78 <usart_init+0x29c>)
     8dc:	b2c0      	uxtb	r0, r0
     8de:	6a34      	ldr	r4, [r6, #32]
     8e0:	4798      	blx	r3
     8e2:	aa0e      	add	r2, sp, #56	; 0x38
     8e4:	0001      	movs	r1, r0
     8e6:	4b65      	ldr	r3, [pc, #404]	; (a7c <usart_init+0x2a0>)
     8e8:	0020      	movs	r0, r4
     8ea:	4798      	blx	r3
	if (status_code != STATUS_OK) {
     8ec:	2800      	cmp	r0, #0
     8ee:	d000      	beq.n	8f2 <usart_init+0x116>
     8f0:	e095      	b.n	a1e <usart_init+0x242>
	if(config->encoding_format_enable) {
     8f2:	7e73      	ldrb	r3, [r6, #25]
     8f4:	2b00      	cmp	r3, #0
     8f6:	d002      	beq.n	8fe <usart_init+0x122>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     8f8:	7eb3      	ldrb	r3, [r6, #26]
     8fa:	9a03      	ldr	r2, [sp, #12]
     8fc:	7393      	strb	r3, [r2, #14]
	_usart_wait_for_sync(module);
     8fe:	4b60      	ldr	r3, [pc, #384]	; (a80 <usart_init+0x2a4>)
     900:	0038      	movs	r0, r7
     902:	4798      	blx	r3
	usart_hw->BAUD.reg = baud;
     904:	ab0a      	add	r3, sp, #40	; 0x28
     906:	8a1b      	ldrh	r3, [r3, #16]
     908:	9a03      	ldr	r2, [sp, #12]
	ctrla |= transfer_mode;
     90a:	9c06      	ldr	r4, [sp, #24]
	usart_hw->BAUD.reg = baud;
     90c:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     90e:	9b07      	ldr	r3, [sp, #28]
     910:	431c      	orrs	r4, r3
     912:	9b08      	ldr	r3, [sp, #32]
     914:	431c      	orrs	r4, r3
     916:	9b05      	ldr	r3, [sp, #20]
     918:	431c      	orrs	r4, r3
     91a:	9b02      	ldr	r3, [sp, #8]
     91c:	431c      	orrs	r4, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     91e:	9b09      	ldr	r3, [sp, #36]	; 0x24
     920:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     922:	431c      	orrs	r4, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     924:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     926:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     928:	431c      	orrs	r4, r3
	if (config->use_external_clock == false) {
     92a:	0033      	movs	r3, r6
     92c:	3308      	adds	r3, #8
     92e:	7fdb      	ldrb	r3, [r3, #31]
     930:	2b00      	cmp	r3, #0
     932:	d101      	bne.n	938 <usart_init+0x15c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     934:	3304      	adds	r3, #4
     936:	431c      	orrs	r4, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     938:	7e75      	ldrb	r5, [r6, #25]
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     93a:	7f33      	ldrb	r3, [r6, #28]
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     93c:	02ad      	lsls	r5, r5, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     93e:	025b      	lsls	r3, r3, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     940:	431d      	orrs	r5, r3
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     942:	7f73      	ldrb	r3, [r6, #29]
	ctrlb |= (uint32_t)config->character_size;
     944:	7af2      	ldrb	r2, [r6, #11]
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     946:	021b      	lsls	r3, r3, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     948:	431d      	orrs	r5, r3
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     94a:	1d73      	adds	r3, r6, #5
     94c:	7fdb      	ldrb	r3, [r3, #31]
     94e:	045b      	lsls	r3, r3, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     950:	431d      	orrs	r5, r3
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     952:	1db3      	adds	r3, r6, #6
     954:	7fdb      	ldrb	r3, [r3, #31]
     956:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     958:	432b      	orrs	r3, r5
	ctrlb |= (uint32_t)config->character_size;
     95a:	7ab5      	ldrb	r5, [r6, #10]
     95c:	4315      	orrs	r5, r2
     95e:	431d      	orrs	r5, r3
	if (config->parity != USART_PARITY_NONE) {
     960:	8933      	ldrh	r3, [r6, #8]
     962:	2bff      	cmp	r3, #255	; 0xff
     964:	d100      	bne.n	968 <usart_init+0x18c>
     966:	e075      	b.n	a54 <usart_init+0x278>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     968:	2280      	movs	r2, #128	; 0x80
     96a:	0452      	lsls	r2, r2, #17
     96c:	4314      	orrs	r4, r2
		ctrlb |= config->parity;
     96e:	431d      	orrs	r5, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     970:	0033      	movs	r3, r6
     972:	332c      	adds	r3, #44	; 0x2c
     974:	781b      	ldrb	r3, [r3, #0]
     976:	2b00      	cmp	r3, #0
     978:	d103      	bne.n	982 <usart_init+0x1a6>
=======
    11f8:	2300      	movs	r3, #0
}
    11fa:	0018      	movs	r0, r3
    11fc:	46bd      	mov	sp, r7
    11fe:	b00b      	add	sp, #44	; 0x2c
    1200:	bd90      	pop	{r4, r7, pc}
    1202:	46c0      	nop			; (mov r8, r8)
    1204:	0000398c 	.word	0x0000398c

00001208 <system_pinmux_get_config_defaults>:
{
    1208:	b580      	push	{r7, lr}
    120a:	b082      	sub	sp, #8
    120c:	af00      	add	r7, sp, #0
    120e:	6078      	str	r0, [r7, #4]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1210:	687b      	ldr	r3, [r7, #4]
    1212:	2280      	movs	r2, #128	; 0x80
    1214:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1216:	687b      	ldr	r3, [r7, #4]
    1218:	2200      	movs	r2, #0
    121a:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    121c:	687b      	ldr	r3, [r7, #4]
    121e:	2201      	movs	r2, #1
    1220:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    1222:	687b      	ldr	r3, [r7, #4]
    1224:	2200      	movs	r2, #0
    1226:	70da      	strb	r2, [r3, #3]
}
    1228:	46c0      	nop			; (mov r8, r8)
    122a:	46bd      	mov	sp, r7
    122c:	b002      	add	sp, #8
    122e:	bd80      	pop	{r7, pc}

00001230 <system_pinmux_get_group_from_gpio_pin>:
{
    1230:	b580      	push	{r7, lr}
    1232:	b084      	sub	sp, #16
    1234:	af00      	add	r7, sp, #0
    1236:	0002      	movs	r2, r0
    1238:	1dfb      	adds	r3, r7, #7
    123a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    123c:	230f      	movs	r3, #15
    123e:	18fb      	adds	r3, r7, r3
    1240:	1dfa      	adds	r2, r7, #7
    1242:	7812      	ldrb	r2, [r2, #0]
    1244:	09d2      	lsrs	r2, r2, #7
    1246:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    1248:	230e      	movs	r3, #14
    124a:	18fb      	adds	r3, r7, r3
    124c:	1dfa      	adds	r2, r7, #7
    124e:	7812      	ldrb	r2, [r2, #0]
    1250:	0952      	lsrs	r2, r2, #5
    1252:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    1254:	4b0d      	ldr	r3, [pc, #52]	; (128c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    1256:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    1258:	230f      	movs	r3, #15
    125a:	18fb      	adds	r3, r7, r3
    125c:	781b      	ldrb	r3, [r3, #0]
    125e:	2b00      	cmp	r3, #0
    1260:	d10f      	bne.n	1282 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    1262:	230f      	movs	r3, #15
    1264:	18fb      	adds	r3, r7, r3
    1266:	781b      	ldrb	r3, [r3, #0]
    1268:	009b      	lsls	r3, r3, #2
    126a:	2210      	movs	r2, #16
    126c:	4694      	mov	ip, r2
    126e:	44bc      	add	ip, r7
    1270:	4463      	add	r3, ip
    1272:	3b08      	subs	r3, #8
    1274:	681a      	ldr	r2, [r3, #0]
    1276:	230e      	movs	r3, #14
    1278:	18fb      	adds	r3, r7, r3
    127a:	781b      	ldrb	r3, [r3, #0]
    127c:	01db      	lsls	r3, r3, #7
    127e:	18d3      	adds	r3, r2, r3
    1280:	e000      	b.n	1284 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    1282:	2300      	movs	r3, #0
}
    1284:	0018      	movs	r0, r3
    1286:	46bd      	mov	sp, r7
    1288:	b004      	add	sp, #16
    128a:	bd80      	pop	{r7, pc}
    128c:	41004400 	.word	0x41004400

00001290 <port_get_group_from_gpio_pin>:
{
    1290:	b580      	push	{r7, lr}
    1292:	b082      	sub	sp, #8
    1294:	af00      	add	r7, sp, #0
    1296:	0002      	movs	r2, r0
    1298:	1dfb      	adds	r3, r7, #7
    129a:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    129c:	1dfb      	adds	r3, r7, #7
    129e:	781b      	ldrb	r3, [r3, #0]
    12a0:	0018      	movs	r0, r3
    12a2:	4b03      	ldr	r3, [pc, #12]	; (12b0 <port_get_group_from_gpio_pin+0x20>)
    12a4:	4798      	blx	r3
    12a6:	0003      	movs	r3, r0
}
    12a8:	0018      	movs	r0, r3
    12aa:	46bd      	mov	sp, r7
    12ac:	b002      	add	sp, #8
    12ae:	bd80      	pop	{r7, pc}
    12b0:	00001231 	.word	0x00001231

000012b4 <port_pin_set_output_level>:
{
    12b4:	b580      	push	{r7, lr}
    12b6:	b084      	sub	sp, #16
    12b8:	af00      	add	r7, sp, #0
    12ba:	0002      	movs	r2, r0
    12bc:	1dfb      	adds	r3, r7, #7
    12be:	701a      	strb	r2, [r3, #0]
    12c0:	1dbb      	adds	r3, r7, #6
    12c2:	1c0a      	adds	r2, r1, #0
    12c4:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    12c6:	1dfb      	adds	r3, r7, #7
    12c8:	781b      	ldrb	r3, [r3, #0]
    12ca:	0018      	movs	r0, r3
    12cc:	4b0d      	ldr	r3, [pc, #52]	; (1304 <port_pin_set_output_level+0x50>)
    12ce:	4798      	blx	r3
    12d0:	0003      	movs	r3, r0
    12d2:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    12d4:	1dfb      	adds	r3, r7, #7
    12d6:	781b      	ldrb	r3, [r3, #0]
    12d8:	221f      	movs	r2, #31
    12da:	4013      	ands	r3, r2
    12dc:	2201      	movs	r2, #1
    12de:	409a      	lsls	r2, r3
    12e0:	0013      	movs	r3, r2
    12e2:	60bb      	str	r3, [r7, #8]
	if (level) {
    12e4:	1dbb      	adds	r3, r7, #6
    12e6:	781b      	ldrb	r3, [r3, #0]
    12e8:	2b00      	cmp	r3, #0
    12ea:	d003      	beq.n	12f4 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    12ec:	68fb      	ldr	r3, [r7, #12]
    12ee:	68ba      	ldr	r2, [r7, #8]
    12f0:	619a      	str	r2, [r3, #24]
}
    12f2:	e002      	b.n	12fa <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    12f4:	68fb      	ldr	r3, [r7, #12]
    12f6:	68ba      	ldr	r2, [r7, #8]
    12f8:	615a      	str	r2, [r3, #20]
}
    12fa:	46c0      	nop			; (mov r8, r8)
    12fc:	46bd      	mov	sp, r7
    12fe:	b004      	add	sp, #16
    1300:	bd80      	pop	{r7, pc}
    1302:	46c0      	nop			; (mov r8, r8)
    1304:	00001291 	.word	0x00001291

00001308 <system_gclk_chan_get_config_defaults>:
{
    1308:	b580      	push	{r7, lr}
    130a:	b082      	sub	sp, #8
    130c:	af00      	add	r7, sp, #0
    130e:	6078      	str	r0, [r7, #4]
	config->source_generator = GCLK_GENERATOR_0;
    1310:	687b      	ldr	r3, [r7, #4]
    1312:	2200      	movs	r2, #0
    1314:	701a      	strb	r2, [r3, #0]
}
    1316:	46c0      	nop			; (mov r8, r8)
    1318:	46bd      	mov	sp, r7
    131a:	b002      	add	sp, #8
    131c:	bd80      	pop	{r7, pc}
	...

00001320 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    1320:	b580      	push	{r7, lr}
    1322:	b082      	sub	sp, #8
    1324:	af00      	add	r7, sp, #0
    1326:	0002      	movs	r2, r0
    1328:	6039      	str	r1, [r7, #0]
    132a:	1dfb      	adds	r3, r7, #7
    132c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    132e:	1dfb      	adds	r3, r7, #7
    1330:	781b      	ldrb	r3, [r3, #0]
    1332:	2b01      	cmp	r3, #1
    1334:	d00a      	beq.n	134c <system_apb_clock_set_mask+0x2c>
    1336:	2b02      	cmp	r3, #2
    1338:	d00f      	beq.n	135a <system_apb_clock_set_mask+0x3a>
    133a:	2b00      	cmp	r3, #0
    133c:	d114      	bne.n	1368 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    133e:	4b0e      	ldr	r3, [pc, #56]	; (1378 <system_apb_clock_set_mask+0x58>)
    1340:	4a0d      	ldr	r2, [pc, #52]	; (1378 <system_apb_clock_set_mask+0x58>)
    1342:	6991      	ldr	r1, [r2, #24]
    1344:	683a      	ldr	r2, [r7, #0]
    1346:	430a      	orrs	r2, r1
    1348:	619a      	str	r2, [r3, #24]
			break;
    134a:	e00f      	b.n	136c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    134c:	4b0a      	ldr	r3, [pc, #40]	; (1378 <system_apb_clock_set_mask+0x58>)
    134e:	4a0a      	ldr	r2, [pc, #40]	; (1378 <system_apb_clock_set_mask+0x58>)
    1350:	69d1      	ldr	r1, [r2, #28]
    1352:	683a      	ldr	r2, [r7, #0]
    1354:	430a      	orrs	r2, r1
    1356:	61da      	str	r2, [r3, #28]
			break;
    1358:	e008      	b.n	136c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    135a:	4b07      	ldr	r3, [pc, #28]	; (1378 <system_apb_clock_set_mask+0x58>)
    135c:	4a06      	ldr	r2, [pc, #24]	; (1378 <system_apb_clock_set_mask+0x58>)
    135e:	6a11      	ldr	r1, [r2, #32]
    1360:	683a      	ldr	r2, [r7, #0]
    1362:	430a      	orrs	r2, r1
    1364:	621a      	str	r2, [r3, #32]
			break;
    1366:	e001      	b.n	136c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    1368:	2317      	movs	r3, #23
    136a:	e000      	b.n	136e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    136c:	2300      	movs	r3, #0
}
    136e:	0018      	movs	r0, r3
    1370:	46bd      	mov	sp, r7
    1372:	b002      	add	sp, #8
    1374:	bd80      	pop	{r7, pc}
    1376:	46c0      	nop			; (mov r8, r8)
    1378:	40000400 	.word	0x40000400

0000137c <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
<<<<<<< HEAD
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     97a:	4b42      	ldr	r3, [pc, #264]	; (a84 <usart_init+0x2a8>)
     97c:	789b      	ldrb	r3, [r3, #2]
     97e:	079b      	lsls	r3, r3, #30
     980:	d501      	bpl.n	986 <usart_init+0x1aa>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     982:	2380      	movs	r3, #128	; 0x80
     984:	431c      	orrs	r4, r3
	_usart_wait_for_sync(module);
     986:	0038      	movs	r0, r7
     988:	4b3d      	ldr	r3, [pc, #244]	; (a80 <usart_init+0x2a4>)
     98a:	4798      	blx	r3
	usart_hw->CTRLB.reg = ctrlb;
     98c:	9b03      	ldr	r3, [sp, #12]
	_usart_wait_for_sync(module);
     98e:	0038      	movs	r0, r7
	usart_hw->CTRLB.reg = ctrlb;
     990:	605d      	str	r5, [r3, #4]
	_usart_wait_for_sync(module);
     992:	4b3b      	ldr	r3, [pc, #236]	; (a80 <usart_init+0x2a4>)
     994:	4798      	blx	r3
	usart_hw->CTRLA.reg = ctrla;
     996:	9b03      	ldr	r3, [sp, #12]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     998:	2500      	movs	r5, #0
     99a:	601c      	str	r4, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     99c:	2380      	movs	r3, #128	; 0x80
     99e:	ac0d      	add	r4, sp, #52	; 0x34
     9a0:	7023      	strb	r3, [r4, #0]
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
     9a2:	6b33      	ldr	r3, [r6, #48]	; 0x30
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     9a4:	7065      	strb	r5, [r4, #1]
     9a6:	930e      	str	r3, [sp, #56]	; 0x38
     9a8:	6b73      	ldr	r3, [r6, #52]	; 0x34
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     9aa:	70e5      	strb	r5, [r4, #3]
     9ac:	930f      	str	r3, [sp, #60]	; 0x3c
     9ae:	6bb3      	ldr	r3, [r6, #56]	; 0x38
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     9b0:	70a5      	strb	r5, [r4, #2]
	uint32_t pad_pinmuxes[] = {
     9b2:	9310      	str	r3, [sp, #64]	; 0x40
     9b4:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     9b6:	9302      	str	r3, [sp, #8]
     9b8:	9311      	str	r3, [sp, #68]	; 0x44
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
     9ba:	2010      	movs	r0, #16
     9bc:	aa0a      	add	r2, sp, #40	; 0x28
     9be:	00ab      	lsls	r3, r5, #2
     9c0:	1812      	adds	r2, r2, r0
     9c2:	58d0      	ldr	r0, [r2, r3]
     9c4:	b2e9      	uxtb	r1, r5

		if (current_pinmux == PINMUX_DEFAULT) {
     9c6:	2800      	cmp	r0, #0
     9c8:	d102      	bne.n	9d0 <usart_init+0x1f4>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     9ca:	9804      	ldr	r0, [sp, #16]
     9cc:	4b2e      	ldr	r3, [pc, #184]	; (a88 <usart_init+0x2ac>)
     9ce:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
     9d0:	1c43      	adds	r3, r0, #1
     9d2:	d005      	beq.n	9e0 <usart_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     9d4:	7020      	strb	r0, [r4, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     9d6:	0c00      	lsrs	r0, r0, #16
     9d8:	b2c0      	uxtb	r0, r0
     9da:	0021      	movs	r1, r4
     9dc:	4b2b      	ldr	r3, [pc, #172]	; (a8c <usart_init+0x2b0>)
     9de:	4798      	blx	r3
     9e0:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     9e2:	2d04      	cmp	r5, #4
     9e4:	d1e9      	bne.n	9ba <usart_init+0x1de>

	module->tx_buffer_ptr              = NULL;
	module->rx_buffer_ptr              = NULL;
	module->remaining_tx_buffer_length = 0x0000;
	module->remaining_rx_buffer_length = 0x0000;
	module->callback_reg_mask          = 0x00;
     9e6:	003b      	movs	r3, r7
		module->callback[i]            = NULL;
     9e8:	2400      	movs	r4, #0
	module->callback_reg_mask          = 0x00;
     9ea:	3330      	adds	r3, #48	; 0x30
	module->remaining_tx_buffer_length = 0x0000;
     9ec:	85fc      	strh	r4, [r7, #46]	; 0x2e
		module->callback[i]            = NULL;
     9ee:	60fc      	str	r4, [r7, #12]
     9f0:	613c      	str	r4, [r7, #16]
     9f2:	617c      	str	r4, [r7, #20]
     9f4:	61bc      	str	r4, [r7, #24]
     9f6:	61fc      	str	r4, [r7, #28]
     9f8:	623c      	str	r4, [r7, #32]
	module->tx_buffer_ptr              = NULL;
     9fa:	62bc      	str	r4, [r7, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     9fc:	627c      	str	r4, [r7, #36]	; 0x24
	module->remaining_rx_buffer_length = 0x0000;
     9fe:	85bc      	strh	r4, [r7, #44]	; 0x2c
	module->callback_enable_mask       = 0x00;
	module->rx_status                  = STATUS_OK;
     a00:	709c      	strb	r4, [r3, #2]
	module->callback_reg_mask          = 0x00;
     a02:	701c      	strb	r4, [r3, #0]
	module->callback_enable_mask       = 0x00;
     a04:	705c      	strb	r4, [r3, #1]
	module->tx_status                  = STATUS_OK;
     a06:	70dc      	strb	r4, [r3, #3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     a08:	6838      	ldr	r0, [r7, #0]
     a0a:	4b16      	ldr	r3, [pc, #88]	; (a64 <usart_init+0x288>)
     a0c:	4798      	blx	r3
     a0e:	0005      	movs	r5, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     a10:	4b1f      	ldr	r3, [pc, #124]	; (a90 <usart_init+0x2b4>)
     a12:	4920      	ldr	r1, [pc, #128]	; (a94 <usart_init+0x2b8>)
     a14:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
     a16:	0020      	movs	r0, r4
	_sercom_instances[instance_index] = module;
     a18:	4b1f      	ldr	r3, [pc, #124]	; (a98 <usart_init+0x2bc>)
     a1a:	00ad      	lsls	r5, r5, #2
     a1c:	50ef      	str	r7, [r5, r3]
}
     a1e:	b013      	add	sp, #76	; 0x4c
     a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     a22:	2508      	movs	r5, #8
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     a24:	2401      	movs	r4, #1
     a26:	e73d      	b.n	8a4 <usart_init+0xc8>
			if (config->use_external_clock) {
     a28:	7fdb      	ldrb	r3, [r3, #31]
     a2a:	2b00      	cmp	r3, #0
     a2c:	d007      	beq.n	a3e <usart_init+0x262>
				status_code =
     a2e:	0023      	movs	r3, r4
     a30:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     a32:	6a30      	ldr	r0, [r6, #32]
     a34:	9500      	str	r5, [sp, #0]
     a36:	aa0e      	add	r2, sp, #56	; 0x38
				status_code =
     a38:	4c18      	ldr	r4, [pc, #96]	; (a9c <usart_init+0x2c0>)
     a3a:	47a0      	blx	r4
     a3c:	e756      	b.n	8ec <usart_init+0x110>
						_sercom_get_async_baud_val(config->baudrate,
     a3e:	6a33      	ldr	r3, [r6, #32]
     a40:	b2c0      	uxtb	r0, r0
     a42:	930b      	str	r3, [sp, #44]	; 0x2c
     a44:	4b0c      	ldr	r3, [pc, #48]	; (a78 <usart_init+0x29c>)
     a46:	4798      	blx	r3
				status_code =
     a48:	9500      	str	r5, [sp, #0]
						_sercom_get_async_baud_val(config->baudrate,
     a4a:	0001      	movs	r1, r0
				status_code =
     a4c:	0023      	movs	r3, r4
     a4e:	aa0e      	add	r2, sp, #56	; 0x38
     a50:	980b      	ldr	r0, [sp, #44]	; 0x2c
     a52:	e7f1      	b.n	a38 <usart_init+0x25c>
		if(config->lin_slave_enable) {
     a54:	7ef3      	ldrb	r3, [r6, #27]
     a56:	2b00      	cmp	r3, #0
     a58:	d100      	bne.n	a5c <usart_init+0x280>
     a5a:	e789      	b.n	970 <usart_init+0x194>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     a5c:	2380      	movs	r3, #128	; 0x80
     a5e:	04db      	lsls	r3, r3, #19
     a60:	431c      	orrs	r4, r3
     a62:	e785      	b.n	970 <usart_init+0x194>
     a64:	000007a1 	.word	0x000007a1
     a68:	40000400 	.word	0x40000400
     a6c:	00001695 	.word	0x00001695
     a70:	0000160d 	.word	0x0000160d
     a74:	00000601 	.word	0x00000601
     a78:	000016b1 	.word	0x000016b1
     a7c:	00000541 	.word	0x00000541
     a80:	000007d1 	.word	0x000007d1
     a84:	41002000 	.word	0x41002000
     a88:	00000645 	.word	0x00000645
     a8c:	00001769 	.word	0x00001769
     a90:	00001151 	.word	0x00001151
     a94:	00000be1 	.word	0x00000be1
     a98:	20000170 	.word	0x20000170
     a9c:	00000569 	.word	0x00000569

00000aa0 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
     aa0:	b570      	push	{r4, r5, r6, lr}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     aa2:	79c2      	ldrb	r2, [r0, #7]
{
     aa4:	000d      	movs	r5, r1
		return STATUS_ERR_DENIED;
     aa6:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     aa8:	2a00      	cmp	r2, #0
     aaa:	d00c      	beq.n	ac6 <usart_write_wait+0x26>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
     aac:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
		return STATUS_BUSY;
     aae:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     ab0:	2a00      	cmp	r2, #0
     ab2:	d108      	bne.n	ac6 <usart_write_wait+0x26>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
     ab4:	4b05      	ldr	r3, [pc, #20]	; (acc <usart_write_wait+0x2c>)
	SercomUsart *const usart_hw = &(module->hw->USART);
     ab6:	6804      	ldr	r4, [r0, #0]
	_usart_wait_for_sync(module);
     ab8:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     aba:	2302      	movs	r3, #2
	usart_hw->DATA.reg = tx_data;
     abc:	8525      	strh	r5, [r4, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     abe:	7e22      	ldrb	r2, [r4, #24]
     ac0:	421a      	tst	r2, r3
     ac2:	d0fc      	beq.n	abe <usart_write_wait+0x1e>
		/* Wait until data is sent */
	}

	return STATUS_OK;
     ac4:	2300      	movs	r3, #0
}
     ac6:	0018      	movs	r0, r3
     ac8:	bd70      	pop	{r4, r5, r6, pc}
     aca:	46c0      	nop			; (mov r8, r8)
     acc:	000007d1 	.word	0x000007d1

00000ad0 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     ad0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     ad2:	0006      	movs	r6, r0
     ad4:	000f      	movs	r7, r1
     ad6:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     ad8:	2017      	movs	r0, #23
	if (length == 0) {
     ada:	2a00      	cmp	r2, #0
     adc:	d027      	beq.n	b2e <usart_write_buffer_wait+0x5e>
	}

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     ade:	79f3      	ldrb	r3, [r6, #7]
		return STATUS_ERR_DENIED;
     ae0:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
     ae2:	2b00      	cmp	r3, #0
     ae4:	d023      	beq.n	b2e <usart_write_buffer_wait+0x5e>
	}

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     ae6:	6833      	ldr	r3, [r6, #0]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
     ae8:	0030      	movs	r0, r6
	SercomUsart *const usart_hw = &(module->hw->USART);
     aea:	9301      	str	r3, [sp, #4]
	_usart_wait_for_sync(module);
     aec:	4b18      	ldr	r3, [pc, #96]	; (b50 <usart_write_buffer_wait+0x80>)
     aee:	4798      	blx	r3

	uint16_t tx_pos = 0;
     af0:	2400      	movs	r4, #0
     af2:	2380      	movs	r3, #128	; 0x80
     af4:	025b      	lsls	r3, r3, #9
	/* Blocks while buffer is being transferred */
	while (length--) {
		/* Wait for the USART to be ready for new data and abort
		* operation if it doesn't get ready within the timeout*/
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     af6:	2101      	movs	r1, #1
     af8:	9a01      	ldr	r2, [sp, #4]
     afa:	7e12      	ldrb	r2, [r2, #24]
     afc:	420a      	tst	r2, r1
     afe:	d017      	beq.n	b30 <usart_write_buffer_wait+0x60>

		/* Data to send is at least 8 bits long */
		uint16_t data_to_send = tx_data[tx_pos++];

		/* Check if the character size exceeds 8 bit */
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     b00:	7972      	ldrb	r2, [r6, #5]
		uint16_t data_to_send = tx_data[tx_pos++];
     b02:	1863      	adds	r3, r4, r1
     b04:	b29b      	uxth	r3, r3
     b06:	5d39      	ldrb	r1, [r7, r4]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     b08:	2a01      	cmp	r2, #1
     b0a:	d016      	beq.n	b3a <usart_write_buffer_wait+0x6a>
		uint16_t data_to_send = tx_data[tx_pos++];
     b0c:	001c      	movs	r4, r3
     b0e:	b289      	uxth	r1, r1
     b10:	3d01      	subs	r5, #1
			data_to_send |= (tx_data[tx_pos++] << 8);
		}

		/* Send the data through the USART module */
		usart_write_wait(module, data_to_send);
     b12:	0030      	movs	r0, r6
     b14:	4b0f      	ldr	r3, [pc, #60]	; (b54 <usart_write_buffer_wait+0x84>)
     b16:	b2ad      	uxth	r5, r5
     b18:	4798      	blx	r3
	while (length--) {
     b1a:	2d00      	cmp	r5, #0
     b1c:	d1e9      	bne.n	af2 <usart_write_buffer_wait+0x22>
     b1e:	2380      	movs	r3, #128	; 0x80
	}

	/* Wait until Transmit is complete or timeout */
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
     b20:	2202      	movs	r2, #2
     b22:	025b      	lsls	r3, r3, #9
     b24:	9901      	ldr	r1, [sp, #4]
     b26:	7e09      	ldrb	r1, [r1, #24]
     b28:	4211      	tst	r1, r2
     b2a:	d00c      	beq.n	b46 <usart_write_buffer_wait+0x76>
		} else if (i == USART_TIMEOUT) {
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
     b2c:	2000      	movs	r0, #0
}
     b2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
     b30:	3b01      	subs	r3, #1
			} else if (i == USART_TIMEOUT) {
     b32:	2b00      	cmp	r3, #0
     b34:	d1df      	bne.n	af6 <usart_write_buffer_wait+0x26>
				return STATUS_ERR_TIMEOUT;
     b36:	2012      	movs	r0, #18
     b38:	e7f9      	b.n	b2e <usart_write_buffer_wait+0x5e>
			data_to_send |= (tx_data[tx_pos++] << 8);
     b3a:	5cfb      	ldrb	r3, [r7, r3]
     b3c:	3402      	adds	r4, #2
     b3e:	021b      	lsls	r3, r3, #8
     b40:	b2a4      	uxth	r4, r4
     b42:	4319      	orrs	r1, r3
     b44:	e7e4      	b.n	b10 <usart_write_buffer_wait+0x40>
     b46:	3b01      	subs	r3, #1
		} else if (i == USART_TIMEOUT) {
     b48:	2b00      	cmp	r3, #0
     b4a:	d1eb      	bne.n	b24 <usart_write_buffer_wait+0x54>
     b4c:	e7f3      	b.n	b36 <usart_write_buffer_wait+0x66>
     b4e:	46c0      	nop			; (mov r8, r8)
     b50:	000007d1 	.word	0x000007d1
     b54:	00000aa1 	.word	0x00000aa1

00000b58 <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b5a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
     b5c:	4b10      	ldr	r3, [pc, #64]	; (ba0 <_usart_read_buffer+0x48>)
     b5e:	0017      	movs	r7, r2
     b60:	000e      	movs	r6, r1
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
     b62:	6805      	ldr	r5, [r0, #0]
     b64:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
     b66:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
     b68:	4b0e      	ldr	r3, [pc, #56]	; (ba4 <_usart_read_buffer+0x4c>)
     b6a:	2a00      	cmp	r2, #0
     b6c:	d002      	beq.n	b74 <_usart_read_buffer+0x1c>
	cpu_irq_leave_critical();
     b6e:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
     b70:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
     b72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
     b74:	85a7      	strh	r7, [r4, #44]	; 0x2c
     b76:	4798      	blx	r3
	module->rx_status                  = STATUS_BUSY;
     b78:	0023      	movs	r3, r4
     b7a:	2205      	movs	r2, #5
     b7c:	3332      	adds	r3, #50	; 0x32
	module->rx_buffer_ptr              = rx_data;
     b7e:	6266      	str	r6, [r4, #36]	; 0x24
	module->rx_status                  = STATUS_BUSY;
     b80:	701a      	strb	r2, [r3, #0]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
     b82:	2304      	movs	r3, #4
     b84:	75ab      	strb	r3, [r5, #22]
	if(module->lin_slave_enabled) {
     b86:	7a23      	ldrb	r3, [r4, #8]
     b88:	2b00      	cmp	r3, #0
     b8a:	d001      	beq.n	b90 <_usart_read_buffer+0x38>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXBRK;
     b8c:	2320      	movs	r3, #32
     b8e:	75ab      	strb	r3, [r5, #22]
	return STATUS_OK;
     b90:	2000      	movs	r0, #0
	if(module->start_frame_detection_enabled) {
     b92:	7a63      	ldrb	r3, [r4, #9]
     b94:	4283      	cmp	r3, r0
     b96:	d0ec      	beq.n	b72 <_usart_read_buffer+0x1a>
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
     b98:	2308      	movs	r3, #8
     b9a:	75ab      	strb	r3, [r5, #22]
     b9c:	e7e9      	b.n	b72 <_usart_read_buffer+0x1a>
     b9e:	46c0      	nop			; (mov r8, r8)
     ba0:	00001219 	.word	0x00001219
     ba4:	0000124d 	.word	0x0000124d

00000ba8 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     ba8:	1c93      	adds	r3, r2, #2
     baa:	009b      	lsls	r3, r3, #2
     bac:	18c3      	adds	r3, r0, r3
     bae:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
     bb0:	2301      	movs	r3, #1
     bb2:	4093      	lsls	r3, r2
     bb4:	001a      	movs	r2, r3
     bb6:	3030      	adds	r0, #48	; 0x30
     bb8:	7803      	ldrb	r3, [r0, #0]
     bba:	4313      	orrs	r3, r2
     bbc:	7003      	strb	r3, [r0, #0]
}
     bbe:	4770      	bx	lr

00000bc0 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
     bc0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     bc2:	2317      	movs	r3, #23
	if (length == 0) {
     bc4:	2a00      	cmp	r2, #0
     bc6:	d006      	beq.n	bd6 <usart_read_buffer_job+0x16>
	}

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     bc8:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
     bca:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
     bcc:	2c00      	cmp	r4, #0
     bce:	d002      	beq.n	bd6 <usart_read_buffer_job+0x16>
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
     bd0:	4b02      	ldr	r3, [pc, #8]	; (bdc <usart_read_buffer_job+0x1c>)
     bd2:	4798      	blx	r3
     bd4:	0003      	movs	r3, r0
}
     bd6:	0018      	movs	r0, r3
     bd8:	bd10      	pop	{r4, pc}
     bda:	46c0      	nop			; (mov r8, r8)
     bdc:	00000b59 	.word	0x00000b59

00000be0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     be2:	4b58      	ldr	r3, [pc, #352]	; (d44 <_usart_interrupt_handler+0x164>)
     be4:	0080      	lsls	r0, r0, #2
     be6:	58c4      	ldr	r4, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     be8:	6825      	ldr	r5, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
     bea:	69eb      	ldr	r3, [r5, #28]
	while (usart_is_syncing(module)) {
     bec:	2b00      	cmp	r3, #0
     bee:	d1fc      	bne.n	bea <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     bf0:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     bf2:	7daf      	ldrb	r7, [r5, #22]
     bf4:	401f      	ands	r7, r3
	callback_status = module->callback_reg_mask &
     bf6:	0023      	movs	r3, r4
     bf8:	3330      	adds	r3, #48	; 0x30
     bfa:	781a      	ldrb	r2, [r3, #0]
     bfc:	785e      	ldrb	r6, [r3, #1]
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     bfe:	2301      	movs	r3, #1
	callback_status = module->callback_reg_mask &
     c00:	4016      	ands	r6, r2
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     c02:	421f      	tst	r7, r3
     c04:	d019      	beq.n	c3a <_usart_interrupt_handler+0x5a>
		if (module->remaining_tx_buffer_length) {
     c06:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
     c08:	2a00      	cmp	r2, #0
     c0a:	d100      	bne.n	c0e <_usart_interrupt_handler+0x2e>
     c0c:	e072      	b.n	cf4 <_usart_interrupt_handler+0x114>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     c0e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     c10:	1c51      	adds	r1, r2, #1
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     c12:	7813      	ldrb	r3, [r2, #0]
			(module->tx_buffer_ptr)++;
     c14:	62a1      	str	r1, [r4, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     c16:	7961      	ldrb	r1, [r4, #5]
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     c18:	b2db      	uxtb	r3, r3
			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     c1a:	2901      	cmp	r1, #1
     c1c:	d064      	beq.n	ce8 <_usart_interrupt_handler+0x108>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     c1e:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     c20:	05db      	lsls	r3, r3, #23
     c22:	0ddb      	lsrs	r3, r3, #23
     c24:	852b      	strh	r3, [r5, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     c26:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
     c28:	3b01      	subs	r3, #1
     c2a:	b29b      	uxth	r3, r3
     c2c:	85e3      	strh	r3, [r4, #46]	; 0x2e
     c2e:	2b00      	cmp	r3, #0
     c30:	d103      	bne.n	c3a <_usart_interrupt_handler+0x5a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     c32:	3301      	adds	r3, #1
     c34:	752b      	strb	r3, [r5, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     c36:	3301      	adds	r3, #1
     c38:	75ab      	strb	r3, [r5, #22]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     c3a:	2302      	movs	r3, #2
     c3c:	421f      	tst	r7, r3
     c3e:	d009      	beq.n	c54 <_usart_interrupt_handler+0x74>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     c40:	752b      	strb	r3, [r5, #20]
		module->tx_status = STATUS_OK;
     c42:	0023      	movs	r3, r4
     c44:	2200      	movs	r2, #0
     c46:	3333      	adds	r3, #51	; 0x33
     c48:	701a      	strb	r2, [r3, #0]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     c4a:	07f3      	lsls	r3, r6, #31
     c4c:	d502      	bpl.n	c54 <_usart_interrupt_handler+0x74>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     c4e:	0020      	movs	r0, r4
     c50:	68e3      	ldr	r3, [r4, #12]
     c52:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     c54:	2304      	movs	r3, #4
     c56:	421f      	tst	r7, r3
     c58:	d027      	beq.n	caa <_usart_interrupt_handler+0xca>

		if (module->remaining_rx_buffer_length) {
     c5a:	8da2      	ldrh	r2, [r4, #44]	; 0x2c
     c5c:	2a00      	cmp	r2, #0
     c5e:	d100      	bne.n	c62 <_usart_interrupt_handler+0x82>
     c60:	e06d      	b.n	d3e <_usart_interrupt_handler+0x15e>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     c62:	8b6b      	ldrh	r3, [r5, #26]
     c64:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     c66:	071a      	lsls	r2, r3, #28
     c68:	d446      	bmi.n	cf8 <_usart_interrupt_handler+0x118>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     c6a:	223f      	movs	r2, #63	; 0x3f
				error_code &= ~SERCOM_USART_STATUS_CTS;
     c6c:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     c6e:	d045      	beq.n	cfc <_usart_interrupt_handler+0x11c>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     c70:	2202      	movs	r2, #2
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     c72:	211a      	movs	r1, #26
				if (error_code & SERCOM_USART_STATUS_FERR) {
     c74:	4213      	tst	r3, r2
     c76:	d10f      	bne.n	c98 <_usart_interrupt_handler+0xb8>
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     c78:	2204      	movs	r2, #4
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
     c7a:	211e      	movs	r1, #30
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     c7c:	4213      	tst	r3, r2
     c7e:	d10b      	bne.n	c98 <_usart_interrupt_handler+0xb8>
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     c80:	2201      	movs	r2, #1
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
     c82:	2113      	movs	r1, #19
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     c84:	4213      	tst	r3, r2
     c86:	d107      	bne.n	c98 <_usart_interrupt_handler+0xb8>
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     c88:	2210      	movs	r2, #16
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
     c8a:	2142      	movs	r1, #66	; 0x42
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     c8c:	4213      	tst	r3, r2
     c8e:	d103      	bne.n	c98 <_usart_interrupt_handler+0xb8>
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     c90:	2220      	movs	r2, #32
     c92:	4213      	tst	r3, r2
     c94:	d004      	beq.n	ca0 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     c96:	2141      	movs	r1, #65	; 0x41
     c98:	0023      	movs	r3, r4
     c9a:	3332      	adds	r3, #50	; 0x32
     c9c:	7019      	strb	r1, [r3, #0]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     c9e:	836a      	strh	r2, [r5, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     ca0:	0773      	lsls	r3, r6, #29
     ca2:	d502      	bpl.n	caa <_usart_interrupt_handler+0xca>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     ca4:	0020      	movs	r0, r4
     ca6:	6963      	ldr	r3, [r4, #20]
					module->rx_status = STATUS_OK;

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     ca8:	4798      	blx	r3
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     caa:	2310      	movs	r3, #16
     cac:	421f      	tst	r7, r3
     cae:	d006      	beq.n	cbe <_usart_interrupt_handler+0xde>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     cb0:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     cb2:	762b      	strb	r3, [r5, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     cb4:	421e      	tst	r6, r3
     cb6:	d002      	beq.n	cbe <_usart_interrupt_handler+0xde>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     cb8:	0020      	movs	r0, r4
     cba:	69e3      	ldr	r3, [r4, #28]
     cbc:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     cbe:	2320      	movs	r3, #32
     cc0:	421f      	tst	r7, r3
     cc2:	d006      	beq.n	cd2 <_usart_interrupt_handler+0xf2>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     cc4:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     cc6:	762b      	strb	r3, [r5, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     cc8:	0733      	lsls	r3, r6, #28
     cca:	d502      	bpl.n	cd2 <_usart_interrupt_handler+0xf2>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     ccc:	0020      	movs	r0, r4
     cce:	69a3      	ldr	r3, [r4, #24]
     cd0:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     cd2:	2308      	movs	r3, #8
     cd4:	421f      	tst	r7, r3
     cd6:	d006      	beq.n	ce6 <_usart_interrupt_handler+0x106>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     cd8:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     cda:	762b      	strb	r3, [r5, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     cdc:	06b3      	lsls	r3, r6, #26
     cde:	d502      	bpl.n	ce6 <_usart_interrupt_handler+0x106>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     ce0:	6a23      	ldr	r3, [r4, #32]
     ce2:	0020      	movs	r0, r4
     ce4:	4798      	blx	r3
		}
	}
#endif
}
     ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     ce8:	7851      	ldrb	r1, [r2, #1]
				(module->tx_buffer_ptr)++;
     cea:	3202      	adds	r2, #2
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     cec:	0209      	lsls	r1, r1, #8
     cee:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     cf0:	62a2      	str	r2, [r4, #40]	; 0x28
     cf2:	e795      	b.n	c20 <_usart_interrupt_handler+0x40>
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     cf4:	752b      	strb	r3, [r5, #20]
     cf6:	e7a0      	b.n	c3a <_usart_interrupt_handler+0x5a>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     cf8:	2237      	movs	r2, #55	; 0x37
     cfa:	e7b7      	b.n	c6c <_usart_interrupt_handler+0x8c>
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     cfc:	8d2b      	ldrh	r3, [r5, #40]	; 0x28
				*(module->rx_buffer_ptr) = received_data;
     cfe:	6a61      	ldr	r1, [r4, #36]	; 0x24
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     d00:	05db      	lsls	r3, r3, #23
     d02:	0ddb      	lsrs	r3, r3, #23
				*(module->rx_buffer_ptr) = received_data;
     d04:	b2da      	uxtb	r2, r3
     d06:	700a      	strb	r2, [r1, #0]
				module->rx_buffer_ptr += 1;
     d08:	6a62      	ldr	r2, [r4, #36]	; 0x24
     d0a:	1c51      	adds	r1, r2, #1
     d0c:	6261      	str	r1, [r4, #36]	; 0x24
				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     d0e:	7961      	ldrb	r1, [r4, #5]
     d10:	2901      	cmp	r1, #1
     d12:	d104      	bne.n	d1e <_usart_interrupt_handler+0x13e>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     d14:	0a1b      	lsrs	r3, r3, #8
     d16:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     d18:	6a63      	ldr	r3, [r4, #36]	; 0x24
     d1a:	3301      	adds	r3, #1
     d1c:	6263      	str	r3, [r4, #36]	; 0x24
				if(--(module->remaining_rx_buffer_length) == 0) {
     d1e:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
     d20:	3b01      	subs	r3, #1
     d22:	b29b      	uxth	r3, r3
     d24:	85a3      	strh	r3, [r4, #44]	; 0x2c
     d26:	2b00      	cmp	r3, #0
     d28:	d1bf      	bne.n	caa <_usart_interrupt_handler+0xca>
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     d2a:	2204      	movs	r2, #4
     d2c:	752a      	strb	r2, [r5, #20]
					module->rx_status = STATUS_OK;
     d2e:	0022      	movs	r2, r4
     d30:	3232      	adds	r2, #50	; 0x32
     d32:	7013      	strb	r3, [r2, #0]
					if (callback_status
     d34:	07b3      	lsls	r3, r6, #30
     d36:	d5b8      	bpl.n	caa <_usart_interrupt_handler+0xca>
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     d38:	0020      	movs	r0, r4
     d3a:	6923      	ldr	r3, [r4, #16]
     d3c:	e7b4      	b.n	ca8 <_usart_interrupt_handler+0xc8>
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     d3e:	752b      	strb	r3, [r5, #20]
     d40:	e7b3      	b.n	caa <_usart_interrupt_handler+0xca>
     d42:	46c0      	nop			; (mov r8, r8)
     d44:	20000170 	.word	0x20000170

00000d48 <spi_init>:
=======
    137c:	b580      	push	{r7, lr}
    137e:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1380:	4b05      	ldr	r3, [pc, #20]	; (1398 <system_is_debugger_present+0x1c>)
    1382:	789b      	ldrb	r3, [r3, #2]
    1384:	b2db      	uxtb	r3, r3
    1386:	001a      	movs	r2, r3
    1388:	2302      	movs	r3, #2
    138a:	4013      	ands	r3, r2
    138c:	1e5a      	subs	r2, r3, #1
    138e:	4193      	sbcs	r3, r2
    1390:	b2db      	uxtb	r3, r3
}
    1392:	0018      	movs	r0, r3
    1394:	46bd      	mov	sp, r7
    1396:	bd80      	pop	{r7, pc}
    1398:	41002000 	.word	0x41002000

0000139c <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
    139c:	b580      	push	{r7, lr}
    139e:	b084      	sub	sp, #16
    13a0:	af00      	add	r7, sp, #0
    13a2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    13a4:	687b      	ldr	r3, [r7, #4]
    13a6:	681b      	ldr	r3, [r3, #0]
    13a8:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    13aa:	68fb      	ldr	r3, [r7, #12]
    13ac:	7e1b      	ldrb	r3, [r3, #24]
    13ae:	b2db      	uxtb	r3, r3
    13b0:	001a      	movs	r2, r3
    13b2:	2302      	movs	r3, #2
    13b4:	4013      	ands	r3, r2
    13b6:	1e5a      	subs	r2, r3, #1
    13b8:	4193      	sbcs	r3, r2
    13ba:	b2db      	uxtb	r3, r3
}
    13bc:	0018      	movs	r0, r3
    13be:	46bd      	mov	sp, r7
    13c0:	b004      	add	sp, #16
    13c2:	bd80      	pop	{r7, pc}

000013c4 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    13c4:	b580      	push	{r7, lr}
    13c6:	b084      	sub	sp, #16
    13c8:	af00      	add	r7, sp, #0
    13ca:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    13cc:	687b      	ldr	r3, [r7, #4]
    13ce:	681b      	ldr	r3, [r3, #0]
    13d0:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    13d2:	68fb      	ldr	r3, [r7, #12]
    13d4:	7e1b      	ldrb	r3, [r3, #24]
    13d6:	b2db      	uxtb	r3, r3
    13d8:	001a      	movs	r2, r3
    13da:	2301      	movs	r3, #1
    13dc:	4013      	ands	r3, r2
    13de:	1e5a      	subs	r2, r3, #1
    13e0:	4193      	sbcs	r3, r2
    13e2:	b2db      	uxtb	r3, r3
}
    13e4:	0018      	movs	r0, r3
    13e6:	46bd      	mov	sp, r7
    13e8:	b004      	add	sp, #16
    13ea:	bd80      	pop	{r7, pc}

000013ec <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    13ec:	b580      	push	{r7, lr}
    13ee:	b084      	sub	sp, #16
    13f0:	af00      	add	r7, sp, #0
    13f2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    13f4:	687b      	ldr	r3, [r7, #4]
    13f6:	681b      	ldr	r3, [r3, #0]
    13f8:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    13fa:	68fb      	ldr	r3, [r7, #12]
    13fc:	7e1b      	ldrb	r3, [r3, #24]
    13fe:	b2db      	uxtb	r3, r3
    1400:	001a      	movs	r2, r3
    1402:	2304      	movs	r3, #4
    1404:	4013      	ands	r3, r2
    1406:	1e5a      	subs	r2, r3, #1
    1408:	4193      	sbcs	r3, r2
    140a:	b2db      	uxtb	r3, r3
}
    140c:	0018      	movs	r0, r3
    140e:	46bd      	mov	sp, r7
    1410:	b004      	add	sp, #16
    1412:	bd80      	pop	{r7, pc}

00001414 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    1414:	b580      	push	{r7, lr}
    1416:	b084      	sub	sp, #16
    1418:	af00      	add	r7, sp, #0
    141a:	6078      	str	r0, [r7, #4]
    141c:	000a      	movs	r2, r1
    141e:	1cbb      	adds	r3, r7, #2
    1420:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1422:	687b      	ldr	r3, [r7, #4]
    1424:	681b      	ldr	r3, [r3, #0]
    1426:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1428:	687b      	ldr	r3, [r7, #4]
    142a:	0018      	movs	r0, r3
    142c:	4b0a      	ldr	r3, [pc, #40]	; (1458 <spi_write+0x44>)
    142e:	4798      	blx	r3
    1430:	0003      	movs	r3, r0
    1432:	001a      	movs	r2, r3
    1434:	2301      	movs	r3, #1
    1436:	4053      	eors	r3, r2
    1438:	b2db      	uxtb	r3, r3
    143a:	2b00      	cmp	r3, #0
    143c:	d001      	beq.n	1442 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    143e:	2305      	movs	r3, #5
    1440:	e006      	b.n	1450 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1442:	1cbb      	adds	r3, r7, #2
    1444:	881b      	ldrh	r3, [r3, #0]
    1446:	05db      	lsls	r3, r3, #23
    1448:	0dda      	lsrs	r2, r3, #23
    144a:	68fb      	ldr	r3, [r7, #12]
    144c:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    144e:	2300      	movs	r3, #0
}
    1450:	0018      	movs	r0, r3
    1452:	46bd      	mov	sp, r7
    1454:	b004      	add	sp, #16
    1456:	bd80      	pop	{r7, pc}
    1458:	000013c5 	.word	0x000013c5

0000145c <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    145c:	b580      	push	{r7, lr}
    145e:	b084      	sub	sp, #16
    1460:	af00      	add	r7, sp, #0
    1462:	6078      	str	r0, [r7, #4]
    1464:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1466:	687b      	ldr	r3, [r7, #4]
    1468:	681b      	ldr	r3, [r3, #0]
    146a:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    146c:	687b      	ldr	r3, [r7, #4]
    146e:	0018      	movs	r0, r3
    1470:	4b1b      	ldr	r3, [pc, #108]	; (14e0 <spi_read+0x84>)
    1472:	4798      	blx	r3
    1474:	0003      	movs	r3, r0
    1476:	001a      	movs	r2, r3
    1478:	2301      	movs	r3, #1
    147a:	4053      	eors	r3, r2
    147c:	b2db      	uxtb	r3, r3
    147e:	2b00      	cmp	r3, #0
    1480:	d001      	beq.n	1486 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    1482:	2310      	movs	r3, #16
    1484:	e027      	b.n	14d6 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    1486:	230f      	movs	r3, #15
    1488:	18fb      	adds	r3, r7, r3
    148a:	2200      	movs	r2, #0
    148c:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    148e:	68bb      	ldr	r3, [r7, #8]
    1490:	8b5b      	ldrh	r3, [r3, #26]
    1492:	b29b      	uxth	r3, r3
    1494:	001a      	movs	r2, r3
    1496:	2304      	movs	r3, #4
    1498:	4013      	ands	r3, r2
    149a:	d006      	beq.n	14aa <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    149c:	230f      	movs	r3, #15
    149e:	18fb      	adds	r3, r7, r3
    14a0:	221e      	movs	r2, #30
    14a2:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    14a4:	68bb      	ldr	r3, [r7, #8]
    14a6:	2204      	movs	r2, #4
    14a8:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    14aa:	687b      	ldr	r3, [r7, #4]
    14ac:	799b      	ldrb	r3, [r3, #6]
    14ae:	2b01      	cmp	r3, #1
    14b0:	d108      	bne.n	14c4 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    14b2:	68bb      	ldr	r3, [r7, #8]
    14b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14b6:	b29b      	uxth	r3, r3
    14b8:	05db      	lsls	r3, r3, #23
    14ba:	0ddb      	lsrs	r3, r3, #23
    14bc:	b29a      	uxth	r2, r3
    14be:	683b      	ldr	r3, [r7, #0]
    14c0:	801a      	strh	r2, [r3, #0]
    14c2:	e005      	b.n	14d0 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    14c4:	68bb      	ldr	r3, [r7, #8]
    14c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    14c8:	b2db      	uxtb	r3, r3
    14ca:	b29a      	uxth	r2, r3
    14cc:	683b      	ldr	r3, [r7, #0]
    14ce:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    14d0:	230f      	movs	r3, #15
    14d2:	18fb      	adds	r3, r7, r3
    14d4:	781b      	ldrb	r3, [r3, #0]
}
    14d6:	0018      	movs	r0, r3
    14d8:	46bd      	mov	sp, r7
    14da:	b004      	add	sp, #16
    14dc:	bd80      	pop	{r7, pc}
    14de:	46c0      	nop			; (mov r8, r8)
    14e0:	000013ed 	.word	0x000013ed

000014e4 <_spi_clear_tx_complete_flag>:
 *
 * \param[in]  module  Pointer to the software instance struct
 */
static void _spi_clear_tx_complete_flag(
		struct spi_module *const module)
{
    14e4:	b580      	push	{r7, lr}
    14e6:	b084      	sub	sp, #16
    14e8:	af00      	add	r7, sp, #0
    14ea:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    14ec:	687b      	ldr	r3, [r7, #4]
    14ee:	681b      	ldr	r3, [r3, #0]
    14f0:	60fb      	str	r3, [r7, #12]

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    14f2:	68fb      	ldr	r3, [r7, #12]
    14f4:	2202      	movs	r2, #2
    14f6:	761a      	strb	r2, [r3, #24]
}
    14f8:	46c0      	nop			; (mov r8, r8)
    14fa:	46bd      	mov	sp, r7
    14fc:	b004      	add	sp, #16
    14fe:	bd80      	pop	{r7, pc}

00001500 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    1500:	b590      	push	{r4, r7, lr}
    1502:	b093      	sub	sp, #76	; 0x4c
    1504:	af00      	add	r7, sp, #0
    1506:	6078      	str	r0, [r7, #4]
    1508:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    150a:	687b      	ldr	r3, [r7, #4]
    150c:	681b      	ldr	r3, [r3, #0]
    150e:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    1510:	687b      	ldr	r3, [r7, #4]
    1512:	681b      	ldr	r3, [r3, #0]
    1514:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    1516:	231c      	movs	r3, #28
    1518:	18fb      	adds	r3, r7, r3
    151a:	0018      	movs	r0, r3
    151c:	4b85      	ldr	r3, [pc, #532]	; (1734 <_spi_set_config+0x234>)
    151e:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1520:	231c      	movs	r3, #28
    1522:	18fb      	adds	r3, r7, r3
    1524:	2200      	movs	r2, #0
    1526:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    1528:	683b      	ldr	r3, [r7, #0]
    152a:	781b      	ldrb	r3, [r3, #0]
    152c:	2b00      	cmp	r3, #0
    152e:	d103      	bne.n	1538 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1530:	231c      	movs	r3, #28
    1532:	18fb      	adds	r3, r7, r3
    1534:	2200      	movs	r2, #0
    1536:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    1538:	683b      	ldr	r3, [r7, #0]
    153a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	uint32_t pad_pinmuxes[] = {
    153c:	230c      	movs	r3, #12
    153e:	18fb      	adds	r3, r7, r3
    1540:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    1542:	683b      	ldr	r3, [r7, #0]
    1544:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	uint32_t pad_pinmuxes[] = {
    1546:	230c      	movs	r3, #12
    1548:	18fb      	adds	r3, r7, r3
    154a:	605a      	str	r2, [r3, #4]
			config->pinmux_pad2, config->pinmux_pad3
    154c:	683b      	ldr	r3, [r7, #0]
    154e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	uint32_t pad_pinmuxes[] = {
    1550:	230c      	movs	r3, #12
    1552:	18fb      	adds	r3, r7, r3
    1554:	609a      	str	r2, [r3, #8]
			config->pinmux_pad2, config->pinmux_pad3
    1556:	683b      	ldr	r3, [r7, #0]
    1558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	uint32_t pad_pinmuxes[] = {
    155a:	230c      	movs	r3, #12
    155c:	18fb      	adds	r3, r7, r3
    155e:	60da      	str	r2, [r3, #12]
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    1560:	2347      	movs	r3, #71	; 0x47
    1562:	18fb      	adds	r3, r7, r3
    1564:	2200      	movs	r2, #0
    1566:	701a      	strb	r2, [r3, #0]
    1568:	e02c      	b.n	15c4 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    156a:	2347      	movs	r3, #71	; 0x47
    156c:	18fb      	adds	r3, r7, r3
    156e:	781a      	ldrb	r2, [r3, #0]
    1570:	230c      	movs	r3, #12
    1572:	18fb      	adds	r3, r7, r3
    1574:	0092      	lsls	r2, r2, #2
    1576:	58d3      	ldr	r3, [r2, r3]
    1578:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    157a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    157c:	2b00      	cmp	r3, #0
    157e:	d109      	bne.n	1594 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1580:	2347      	movs	r3, #71	; 0x47
    1582:	18fb      	adds	r3, r7, r3
    1584:	781a      	ldrb	r2, [r3, #0]
    1586:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1588:	0011      	movs	r1, r2
    158a:	0018      	movs	r0, r3
    158c:	4b6a      	ldr	r3, [pc, #424]	; (1738 <_spi_set_config+0x238>)
    158e:	4798      	blx	r3
    1590:	0003      	movs	r3, r0
    1592:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    1594:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    1596:	3301      	adds	r3, #1
    1598:	d00d      	beq.n	15b6 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    159a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    159c:	b2da      	uxtb	r2, r3
    159e:	231c      	movs	r3, #28
    15a0:	18fb      	adds	r3, r7, r3
    15a2:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    15a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    15a6:	0c1b      	lsrs	r3, r3, #16
    15a8:	b2db      	uxtb	r3, r3
    15aa:	221c      	movs	r2, #28
    15ac:	18ba      	adds	r2, r7, r2
    15ae:	0011      	movs	r1, r2
    15b0:	0018      	movs	r0, r3
    15b2:	4b62      	ldr	r3, [pc, #392]	; (173c <_spi_set_config+0x23c>)
    15b4:	4798      	blx	r3
	for (uint8_t pad = 0; pad < 4; pad++) {
    15b6:	2347      	movs	r3, #71	; 0x47
    15b8:	18fb      	adds	r3, r7, r3
    15ba:	781a      	ldrb	r2, [r3, #0]
    15bc:	2347      	movs	r3, #71	; 0x47
    15be:	18fb      	adds	r3, r7, r3
    15c0:	3201      	adds	r2, #1
    15c2:	701a      	strb	r2, [r3, #0]
    15c4:	2347      	movs	r3, #71	; 0x47
    15c6:	18fb      	adds	r3, r7, r3
    15c8:	781b      	ldrb	r3, [r3, #0]
    15ca:	2b03      	cmp	r3, #3
    15cc:	d9cd      	bls.n	156a <_spi_set_config+0x6a>
		}
	}

	module->mode             = config->mode;
    15ce:	683b      	ldr	r3, [r7, #0]
    15d0:	781a      	ldrb	r2, [r3, #0]
    15d2:	687b      	ldr	r3, [r7, #4]
    15d4:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    15d6:	683b      	ldr	r3, [r7, #0]
    15d8:	7c1a      	ldrb	r2, [r3, #16]
    15da:	687b      	ldr	r3, [r7, #4]
    15dc:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    15de:	683b      	ldr	r3, [r7, #0]
    15e0:	7c9a      	ldrb	r2, [r3, #18]
    15e2:	687b      	ldr	r3, [r7, #4]
    15e4:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    15e6:	683b      	ldr	r3, [r7, #0]
    15e8:	7d1a      	ldrb	r2, [r3, #20]
    15ea:	687b      	ldr	r3, [r7, #4]
    15ec:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    15ee:	230a      	movs	r3, #10
    15f0:	18fb      	adds	r3, r7, r3
    15f2:	2200      	movs	r2, #0
    15f4:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    15f6:	2300      	movs	r3, #0
    15f8:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    15fa:	2300      	movs	r3, #0
    15fc:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    15fe:	683b      	ldr	r3, [r7, #0]
    1600:	781b      	ldrb	r3, [r3, #0]
    1602:	2b01      	cmp	r3, #1
    1604:	d129      	bne.n	165a <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1606:	687b      	ldr	r3, [r7, #4]
    1608:	681b      	ldr	r3, [r3, #0]
    160a:	0018      	movs	r0, r3
    160c:	4b4c      	ldr	r3, [pc, #304]	; (1740 <_spi_set_config+0x240>)
    160e:	4798      	blx	r3
    1610:	0003      	movs	r3, r0
    1612:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1614:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1616:	3314      	adds	r3, #20
    1618:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    161a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    161c:	b2db      	uxtb	r3, r3
    161e:	0018      	movs	r0, r3
    1620:	4b48      	ldr	r3, [pc, #288]	; (1744 <_spi_set_config+0x244>)
    1622:	4798      	blx	r3
    1624:	0003      	movs	r3, r0
    1626:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    1628:	683b      	ldr	r3, [r7, #0]
    162a:	699b      	ldr	r3, [r3, #24]
    162c:	2223      	movs	r2, #35	; 0x23
    162e:	18bc      	adds	r4, r7, r2
    1630:	220a      	movs	r2, #10
    1632:	18ba      	adds	r2, r7, r2
    1634:	6a79      	ldr	r1, [r7, #36]	; 0x24
    1636:	0018      	movs	r0, r3
    1638:	4b43      	ldr	r3, [pc, #268]	; (1748 <_spi_set_config+0x248>)
    163a:	4798      	blx	r3
    163c:	0003      	movs	r3, r0
    163e:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    1640:	2323      	movs	r3, #35	; 0x23
    1642:	18fb      	adds	r3, r7, r3
    1644:	781b      	ldrb	r3, [r3, #0]
    1646:	2b00      	cmp	r3, #0
    1648:	d001      	beq.n	164e <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    164a:	2317      	movs	r3, #23
    164c:	e06d      	b.n	172a <_spi_set_config+0x22a>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    164e:	230a      	movs	r3, #10
    1650:	18fb      	adds	r3, r7, r3
    1652:	881b      	ldrh	r3, [r3, #0]
    1654:	b2da      	uxtb	r2, r3
    1656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1658:	731a      	strb	r2, [r3, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    165a:	683b      	ldr	r3, [r7, #0]
    165c:	781b      	ldrb	r3, [r3, #0]
    165e:	2b00      	cmp	r3, #0
    1660:	d11a      	bne.n	1698 <_spi_set_config+0x198>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    1662:	683b      	ldr	r3, [r7, #0]
    1664:	699b      	ldr	r3, [r3, #24]
    1666:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1668:	683b      	ldr	r3, [r7, #0]
    166a:	8b9b      	ldrh	r3, [r3, #28]
    166c:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    166e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1672:	683a      	ldr	r2, [r7, #0]
    1674:	7f92      	ldrb	r2, [r2, #30]
    1676:	0011      	movs	r1, r2
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1678:	683a      	ldr	r2, [r7, #0]
    167a:	7fd2      	ldrb	r2, [r2, #31]
    167c:	0412      	lsls	r2, r2, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    167e:	430a      	orrs	r2, r1
		spi_module->ADDR.reg |=
    1680:	431a      	orrs	r2, r3
    1682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1684:	625a      	str	r2, [r3, #36]	; 0x24

		if (config->mode_specific.slave.preload_enable) {
    1686:	683b      	ldr	r3, [r7, #0]
    1688:	2220      	movs	r2, #32
    168a:	5c9b      	ldrb	r3, [r3, r2]
    168c:	2b00      	cmp	r3, #0
    168e:	d003      	beq.n	1698 <_spi_set_config+0x198>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1692:	2240      	movs	r2, #64	; 0x40
    1694:	4313      	orrs	r3, r2
    1696:	63bb      	str	r3, [r7, #56]	; 0x38
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    1698:	683b      	ldr	r3, [r7, #0]
    169a:	685b      	ldr	r3, [r3, #4]
    169c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    169e:	4313      	orrs	r3, r2
    16a0:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    16a2:	683b      	ldr	r3, [r7, #0]
    16a4:	689b      	ldr	r3, [r3, #8]
    16a6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    16a8:	4313      	orrs	r3, r2
    16aa:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    16ac:	683b      	ldr	r3, [r7, #0]
    16ae:	68db      	ldr	r3, [r3, #12]
    16b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    16b2:	4313      	orrs	r3, r2
    16b4:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    16b6:	683b      	ldr	r3, [r7, #0]
    16b8:	7c1b      	ldrb	r3, [r3, #16]
    16ba:	001a      	movs	r2, r3
    16bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    16be:	4313      	orrs	r3, r2
    16c0:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    16c2:	683b      	ldr	r3, [r7, #0]
    16c4:	7c5b      	ldrb	r3, [r3, #17]
    16c6:	2b00      	cmp	r3, #0
    16c8:	d103      	bne.n	16d2 <_spi_set_config+0x1d2>
    16ca:	4b20      	ldr	r3, [pc, #128]	; (174c <_spi_set_config+0x24c>)
    16cc:	4798      	blx	r3
    16ce:	1e03      	subs	r3, r0, #0
    16d0:	d003      	beq.n	16da <_spi_set_config+0x1da>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    16d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    16d4:	2280      	movs	r2, #128	; 0x80
    16d6:	4313      	orrs	r3, r2
    16d8:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    16da:	683b      	ldr	r3, [r7, #0]
    16dc:	7c9b      	ldrb	r3, [r3, #18]
    16de:	2b00      	cmp	r3, #0
    16e0:	d004      	beq.n	16ec <_spi_set_config+0x1ec>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    16e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    16e4:	2280      	movs	r2, #128	; 0x80
    16e6:	0292      	lsls	r2, r2, #10
    16e8:	4313      	orrs	r3, r2
    16ea:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    16ec:	683b      	ldr	r3, [r7, #0]
    16ee:	7cdb      	ldrb	r3, [r3, #19]
    16f0:	2b00      	cmp	r3, #0
    16f2:	d004      	beq.n	16fe <_spi_set_config+0x1fe>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    16f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    16f6:	2280      	movs	r2, #128	; 0x80
    16f8:	0092      	lsls	r2, r2, #2
    16fa:	4313      	orrs	r3, r2
    16fc:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    16fe:	683b      	ldr	r3, [r7, #0]
    1700:	7d1b      	ldrb	r3, [r3, #20]
    1702:	2b00      	cmp	r3, #0
    1704:	d004      	beq.n	1710 <_spi_set_config+0x210>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1708:	2280      	movs	r2, #128	; 0x80
    170a:	0192      	lsls	r2, r2, #6
    170c:	4313      	orrs	r3, r2
    170e:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    1710:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1712:	681a      	ldr	r2, [r3, #0]
    1714:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    1716:	431a      	orrs	r2, r3
    1718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    171a:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    171c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    171e:	685a      	ldr	r2, [r3, #4]
    1720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    1722:	431a      	orrs	r2, r3
    1724:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    1726:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    1728:	2300      	movs	r3, #0
}
    172a:	0018      	movs	r0, r3
    172c:	46bd      	mov	sp, r7
    172e:	b013      	add	sp, #76	; 0x4c
    1730:	bd90      	pop	{r4, r7, pc}
    1732:	46c0      	nop			; (mov r8, r8)
    1734:	00001209 	.word	0x00001209
    1738:	00000ffd 	.word	0x00000ffd
    173c:	0000336d 	.word	0x0000336d
    1740:	000011b9 	.word	0x000011b9
    1744:	000031a5 	.word	0x000031a5
    1748:	00000ef3 	.word	0x00000ef3
    174c:	0000137d 	.word	0x0000137d

00001750 <spi_init>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
<<<<<<< HEAD
     d48:	b5f0      	push	{r4, r5, r6, r7, lr}
     d4a:	0005      	movs	r5, r0
=======
    1750:	b590      	push	{r4, r7, lr}
    1752:	b08b      	sub	sp, #44	; 0x2c
    1754:	af00      	add	r7, sp, #0
    1756:	60f8      	str	r0, [r7, #12]
    1758:	60b9      	str	r1, [r7, #8]
    175a:	607a      	str	r2, [r7, #4]
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
<<<<<<< HEAD
     d4c:	6029      	str	r1, [r5, #0]
{
     d4e:	0014      	movs	r4, r2

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     d50:	680a      	ldr	r2, [r1, #0]
{
     d52:	b089      	sub	sp, #36	; 0x24
     d54:	000e      	movs	r6, r1
=======
    175c:	68fb      	ldr	r3, [r7, #12]
    175e:	68ba      	ldr	r2, [r7, #8]
    1760:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    1762:	68fb      	ldr	r3, [r7, #12]
    1764:	681b      	ldr	r3, [r3, #0]
    1766:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1768:	6a3b      	ldr	r3, [r7, #32]
    176a:	681b      	ldr	r3, [r3, #0]
    176c:	2202      	movs	r2, #2
    176e:	4013      	ands	r3, r2
    1770:	d001      	beq.n	1776 <spi_init+0x26>
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
<<<<<<< HEAD
     d56:	231c      	movs	r3, #28
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
     d58:	0792      	lsls	r2, r2, #30
     d5a:	d500      	bpl.n	d5e <spi_init+0x16>
     d5c:	e0d4      	b.n	f08 <spi_init+0x1c0>
=======
    1772:	231c      	movs	r3, #28
    1774:	e0a6      	b.n	18c4 <spi_init+0x174>
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
<<<<<<< HEAD
     d5e:	2701      	movs	r7, #1
     d60:	680b      	ldr	r3, [r1, #0]
     d62:	403b      	ands	r3, r7
     d64:	9301      	str	r3, [sp, #4]
     d66:	9a01      	ldr	r2, [sp, #4]
		return STATUS_BUSY;
     d68:	2305      	movs	r3, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
     d6a:	2a00      	cmp	r2, #0
     d6c:	d000      	beq.n	d70 <spi_init+0x28>
     d6e:	e0cb      	b.n	f08 <spi_init+0x1c0>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     d70:	0008      	movs	r0, r1
     d72:	4b6a      	ldr	r3, [pc, #424]	; (f1c <spi_init+0x1d4>)
     d74:	4798      	blx	r3
=======
    1776:	6a3b      	ldr	r3, [r7, #32]
    1778:	681b      	ldr	r3, [r3, #0]
    177a:	2201      	movs	r2, #1
    177c:	4013      	ands	r3, r2
    177e:	d001      	beq.n	1784 <spi_init+0x34>
		return STATUS_BUSY;
    1780:	2305      	movs	r3, #5
    1782:	e09f      	b.n	18c4 <spi_init+0x174>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1784:	68fb      	ldr	r3, [r7, #12]
    1786:	681b      	ldr	r3, [r3, #0]
    1788:	0018      	movs	r0, r3
    178a:	4b50      	ldr	r3, [pc, #320]	; (18cc <spi_init+0x17c>)
    178c:	4798      	blx	r3
    178e:	0003      	movs	r3, r0
    1790:	61fb      	str	r3, [r7, #28]
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
<<<<<<< HEAD
     d76:	1c81      	adds	r1, r0, #2
=======
    1792:	69fb      	ldr	r3, [r7, #28]
    1794:	3302      	adds	r3, #2
    1796:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1798:	69fb      	ldr	r3, [r7, #28]
    179a:	3314      	adds	r3, #20
    179c:	617b      	str	r3, [r7, #20]
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
<<<<<<< HEAD
     d78:	408f      	lsls	r7, r1
     d7a:	4b69      	ldr	r3, [pc, #420]	; (f20 <spi_init+0x1d8>)
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     d7c:	3014      	adds	r0, #20
     d7e:	6a1a      	ldr	r2, [r3, #32]
     d80:	4317      	orrs	r7, r2
     d82:	621f      	str	r7, [r3, #32]
=======
    179e:	2201      	movs	r2, #1
    17a0:	69bb      	ldr	r3, [r7, #24]
    17a2:	409a      	lsls	r2, r3
    17a4:	0013      	movs	r3, r2
    17a6:	0019      	movs	r1, r3
    17a8:	2002      	movs	r0, #2
    17aa:	4b49      	ldr	r3, [pc, #292]	; (18d0 <spi_init+0x180>)
    17ac:	4798      	blx	r3
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
<<<<<<< HEAD
	gclk_chan_conf.source_generator = config->generator_source;
     d84:	1d63      	adds	r3, r4, #5
     d86:	7fdb      	ldrb	r3, [r3, #31]
     d88:	aa02      	add	r2, sp, #8
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d8a:	b2c7      	uxtb	r7, r0
	gclk_chan_conf.source_generator = config->generator_source;
     d8c:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     d8e:	0011      	movs	r1, r2
     d90:	0038      	movs	r0, r7
     d92:	4b64      	ldr	r3, [pc, #400]	; (f24 <spi_init+0x1dc>)
     d94:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     d96:	0038      	movs	r0, r7
     d98:	4b63      	ldr	r3, [pc, #396]	; (f28 <spi_init+0x1e0>)
     d9a:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     d9c:	1d63      	adds	r3, r4, #5
     d9e:	7fd8      	ldrb	r0, [r3, #31]
     da0:	9901      	ldr	r1, [sp, #4]
     da2:	4b62      	ldr	r3, [pc, #392]	; (f2c <spi_init+0x1e4>)
     da4:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
     da6:	7823      	ldrb	r3, [r4, #0]
     da8:	2b01      	cmp	r3, #1
     daa:	d103      	bne.n	db4 <spi_init+0x6c>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
     dac:	6832      	ldr	r2, [r6, #0]
     dae:	330b      	adds	r3, #11
     db0:	4313      	orrs	r3, r2
     db2:	6033      	str	r3, [r6, #0]
=======
    17ae:	2310      	movs	r3, #16
    17b0:	18fb      	adds	r3, r7, r3
    17b2:	0018      	movs	r0, r3
    17b4:	4b47      	ldr	r3, [pc, #284]	; (18d4 <spi_init+0x184>)
    17b6:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    17b8:	687b      	ldr	r3, [r7, #4]
    17ba:	2224      	movs	r2, #36	; 0x24
    17bc:	5c9a      	ldrb	r2, [r3, r2]
    17be:	2310      	movs	r3, #16
    17c0:	18fb      	adds	r3, r7, r3
    17c2:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    17c4:	697b      	ldr	r3, [r7, #20]
    17c6:	b2db      	uxtb	r3, r3
    17c8:	2210      	movs	r2, #16
    17ca:	18ba      	adds	r2, r7, r2
    17cc:	0011      	movs	r1, r2
    17ce:	0018      	movs	r0, r3
    17d0:	4b41      	ldr	r3, [pc, #260]	; (18d8 <spi_init+0x188>)
    17d2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    17d4:	697b      	ldr	r3, [r7, #20]
    17d6:	b2db      	uxtb	r3, r3
    17d8:	0018      	movs	r0, r3
    17da:	4b40      	ldr	r3, [pc, #256]	; (18dc <spi_init+0x18c>)
    17dc:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    17de:	687b      	ldr	r3, [r7, #4]
    17e0:	2224      	movs	r2, #36	; 0x24
    17e2:	5c9b      	ldrb	r3, [r3, r2]
    17e4:	2100      	movs	r1, #0
    17e6:	0018      	movs	r0, r3
    17e8:	4b3d      	ldr	r3, [pc, #244]	; (18e0 <spi_init+0x190>)
    17ea:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    17ec:	687b      	ldr	r3, [r7, #4]
    17ee:	781b      	ldrb	r3, [r3, #0]
    17f0:	2b01      	cmp	r3, #1
    17f2:	d105      	bne.n	1800 <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    17f4:	6a3b      	ldr	r3, [r7, #32]
    17f6:	681b      	ldr	r3, [r3, #0]
    17f8:	220c      	movs	r2, #12
    17fa:	431a      	orrs	r2, r3
    17fc:	6a3b      	ldr	r3, [r7, #32]
    17fe:	601a      	str	r2, [r3, #0]
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
<<<<<<< HEAD
     db4:	7823      	ldrb	r3, [r4, #0]
     db6:	2b00      	cmp	r3, #0
     db8:	d103      	bne.n	dc2 <spi_init+0x7a>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
     dba:	6832      	ldr	r2, [r6, #0]
     dbc:	3308      	adds	r3, #8
     dbe:	4313      	orrs	r3, r2
     dc0:	6033      	str	r3, [r6, #0]
     dc2:	002b      	movs	r3, r5
     dc4:	002a      	movs	r2, r5
=======
    1800:	687b      	ldr	r3, [r7, #4]
    1802:	781b      	ldrb	r3, [r3, #0]
    1804:	2b00      	cmp	r3, #0
    1806:	d105      	bne.n	1814 <spi_init+0xc4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1808:	6a3b      	ldr	r3, [r7, #32]
    180a:	681b      	ldr	r3, [r3, #0]
    180c:	2208      	movs	r2, #8
    180e:	431a      	orrs	r2, r3
    1810:	6a3b      	ldr	r3, [r7, #32]
    1812:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
<<<<<<< HEAD
		module->callback[i]        = NULL;
     dc6:	2600      	movs	r6, #0
     dc8:	330c      	adds	r3, #12
     dca:	3228      	adds	r2, #40	; 0x28
     dcc:	c340      	stmia	r3!, {r6}
	for (i = 0; i < SPI_CALLBACK_N; i++) {
     dce:	429a      	cmp	r2, r3
     dd0:	d1fc      	bne.n	dcc <spi_init+0x84>
	}
	module->tx_buffer_ptr              = NULL;
	module->rx_buffer_ptr              = NULL;
	module->remaining_tx_buffer_length = 0x0000;
	module->remaining_rx_buffer_length = 0x0000;
	module->registered_callback        = 0x00;
     dd2:	002b      	movs	r3, r5
     dd4:	3336      	adds	r3, #54	; 0x36
	module->remaining_tx_buffer_length = 0x0000;
     dd6:	86ae      	strh	r6, [r5, #52]	; 0x34
	module->tx_buffer_ptr              = NULL;
     dd8:	62ee      	str	r6, [r5, #44]	; 0x2c
	module->remaining_rx_buffer_length = 0x0000;
     dda:	862e      	strh	r6, [r5, #48]	; 0x30
	module->rx_buffer_ptr              = NULL;
     ddc:	62ae      	str	r6, [r5, #40]	; 0x28
	module->registered_callback        = 0x00;
     dde:	701e      	strb	r6, [r3, #0]
	module->enabled_callback           = 0x00;
     de0:	705e      	strb	r6, [r3, #1]
	module->status                     = STATUS_OK;
     de2:	709e      	strb	r6, [r3, #2]
	module->dir                        = SPI_DIRECTION_IDLE;
     de4:	2303      	movs	r3, #3
	module->locked                     = false;
=======
    1814:	2327      	movs	r3, #39	; 0x27
    1816:	18fb      	adds	r3, r7, r3
    1818:	2200      	movs	r2, #0
    181a:	701a      	strb	r2, [r3, #0]
    181c:	e010      	b.n	1840 <spi_init+0xf0>
		module->callback[i]        = NULL;
    181e:	2327      	movs	r3, #39	; 0x27
    1820:	18fb      	adds	r3, r7, r3
    1822:	781b      	ldrb	r3, [r3, #0]
    1824:	68fa      	ldr	r2, [r7, #12]
    1826:	3302      	adds	r3, #2
    1828:	009b      	lsls	r3, r3, #2
    182a:	18d3      	adds	r3, r2, r3
    182c:	3304      	adds	r3, #4
    182e:	2200      	movs	r2, #0
    1830:	601a      	str	r2, [r3, #0]
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    1832:	2327      	movs	r3, #39	; 0x27
    1834:	18fb      	adds	r3, r7, r3
    1836:	781a      	ldrb	r2, [r3, #0]
    1838:	2327      	movs	r3, #39	; 0x27
    183a:	18fb      	adds	r3, r7, r3
    183c:	3201      	adds	r2, #1
    183e:	701a      	strb	r2, [r3, #0]
    1840:	2327      	movs	r3, #39	; 0x27
    1842:	18fb      	adds	r3, r7, r3
    1844:	781b      	ldrb	r3, [r3, #0]
    1846:	2b06      	cmp	r3, #6
    1848:	d9e9      	bls.n	181e <spi_init+0xce>
	}
	module->tx_buffer_ptr              = NULL;
    184a:	68fb      	ldr	r3, [r7, #12]
    184c:	2200      	movs	r2, #0
    184e:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    1850:	68fb      	ldr	r3, [r7, #12]
    1852:	2200      	movs	r2, #0
    1854:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    1856:	68fb      	ldr	r3, [r7, #12]
    1858:	2200      	movs	r2, #0
    185a:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    185c:	68fb      	ldr	r3, [r7, #12]
    185e:	2200      	movs	r2, #0
    1860:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
    1862:	68fb      	ldr	r3, [r7, #12]
    1864:	2236      	movs	r2, #54	; 0x36
    1866:	2100      	movs	r1, #0
    1868:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
    186a:	68fb      	ldr	r3, [r7, #12]
    186c:	2237      	movs	r2, #55	; 0x37
    186e:	2100      	movs	r1, #0
    1870:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
    1872:	68fb      	ldr	r3, [r7, #12]
    1874:	2238      	movs	r2, #56	; 0x38
    1876:	2100      	movs	r1, #0
    1878:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
    187a:	68fb      	ldr	r3, [r7, #12]
    187c:	2203      	movs	r2, #3
    187e:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
    1880:	68fb      	ldr	r3, [r7, #12]
    1882:	2200      	movs	r2, #0
    1884:	711a      	strb	r2, [r3, #4]
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
<<<<<<< HEAD
     de6:	6828      	ldr	r0, [r5, #0]
	module->dir                        = SPI_DIRECTION_IDLE;
     de8:	726b      	strb	r3, [r5, #9]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     dea:	4b4c      	ldr	r3, [pc, #304]	; (f1c <spi_init+0x1d4>)
	module->locked                     = false;
     dec:	712e      	strb	r6, [r5, #4]
	instance_index = _sercom_get_sercom_inst_index(module->hw);
     dee:	4798      	blx	r3
     df0:	0007      	movs	r7, r0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
     df2:	4b4f      	ldr	r3, [pc, #316]	; (f30 <spi_init+0x1e8>)
     df4:	494f      	ldr	r1, [pc, #316]	; (f34 <spi_init+0x1ec>)
     df6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     df8:	4b4f      	ldr	r3, [pc, #316]	; (f38 <spi_init+0x1f0>)
     dfa:	00bf      	lsls	r7, r7, #2
     dfc:	50fd      	str	r5, [r7, r3]
	config->mux_position = SYSTEM_PINMUX_GPIO;
     dfe:	2380      	movs	r3, #128	; 0x80
     e00:	aa02      	add	r2, sp, #8
     e02:	7113      	strb	r3, [r2, #4]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     e04:	2301      	movs	r3, #1
     e06:	7193      	strb	r3, [r2, #6]
	if(config->mode == SPI_MODE_SLAVE) {
     e08:	7823      	ldrb	r3, [r4, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
     e0a:	682f      	ldr	r7, [r5, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     e0c:	7156      	strb	r6, [r2, #5]
	config->powersave    = false;
     e0e:	71d6      	strb	r6, [r2, #7]
	if(config->mode == SPI_MODE_SLAVE) {
     e10:	2b00      	cmp	r3, #0
     e12:	d100      	bne.n	e16 <spi_init+0xce>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     e14:	7196      	strb	r6, [r2, #6]
	uint32_t pad_pinmuxes[] = {
     e16:	2600      	movs	r6, #0
     e18:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     e1a:	9304      	str	r3, [sp, #16]
     e1c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
     e1e:	9305      	str	r3, [sp, #20]
     e20:	6b23      	ldr	r3, [r4, #48]	; 0x30
     e22:	9306      	str	r3, [sp, #24]
     e24:	6b63      	ldr	r3, [r4, #52]	; 0x34
     e26:	9307      	str	r3, [sp, #28]
		uint32_t current_pinmux = pad_pinmuxes[pad];
     e28:	00b3      	lsls	r3, r6, #2
     e2a:	aa04      	add	r2, sp, #16
     e2c:	5898      	ldr	r0, [r3, r2]
     e2e:	b2f1      	uxtb	r1, r6
		if (current_pinmux == PINMUX_DEFAULT) {
     e30:	2800      	cmp	r0, #0
     e32:	d102      	bne.n	e3a <spi_init+0xf2>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     e34:	0038      	movs	r0, r7
     e36:	4b41      	ldr	r3, [pc, #260]	; (f3c <spi_init+0x1f4>)
     e38:	4798      	blx	r3
		if (current_pinmux != PINMUX_UNUSED) {
     e3a:	1c43      	adds	r3, r0, #1
     e3c:	d006      	beq.n	e4c <spi_init+0x104>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     e3e:	ab02      	add	r3, sp, #8
     e40:	7118      	strb	r0, [r3, #4]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     e42:	0c00      	lsrs	r0, r0, #16
     e44:	b2c0      	uxtb	r0, r0
     e46:	a903      	add	r1, sp, #12
     e48:	4b3d      	ldr	r3, [pc, #244]	; (f40 <spi_init+0x1f8>)
     e4a:	4798      	blx	r3
     e4c:	3601      	adds	r6, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     e4e:	2e04      	cmp	r6, #4
     e50:	d1ea      	bne.n	e28 <spi_init+0xe0>
	module->mode             = config->mode;
     e52:	7823      	ldrb	r3, [r4, #0]
     e54:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
     e56:	7c23      	ldrb	r3, [r4, #16]
     e58:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
     e5a:	7ca3      	ldrb	r3, [r4, #18]
     e5c:	71eb      	strb	r3, [r5, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
     e5e:	7d23      	ldrb	r3, [r4, #20]
     e60:	722b      	strb	r3, [r5, #8]
	uint16_t baud = 0;
     e62:	ab02      	add	r3, sp, #8
     e64:	1c9e      	adds	r6, r3, #2
     e66:	2300      	movs	r3, #0
     e68:	8033      	strh	r3, [r6, #0]
	if (config->mode == SPI_MODE_MASTER) {
     e6a:	7823      	ldrb	r3, [r4, #0]
     e6c:	2b01      	cmp	r3, #1
     e6e:	d110      	bne.n	e92 <spi_init+0x14a>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     e70:	4b2a      	ldr	r3, [pc, #168]	; (f1c <spi_init+0x1d4>)
     e72:	6828      	ldr	r0, [r5, #0]
     e74:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     e76:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     e78:	4b32      	ldr	r3, [pc, #200]	; (f44 <spi_init+0x1fc>)
     e7a:	b2c0      	uxtb	r0, r0
     e7c:	4798      	blx	r3
		enum status_code error_code = _sercom_get_sync_baud_val(
     e7e:	4b32      	ldr	r3, [pc, #200]	; (f48 <spi_init+0x200>)
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
     e80:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
     e82:	0032      	movs	r2, r6
     e84:	69a0      	ldr	r0, [r4, #24]
     e86:	4798      	blx	r3
			return STATUS_ERR_INVALID_ARG;
     e88:	2317      	movs	r3, #23
		if (error_code != STATUS_OK) {
     e8a:	2800      	cmp	r0, #0
     e8c:	d13c      	bne.n	f08 <spi_init+0x1c0>
		spi_module->BAUD.reg = (uint8_t)baud;
     e8e:	7833      	ldrb	r3, [r6, #0]
     e90:	733b      	strb	r3, [r7, #12]
	if (config->mode == SPI_MODE_SLAVE) {
     e92:	7823      	ldrb	r3, [r4, #0]
     e94:	2b00      	cmp	r3, #0
     e96:	d13d      	bne.n	f14 <spi_init+0x1cc>
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     e98:	7fe1      	ldrb	r1, [r4, #31]
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     e9a:	7fa5      	ldrb	r5, [r4, #30]
		spi_module->ADDR.reg |=
     e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
     e9e:	0409      	lsls	r1, r1, #16
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
     ea0:	4329      	orrs	r1, r5
		spi_module->ADDR.reg |=
     ea2:	4319      	orrs	r1, r3
		ctrla = config->mode_specific.slave.frame_format;
     ea4:	69a0      	ldr	r0, [r4, #24]
		ctrlb = config->mode_specific.slave.address_mode;
     ea6:	8ba2      	ldrh	r2, [r4, #28]
		if (config->mode_specific.slave.preload_enable) {
     ea8:	1c63      	adds	r3, r4, #1
		spi_module->ADDR.reg |=
     eaa:	6279      	str	r1, [r7, #36]	; 0x24
		if (config->mode_specific.slave.preload_enable) {
     eac:	7fdb      	ldrb	r3, [r3, #31]
     eae:	2b00      	cmp	r3, #0
     eb0:	d12d      	bne.n	f0e <spi_init+0x1c6>
		ctrlb = config->mode_specific.slave.address_mode;
     eb2:	0013      	movs	r3, r2
	ctrla |= config->mux_setting;
     eb4:	68a1      	ldr	r1, [r4, #8]
     eb6:	6862      	ldr	r2, [r4, #4]
     eb8:	430a      	orrs	r2, r1
     eba:	68e1      	ldr	r1, [r4, #12]
     ebc:	430a      	orrs	r2, r1
	ctrlb |= config->character_size;
     ebe:	7c21      	ldrb	r1, [r4, #16]
	ctrla |= config->mux_setting;
     ec0:	4302      	orrs	r2, r0
	ctrlb |= config->character_size;
     ec2:	430b      	orrs	r3, r1
	if (config->run_in_standby || system_is_debugger_present()) {
     ec4:	7c61      	ldrb	r1, [r4, #17]
     ec6:	2900      	cmp	r1, #0
     ec8:	d103      	bne.n	ed2 <spi_init+0x18a>
     eca:	4920      	ldr	r1, [pc, #128]	; (f4c <spi_init+0x204>)
     ecc:	7889      	ldrb	r1, [r1, #2]
     ece:	0789      	lsls	r1, r1, #30
     ed0:	d501      	bpl.n	ed6 <spi_init+0x18e>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
     ed2:	2180      	movs	r1, #128	; 0x80
     ed4:	430a      	orrs	r2, r1
	if (config->receiver_enable) {
     ed6:	7ca1      	ldrb	r1, [r4, #18]
     ed8:	2900      	cmp	r1, #0
     eda:	d002      	beq.n	ee2 <spi_init+0x19a>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
     edc:	2180      	movs	r1, #128	; 0x80
     ede:	0289      	lsls	r1, r1, #10
     ee0:	430b      	orrs	r3, r1
	if (config->select_slave_low_detect_enable) {
     ee2:	7ce1      	ldrb	r1, [r4, #19]
     ee4:	2900      	cmp	r1, #0
     ee6:	d002      	beq.n	eee <spi_init+0x1a6>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
     ee8:	2180      	movs	r1, #128	; 0x80
     eea:	0089      	lsls	r1, r1, #2
     eec:	430b      	orrs	r3, r1
	if (config->master_slave_select_enable) {
     eee:	7d21      	ldrb	r1, [r4, #20]
     ef0:	2900      	cmp	r1, #0
     ef2:	d002      	beq.n	efa <spi_init+0x1b2>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
     ef4:	2180      	movs	r1, #128	; 0x80
     ef6:	0189      	lsls	r1, r1, #6
     ef8:	430b      	orrs	r3, r1
	spi_module->CTRLA.reg |= ctrla;
     efa:	6839      	ldr	r1, [r7, #0]
     efc:	430a      	orrs	r2, r1
     efe:	603a      	str	r2, [r7, #0]
	spi_module->CTRLB.reg |= ctrlb;
     f00:	687a      	ldr	r2, [r7, #4]
     f02:	4313      	orrs	r3, r2
     f04:	607b      	str	r3, [r7, #4]
	return STATUS_OK;
     f06:	2300      	movs	r3, #0
=======
    1886:	68fb      	ldr	r3, [r7, #12]
    1888:	681b      	ldr	r3, [r3, #0]
    188a:	2213      	movs	r2, #19
    188c:	18bc      	adds	r4, r7, r2
    188e:	0018      	movs	r0, r3
    1890:	4b0e      	ldr	r3, [pc, #56]	; (18cc <spi_init+0x17c>)
    1892:	4798      	blx	r3
    1894:	0003      	movs	r3, r0
    1896:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    1898:	4a12      	ldr	r2, [pc, #72]	; (18e4 <spi_init+0x194>)
    189a:	2313      	movs	r3, #19
    189c:	18fb      	adds	r3, r7, r3
    189e:	781b      	ldrb	r3, [r3, #0]
    18a0:	0011      	movs	r1, r2
    18a2:	0018      	movs	r0, r3
    18a4:	4b10      	ldr	r3, [pc, #64]	; (18e8 <spi_init+0x198>)
    18a6:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    18a8:	2313      	movs	r3, #19
    18aa:	18fb      	adds	r3, r7, r3
    18ac:	781a      	ldrb	r2, [r3, #0]
    18ae:	4b0f      	ldr	r3, [pc, #60]	; (18ec <spi_init+0x19c>)
    18b0:	0092      	lsls	r2, r2, #2
    18b2:	68f9      	ldr	r1, [r7, #12]
    18b4:	50d1      	str	r1, [r2, r3]
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
<<<<<<< HEAD
}
     f08:	0018      	movs	r0, r3
     f0a:	b009      	add	sp, #36	; 0x24
     f0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
     f0e:	2340      	movs	r3, #64	; 0x40
     f10:	4313      	orrs	r3, r2
     f12:	e7cf      	b.n	eb4 <spi_init+0x16c>
	uint32_t ctrlb = 0;
     f14:	2300      	movs	r3, #0
	uint32_t ctrla = 0;
     f16:	0018      	movs	r0, r3
     f18:	e7cc      	b.n	eb4 <spi_init+0x16c>
     f1a:	46c0      	nop			; (mov r8, r8)
     f1c:	000007a1 	.word	0x000007a1
     f20:	40000400 	.word	0x40000400
     f24:	00001695 	.word	0x00001695
     f28:	0000160d 	.word	0x0000160d
     f2c:	00000601 	.word	0x00000601
     f30:	00001151 	.word	0x00001151
     f34:	00000f51 	.word	0x00000f51
     f38:	20000170 	.word	0x20000170
     f3c:	00000645 	.word	0x00000645
     f40:	00001769 	.word	0x00001769
     f44:	000016b1 	.word	0x000016b1
     f48:	00000541 	.word	0x00000541
     f4c:	41002000 	.word	0x41002000

00000f50 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
     f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
     f52:	4b7c      	ldr	r3, [pc, #496]	; (1144 <_spi_interrupt_handler+0x1f4>)
     f54:	0080      	lsls	r0, r0, #2
     f56:	58c4      	ldr	r4, [r0, r3]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
     f58:	0023      	movs	r3, r4
     f5a:	0022      	movs	r2, r4
     f5c:	3337      	adds	r3, #55	; 0x37
     f5e:	3236      	adds	r2, #54	; 0x36
	SercomSpi *const spi_hw = &(module->hw->SPI);
     f60:	6825      	ldr	r5, [r4, #0]
	uint8_t callback_mask =
     f62:	781b      	ldrb	r3, [r3, #0]
     f64:	7816      	ldrb	r6, [r2, #0]
     f66:	401e      	ands	r6, r3

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
     f68:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
     f6a:	7daf      	ldrb	r7, [r5, #22]
     f6c:	401f      	ands	r7, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
     f6e:	07fb      	lsls	r3, r7, #31
     f70:	d539      	bpl.n	fe6 <_spi_interrupt_handler+0x96>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
     f72:	7962      	ldrb	r2, [r4, #5]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
     f74:	0013      	movs	r3, r2
		if ((module->mode == SPI_MODE_MASTER) &&
     f76:	2a01      	cmp	r2, #1
     f78:	d133      	bne.n	fe2 <_spi_interrupt_handler+0x92>
			(module->dir == SPI_DIRECTION_READ)) {
     f7a:	7a63      	ldrb	r3, [r4, #9]
		if ((module->mode == SPI_MODE_MASTER) &&
     f7c:	2b00      	cmp	r3, #0
     f7e:	d10d      	bne.n	f9c <_spi_interrupt_handler+0x4c>
	spi_hw->DATA.reg = dummy_write;
     f80:	4b71      	ldr	r3, [pc, #452]	; (1148 <_spi_interrupt_handler+0x1f8>)
     f82:	881b      	ldrh	r3, [r3, #0]
     f84:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_dummy_buffer_length--;
     f86:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     f88:	3b01      	subs	r3, #1
     f8a:	b29b      	uxth	r3, r3
     f8c:	8663      	strh	r3, [r4, #50]	; 0x32
			if (module->remaining_dummy_buffer_length == 0) {
     f8e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
     f90:	2b00      	cmp	r3, #0
     f92:	d100      	bne.n	f96 <_spi_interrupt_handler+0x46>
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     f94:	752a      	strb	r2, [r5, #20]
		|| ((module->mode == SPI_MODE_MASTER) &&
     f96:	7963      	ldrb	r3, [r4, #5]
		if (0
     f98:	2b01      	cmp	r3, #1
     f9a:	d122      	bne.n	fe2 <_spi_interrupt_handler+0x92>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
			(module->dir != SPI_DIRECTION_READ))
     f9c:	7a63      	ldrb	r3, [r4, #9]
		|| ((module->mode == SPI_MODE_SLAVE) &&
     f9e:	2b00      	cmp	r3, #0
     fa0:	d021      	beq.n	fe6 <_spi_interrupt_handler+0x96>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     fa2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
	SercomSpi *const spi_hw = &(module->hw->SPI);
     fa4:	6822      	ldr	r2, [r4, #0]
	(module->tx_buffer_ptr)++;
     fa6:	1c48      	adds	r0, r1, #1
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     fa8:	780b      	ldrb	r3, [r1, #0]
	(module->tx_buffer_ptr)++;
     faa:	62e0      	str	r0, [r4, #44]	; 0x2c
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     fac:	79a0      	ldrb	r0, [r4, #6]
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     fae:	b2db      	uxtb	r3, r3
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     fb0:	2801      	cmp	r0, #1
     fb2:	d100      	bne.n	fb6 <_spi_interrupt_handler+0x66>
     fb4:	e074      	b.n	10a0 <_spi_interrupt_handler+0x150>
	uint16_t data_to_send = *(module->tx_buffer_ptr);
     fb6:	b29b      	uxth	r3, r3
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
     fb8:	05db      	lsls	r3, r3, #23
     fba:	0ddb      	lsrs	r3, r3, #23
     fbc:	6293      	str	r3, [r2, #40]	; 0x28
	(module->remaining_tx_buffer_length)--;
     fbe:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     fc0:	3b01      	subs	r3, #1
     fc2:	b29b      	uxth	r3, r3
     fc4:	86a3      	strh	r3, [r4, #52]	; 0x34
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
     fc6:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
     fc8:	2b00      	cmp	r3, #0
     fca:	d10c      	bne.n	fe6 <_spi_interrupt_handler+0x96>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
     fcc:	3301      	adds	r3, #1
     fce:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
     fd0:	7a63      	ldrb	r3, [r4, #9]
     fd2:	2b01      	cmp	r3, #1
     fd4:	d107      	bne.n	fe6 <_spi_interrupt_handler+0x96>
     fd6:	79e3      	ldrb	r3, [r4, #7]
     fd8:	2b00      	cmp	r3, #0
     fda:	d104      	bne.n	fe6 <_spi_interrupt_handler+0x96>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
     fdc:	3302      	adds	r3, #2
     fde:	75ab      	strb	r3, [r5, #22]
     fe0:	e001      	b.n	fe6 <_spi_interrupt_handler+0x96>
		|| ((module->mode == SPI_MODE_SLAVE) &&
     fe2:	2b00      	cmp	r3, #0
     fe4:	d0da      	beq.n	f9c <_spi_interrupt_handler+0x4c>
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
     fe6:	2104      	movs	r1, #4
     fe8:	420f      	tst	r7, r1
     fea:	d015      	beq.n	1018 <_spi_interrupt_handler+0xc8>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     fec:	8b6b      	ldrh	r3, [r5, #26]
     fee:	420b      	tst	r3, r1
     ff0:	d05c      	beq.n	10ac <_spi_interrupt_handler+0x15c>
			if (module->dir != SPI_DIRECTION_WRITE) {
     ff2:	7a63      	ldrb	r3, [r4, #9]
     ff4:	2b01      	cmp	r3, #1
     ff6:	d00c      	beq.n	1012 <_spi_interrupt_handler+0xc2>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
     ff8:	0023      	movs	r3, r4
     ffa:	221e      	movs	r2, #30
     ffc:	3338      	adds	r3, #56	; 0x38
     ffe:	701a      	strb	r2, [r3, #0]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    1000:	2303      	movs	r3, #3
    1002:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    1004:	3302      	adds	r3, #2
    1006:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    1008:	0733      	lsls	r3, r6, #28
    100a:	d502      	bpl.n	1012 <_spi_interrupt_handler+0xc2>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    100c:	0020      	movs	r0, r4
    100e:	69a3      	ldr	r3, [r4, #24]
    1010:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    1012:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    1014:	2304      	movs	r3, #4
    1016:	836b      	strh	r3, [r5, #26]
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    1018:	2202      	movs	r2, #2
    101a:	4217      	tst	r7, r2
    101c:	d027      	beq.n	106e <_spi_interrupt_handler+0x11e>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    101e:	7963      	ldrb	r3, [r4, #5]
    1020:	2b00      	cmp	r3, #0
    1022:	d10e      	bne.n	1042 <_spi_interrupt_handler+0xf2>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    1024:	2107      	movs	r1, #7
    1026:	7529      	strb	r1, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1028:	762a      	strb	r2, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    102a:	3201      	adds	r2, #1
    102c:	7262      	strb	r2, [r4, #9]
			module->remaining_tx_buffer_length = 0;
			module->remaining_rx_buffer_length = 0;
			module->status = STATUS_OK;
    102e:	0022      	movs	r2, r4
    1030:	3238      	adds	r2, #56	; 0x38
			module->remaining_tx_buffer_length = 0;
    1032:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    1034:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    1036:	7013      	strb	r3, [r2, #0]

			if (callback_mask &
    1038:	06f3      	lsls	r3, r6, #27
    103a:	d502      	bpl.n	1042 <_spi_interrupt_handler+0xf2>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    103c:	0020      	movs	r0, r4
    103e:	69e3      	ldr	r3, [r4, #28]
    1040:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1042:	7963      	ldrb	r3, [r4, #5]
    1044:	2b01      	cmp	r3, #1
    1046:	d112      	bne.n	106e <_spi_interrupt_handler+0x11e>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1048:	7a63      	ldrb	r3, [r4, #9]
    104a:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    104c:	2b01      	cmp	r3, #1
    104e:	d10e      	bne.n	106e <_spi_interrupt_handler+0x11e>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    1050:	79e2      	ldrb	r2, [r4, #7]
    1052:	2a00      	cmp	r2, #0
    1054:	d10b      	bne.n	106e <_spi_interrupt_handler+0x11e>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1056:	2102      	movs	r1, #2
    1058:	7529      	strb	r1, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    105a:	3101      	adds	r1, #1
    105c:	7261      	strb	r1, [r4, #9]
			module->status = STATUS_OK;
    105e:	0021      	movs	r1, r4
    1060:	3138      	adds	r1, #56	; 0x38
    1062:	700a      	strb	r2, [r1, #0]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    1064:	421e      	tst	r6, r3
    1066:	d002      	beq.n	106e <_spi_interrupt_handler+0x11e>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    1068:	0020      	movs	r0, r4
    106a:	68e3      	ldr	r3, [r4, #12]
    106c:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    106e:	2308      	movs	r3, #8
    1070:	421f      	tst	r7, r3
    1072:	d009      	beq.n	1088 <_spi_interrupt_handler+0x138>
			if (module->mode == SPI_MODE_SLAVE) {
    1074:	7962      	ldrb	r2, [r4, #5]
    1076:	2a00      	cmp	r2, #0
    1078:	d106      	bne.n	1088 <_spi_interrupt_handler+0x138>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    107a:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    107c:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    107e:	06b3      	lsls	r3, r6, #26
    1080:	d502      	bpl.n	1088 <_spi_interrupt_handler+0x138>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    1082:	0020      	movs	r0, r4
    1084:	6a23      	ldr	r3, [r4, #32]
    1086:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    1088:	b27f      	sxtb	r7, r7
    108a:	2f00      	cmp	r7, #0
    108c:	da07      	bge.n	109e <_spi_interrupt_handler+0x14e>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    108e:	2380      	movs	r3, #128	; 0x80
    1090:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1092:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    1094:	0673      	lsls	r3, r6, #25
    1096:	d502      	bpl.n	109e <_spi_interrupt_handler+0x14e>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    1098:	6a63      	ldr	r3, [r4, #36]	; 0x24
    109a:	0020      	movs	r0, r4
    109c:	4798      	blx	r3
		}
	}
#  endif
}
    109e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    10a0:	7848      	ldrb	r0, [r1, #1]
		(module->tx_buffer_ptr)++;
    10a2:	3102      	adds	r1, #2
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    10a4:	0200      	lsls	r0, r0, #8
    10a6:	4303      	orrs	r3, r0
		(module->tx_buffer_ptr)++;
    10a8:	62e1      	str	r1, [r4, #44]	; 0x2c
    10aa:	e785      	b.n	fb8 <_spi_interrupt_handler+0x68>
			if (module->dir == SPI_DIRECTION_WRITE) {
    10ac:	7a62      	ldrb	r2, [r4, #9]
    10ae:	6823      	ldr	r3, [r4, #0]
    10b0:	b2d2      	uxtb	r2, r2
	flush = spi_hw->DATA.reg;
    10b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
			if (module->dir == SPI_DIRECTION_WRITE) {
    10b4:	2a01      	cmp	r2, #1
    10b6:	d113      	bne.n	10e0 <_spi_interrupt_handler+0x190>
	module->remaining_dummy_buffer_length--;
    10b8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    10ba:	3b01      	subs	r3, #1
    10bc:	b29b      	uxth	r3, r3
    10be:	8663      	strh	r3, [r4, #50]	; 0x32
				if (module->remaining_dummy_buffer_length == 0) {
    10c0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    10c2:	b29b      	uxth	r3, r3
    10c4:	2b00      	cmp	r3, #0
    10c6:	d1a7      	bne.n	1018 <_spi_interrupt_handler+0xc8>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    10c8:	7529      	strb	r1, [r5, #20]
					module->status = STATUS_OK;
    10ca:	0021      	movs	r1, r4
    10cc:	3138      	adds	r1, #56	; 0x38
    10ce:	700b      	strb	r3, [r1, #0]
					module->dir = SPI_DIRECTION_IDLE;
    10d0:	3303      	adds	r3, #3
    10d2:	7263      	strb	r3, [r4, #9]
					if (callback_mask &
    10d4:	4216      	tst	r6, r2
    10d6:	d09f      	beq.n	1018 <_spi_interrupt_handler+0xc8>
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    10d8:	0020      	movs	r0, r4
    10da:	68e3      	ldr	r3, [r4, #12]
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    10dc:	4798      	blx	r3
    10de:	e79b      	b.n	1018 <_spi_interrupt_handler+0xc8>
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    10e0:	05db      	lsls	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    10e2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    10e4:	0ddb      	lsrs	r3, r3, #23
	*(module->rx_buffer_ptr) = received_data;
    10e6:	b2da      	uxtb	r2, r3
    10e8:	700a      	strb	r2, [r1, #0]
	module->rx_buffer_ptr += 1;
    10ea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    10ec:	1c51      	adds	r1, r2, #1
    10ee:	62a1      	str	r1, [r4, #40]	; 0x28
	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    10f0:	79a1      	ldrb	r1, [r4, #6]
    10f2:	2901      	cmp	r1, #1
    10f4:	d104      	bne.n	1100 <_spi_interrupt_handler+0x1b0>
		*(module->rx_buffer_ptr) = (received_data >> 8);
    10f6:	0a1b      	lsrs	r3, r3, #8
    10f8:	7053      	strb	r3, [r2, #1]
		module->rx_buffer_ptr += 1;
    10fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    10fc:	3301      	adds	r3, #1
    10fe:	62a3      	str	r3, [r4, #40]	; 0x28
	module->remaining_rx_buffer_length--;
    1100:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    1102:	3b01      	subs	r3, #1
    1104:	b29b      	uxth	r3, r3
    1106:	8623      	strh	r3, [r4, #48]	; 0x30
				if (module->remaining_rx_buffer_length == 0) {
    1108:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    110a:	b29b      	uxth	r3, r3
    110c:	2b00      	cmp	r3, #0
    110e:	d000      	beq.n	1112 <_spi_interrupt_handler+0x1c2>
    1110:	e782      	b.n	1018 <_spi_interrupt_handler+0xc8>
					module->status = STATUS_OK;
    1112:	0022      	movs	r2, r4
    1114:	3238      	adds	r2, #56	; 0x38
    1116:	7013      	strb	r3, [r2, #0]
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1118:	3304      	adds	r3, #4
    111a:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    111c:	7a62      	ldrb	r2, [r4, #9]
    111e:	2a02      	cmp	r2, #2
    1120:	d105      	bne.n	112e <_spi_interrupt_handler+0x1de>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    1122:	421e      	tst	r6, r3
    1124:	d100      	bne.n	1128 <_spi_interrupt_handler+0x1d8>
    1126:	e777      	b.n	1018 <_spi_interrupt_handler+0xc8>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    1128:	0020      	movs	r0, r4
    112a:	6963      	ldr	r3, [r4, #20]
    112c:	e7d6      	b.n	10dc <_spi_interrupt_handler+0x18c>
					} else if (module->dir == SPI_DIRECTION_READ) {
    112e:	7a63      	ldrb	r3, [r4, #9]
    1130:	2b00      	cmp	r3, #0
    1132:	d000      	beq.n	1136 <_spi_interrupt_handler+0x1e6>
    1134:	e770      	b.n	1018 <_spi_interrupt_handler+0xc8>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    1136:	07b3      	lsls	r3, r6, #30
    1138:	d400      	bmi.n	113c <_spi_interrupt_handler+0x1ec>
    113a:	e76d      	b.n	1018 <_spi_interrupt_handler+0xc8>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    113c:	0020      	movs	r0, r4
    113e:	6923      	ldr	r3, [r4, #16]
    1140:	e7cc      	b.n	10dc <_spi_interrupt_handler+0x18c>
    1142:	46c0      	nop			; (mov r8, r8)
    1144:	20000170 	.word	0x20000170
    1148:	2000016c 	.word	0x2000016c

0000114c <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    114c:	4770      	bx	lr
	...

00001150 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1150:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1152:	4c09      	ldr	r4, [pc, #36]	; (1178 <_sercom_set_handler+0x28>)
    1154:	4a09      	ldr	r2, [pc, #36]	; (117c <_sercom_set_handler+0x2c>)
    1156:	7823      	ldrb	r3, [r4, #0]
    1158:	2b00      	cmp	r3, #0
    115a:	d109      	bne.n	1170 <_sercom_set_handler+0x20>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
    115c:	001e      	movs	r6, r3
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    115e:	4f08      	ldr	r7, [pc, #32]	; (1180 <_sercom_set_handler+0x30>)
			_sercom_instances[i] = NULL;
    1160:	4d08      	ldr	r5, [pc, #32]	; (1184 <_sercom_set_handler+0x34>)
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1162:	50d7      	str	r7, [r2, r3]
			_sercom_instances[i] = NULL;
    1164:	50ee      	str	r6, [r5, r3]
    1166:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1168:	2b18      	cmp	r3, #24
    116a:	d1fa      	bne.n	1162 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    116c:	3b17      	subs	r3, #23
    116e:	7023      	strb	r3, [r4, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1170:	0080      	lsls	r0, r0, #2
    1172:	5011      	str	r1, [r2, r0]
}
    1174:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1176:	46c0      	nop			; (mov r8, r8)
    1178:	200000f3 	.word	0x200000f3
    117c:	200000f4 	.word	0x200000f4
    1180:	0000114d 	.word	0x0000114d
    1184:	20000170 	.word	0x20000170

00001188 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1188:	b507      	push	{r0, r1, r2, lr}
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    118a:	2309      	movs	r3, #9
    118c:	466a      	mov	r2, sp
    118e:	7013      	strb	r3, [r2, #0]
    1190:	3301      	adds	r3, #1
    1192:	7053      	strb	r3, [r2, #1]
    1194:	3301      	adds	r3, #1
    1196:	7093      	strb	r3, [r2, #2]
    1198:	3301      	adds	r3, #1
    119a:	70d3      	strb	r3, [r2, #3]
    119c:	3301      	adds	r3, #1
    119e:	7113      	strb	r3, [r2, #4]
    11a0:	3301      	adds	r3, #1
    11a2:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    11a4:	4b02      	ldr	r3, [pc, #8]	; (11b0 <_sercom_get_interrupt_vector+0x28>)
    11a6:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    11a8:	466b      	mov	r3, sp
    11aa:	5618      	ldrsb	r0, [r3, r0]
}
    11ac:	bd0e      	pop	{r1, r2, r3, pc}
    11ae:	46c0      	nop			; (mov r8, r8)
    11b0:	000007a1 	.word	0x000007a1

000011b4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    11b4:	b510      	push	{r4, lr}
    11b6:	4b02      	ldr	r3, [pc, #8]	; (11c0 <SERCOM0_Handler+0xc>)
    11b8:	2000      	movs	r0, #0
    11ba:	681b      	ldr	r3, [r3, #0]
    11bc:	4798      	blx	r3
    11be:	bd10      	pop	{r4, pc}
    11c0:	200000f4 	.word	0x200000f4

000011c4 <SERCOM1_Handler>:
    11c4:	b510      	push	{r4, lr}
    11c6:	4b02      	ldr	r3, [pc, #8]	; (11d0 <SERCOM1_Handler+0xc>)
    11c8:	2001      	movs	r0, #1
    11ca:	685b      	ldr	r3, [r3, #4]
    11cc:	4798      	blx	r3
    11ce:	bd10      	pop	{r4, pc}
    11d0:	200000f4 	.word	0x200000f4

000011d4 <SERCOM2_Handler>:
    11d4:	b510      	push	{r4, lr}
    11d6:	4b02      	ldr	r3, [pc, #8]	; (11e0 <SERCOM2_Handler+0xc>)
    11d8:	2002      	movs	r0, #2
    11da:	689b      	ldr	r3, [r3, #8]
    11dc:	4798      	blx	r3
    11de:	bd10      	pop	{r4, pc}
    11e0:	200000f4 	.word	0x200000f4

000011e4 <SERCOM3_Handler>:
    11e4:	b510      	push	{r4, lr}
    11e6:	4b02      	ldr	r3, [pc, #8]	; (11f0 <SERCOM3_Handler+0xc>)
    11e8:	2003      	movs	r0, #3
    11ea:	68db      	ldr	r3, [r3, #12]
    11ec:	4798      	blx	r3
    11ee:	bd10      	pop	{r4, pc}
    11f0:	200000f4 	.word	0x200000f4

000011f4 <SERCOM4_Handler>:
    11f4:	b510      	push	{r4, lr}
    11f6:	4b02      	ldr	r3, [pc, #8]	; (1200 <SERCOM4_Handler+0xc>)
    11f8:	2004      	movs	r0, #4
    11fa:	691b      	ldr	r3, [r3, #16]
    11fc:	4798      	blx	r3
    11fe:	bd10      	pop	{r4, pc}
    1200:	200000f4 	.word	0x200000f4

00001204 <SERCOM5_Handler>:
    1204:	b510      	push	{r4, lr}
    1206:	4b02      	ldr	r3, [pc, #8]	; (1210 <SERCOM5_Handler+0xc>)
    1208:	2005      	movs	r0, #5
    120a:	695b      	ldr	r3, [r3, #20]
    120c:	4798      	blx	r3
    120e:	bd10      	pop	{r4, pc}
    1210:	200000f4 	.word	0x200000f4

00001214 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1214:	4770      	bx	lr
	...

00001218 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1218:	4b09      	ldr	r3, [pc, #36]	; (1240 <cpu_irq_enter_critical+0x28>)
    121a:	6819      	ldr	r1, [r3, #0]
    121c:	2900      	cmp	r1, #0
    121e:	d10b      	bne.n	1238 <cpu_irq_enter_critical+0x20>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1220:	f3ef 8010 	mrs	r0, PRIMASK
    1224:	4a07      	ldr	r2, [pc, #28]	; (1244 <cpu_irq_enter_critical+0x2c>)
		if (cpu_irq_is_enabled()) {
    1226:	2800      	cmp	r0, #0
    1228:	d105      	bne.n	1236 <cpu_irq_enter_critical+0x1e>
  __ASM volatile ("cpsid i" : : : "memory");
    122a:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    122c:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1230:	4905      	ldr	r1, [pc, #20]	; (1248 <cpu_irq_enter_critical+0x30>)
    1232:	7008      	strb	r0, [r1, #0]
			cpu_irq_prev_interrupt_state = true;
    1234:	2101      	movs	r1, #1
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1236:	7011      	strb	r1, [r2, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1238:	681a      	ldr	r2, [r3, #0]
    123a:	3201      	adds	r2, #1
    123c:	601a      	str	r2, [r3, #0]
}
    123e:	4770      	bx	lr
    1240:	2000010c 	.word	0x2000010c
    1244:	20000110 	.word	0x20000110
    1248:	20000018 	.word	0x20000018

0000124c <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    124c:	4b08      	ldr	r3, [pc, #32]	; (1270 <cpu_irq_leave_critical+0x24>)
    124e:	681a      	ldr	r2, [r3, #0]
    1250:	3a01      	subs	r2, #1
    1252:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1254:	681b      	ldr	r3, [r3, #0]
    1256:	2b00      	cmp	r3, #0
    1258:	d109      	bne.n	126e <cpu_irq_leave_critical+0x22>
    125a:	4b06      	ldr	r3, [pc, #24]	; (1274 <cpu_irq_leave_critical+0x28>)
    125c:	781b      	ldrb	r3, [r3, #0]
    125e:	2b00      	cmp	r3, #0
    1260:	d005      	beq.n	126e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1262:	2201      	movs	r2, #1
    1264:	4b04      	ldr	r3, [pc, #16]	; (1278 <cpu_irq_leave_critical+0x2c>)
    1266:	701a      	strb	r2, [r3, #0]
    1268:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    126c:	b662      	cpsie	i
	}
}
    126e:	4770      	bx	lr
    1270:	2000010c 	.word	0x2000010c
    1274:	20000110 	.word	0x20000110
    1278:	20000018 	.word	0x20000018

0000127c <_system_dfll_wait_for_sync>:
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    127c:	2310      	movs	r3, #16
    127e:	4902      	ldr	r1, [pc, #8]	; (1288 <_system_dfll_wait_for_sync+0xc>)
    1280:	68ca      	ldr	r2, [r1, #12]
    1282:	421a      	tst	r2, r3
    1284:	d0fc      	beq.n	1280 <_system_dfll_wait_for_sync+0x4>
		/* Wait for DFLL sync */
	}
}
    1286:	4770      	bx	lr
    1288:	40000800 	.word	0x40000800

0000128c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    128c:	b570      	push	{r4, r5, r6, lr}
	switch (clock_source) {
    128e:	2808      	cmp	r0, #8
    1290:	d806      	bhi.n	12a0 <system_clock_source_get_hz+0x14>
    1292:	f000 fb9f 	bl	19d4 <__gnu_thumb1_case_uqi>
    1296:	0508      	.short	0x0508
    1298:	122e2e05 	.word	0x122e2e05
    129c:	150b      	.short	0x150b
    129e:	26          	.byte	0x26
    129f:	00          	.byte	0x00

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    12a0:	2400      	movs	r4, #0
	}
}
    12a2:	0020      	movs	r0, r4
    12a4:	bd70      	pop	{r4, r5, r6, pc}
		return _system_clock_inst.xosc.frequency;
    12a6:	4b15      	ldr	r3, [pc, #84]	; (12fc <system_clock_source_get_hz+0x70>)
    12a8:	691c      	ldr	r4, [r3, #16]
    12aa:	e7fa      	b.n	12a2 <system_clock_source_get_hz+0x16>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    12ac:	4b14      	ldr	r3, [pc, #80]	; (1300 <system_clock_source_get_hz+0x74>)
    12ae:	4c15      	ldr	r4, [pc, #84]	; (1304 <system_clock_source_get_hz+0x78>)
    12b0:	6a1b      	ldr	r3, [r3, #32]
    12b2:	059b      	lsls	r3, r3, #22
    12b4:	0f9b      	lsrs	r3, r3, #30
    12b6:	40dc      	lsrs	r4, r3
    12b8:	e7f3      	b.n	12a2 <system_clock_source_get_hz+0x16>
		return _system_clock_inst.xosc32k.frequency;
    12ba:	4b10      	ldr	r3, [pc, #64]	; (12fc <system_clock_source_get_hz+0x70>)
    12bc:	695c      	ldr	r4, [r3, #20]
    12be:	e7f0      	b.n	12a2 <system_clock_source_get_hz+0x16>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12c0:	4d0e      	ldr	r5, [pc, #56]	; (12fc <system_clock_source_get_hz+0x70>)
			return 0;
    12c2:	2400      	movs	r4, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    12c4:	682b      	ldr	r3, [r5, #0]
    12c6:	079b      	lsls	r3, r3, #30
    12c8:	d5eb      	bpl.n	12a2 <system_clock_source_get_hz+0x16>
		_system_dfll_wait_for_sync();
    12ca:	4b0f      	ldr	r3, [pc, #60]	; (1308 <system_clock_source_get_hz+0x7c>)
    12cc:	4798      	blx	r3
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    12ce:	682b      	ldr	r3, [r5, #0]
    12d0:	075b      	lsls	r3, r3, #29
    12d2:	d511      	bpl.n	12f8 <system_clock_source_get_hz+0x6c>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    12d4:	0020      	movs	r0, r4
    12d6:	4b0d      	ldr	r3, [pc, #52]	; (130c <system_clock_source_get_hz+0x80>)
    12d8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    12da:	68ac      	ldr	r4, [r5, #8]
    12dc:	b2a4      	uxth	r4, r4
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    12de:	4344      	muls	r4, r0
    12e0:	e7df      	b.n	12a2 <system_clock_source_get_hz+0x16>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    12e2:	4b0b      	ldr	r3, [pc, #44]	; (1310 <system_clock_source_get_hz+0x84>)
			return 0;
    12e4:	2400      	movs	r4, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    12e6:	781b      	ldrb	r3, [r3, #0]
    12e8:	075b      	lsls	r3, r3, #29
    12ea:	d5da      	bpl.n	12a2 <system_clock_source_get_hz+0x16>
		return _system_clock_inst.dpll.frequency;
    12ec:	4b03      	ldr	r3, [pc, #12]	; (12fc <system_clock_source_get_hz+0x70>)
    12ee:	68dc      	ldr	r4, [r3, #12]
    12f0:	e7d7      	b.n	12a2 <system_clock_source_get_hz+0x16>
		return 32768UL;
    12f2:	2480      	movs	r4, #128	; 0x80
    12f4:	0224      	lsls	r4, r4, #8
    12f6:	e7d4      	b.n	12a2 <system_clock_source_get_hz+0x16>
		return 48000000UL;
    12f8:	4c06      	ldr	r4, [pc, #24]	; (1314 <system_clock_source_get_hz+0x88>)
    12fa:	e7d2      	b.n	12a2 <system_clock_source_get_hz+0x16>
    12fc:	20000114 	.word	0x20000114
    1300:	40000800 	.word	0x40000800
    1304:	007a1200 	.word	0x007a1200
    1308:	0000127d 	.word	0x0000127d
    130c:	000016b1 	.word	0x000016b1
    1310:	40000850 	.word	0x40000850
    1314:	02dc6c00 	.word	0x02dc6c00

00001318 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1318:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
	temp.bit.ONDEMAND = config->on_demand;
    131a:	7884      	ldrb	r4, [r0, #2]
	temp.bit.PRESC    = config->prescaler;
    131c:	7802      	ldrb	r2, [r0, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    131e:	7845      	ldrb	r5, [r0, #1]
    1320:	2001      	movs	r0, #1
    1322:	2640      	movs	r6, #64	; 0x40
    1324:	4005      	ands	r5, r0
    1326:	4020      	ands	r0, r4
    1328:	2480      	movs	r4, #128	; 0x80
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    132a:	4908      	ldr	r1, [pc, #32]	; (134c <system_clock_source_osc8m_set_config+0x34>)
	SYSCTRL->OSC8M = temp;
    132c:	01ad      	lsls	r5, r5, #6
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    132e:	6a0b      	ldr	r3, [r1, #32]
	SYSCTRL->OSC8M = temp;
    1330:	01c0      	lsls	r0, r0, #7
    1332:	43b3      	bics	r3, r6
    1334:	432b      	orrs	r3, r5
    1336:	43a3      	bics	r3, r4
    1338:	4303      	orrs	r3, r0
    133a:	2003      	movs	r0, #3
    133c:	4002      	ands	r2, r0
    133e:	4804      	ldr	r0, [pc, #16]	; (1350 <system_clock_source_osc8m_set_config+0x38>)
    1340:	0212      	lsls	r2, r2, #8
    1342:	4003      	ands	r3, r0
    1344:	4313      	orrs	r3, r2
    1346:	620b      	str	r3, [r1, #32]
}
    1348:	bd70      	pop	{r4, r5, r6, pc}
    134a:	46c0      	nop			; (mov r8, r8)
    134c:	40000800 	.word	0x40000800
    1350:	fffffcff 	.word	0xfffffcff

00001354 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    1354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch (clock_source) {
    1356:	2808      	cmp	r0, #8
    1358:	d806      	bhi.n	1368 <system_clock_source_enable+0x14>
    135a:	f000 fb3b 	bl	19d4 <__gnu_thumb1_case_uqi>
    135e:	0514      	.short	0x0514
    1360:	1a0e0c05 	.word	0x1a0e0c05
    1364:	2007      	.short	0x2007
    1366:	34          	.byte	0x34
    1367:	00          	.byte	0x00
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1368:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    136a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    136c:	2302      	movs	r3, #2
    136e:	4a19      	ldr	r2, [pc, #100]	; (13d4 <system_clock_source_enable+0x80>)
    1370:	6a11      	ldr	r1, [r2, #32]
    1372:	430b      	orrs	r3, r1
    1374:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1376:	2000      	movs	r0, #0
    1378:	e7f7      	b.n	136a <system_clock_source_enable+0x16>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    137a:	2302      	movs	r3, #2
    137c:	4a15      	ldr	r2, [pc, #84]	; (13d4 <system_clock_source_enable+0x80>)
    137e:	6991      	ldr	r1, [r2, #24]
    1380:	430b      	orrs	r3, r1
    1382:	6193      	str	r3, [r2, #24]
    1384:	e7f7      	b.n	1376 <system_clock_source_enable+0x22>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1386:	2302      	movs	r3, #2
    1388:	4a12      	ldr	r2, [pc, #72]	; (13d4 <system_clock_source_enable+0x80>)
    138a:	8a11      	ldrh	r1, [r2, #16]
    138c:	430b      	orrs	r3, r1
    138e:	8213      	strh	r3, [r2, #16]
    1390:	e7f1      	b.n	1376 <system_clock_source_enable+0x22>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1392:	2302      	movs	r3, #2
    1394:	4a0f      	ldr	r2, [pc, #60]	; (13d4 <system_clock_source_enable+0x80>)
    1396:	8a91      	ldrh	r1, [r2, #20]
    1398:	430b      	orrs	r3, r1
    139a:	8293      	strh	r3, [r2, #20]
    139c:	e7eb      	b.n	1376 <system_clock_source_enable+0x22>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    139e:	2202      	movs	r2, #2
	SYSCTRL->DFLLCTRL.reg = 0;
    13a0:	2400      	movs	r4, #0
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    13a2:	4e0d      	ldr	r6, [pc, #52]	; (13d8 <system_clock_source_enable+0x84>)
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    13a4:	4d0b      	ldr	r5, [pc, #44]	; (13d4 <system_clock_source_enable+0x80>)
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    13a6:	6833      	ldr	r3, [r6, #0]
	_system_dfll_wait_for_sync();
    13a8:	4f0c      	ldr	r7, [pc, #48]	; (13dc <system_clock_source_enable+0x88>)
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    13aa:	4313      	orrs	r3, r2
    13ac:	6033      	str	r3, [r6, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    13ae:	84aa      	strh	r2, [r5, #36]	; 0x24
	_system_dfll_wait_for_sync();
    13b0:	47b8      	blx	r7
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    13b2:	68b3      	ldr	r3, [r6, #8]
    13b4:	62eb      	str	r3, [r5, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    13b6:	6873      	ldr	r3, [r6, #4]
    13b8:	62ab      	str	r3, [r5, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    13ba:	84ac      	strh	r4, [r5, #36]	; 0x24
	_system_dfll_wait_for_sync();
    13bc:	47b8      	blx	r7
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    13be:	6833      	ldr	r3, [r6, #0]
    13c0:	b29b      	uxth	r3, r3
    13c2:	84ab      	strh	r3, [r5, #36]	; 0x24
    13c4:	e7d7      	b.n	1376 <system_clock_source_enable+0x22>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    13c6:	2302      	movs	r3, #2
    13c8:	4a05      	ldr	r2, [pc, #20]	; (13e0 <system_clock_source_enable+0x8c>)
    13ca:	7811      	ldrb	r1, [r2, #0]
    13cc:	430b      	orrs	r3, r1
    13ce:	7013      	strb	r3, [r2, #0]
    13d0:	e7d1      	b.n	1376 <system_clock_source_enable+0x22>
    13d2:	46c0      	nop			; (mov r8, r8)
    13d4:	40000800 	.word	0x40000800
    13d8:	20000114 	.word	0x20000114
    13dc:	0000127d 	.word	0x0000127d
    13e0:	40000844 	.word	0x40000844

000013e4 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    13e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    13e6:	22c2      	movs	r2, #194	; 0xc2
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    13e8:	211e      	movs	r1, #30
    13ea:	4b19      	ldr	r3, [pc, #100]	; (1450 <system_clock_init+0x6c>)
    13ec:	00d2      	lsls	r2, r2, #3
    13ee:	609a      	str	r2, [r3, #8]
    13f0:	4a18      	ldr	r2, [pc, #96]	; (1454 <system_clock_init+0x70>)
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    13f2:	2400      	movs	r4, #0
    13f4:	6853      	ldr	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    13f6:	ad01      	add	r5, sp, #4
    13f8:	438b      	bics	r3, r1
    13fa:	6053      	str	r3, [r2, #4]
    13fc:	2301      	movs	r3, #1
    13fe:	702b      	strb	r3, [r5, #0]
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1400:	b2e0      	uxtb	r0, r4
    1402:	0029      	movs	r1, r5
    1404:	4b14      	ldr	r3, [pc, #80]	; (1458 <system_clock_init+0x74>)
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1406:	3401      	adds	r4, #1
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1408:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    140a:	2c25      	cmp	r4, #37	; 0x25
    140c:	d1f8      	bne.n	1400 <system_clock_init+0x1c>
	config->run_in_standby  = false;
    140e:	2400      	movs	r4, #0
    1410:	466b      	mov	r3, sp
	config->on_demand       = true;
    1412:	2601      	movs	r6, #1
	config->run_in_standby  = false;
    1414:	705c      	strb	r4, [r3, #1]
	config->on_demand       = true;
    1416:	709e      	strb	r6, [r3, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1418:	701c      	strb	r4, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    141a:	4668      	mov	r0, sp
    141c:	4b0f      	ldr	r3, [pc, #60]	; (145c <system_clock_init+0x78>)
    141e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1420:	4b0f      	ldr	r3, [pc, #60]	; (1460 <system_clock_init+0x7c>)
    1422:	2006      	movs	r0, #6
    1424:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1426:	4b0f      	ldr	r3, [pc, #60]	; (1464 <system_clock_init+0x80>)
    1428:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    142a:	4b0f      	ldr	r3, [pc, #60]	; (1468 <system_clock_init+0x84>)
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    142c:	0029      	movs	r1, r5
    142e:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    1430:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    1432:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    1434:	72dc      	strb	r4, [r3, #11]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1436:	2306      	movs	r3, #6
    1438:	0020      	movs	r0, r4
    143a:	702b      	strb	r3, [r5, #0]
    143c:	4b0b      	ldr	r3, [pc, #44]	; (146c <system_clock_init+0x88>)
	config->division_factor    = 1;
    143e:	606e      	str	r6, [r5, #4]
	config->high_when_disabled = false;
    1440:	706c      	strb	r4, [r5, #1]
#endif
	config->run_in_standby     = false;
    1442:	722c      	strb	r4, [r5, #8]
	config->output_enable      = false;
    1444:	726c      	strb	r4, [r5, #9]
    1446:	4798      	blx	r3
    1448:	0020      	movs	r0, r4
    144a:	4b09      	ldr	r3, [pc, #36]	; (1470 <system_clock_init+0x8c>)
    144c:	4798      	blx	r3
#endif
}
    144e:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
    1450:	40000800 	.word	0x40000800
    1454:	41004000 	.word	0x41004000
    1458:	00001695 	.word	0x00001695
    145c:	00001319 	.word	0x00001319
    1460:	00001355 	.word	0x00001355
    1464:	00001481 	.word	0x00001481
    1468:	40000400 	.word	0x40000400
    146c:	000014a1 	.word	0x000014a1
    1470:	00001545 	.word	0x00001545

00001474 <system_gclk_is_syncing>:
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1474:	4b01      	ldr	r3, [pc, #4]	; (147c <system_gclk_is_syncing+0x8>)
    1476:	7858      	ldrb	r0, [r3, #1]
    1478:	09c0      	lsrs	r0, r0, #7
		return true;
	}

	return false;
}
    147a:	4770      	bx	lr
    147c:	40000c00 	.word	0x40000c00

00001480 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    1480:	2308      	movs	r3, #8
    1482:	4a05      	ldr	r2, [pc, #20]	; (1498 <system_gclk_init+0x18>)
    1484:	6991      	ldr	r1, [r2, #24]
    1486:	430b      	orrs	r3, r1
    1488:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    148a:	2301      	movs	r3, #1
    148c:	4a03      	ldr	r2, [pc, #12]	; (149c <system_gclk_init+0x1c>)
    148e:	7013      	strb	r3, [r2, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1490:	7811      	ldrb	r1, [r2, #0]
    1492:	4219      	tst	r1, r3
    1494:	d1fc      	bne.n	1490 <system_gclk_init+0x10>
		/* Wait for reset to complete */
	}
}
    1496:	4770      	bx	lr
    1498:	40000400 	.word	0x40000400
    149c:	40000c00 	.word	0x40000c00

000014a0 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    14a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    14a2:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    14a4:	784b      	ldrb	r3, [r1, #1]
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    14a6:	0224      	lsls	r4, r4, #8
{
    14a8:	0006      	movs	r6, r0
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    14aa:	0005      	movs	r5, r0
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    14ac:	4304      	orrs	r4, r0
	if (config->high_when_disabled) {
    14ae:	2b00      	cmp	r3, #0
    14b0:	d002      	beq.n	14b8 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    14b2:	2380      	movs	r3, #128	; 0x80
    14b4:	02db      	lsls	r3, r3, #11
    14b6:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    14b8:	7a4b      	ldrb	r3, [r1, #9]
    14ba:	2b00      	cmp	r3, #0
    14bc:	d002      	beq.n	14c4 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    14be:	2380      	movs	r3, #128	; 0x80
    14c0:	031b      	lsls	r3, r3, #12
    14c2:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    14c4:	684b      	ldr	r3, [r1, #4]
    14c6:	2b01      	cmp	r3, #1
    14c8:	d912      	bls.n	14f0 <system_gclk_gen_set_config+0x50>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    14ca:	1e5d      	subs	r5, r3, #1
    14cc:	401d      	ands	r5, r3
    14ce:	2202      	movs	r2, #2
    14d0:	2d00      	cmp	r5, #0
    14d2:	d006      	beq.n	14e2 <system_gclk_gen_set_config+0x42>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    14d4:	021d      	lsls	r5, r3, #8

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    14d6:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |=
    14d8:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    14da:	029b      	lsls	r3, r3, #10
    14dc:	e007      	b.n	14ee <system_gclk_gen_set_config+0x4e>
				div2_count++;
    14de:	3501      	adds	r5, #1
						mask <<= 1) {
    14e0:	0052      	lsls	r2, r2, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    14e2:	429a      	cmp	r2, r3
    14e4:	d3fb      	bcc.n	14de <system_gclk_gen_set_config+0x3e>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    14e6:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    14e8:	022d      	lsls	r5, r5, #8
    14ea:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    14ec:	035b      	lsls	r3, r3, #13
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    14ee:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    14f0:	7a0b      	ldrb	r3, [r1, #8]
    14f2:	2b00      	cmp	r3, #0
    14f4:	d002      	beq.n	14fc <system_gclk_gen_set_config+0x5c>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    14f6:	2380      	movs	r3, #128	; 0x80
    14f8:	039b      	lsls	r3, r3, #14
    14fa:	431c      	orrs	r4, r3
	}

	while (system_gclk_is_syncing()) {
    14fc:	4f0c      	ldr	r7, [pc, #48]	; (1530 <system_gclk_gen_set_config+0x90>)
    14fe:	47b8      	blx	r7
    1500:	2800      	cmp	r0, #0
    1502:	d1fb      	bne.n	14fc <system_gclk_gen_set_config+0x5c>
	cpu_irq_enter_critical();
    1504:	4b0b      	ldr	r3, [pc, #44]	; (1534 <system_gclk_gen_set_config+0x94>)
    1506:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1508:	4b0b      	ldr	r3, [pc, #44]	; (1538 <system_gclk_gen_set_config+0x98>)
    150a:	701e      	strb	r6, [r3, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    150c:	47b8      	blx	r7
    150e:	2800      	cmp	r0, #0
    1510:	d1fc      	bne.n	150c <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1512:	4b0a      	ldr	r3, [pc, #40]	; (153c <system_gclk_gen_set_config+0x9c>)
    1514:	609d      	str	r5, [r3, #8]
    1516:	001d      	movs	r5, r3

	while (system_gclk_is_syncing()) {
    1518:	47b8      	blx	r7
    151a:	2800      	cmp	r0, #0
    151c:	d1fc      	bne.n	1518 <system_gclk_gen_set_config+0x78>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    151e:	2280      	movs	r2, #128	; 0x80
    1520:	686b      	ldr	r3, [r5, #4]
    1522:	0252      	lsls	r2, r2, #9
    1524:	4013      	ands	r3, r2
    1526:	431c      	orrs	r4, r3
    1528:	606c      	str	r4, [r5, #4]
	cpu_irq_leave_critical();
    152a:	4b05      	ldr	r3, [pc, #20]	; (1540 <system_gclk_gen_set_config+0xa0>)
    152c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    152e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1530:	00001475 	.word	0x00001475
    1534:	00001219 	.word	0x00001219
    1538:	40000c08 	.word	0x40000c08
    153c:	40000c00 	.word	0x40000c00
    1540:	0000124d 	.word	0x0000124d

00001544 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1544:	b570      	push	{r4, r5, r6, lr}
    1546:	0005      	movs	r5, r0
	while (system_gclk_is_syncing()) {
    1548:	4c09      	ldr	r4, [pc, #36]	; (1570 <system_gclk_gen_enable+0x2c>)
    154a:	47a0      	blx	r4
    154c:	2800      	cmp	r0, #0
    154e:	d1fb      	bne.n	1548 <system_gclk_gen_enable+0x4>
	cpu_irq_enter_critical();
    1550:	4b08      	ldr	r3, [pc, #32]	; (1574 <system_gclk_gen_enable+0x30>)
    1552:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1554:	4b08      	ldr	r3, [pc, #32]	; (1578 <system_gclk_gen_enable+0x34>)
    1556:	701d      	strb	r5, [r3, #0]
	while (system_gclk_is_syncing()) {
    1558:	47a0      	blx	r4
    155a:	2800      	cmp	r0, #0
    155c:	d1fc      	bne.n	1558 <system_gclk_gen_enable+0x14>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    155e:	2380      	movs	r3, #128	; 0x80
    1560:	4a06      	ldr	r2, [pc, #24]	; (157c <system_gclk_gen_enable+0x38>)
    1562:	025b      	lsls	r3, r3, #9
    1564:	6851      	ldr	r1, [r2, #4]
    1566:	430b      	orrs	r3, r1
    1568:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    156a:	4b05      	ldr	r3, [pc, #20]	; (1580 <system_gclk_gen_enable+0x3c>)
    156c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    156e:	bd70      	pop	{r4, r5, r6, pc}
    1570:	00001475 	.word	0x00001475
    1574:	00001219 	.word	0x00001219
    1578:	40000c04 	.word	0x40000c04
    157c:	40000c00 	.word	0x40000c00
    1580:	0000124d 	.word	0x0000124d

00001584 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1584:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1586:	0007      	movs	r7, r0
	while (system_gclk_is_syncing()) {
    1588:	4e18      	ldr	r6, [pc, #96]	; (15ec <system_gclk_gen_get_hz+0x68>)
    158a:	47b0      	blx	r6
    158c:	2800      	cmp	r0, #0
    158e:	d1fb      	bne.n	1588 <system_gclk_gen_get_hz+0x4>
	cpu_irq_enter_critical();
    1590:	4b17      	ldr	r3, [pc, #92]	; (15f0 <system_gclk_gen_get_hz+0x6c>)
    1592:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1594:	4b17      	ldr	r3, [pc, #92]	; (15f4 <system_gclk_gen_get_hz+0x70>)
    1596:	701f      	strb	r7, [r3, #0]
    1598:	9301      	str	r3, [sp, #4]
	while (system_gclk_is_syncing()) {
    159a:	47b0      	blx	r6
    159c:	2800      	cmp	r0, #0
    159e:	d1fc      	bne.n	159a <system_gclk_gen_get_hz+0x16>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    15a0:	4d15      	ldr	r5, [pc, #84]	; (15f8 <system_gclk_gen_get_hz+0x74>)
	uint32_t gen_input_hz = system_clock_source_get_hz(
    15a2:	4b16      	ldr	r3, [pc, #88]	; (15fc <system_gclk_gen_get_hz+0x78>)
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    15a4:	6868      	ldr	r0, [r5, #4]
    15a6:	04c0      	lsls	r0, r0, #19
    15a8:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    15aa:	4798      	blx	r3
    15ac:	0004      	movs	r4, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    15ae:	9b01      	ldr	r3, [sp, #4]
    15b0:	701f      	strb	r7, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    15b2:	686b      	ldr	r3, [r5, #4]
    15b4:	02db      	lsls	r3, r3, #11
    15b6:	0fdb      	lsrs	r3, r3, #31
    15b8:	9301      	str	r3, [sp, #4]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    15ba:	4b11      	ldr	r3, [pc, #68]	; (1600 <system_gclk_gen_get_hz+0x7c>)
    15bc:	701f      	strb	r7, [r3, #0]
	while (system_gclk_is_syncing()) {
    15be:	47b0      	blx	r6
    15c0:	2800      	cmp	r0, #0
    15c2:	d1fc      	bne.n	15be <system_gclk_gen_get_hz+0x3a>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    15c4:	68ad      	ldr	r5, [r5, #8]
	cpu_irq_leave_critical();
    15c6:	4b0f      	ldr	r3, [pc, #60]	; (1604 <system_gclk_gen_get_hz+0x80>)
    15c8:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    15ca:	9b01      	ldr	r3, [sp, #4]
	uint32_t divider = GCLK->GENDIV.bit.DIV;
    15cc:	022d      	lsls	r5, r5, #8
    15ce:	0c2d      	lsrs	r5, r5, #16
	if (!divsel && divider > 1) {
    15d0:	2b00      	cmp	r3, #0
    15d2:	d108      	bne.n	15e6 <system_gclk_gen_get_hz+0x62>
    15d4:	2d01      	cmp	r5, #1
    15d6:	d904      	bls.n	15e2 <system_gclk_gen_get_hz+0x5e>
		gen_input_hz /= divider;
    15d8:	0020      	movs	r0, r4
    15da:	0029      	movs	r1, r5
    15dc:	4b0a      	ldr	r3, [pc, #40]	; (1608 <system_gclk_gen_get_hz+0x84>)
    15de:	4798      	blx	r3
    15e0:	0004      	movs	r4, r0
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
	}

	return gen_input_hz;
}
    15e2:	0020      	movs	r0, r4
    15e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		gen_input_hz >>= (divider+1);
    15e6:	3501      	adds	r5, #1
    15e8:	40ec      	lsrs	r4, r5
	return gen_input_hz;
    15ea:	e7fa      	b.n	15e2 <system_gclk_gen_get_hz+0x5e>
    15ec:	00001475 	.word	0x00001475
    15f0:	00001219 	.word	0x00001219
    15f4:	40000c04 	.word	0x40000c04
    15f8:	40000c00 	.word	0x40000c00
    15fc:	0000128d 	.word	0x0000128d
    1600:	40000c08 	.word	0x40000c08
    1604:	0000124d 	.word	0x0000124d
    1608:	000019e9 	.word	0x000019e9

0000160c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    160c:	b510      	push	{r4, lr}
    160e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1610:	4b06      	ldr	r3, [pc, #24]	; (162c <system_gclk_chan_enable+0x20>)
    1612:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1614:	4b06      	ldr	r3, [pc, #24]	; (1630 <system_gclk_chan_enable+0x24>)

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1616:	4a07      	ldr	r2, [pc, #28]	; (1634 <system_gclk_chan_enable+0x28>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1618:	701c      	strb	r4, [r3, #0]
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    161a:	2380      	movs	r3, #128	; 0x80
    161c:	8851      	ldrh	r1, [r2, #2]
    161e:	01db      	lsls	r3, r3, #7
    1620:	430b      	orrs	r3, r1
    1622:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1624:	4b04      	ldr	r3, [pc, #16]	; (1638 <system_gclk_chan_enable+0x2c>)
    1626:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1628:	bd10      	pop	{r4, pc}
    162a:	46c0      	nop			; (mov r8, r8)
    162c:	00001219 	.word	0x00001219
    1630:	40000c02 	.word	0x40000c02
    1634:	40000c00 	.word	0x40000c00
    1638:	0000124d 	.word	0x0000124d

0000163c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    163c:	b510      	push	{r4, lr}
    163e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1640:	4b0e      	ldr	r3, [pc, #56]	; (167c <system_gclk_chan_disable+0x40>)
    1642:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1644:	4b0e      	ldr	r3, [pc, #56]	; (1680 <system_gclk_chan_disable+0x44>)
	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
	GCLK->CLKCTRL.bit.GEN = 0;
    1646:	4a0f      	ldr	r2, [pc, #60]	; (1684 <system_gclk_chan_disable+0x48>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1648:	701c      	strb	r4, [r3, #0]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    164a:	4b0f      	ldr	r3, [pc, #60]	; (1688 <system_gclk_chan_disable+0x4c>)

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    164c:	4c0f      	ldr	r4, [pc, #60]	; (168c <system_gclk_chan_disable+0x50>)
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    164e:	8858      	ldrh	r0, [r3, #2]
	GCLK->CLKCTRL.bit.GEN = 0;
    1650:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1652:	0500      	lsls	r0, r0, #20
	GCLK->CLKCTRL.bit.GEN = 0;
    1654:	4011      	ands	r1, r2
    1656:	8059      	strh	r1, [r3, #2]
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1658:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    165a:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    165c:	4021      	ands	r1, r4
    165e:	8059      	strh	r1, [r3, #2]
    1660:	0011      	movs	r1, r2
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1662:	2280      	movs	r2, #128	; 0x80
    1664:	01d2      	lsls	r2, r2, #7
    1666:	885c      	ldrh	r4, [r3, #2]
    1668:	4214      	tst	r4, r2
    166a:	d1fc      	bne.n	1666 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    166c:	885a      	ldrh	r2, [r3, #2]
    166e:	0200      	lsls	r0, r0, #8
    1670:	400a      	ands	r2, r1
    1672:	4302      	orrs	r2, r0
    1674:	805a      	strh	r2, [r3, #2]
	cpu_irq_leave_critical();
    1676:	4b06      	ldr	r3, [pc, #24]	; (1690 <system_gclk_chan_disable+0x54>)
    1678:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    167a:	bd10      	pop	{r4, pc}
    167c:	00001219 	.word	0x00001219
    1680:	40000c02 	.word	0x40000c02
    1684:	fffff0ff 	.word	0xfffff0ff
    1688:	40000c00 	.word	0x40000c00
    168c:	ffffbfff 	.word	0xffffbfff
    1690:	0000124d 	.word	0x0000124d

00001694 <system_gclk_chan_set_config>:
{
    1694:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1696:	780c      	ldrb	r4, [r1, #0]
	system_gclk_chan_disable(channel);
    1698:	4b03      	ldr	r3, [pc, #12]	; (16a8 <system_gclk_chan_set_config+0x14>)
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    169a:	0224      	lsls	r4, r4, #8
    169c:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    169e:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    16a0:	4b02      	ldr	r3, [pc, #8]	; (16ac <system_gclk_chan_set_config+0x18>)
    16a2:	b2a4      	uxth	r4, r4
    16a4:	805c      	strh	r4, [r3, #2]
}
    16a6:	bd10      	pop	{r4, pc}
    16a8:	0000163d 	.word	0x0000163d
    16ac:	40000c00 	.word	0x40000c00

000016b0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    16b0:	b510      	push	{r4, lr}
    16b2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    16b4:	4b06      	ldr	r3, [pc, #24]	; (16d0 <system_gclk_chan_get_hz+0x20>)
    16b6:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    16b8:	4b06      	ldr	r3, [pc, #24]	; (16d4 <system_gclk_chan_get_hz+0x24>)
    16ba:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    16bc:	4b06      	ldr	r3, [pc, #24]	; (16d8 <system_gclk_chan_get_hz+0x28>)
    16be:	885c      	ldrh	r4, [r3, #2]
	cpu_irq_leave_critical();
    16c0:	4b06      	ldr	r3, [pc, #24]	; (16dc <system_gclk_chan_get_hz+0x2c>)
    16c2:	0524      	lsls	r4, r4, #20
    16c4:	0f24      	lsrs	r4, r4, #28
    16c6:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    16c8:	0020      	movs	r0, r4
    16ca:	4b05      	ldr	r3, [pc, #20]	; (16e0 <system_gclk_chan_get_hz+0x30>)
    16cc:	4798      	blx	r3
}
    16ce:	bd10      	pop	{r4, pc}
    16d0:	00001219 	.word	0x00001219
    16d4:	40000c02 	.word	0x40000c02
    16d8:	40000c00 	.word	0x40000c00
    16dc:	0000124d 	.word	0x0000124d
    16e0:	00001585 	.word	0x00001585

000016e4 <_system_pinmux_config>:

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    16e4:	78d3      	ldrb	r3, [r2, #3]
{
    16e6:	b530      	push	{r4, r5, lr}
	if (!config->powersave) {
    16e8:	2b00      	cmp	r3, #0
    16ea:	d135      	bne.n	1758 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    16ec:	7814      	ldrb	r4, [r2, #0]
    16ee:	2c80      	cmp	r4, #128	; 0x80
    16f0:	d003      	beq.n	16fa <_system_pinmux_config+0x16>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    16f2:	2380      	movs	r3, #128	; 0x80
    16f4:	0624      	lsls	r4, r4, #24
    16f6:	025b      	lsls	r3, r3, #9
    16f8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    16fa:	2502      	movs	r5, #2
    16fc:	7854      	ldrb	r4, [r2, #1]
    16fe:	43ac      	bics	r4, r5
    1700:	d106      	bne.n	1710 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1702:	7894      	ldrb	r4, [r2, #2]
    1704:	2c00      	cmp	r4, #0
    1706:	d124      	bne.n	1752 <_system_pinmux_config+0x6e>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1708:	2480      	movs	r4, #128	; 0x80
    170a:	02a4      	lsls	r4, r4, #10
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    170c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    170e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1710:	7854      	ldrb	r4, [r2, #1]
    1712:	3c01      	subs	r4, #1
    1714:	2c01      	cmp	r4, #1
    1716:	d801      	bhi.n	171c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1718:	4c12      	ldr	r4, [pc, #72]	; (1764 <_system_pinmux_config+0x80>)
    171a:	4023      	ands	r3, r4

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    171c:	24a0      	movs	r4, #160	; 0xa0
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    171e:	b28d      	uxth	r5, r1
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1720:	05e4      	lsls	r4, r4, #23
    1722:	432c      	orrs	r4, r5
    1724:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1726:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1728:	24d0      	movs	r4, #208	; 0xd0
	uint32_t upper_pin_mask = (pin_mask >> 16);
    172a:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    172c:	0624      	lsls	r4, r4, #24
    172e:	432c      	orrs	r4, r5
    1730:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1732:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1734:	78d4      	ldrb	r4, [r2, #3]
    1736:	2c00      	cmp	r4, #0
    1738:	d10a      	bne.n	1750 <_system_pinmux_config+0x6c>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    173a:	035b      	lsls	r3, r3, #13
    173c:	d503      	bpl.n	1746 <_system_pinmux_config+0x62>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    173e:	7893      	ldrb	r3, [r2, #2]
    1740:	2b01      	cmp	r3, #1
    1742:	d10c      	bne.n	175e <_system_pinmux_config+0x7a>
				port->OUTSET.reg = pin_mask;
    1744:	6181      	str	r1, [r0, #24]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1746:	7853      	ldrb	r3, [r2, #1]
    1748:	3b01      	subs	r3, #1
    174a:	2b01      	cmp	r3, #1
    174c:	d800      	bhi.n	1750 <_system_pinmux_config+0x6c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    174e:	6081      	str	r1, [r0, #8]
		}
	}
}
    1750:	bd30      	pop	{r4, r5, pc}
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1752:	24c0      	movs	r4, #192	; 0xc0
    1754:	02e4      	lsls	r4, r4, #11
    1756:	e7d9      	b.n	170c <_system_pinmux_config+0x28>
		port->DIRCLR.reg = pin_mask;
    1758:	6041      	str	r1, [r0, #4]
	uint32_t pin_cfg = 0;
    175a:	2300      	movs	r3, #0
    175c:	e7de      	b.n	171c <_system_pinmux_config+0x38>
				port->OUTCLR.reg = pin_mask;
    175e:	6141      	str	r1, [r0, #20]
    1760:	e7f1      	b.n	1746 <_system_pinmux_config+0x62>
    1762:	46c0      	nop			; (mov r8, r8)
    1764:	fffbffff 	.word	0xfffbffff

00001768 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1768:	b510      	push	{r4, lr}
    176a:	0003      	movs	r3, r0
    176c:	000a      	movs	r2, r1
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
	uint8_t group_index = (gpio_pin / 32);
    176e:	0944      	lsrs	r4, r0, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1770:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1772:	2000      	movs	r0, #0
	if (port_index < PORT_INST_NUM) {
    1774:	4281      	cmp	r1, r0
    1776:	d102      	bne.n	177e <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1778:	4904      	ldr	r1, [pc, #16]	; (178c <system_pinmux_pin_set_config+0x24>)
    177a:	01e0      	lsls	r0, r4, #7
    177c:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    177e:	211f      	movs	r1, #31
    1780:	400b      	ands	r3, r1
    1782:	391e      	subs	r1, #30
    1784:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1786:	4b02      	ldr	r3, [pc, #8]	; (1790 <system_pinmux_pin_set_config+0x28>)
    1788:	4798      	blx	r3
}
    178a:	bd10      	pop	{r4, pc}
    178c:	41004400 	.word	0x41004400
    1790:	000016e5 	.word	0x000016e5

00001794 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1794:	4770      	bx	lr
	...

00001798 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1798:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    179a:	4b05      	ldr	r3, [pc, #20]	; (17b0 <system_init+0x18>)
    179c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    179e:	4b05      	ldr	r3, [pc, #20]	; (17b4 <system_init+0x1c>)
    17a0:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    17a2:	4b05      	ldr	r3, [pc, #20]	; (17b8 <system_init+0x20>)
    17a4:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    17a6:	4b05      	ldr	r3, [pc, #20]	; (17bc <system_init+0x24>)
    17a8:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    17aa:	4b05      	ldr	r3, [pc, #20]	; (17c0 <system_init+0x28>)
    17ac:	4798      	blx	r3
}
    17ae:	bd10      	pop	{r4, pc}
    17b0:	000013e5 	.word	0x000013e5
    17b4:	00001215 	.word	0x00001215
    17b8:	00001795 	.word	0x00001795
    17bc:	00001795 	.word	0x00001795
    17c0:	00001795 	.word	0x00001795

000017c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    17c4:	e7fe      	b.n	17c4 <Dummy_Handler>
	...

000017c8 <Reset_Handler>:
        if (pSrc != pDest) {
    17c8:	4821      	ldr	r0, [pc, #132]	; (1850 <Reset_Handler+0x88>)
    17ca:	4922      	ldr	r1, [pc, #136]	; (1854 <Reset_Handler+0x8c>)
{
    17cc:	b570      	push	{r4, r5, r6, lr}
        if (pSrc != pDest) {
    17ce:	4288      	cmp	r0, r1
    17d0:	d004      	beq.n	17dc <Reset_Handler+0x14>
    17d2:	2300      	movs	r3, #0
                for (; pDest < &_erelocate;) {
    17d4:	4c20      	ldr	r4, [pc, #128]	; (1858 <Reset_Handler+0x90>)
    17d6:	18ca      	adds	r2, r1, r3
    17d8:	42a2      	cmp	r2, r4
    17da:	d332      	bcc.n	1842 <Reset_Handler+0x7a>
                *pDest++ = 0;
    17dc:	2100      	movs	r1, #0
    17de:	4b1f      	ldr	r3, [pc, #124]	; (185c <Reset_Handler+0x94>)
        for (pDest = &_szero; pDest < &_ezero;) {
    17e0:	4a1f      	ldr	r2, [pc, #124]	; (1860 <Reset_Handler+0x98>)
    17e2:	4293      	cmp	r3, r2
    17e4:	d331      	bcc.n	184a <Reset_Handler+0x82>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    17e6:	21ff      	movs	r1, #255	; 0xff
    17e8:	4b1e      	ldr	r3, [pc, #120]	; (1864 <Reset_Handler+0x9c>)
    17ea:	4a1f      	ldr	r2, [pc, #124]	; (1868 <Reset_Handler+0xa0>)
    17ec:	438b      	bics	r3, r1
    17ee:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    17f0:	2202      	movs	r2, #2
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    17f2:	250c      	movs	r5, #12
    17f4:	2408      	movs	r4, #8
        DMAC->QOSCTRL.bit.DQOS = 2;
    17f6:	2630      	movs	r6, #48	; 0x30
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    17f8:	4b1c      	ldr	r3, [pc, #112]	; (186c <Reset_Handler+0xa4>)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    17fa:	481d      	ldr	r0, [pc, #116]	; (1870 <Reset_Handler+0xa8>)
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    17fc:	625a      	str	r2, [r3, #36]	; 0x24
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    17fe:	78c3      	ldrb	r3, [r0, #3]
    1800:	39fc      	subs	r1, #252	; 0xfc
    1802:	438b      	bics	r3, r1
    1804:	4313      	orrs	r3, r2
    1806:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1808:	78c3      	ldrb	r3, [r0, #3]
    180a:	43ab      	bics	r3, r5
    180c:	4323      	orrs	r3, r4
    180e:	70c3      	strb	r3, [r0, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1810:	4b18      	ldr	r3, [pc, #96]	; (1874 <Reset_Handler+0xac>)
    1812:	7b98      	ldrb	r0, [r3, #14]
    1814:	43b0      	bics	r0, r6
    1816:	0006      	movs	r6, r0
    1818:	2020      	movs	r0, #32
    181a:	4330      	orrs	r0, r6
    181c:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    181e:	7b98      	ldrb	r0, [r3, #14]
    1820:	43a8      	bics	r0, r5
    1822:	4304      	orrs	r4, r0
    1824:	739c      	strb	r4, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1826:	7b98      	ldrb	r0, [r3, #14]
    1828:	4388      	bics	r0, r1
    182a:	4302      	orrs	r2, r0
    182c:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    182e:	2380      	movs	r3, #128	; 0x80
    1830:	4a11      	ldr	r2, [pc, #68]	; (1878 <Reset_Handler+0xb0>)
    1832:	6851      	ldr	r1, [r2, #4]
    1834:	430b      	orrs	r3, r1
    1836:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1838:	4b10      	ldr	r3, [pc, #64]	; (187c <Reset_Handler+0xb4>)
    183a:	4798      	blx	r3
        main();
    183c:	4b10      	ldr	r3, [pc, #64]	; (1880 <Reset_Handler+0xb8>)
    183e:	4798      	blx	r3
    1840:	e7fe      	b.n	1840 <Reset_Handler+0x78>
                        *pDest++ = *pSrc++;
    1842:	58c5      	ldr	r5, [r0, r3]
    1844:	3304      	adds	r3, #4
    1846:	6015      	str	r5, [r2, #0]
    1848:	e7c5      	b.n	17d6 <Reset_Handler+0xe>
                *pDest++ = 0;
    184a:	c302      	stmia	r3!, {r1}
    184c:	e7c9      	b.n	17e2 <Reset_Handler+0x1a>
    184e:	46c0      	nop			; (mov r8, r8)
    1850:	00001c20 	.word	0x00001c20
    1854:	20000000 	.word	0x20000000
    1858:	2000001c 	.word	0x2000001c
    185c:	2000001c 	.word	0x2000001c
    1860:	20000188 	.word	0x20000188
    1864:	00000000 	.word	0x00000000
    1868:	e000ed00 	.word	0xe000ed00
    186c:	410070fc 	.word	0x410070fc
    1870:	41005000 	.word	0x41005000
    1874:	41004800 	.word	0x41004800
    1878:	41004000 	.word	0x41004000
    187c:	00001b6d 	.word	0x00001b6d
    1880:	000019b9 	.word	0x000019b9

00001884 <conf_port_pin>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1884:	2300      	movs	r3, #0
=======
    18b6:	687a      	ldr	r2, [r7, #4]
    18b8:	68fb      	ldr	r3, [r7, #12]
    18ba:	0011      	movs	r1, r2
    18bc:	0018      	movs	r0, r3
    18be:	4b0c      	ldr	r3, [pc, #48]	; (18f0 <spi_init+0x1a0>)
    18c0:	4798      	blx	r3
    18c2:	0003      	movs	r3, r0
}
    18c4:	0018      	movs	r0, r3
    18c6:	46bd      	mov	sp, r7
    18c8:	b00b      	add	sp, #44	; 0x2c
    18ca:	bd90      	pop	{r4, r7, pc}
    18cc:	000011b9 	.word	0x000011b9
    18d0:	00001321 	.word	0x00001321
    18d4:	00001309 	.word	0x00001309
    18d8:	00003081 	.word	0x00003081
    18dc:	000030c5 	.word	0x000030c5
    18e0:	00000f71 	.word	0x00000f71
    18e4:	00002411 	.word	0x00002411
    18e8:	00002731 	.word	0x00002731
    18ec:	200000ac 	.word	0x200000ac
    18f0:	00001501 	.word	0x00001501

000018f4 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    18f4:	b590      	push	{r4, r7, lr}
    18f6:	b089      	sub	sp, #36	; 0x24
    18f8:	af00      	add	r7, sp, #0
    18fa:	60f8      	str	r0, [r7, #12]
    18fc:	60b9      	str	r1, [r7, #8]
    18fe:	0019      	movs	r1, r3
    1900:	1dbb      	adds	r3, r7, #6
    1902:	801a      	strh	r2, [r3, #0]
    1904:	1d3b      	adds	r3, r7, #4
    1906:	1c0a      	adds	r2, r1, #0
    1908:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    190a:	68fb      	ldr	r3, [r7, #12]
    190c:	2238      	movs	r2, #56	; 0x38
    190e:	5c9b      	ldrb	r3, [r3, r2]
    1910:	b2db      	uxtb	r3, r3
    1912:	2b05      	cmp	r3, #5
    1914:	d101      	bne.n	191a <spi_read_buffer_wait+0x26>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    1916:	2305      	movs	r3, #5
    1918:	e0b8      	b.n	1a8c <spi_read_buffer_wait+0x198>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    191a:	1dbb      	adds	r3, r7, #6
    191c:	881b      	ldrh	r3, [r3, #0]
    191e:	2b00      	cmp	r3, #0
    1920:	d101      	bne.n	1926 <spi_read_buffer_wait+0x32>
		return STATUS_ERR_INVALID_ARG;
    1922:	2317      	movs	r3, #23
    1924:	e0b2      	b.n	1a8c <spi_read_buffer_wait+0x198>
	}

	if (!(module->receiver_enabled)) {
    1926:	68fb      	ldr	r3, [r7, #12]
    1928:	79db      	ldrb	r3, [r3, #7]
    192a:	2201      	movs	r2, #1
    192c:	4053      	eors	r3, r2
    192e:	b2db      	uxtb	r3, r3
    1930:	2b00      	cmp	r3, #0
    1932:	d001      	beq.n	1938 <spi_read_buffer_wait+0x44>
		return STATUS_ERR_DENIED;
    1934:	231c      	movs	r3, #28
    1936:	e0a9      	b.n	1a8c <spi_read_buffer_wait+0x198>
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    1938:	68fb      	ldr	r3, [r7, #12]
    193a:	795b      	ldrb	r3, [r3, #5]
    193c:	2b00      	cmp	r3, #0
    193e:	d109      	bne.n	1954 <spi_read_buffer_wait+0x60>
    1940:	68fb      	ldr	r3, [r7, #12]
    1942:	0018      	movs	r0, r3
    1944:	4b53      	ldr	r3, [pc, #332]	; (1a94 <spi_read_buffer_wait+0x1a0>)
    1946:	4798      	blx	r3
    1948:	1e03      	subs	r3, r0, #0
    194a:	d003      	beq.n	1954 <spi_read_buffer_wait+0x60>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    194c:	68fb      	ldr	r3, [r7, #12]
    194e:	0018      	movs	r0, r3
    1950:	4b51      	ldr	r3, [pc, #324]	; (1a98 <spi_read_buffer_wait+0x1a4>)
    1952:	4798      	blx	r3
	}
#  endif
	uint16_t rx_pos = 0;
    1954:	231e      	movs	r3, #30
    1956:	18fb      	adds	r3, r7, r3
    1958:	2200      	movs	r2, #0
    195a:	801a      	strh	r2, [r3, #0]

	while (length--) {
    195c:	e08d      	b.n	1a7a <spi_read_buffer_wait+0x186>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    195e:	68fb      	ldr	r3, [r7, #12]
    1960:	795b      	ldrb	r3, [r3, #5]
    1962:	2b01      	cmp	r3, #1
    1964:	d112      	bne.n	198c <spi_read_buffer_wait+0x98>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    1966:	46c0      	nop			; (mov r8, r8)
    1968:	68fb      	ldr	r3, [r7, #12]
    196a:	0018      	movs	r0, r3
    196c:	4b4b      	ldr	r3, [pc, #300]	; (1a9c <spi_read_buffer_wait+0x1a8>)
    196e:	4798      	blx	r3
    1970:	0003      	movs	r3, r0
    1972:	001a      	movs	r2, r3
    1974:	2301      	movs	r3, #1
    1976:	4053      	eors	r3, r2
    1978:	b2db      	uxtb	r3, r3
    197a:	2b00      	cmp	r3, #0
    197c:	d1f4      	bne.n	1968 <spi_read_buffer_wait+0x74>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
    197e:	1d3b      	adds	r3, r7, #4
    1980:	881a      	ldrh	r2, [r3, #0]
    1982:	68fb      	ldr	r3, [r7, #12]
    1984:	0011      	movs	r1, r2
    1986:	0018      	movs	r0, r3
    1988:	4b45      	ldr	r3, [pc, #276]	; (1aa0 <spi_read_buffer_wait+0x1ac>)
    198a:	4798      	blx	r3
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    198c:	68fb      	ldr	r3, [r7, #12]
    198e:	795b      	ldrb	r3, [r3, #5]
    1990:	2b00      	cmp	r3, #0
    1992:	d12a      	bne.n	19ea <spi_read_buffer_wait+0xf6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1994:	2300      	movs	r3, #0
    1996:	61bb      	str	r3, [r7, #24]
    1998:	e008      	b.n	19ac <spi_read_buffer_wait+0xb8>
				if (spi_is_ready_to_read(module)) {
    199a:	68fb      	ldr	r3, [r7, #12]
    199c:	0018      	movs	r0, r3
    199e:	4b41      	ldr	r3, [pc, #260]	; (1aa4 <spi_read_buffer_wait+0x1b0>)
    19a0:	4798      	blx	r3
    19a2:	1e03      	subs	r3, r0, #0
    19a4:	d107      	bne.n	19b6 <spi_read_buffer_wait+0xc2>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    19a6:	69bb      	ldr	r3, [r7, #24]
    19a8:	3301      	adds	r3, #1
    19aa:	61bb      	str	r3, [r7, #24]
    19ac:	69bb      	ldr	r3, [r7, #24]
    19ae:	4a3e      	ldr	r2, [pc, #248]	; (1aa8 <spi_read_buffer_wait+0x1b4>)
    19b0:	4293      	cmp	r3, r2
    19b2:	d9f2      	bls.n	199a <spi_read_buffer_wait+0xa6>
    19b4:	e000      	b.n	19b8 <spi_read_buffer_wait+0xc4>
					break;
    19b6:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    19b8:	68fb      	ldr	r3, [r7, #12]
    19ba:	0018      	movs	r0, r3
    19bc:	4b35      	ldr	r3, [pc, #212]	; (1a94 <spi_read_buffer_wait+0x1a0>)
    19be:	4798      	blx	r3
    19c0:	1e03      	subs	r3, r0, #0
    19c2:	d005      	beq.n	19d0 <spi_read_buffer_wait+0xdc>
				_spi_clear_tx_complete_flag(module);
    19c4:	68fb      	ldr	r3, [r7, #12]
    19c6:	0018      	movs	r0, r3
    19c8:	4b33      	ldr	r3, [pc, #204]	; (1a98 <spi_read_buffer_wait+0x1a4>)
    19ca:	4798      	blx	r3
				return STATUS_ABORTED;
    19cc:	2304      	movs	r3, #4
    19ce:	e05d      	b.n	1a8c <spi_read_buffer_wait+0x198>
			}

			if (!spi_is_ready_to_read(module)) {
    19d0:	68fb      	ldr	r3, [r7, #12]
    19d2:	0018      	movs	r0, r3
    19d4:	4b33      	ldr	r3, [pc, #204]	; (1aa4 <spi_read_buffer_wait+0x1b0>)
    19d6:	4798      	blx	r3
    19d8:	0003      	movs	r3, r0
    19da:	001a      	movs	r2, r3
    19dc:	2301      	movs	r3, #1
    19de:	4053      	eors	r3, r2
    19e0:	b2db      	uxtb	r3, r3
    19e2:	2b00      	cmp	r3, #0
    19e4:	d001      	beq.n	19ea <spi_read_buffer_wait+0xf6>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    19e6:	2312      	movs	r3, #18
    19e8:	e050      	b.n	1a8c <spi_read_buffer_wait+0x198>
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    19ea:	46c0      	nop			; (mov r8, r8)
    19ec:	68fb      	ldr	r3, [r7, #12]
    19ee:	0018      	movs	r0, r3
    19f0:	4b2c      	ldr	r3, [pc, #176]	; (1aa4 <spi_read_buffer_wait+0x1b0>)
    19f2:	4798      	blx	r3
    19f4:	0003      	movs	r3, r0
    19f6:	001a      	movs	r2, r3
    19f8:	2301      	movs	r3, #1
    19fa:	4053      	eors	r3, r2
    19fc:	b2db      	uxtb	r3, r3
    19fe:	2b00      	cmp	r3, #0
    1a00:	d1f4      	bne.n	19ec <spi_read_buffer_wait+0xf8>
		}

		uint16_t received_data = 0;
    1a02:	2314      	movs	r3, #20
    1a04:	18fb      	adds	r3, r7, r3
    1a06:	2200      	movs	r2, #0
    1a08:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
    1a0a:	2317      	movs	r3, #23
    1a0c:	18fc      	adds	r4, r7, r3
    1a0e:	2314      	movs	r3, #20
    1a10:	18fa      	adds	r2, r7, r3
    1a12:	68fb      	ldr	r3, [r7, #12]
    1a14:	0011      	movs	r1, r2
    1a16:	0018      	movs	r0, r3
    1a18:	4b24      	ldr	r3, [pc, #144]	; (1aac <spi_read_buffer_wait+0x1b8>)
    1a1a:	4798      	blx	r3
    1a1c:	0003      	movs	r3, r0
    1a1e:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
    1a20:	2317      	movs	r3, #23
    1a22:	18fb      	adds	r3, r7, r3
    1a24:	781b      	ldrb	r3, [r3, #0]
    1a26:	2b00      	cmp	r3, #0
    1a28:	d003      	beq.n	1a32 <spi_read_buffer_wait+0x13e>
			/* Overflow, abort */
			return retval;
    1a2a:	2317      	movs	r3, #23
    1a2c:	18fb      	adds	r3, r7, r3
    1a2e:	781b      	ldrb	r3, [r3, #0]
    1a30:	e02c      	b.n	1a8c <spi_read_buffer_wait+0x198>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    1a32:	231e      	movs	r3, #30
    1a34:	18fb      	adds	r3, r7, r3
    1a36:	881b      	ldrh	r3, [r3, #0]
    1a38:	221e      	movs	r2, #30
    1a3a:	18ba      	adds	r2, r7, r2
    1a3c:	1c59      	adds	r1, r3, #1
    1a3e:	8011      	strh	r1, [r2, #0]
    1a40:	001a      	movs	r2, r3
    1a42:	68bb      	ldr	r3, [r7, #8]
    1a44:	189b      	adds	r3, r3, r2
    1a46:	2214      	movs	r2, #20
    1a48:	18ba      	adds	r2, r7, r2
    1a4a:	8812      	ldrh	r2, [r2, #0]
    1a4c:	b2d2      	uxtb	r2, r2
    1a4e:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1a50:	68fb      	ldr	r3, [r7, #12]
    1a52:	799b      	ldrb	r3, [r3, #6]
    1a54:	2b01      	cmp	r3, #1
    1a56:	d110      	bne.n	1a7a <spi_read_buffer_wait+0x186>
			rx_data[rx_pos++] = (received_data >> 8);
    1a58:	231e      	movs	r3, #30
    1a5a:	18fb      	adds	r3, r7, r3
    1a5c:	881b      	ldrh	r3, [r3, #0]
    1a5e:	221e      	movs	r2, #30
    1a60:	18ba      	adds	r2, r7, r2
    1a62:	1c59      	adds	r1, r3, #1
    1a64:	8011      	strh	r1, [r2, #0]
    1a66:	001a      	movs	r2, r3
    1a68:	68bb      	ldr	r3, [r7, #8]
    1a6a:	189b      	adds	r3, r3, r2
    1a6c:	2214      	movs	r2, #20
    1a6e:	18ba      	adds	r2, r7, r2
    1a70:	8812      	ldrh	r2, [r2, #0]
    1a72:	0a12      	lsrs	r2, r2, #8
    1a74:	b292      	uxth	r2, r2
    1a76:	b2d2      	uxtb	r2, r2
    1a78:	701a      	strb	r2, [r3, #0]
	while (length--) {
    1a7a:	1dbb      	adds	r3, r7, #6
    1a7c:	881b      	ldrh	r3, [r3, #0]
    1a7e:	1dba      	adds	r2, r7, #6
    1a80:	1e59      	subs	r1, r3, #1
    1a82:	8011      	strh	r1, [r2, #0]
    1a84:	2b00      	cmp	r3, #0
    1a86:	d000      	beq.n	1a8a <spi_read_buffer_wait+0x196>
    1a88:	e769      	b.n	195e <spi_read_buffer_wait+0x6a>
		}
	}

	return STATUS_OK;
    1a8a:	2300      	movs	r3, #0
}
    1a8c:	0018      	movs	r0, r3
    1a8e:	46bd      	mov	sp, r7
    1a90:	b009      	add	sp, #36	; 0x24
    1a92:	bd90      	pop	{r4, r7, pc}
    1a94:	0000139d 	.word	0x0000139d
    1a98:	000014e5 	.word	0x000014e5
    1a9c:	000013c5 	.word	0x000013c5
    1aa0:	00001415 	.word	0x00001415
    1aa4:	000013ed 	.word	0x000013ed
    1aa8:	00002710 	.word	0x00002710
    1aac:	0000145d 	.word	0x0000145d

00001ab0 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1ab0:	b580      	push	{r7, lr}
    1ab2:	b086      	sub	sp, #24
    1ab4:	af00      	add	r7, sp, #0
    1ab6:	60f8      	str	r0, [r7, #12]
    1ab8:	60b9      	str	r1, [r7, #8]
    1aba:	1dfb      	adds	r3, r7, #7
    1abc:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1abe:	68fb      	ldr	r3, [r7, #12]
    1ac0:	795b      	ldrb	r3, [r3, #5]
    1ac2:	2b01      	cmp	r3, #1
    1ac4:	d001      	beq.n	1aca <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    1ac6:	2315      	movs	r3, #21
    1ac8:	e05c      	b.n	1b84 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1aca:	68fb      	ldr	r3, [r7, #12]
    1acc:	7a1b      	ldrb	r3, [r3, #8]
    1ace:	2201      	movs	r2, #1
    1ad0:	4053      	eors	r3, r2
    1ad2:	b2db      	uxtb	r3, r3
    1ad4:	2b00      	cmp	r3, #0
    1ad6:	d054      	beq.n	1b82 <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    1ad8:	1dfb      	adds	r3, r7, #7
    1ada:	781b      	ldrb	r3, [r3, #0]
    1adc:	2b00      	cmp	r3, #0
    1ade:	d04a      	beq.n	1b76 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1ae0:	68bb      	ldr	r3, [r7, #8]
    1ae2:	785b      	ldrb	r3, [r3, #1]
    1ae4:	2b00      	cmp	r3, #0
    1ae6:	d03f      	beq.n	1b68 <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    1ae8:	68fb      	ldr	r3, [r7, #12]
    1aea:	0018      	movs	r0, r3
    1aec:	4b27      	ldr	r3, [pc, #156]	; (1b8c <spi_select_slave+0xdc>)
    1aee:	4798      	blx	r3
    1af0:	0003      	movs	r3, r0
    1af2:	001a      	movs	r2, r3
    1af4:	2301      	movs	r3, #1
    1af6:	4053      	eors	r3, r2
    1af8:	b2db      	uxtb	r3, r3
    1afa:	2b00      	cmp	r3, #0
    1afc:	d007      	beq.n	1b0e <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1afe:	68bb      	ldr	r3, [r7, #8]
    1b00:	781b      	ldrb	r3, [r3, #0]
    1b02:	2101      	movs	r1, #1
    1b04:	0018      	movs	r0, r3
    1b06:	4b22      	ldr	r3, [pc, #136]	; (1b90 <spi_select_slave+0xe0>)
    1b08:	4798      	blx	r3
					return STATUS_BUSY;
    1b0a:	2305      	movs	r3, #5
    1b0c:	e03a      	b.n	1b84 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1b0e:	68bb      	ldr	r3, [r7, #8]
    1b10:	781b      	ldrb	r3, [r3, #0]
    1b12:	2100      	movs	r1, #0
    1b14:	0018      	movs	r0, r3
    1b16:	4b1e      	ldr	r3, [pc, #120]	; (1b90 <spi_select_slave+0xe0>)
    1b18:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    1b1a:	68bb      	ldr	r3, [r7, #8]
    1b1c:	789b      	ldrb	r3, [r3, #2]
    1b1e:	b29a      	uxth	r2, r3
    1b20:	68fb      	ldr	r3, [r7, #12]
    1b22:	0011      	movs	r1, r2
    1b24:	0018      	movs	r0, r3
    1b26:	4b1b      	ldr	r3, [pc, #108]	; (1b94 <spi_select_slave+0xe4>)
    1b28:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    1b2a:	68fb      	ldr	r3, [r7, #12]
    1b2c:	79db      	ldrb	r3, [r3, #7]
    1b2e:	2201      	movs	r2, #1
    1b30:	4053      	eors	r3, r2
    1b32:	b2db      	uxtb	r3, r3
    1b34:	2b00      	cmp	r3, #0
    1b36:	d024      	beq.n	1b82 <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    1b38:	46c0      	nop			; (mov r8, r8)
    1b3a:	68fb      	ldr	r3, [r7, #12]
    1b3c:	0018      	movs	r0, r3
    1b3e:	4b16      	ldr	r3, [pc, #88]	; (1b98 <spi_select_slave+0xe8>)
    1b40:	4798      	blx	r3
    1b42:	0003      	movs	r3, r0
    1b44:	001a      	movs	r2, r3
    1b46:	2301      	movs	r3, #1
    1b48:	4053      	eors	r3, r2
    1b4a:	b2db      	uxtb	r3, r3
    1b4c:	2b00      	cmp	r3, #0
    1b4e:	d1f4      	bne.n	1b3a <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    1b50:	2316      	movs	r3, #22
    1b52:	18fb      	adds	r3, r7, r3
    1b54:	2200      	movs	r2, #0
    1b56:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    1b58:	2316      	movs	r3, #22
    1b5a:	18fa      	adds	r2, r7, r3
    1b5c:	68fb      	ldr	r3, [r7, #12]
    1b5e:	0011      	movs	r1, r2
    1b60:	0018      	movs	r0, r3
    1b62:	4b0e      	ldr	r3, [pc, #56]	; (1b9c <spi_select_slave+0xec>)
    1b64:	4798      	blx	r3
    1b66:	e00c      	b.n	1b82 <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1b68:	68bb      	ldr	r3, [r7, #8]
    1b6a:	781b      	ldrb	r3, [r3, #0]
    1b6c:	2100      	movs	r1, #0
    1b6e:	0018      	movs	r0, r3
    1b70:	4b07      	ldr	r3, [pc, #28]	; (1b90 <spi_select_slave+0xe0>)
    1b72:	4798      	blx	r3
    1b74:	e005      	b.n	1b82 <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1b76:	68bb      	ldr	r3, [r7, #8]
    1b78:	781b      	ldrb	r3, [r3, #0]
    1b7a:	2101      	movs	r1, #1
    1b7c:	0018      	movs	r0, r3
    1b7e:	4b04      	ldr	r3, [pc, #16]	; (1b90 <spi_select_slave+0xe0>)
    1b80:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    1b82:	2300      	movs	r3, #0
}
    1b84:	0018      	movs	r0, r3
    1b86:	46bd      	mov	sp, r7
    1b88:	b006      	add	sp, #24
    1b8a:	bd80      	pop	{r7, pc}
    1b8c:	000013c5 	.word	0x000013c5
    1b90:	000012b5 	.word	0x000012b5
    1b94:	00001415 	.word	0x00001415
    1b98:	000013ed 	.word	0x000013ed
    1b9c:	0000145d 	.word	0x0000145d

00001ba0 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1ba0:	b580      	push	{r7, lr}
    1ba2:	b08a      	sub	sp, #40	; 0x28
    1ba4:	af00      	add	r7, sp, #0
    1ba6:	60f8      	str	r0, [r7, #12]
    1ba8:	60b9      	str	r1, [r7, #8]
    1baa:	1dbb      	adds	r3, r7, #6
    1bac:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    1bae:	68fb      	ldr	r3, [r7, #12]
    1bb0:	2238      	movs	r2, #56	; 0x38
    1bb2:	5c9b      	ldrb	r3, [r3, r2]
    1bb4:	b2db      	uxtb	r3, r3
    1bb6:	2b05      	cmp	r3, #5
    1bb8:	d101      	bne.n	1bbe <spi_write_buffer_wait+0x1e>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    1bba:	2305      	movs	r3, #5
    1bbc:	e170      	b.n	1ea0 <spi_write_buffer_wait+0x300>
	}
#  endif

	if (length == 0) {
    1bbe:	1dbb      	adds	r3, r7, #6
    1bc0:	881b      	ldrh	r3, [r3, #0]
    1bc2:	2b00      	cmp	r3, #0
    1bc4:	d101      	bne.n	1bca <spi_write_buffer_wait+0x2a>
		return STATUS_ERR_INVALID_ARG;
    1bc6:	2317      	movs	r3, #23
    1bc8:	e16a      	b.n	1ea0 <spi_write_buffer_wait+0x300>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    1bca:	68fb      	ldr	r3, [r7, #12]
    1bcc:	795b      	ldrb	r3, [r3, #5]
    1bce:	2b00      	cmp	r3, #0
    1bd0:	d109      	bne.n	1be6 <spi_write_buffer_wait+0x46>
    1bd2:	68fb      	ldr	r3, [r7, #12]
    1bd4:	0018      	movs	r0, r3
    1bd6:	4bb4      	ldr	r3, [pc, #720]	; (1ea8 <spi_write_buffer_wait+0x308>)
    1bd8:	4798      	blx	r3
    1bda:	1e03      	subs	r3, r0, #0
    1bdc:	d003      	beq.n	1be6 <spi_write_buffer_wait+0x46>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    1bde:	68fb      	ldr	r3, [r7, #12]
    1be0:	0018      	movs	r0, r3
    1be2:	4bb2      	ldr	r3, [pc, #712]	; (1eac <spi_write_buffer_wait+0x30c>)
    1be4:	4798      	blx	r3
	}
#  endif

	uint16_t tx_pos = 0;
    1be6:	2326      	movs	r3, #38	; 0x26
    1be8:	18fb      	adds	r3, r7, r3
    1bea:	2200      	movs	r2, #0
    1bec:	801a      	strh	r2, [r3, #0]
	uint16_t flush_length = length;
    1bee:	2324      	movs	r3, #36	; 0x24
    1bf0:	18fb      	adds	r3, r7, r3
    1bf2:	1dba      	adds	r2, r7, #6
    1bf4:	8812      	ldrh	r2, [r2, #0]
    1bf6:	801a      	strh	r2, [r3, #0]

	/* Write block */
	while (length--) {
    1bf8:	e0fe      	b.n	1df8 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    1bfa:	68fb      	ldr	r3, [r7, #12]
    1bfc:	795b      	ldrb	r3, [r3, #5]
    1bfe:	2b00      	cmp	r3, #0
    1c00:	d12a      	bne.n	1c58 <spi_write_buffer_wait+0xb8>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1c02:	2300      	movs	r3, #0
    1c04:	623b      	str	r3, [r7, #32]
    1c06:	e008      	b.n	1c1a <spi_write_buffer_wait+0x7a>
				if (spi_is_ready_to_write(module)) {
    1c08:	68fb      	ldr	r3, [r7, #12]
    1c0a:	0018      	movs	r0, r3
    1c0c:	4ba8      	ldr	r3, [pc, #672]	; (1eb0 <spi_write_buffer_wait+0x310>)
    1c0e:	4798      	blx	r3
    1c10:	1e03      	subs	r3, r0, #0
    1c12:	d107      	bne.n	1c24 <spi_write_buffer_wait+0x84>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1c14:	6a3b      	ldr	r3, [r7, #32]
    1c16:	3301      	adds	r3, #1
    1c18:	623b      	str	r3, [r7, #32]
    1c1a:	6a3b      	ldr	r3, [r7, #32]
    1c1c:	4aa5      	ldr	r2, [pc, #660]	; (1eb4 <spi_write_buffer_wait+0x314>)
    1c1e:	4293      	cmp	r3, r2
    1c20:	d9f2      	bls.n	1c08 <spi_write_buffer_wait+0x68>
    1c22:	e000      	b.n	1c26 <spi_write_buffer_wait+0x86>
					break;
    1c24:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    1c26:	68fb      	ldr	r3, [r7, #12]
    1c28:	0018      	movs	r0, r3
    1c2a:	4b9f      	ldr	r3, [pc, #636]	; (1ea8 <spi_write_buffer_wait+0x308>)
    1c2c:	4798      	blx	r3
    1c2e:	1e03      	subs	r3, r0, #0
    1c30:	d005      	beq.n	1c3e <spi_write_buffer_wait+0x9e>
				_spi_clear_tx_complete_flag(module);
    1c32:	68fb      	ldr	r3, [r7, #12]
    1c34:	0018      	movs	r0, r3
    1c36:	4b9d      	ldr	r3, [pc, #628]	; (1eac <spi_write_buffer_wait+0x30c>)
    1c38:	4798      	blx	r3
				return STATUS_ABORTED;
    1c3a:	2304      	movs	r3, #4
    1c3c:	e130      	b.n	1ea0 <spi_write_buffer_wait+0x300>
			}

			if (!spi_is_ready_to_write(module)) {
    1c3e:	68fb      	ldr	r3, [r7, #12]
    1c40:	0018      	movs	r0, r3
    1c42:	4b9b      	ldr	r3, [pc, #620]	; (1eb0 <spi_write_buffer_wait+0x310>)
    1c44:	4798      	blx	r3
    1c46:	0003      	movs	r3, r0
    1c48:	001a      	movs	r2, r3
    1c4a:	2301      	movs	r3, #1
    1c4c:	4053      	eors	r3, r2
    1c4e:	b2db      	uxtb	r3, r3
    1c50:	2b00      	cmp	r3, #0
    1c52:	d001      	beq.n	1c58 <spi_write_buffer_wait+0xb8>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1c54:	2312      	movs	r3, #18
    1c56:	e123      	b.n	1ea0 <spi_write_buffer_wait+0x300>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1c58:	46c0      	nop			; (mov r8, r8)
    1c5a:	68fb      	ldr	r3, [r7, #12]
    1c5c:	0018      	movs	r0, r3
    1c5e:	4b94      	ldr	r3, [pc, #592]	; (1eb0 <spi_write_buffer_wait+0x310>)
    1c60:	4798      	blx	r3
    1c62:	0003      	movs	r3, r0
    1c64:	001a      	movs	r2, r3
    1c66:	2301      	movs	r3, #1
    1c68:	4053      	eors	r3, r2
    1c6a:	b2db      	uxtb	r3, r3
    1c6c:	2b00      	cmp	r3, #0
    1c6e:	d1f4      	bne.n	1c5a <spi_write_buffer_wait+0xba>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1c70:	2326      	movs	r3, #38	; 0x26
    1c72:	18fb      	adds	r3, r7, r3
    1c74:	881b      	ldrh	r3, [r3, #0]
    1c76:	2226      	movs	r2, #38	; 0x26
    1c78:	18ba      	adds	r2, r7, r2
    1c7a:	1c59      	adds	r1, r3, #1
    1c7c:	8011      	strh	r1, [r2, #0]
    1c7e:	001a      	movs	r2, r3
    1c80:	68bb      	ldr	r3, [r7, #8]
    1c82:	189b      	adds	r3, r3, r2
    1c84:	781a      	ldrb	r2, [r3, #0]
    1c86:	231e      	movs	r3, #30
    1c88:	18fb      	adds	r3, r7, r3
    1c8a:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1c8c:	68fb      	ldr	r3, [r7, #12]
    1c8e:	799b      	ldrb	r3, [r3, #6]
    1c90:	2b01      	cmp	r3, #1
    1c92:	d115      	bne.n	1cc0 <spi_write_buffer_wait+0x120>
			data_to_send |= (tx_data[tx_pos++] << 8);
    1c94:	2326      	movs	r3, #38	; 0x26
    1c96:	18fb      	adds	r3, r7, r3
    1c98:	881b      	ldrh	r3, [r3, #0]
    1c9a:	2226      	movs	r2, #38	; 0x26
    1c9c:	18ba      	adds	r2, r7, r2
    1c9e:	1c59      	adds	r1, r3, #1
    1ca0:	8011      	strh	r1, [r2, #0]
    1ca2:	001a      	movs	r2, r3
    1ca4:	68bb      	ldr	r3, [r7, #8]
    1ca6:	189b      	adds	r3, r3, r2
    1ca8:	781b      	ldrb	r3, [r3, #0]
    1caa:	021b      	lsls	r3, r3, #8
    1cac:	b21a      	sxth	r2, r3
    1cae:	231e      	movs	r3, #30
    1cb0:	18fb      	adds	r3, r7, r3
    1cb2:	2100      	movs	r1, #0
    1cb4:	5e5b      	ldrsh	r3, [r3, r1]
    1cb6:	4313      	orrs	r3, r2
    1cb8:	b21a      	sxth	r2, r3
    1cba:	231e      	movs	r3, #30
    1cbc:	18fb      	adds	r3, r7, r3
    1cbe:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
    1cc0:	231e      	movs	r3, #30
    1cc2:	18fb      	adds	r3, r7, r3
    1cc4:	881a      	ldrh	r2, [r3, #0]
    1cc6:	68fb      	ldr	r3, [r7, #12]
    1cc8:	0011      	movs	r1, r2
    1cca:	0018      	movs	r0, r3
    1ccc:	4b7a      	ldr	r3, [pc, #488]	; (1eb8 <spi_write_buffer_wait+0x318>)
    1cce:	4798      	blx	r3

		if (module->receiver_enabled) {
    1cd0:	68fb      	ldr	r3, [r7, #12]
    1cd2:	79db      	ldrb	r3, [r3, #7]
    1cd4:	2224      	movs	r2, #36	; 0x24
    1cd6:	18ba      	adds	r2, r7, r2
    1cd8:	2124      	movs	r1, #36	; 0x24
    1cda:	1879      	adds	r1, r7, r1
    1cdc:	8809      	ldrh	r1, [r1, #0]
    1cde:	8011      	strh	r1, [r2, #0]
    1ce0:	2b00      	cmp	r3, #0
    1ce2:	d100      	bne.n	1ce6 <spi_write_buffer_wait+0x146>
    1ce4:	e088      	b.n	1df8 <spi_write_buffer_wait+0x258>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    1ce6:	68fb      	ldr	r3, [r7, #12]
    1ce8:	795b      	ldrb	r3, [r3, #5]
    1cea:	2b00      	cmp	r3, #0
    1cec:	d000      	beq.n	1cf0 <spi_write_buffer_wait+0x150>
    1cee:	e069      	b.n	1dc4 <spi_write_buffer_wait+0x224>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1cf0:	2300      	movs	r3, #0
    1cf2:	61bb      	str	r3, [r7, #24]
    1cf4:	e047      	b.n	1d86 <spi_write_buffer_wait+0x1e6>
					if (length && spi_is_ready_to_write(module)) {
    1cf6:	1dbb      	adds	r3, r7, #6
    1cf8:	881b      	ldrh	r3, [r3, #0]
    1cfa:	2b00      	cmp	r3, #0
    1cfc:	d03a      	beq.n	1d74 <spi_write_buffer_wait+0x1d4>
    1cfe:	68fb      	ldr	r3, [r7, #12]
    1d00:	0018      	movs	r0, r3
    1d02:	4b6b      	ldr	r3, [pc, #428]	; (1eb0 <spi_write_buffer_wait+0x310>)
    1d04:	4798      	blx	r3
    1d06:	1e03      	subs	r3, r0, #0
    1d08:	d034      	beq.n	1d74 <spi_write_buffer_wait+0x1d4>
						data_to_send = tx_data[tx_pos++];
    1d0a:	2326      	movs	r3, #38	; 0x26
    1d0c:	18fb      	adds	r3, r7, r3
    1d0e:	881b      	ldrh	r3, [r3, #0]
    1d10:	2226      	movs	r2, #38	; 0x26
    1d12:	18ba      	adds	r2, r7, r2
    1d14:	1c59      	adds	r1, r3, #1
    1d16:	8011      	strh	r1, [r2, #0]
    1d18:	001a      	movs	r2, r3
    1d1a:	68bb      	ldr	r3, [r7, #8]
    1d1c:	189b      	adds	r3, r3, r2
    1d1e:	781a      	ldrb	r2, [r3, #0]
    1d20:	231e      	movs	r3, #30
    1d22:	18fb      	adds	r3, r7, r3
    1d24:	801a      	strh	r2, [r3, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1d26:	68fb      	ldr	r3, [r7, #12]
    1d28:	799b      	ldrb	r3, [r3, #6]
    1d2a:	2b01      	cmp	r3, #1
    1d2c:	d115      	bne.n	1d5a <spi_write_buffer_wait+0x1ba>
							data_to_send |= (tx_data[tx_pos++] << 8);
    1d2e:	2326      	movs	r3, #38	; 0x26
    1d30:	18fb      	adds	r3, r7, r3
    1d32:	881b      	ldrh	r3, [r3, #0]
    1d34:	2226      	movs	r2, #38	; 0x26
    1d36:	18ba      	adds	r2, r7, r2
    1d38:	1c59      	adds	r1, r3, #1
    1d3a:	8011      	strh	r1, [r2, #0]
    1d3c:	001a      	movs	r2, r3
    1d3e:	68bb      	ldr	r3, [r7, #8]
    1d40:	189b      	adds	r3, r3, r2
    1d42:	781b      	ldrb	r3, [r3, #0]
    1d44:	021b      	lsls	r3, r3, #8
    1d46:	b21a      	sxth	r2, r3
    1d48:	231e      	movs	r3, #30
    1d4a:	18fb      	adds	r3, r7, r3
    1d4c:	2100      	movs	r1, #0
    1d4e:	5e5b      	ldrsh	r3, [r3, r1]
    1d50:	4313      	orrs	r3, r2
    1d52:	b21a      	sxth	r2, r3
    1d54:	231e      	movs	r3, #30
    1d56:	18fb      	adds	r3, r7, r3
    1d58:	801a      	strh	r2, [r3, #0]
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
    1d5a:	231e      	movs	r3, #30
    1d5c:	18fb      	adds	r3, r7, r3
    1d5e:	881a      	ldrh	r2, [r3, #0]
    1d60:	68fb      	ldr	r3, [r7, #12]
    1d62:	0011      	movs	r1, r2
    1d64:	0018      	movs	r0, r3
    1d66:	4b54      	ldr	r3, [pc, #336]	; (1eb8 <spi_write_buffer_wait+0x318>)
    1d68:	4798      	blx	r3
						length--;
    1d6a:	1dbb      	adds	r3, r7, #6
    1d6c:	881a      	ldrh	r2, [r3, #0]
    1d6e:	1dbb      	adds	r3, r7, #6
    1d70:	3a01      	subs	r2, #1
    1d72:	801a      	strh	r2, [r3, #0]
					}
					if (spi_is_ready_to_read(module)) {
    1d74:	68fb      	ldr	r3, [r7, #12]
    1d76:	0018      	movs	r0, r3
    1d78:	4b50      	ldr	r3, [pc, #320]	; (1ebc <spi_write_buffer_wait+0x31c>)
    1d7a:	4798      	blx	r3
    1d7c:	1e03      	subs	r3, r0, #0
    1d7e:	d107      	bne.n	1d90 <spi_write_buffer_wait+0x1f0>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1d80:	69bb      	ldr	r3, [r7, #24]
    1d82:	3301      	adds	r3, #1
    1d84:	61bb      	str	r3, [r7, #24]
    1d86:	69bb      	ldr	r3, [r7, #24]
    1d88:	4a4a      	ldr	r2, [pc, #296]	; (1eb4 <spi_write_buffer_wait+0x314>)
    1d8a:	4293      	cmp	r3, r2
    1d8c:	d9b3      	bls.n	1cf6 <spi_write_buffer_wait+0x156>
    1d8e:	e000      	b.n	1d92 <spi_write_buffer_wait+0x1f2>
						break;
    1d90:	46c0      	nop			; (mov r8, r8)
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    1d92:	68fb      	ldr	r3, [r7, #12]
    1d94:	0018      	movs	r0, r3
    1d96:	4b44      	ldr	r3, [pc, #272]	; (1ea8 <spi_write_buffer_wait+0x308>)
    1d98:	4798      	blx	r3
    1d9a:	1e03      	subs	r3, r0, #0
    1d9c:	d005      	beq.n	1daa <spi_write_buffer_wait+0x20a>
					_spi_clear_tx_complete_flag(module);
    1d9e:	68fb      	ldr	r3, [r7, #12]
    1da0:	0018      	movs	r0, r3
    1da2:	4b42      	ldr	r3, [pc, #264]	; (1eac <spi_write_buffer_wait+0x30c>)
    1da4:	4798      	blx	r3
					return STATUS_ABORTED;
    1da6:	2304      	movs	r3, #4
    1da8:	e07a      	b.n	1ea0 <spi_write_buffer_wait+0x300>
				}

				if (!spi_is_ready_to_read(module)) {
    1daa:	68fb      	ldr	r3, [r7, #12]
    1dac:	0018      	movs	r0, r3
    1dae:	4b43      	ldr	r3, [pc, #268]	; (1ebc <spi_write_buffer_wait+0x31c>)
    1db0:	4798      	blx	r3
    1db2:	0003      	movs	r3, r0
    1db4:	001a      	movs	r2, r3
    1db6:	2301      	movs	r3, #1
    1db8:	4053      	eors	r3, r2
    1dba:	b2db      	uxtb	r3, r3
    1dbc:	2b00      	cmp	r3, #0
    1dbe:	d001      	beq.n	1dc4 <spi_write_buffer_wait+0x224>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1dc0:	2312      	movs	r3, #18
    1dc2:	e06d      	b.n	1ea0 <spi_write_buffer_wait+0x300>
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    1dc4:	46c0      	nop			; (mov r8, r8)
    1dc6:	68fb      	ldr	r3, [r7, #12]
    1dc8:	0018      	movs	r0, r3
    1dca:	4b3c      	ldr	r3, [pc, #240]	; (1ebc <spi_write_buffer_wait+0x31c>)
    1dcc:	4798      	blx	r3
    1dce:	0003      	movs	r3, r0
    1dd0:	001a      	movs	r2, r3
    1dd2:	2301      	movs	r3, #1
    1dd4:	4053      	eors	r3, r2
    1dd6:	b2db      	uxtb	r3, r3
    1dd8:	2b00      	cmp	r3, #0
    1dda:	d1f4      	bne.n	1dc6 <spi_write_buffer_wait+0x226>
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
    1ddc:	2312      	movs	r3, #18
    1dde:	18fa      	adds	r2, r7, r3
    1de0:	68fb      	ldr	r3, [r7, #12]
    1de2:	0011      	movs	r1, r2
    1de4:	0018      	movs	r0, r3
    1de6:	4b36      	ldr	r3, [pc, #216]	; (1ec0 <spi_write_buffer_wait+0x320>)
    1de8:	4798      	blx	r3
			flush_length--;
    1dea:	2324      	movs	r3, #36	; 0x24
    1dec:	18fb      	adds	r3, r7, r3
    1dee:	881a      	ldrh	r2, [r3, #0]
    1df0:	2324      	movs	r3, #36	; 0x24
    1df2:	18fb      	adds	r3, r7, r3
    1df4:	3a01      	subs	r2, #1
    1df6:	801a      	strh	r2, [r3, #0]
	while (length--) {
    1df8:	1dbb      	adds	r3, r7, #6
    1dfa:	881b      	ldrh	r3, [r3, #0]
    1dfc:	1dba      	adds	r2, r7, #6
    1dfe:	1e59      	subs	r1, r3, #1
    1e00:	8011      	strh	r1, [r2, #0]
    1e02:	2b00      	cmp	r3, #0
    1e04:	d000      	beq.n	1e08 <spi_write_buffer_wait+0x268>
    1e06:	e6f8      	b.n	1bfa <spi_write_buffer_wait+0x5a>
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    1e08:	68fb      	ldr	r3, [r7, #12]
    1e0a:	795b      	ldrb	r3, [r3, #5]
    1e0c:	2b01      	cmp	r3, #1
    1e0e:	d10b      	bne.n	1e28 <spi_write_buffer_wait+0x288>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    1e10:	46c0      	nop			; (mov r8, r8)
    1e12:	68fb      	ldr	r3, [r7, #12]
    1e14:	0018      	movs	r0, r3
    1e16:	4b24      	ldr	r3, [pc, #144]	; (1ea8 <spi_write_buffer_wait+0x308>)
    1e18:	4798      	blx	r3
    1e1a:	0003      	movs	r3, r0
    1e1c:	001a      	movs	r2, r3
    1e1e:	2301      	movs	r3, #1
    1e20:	4053      	eors	r3, r2
    1e22:	b2db      	uxtb	r3, r3
    1e24:	2b00      	cmp	r3, #0
    1e26:	d1f4      	bne.n	1e12 <spi_write_buffer_wait+0x272>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    1e28:	68fb      	ldr	r3, [r7, #12]
    1e2a:	795b      	ldrb	r3, [r3, #5]
    1e2c:	2b00      	cmp	r3, #0
    1e2e:	d136      	bne.n	1e9e <spi_write_buffer_wait+0x2fe>
		if (module->receiver_enabled) {
    1e30:	68fb      	ldr	r3, [r7, #12]
    1e32:	79db      	ldrb	r3, [r3, #7]
    1e34:	2b00      	cmp	r3, #0
    1e36:	d032      	beq.n	1e9e <spi_write_buffer_wait+0x2fe>
			while (flush_length) {
    1e38:	e02c      	b.n	1e94 <spi_write_buffer_wait+0x2f4>
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1e3a:	2300      	movs	r3, #0
    1e3c:	617b      	str	r3, [r7, #20]
    1e3e:	e008      	b.n	1e52 <spi_write_buffer_wait+0x2b2>
					if (spi_is_ready_to_read(module)) {
    1e40:	68fb      	ldr	r3, [r7, #12]
    1e42:	0018      	movs	r0, r3
    1e44:	4b1d      	ldr	r3, [pc, #116]	; (1ebc <spi_write_buffer_wait+0x31c>)
    1e46:	4798      	blx	r3
    1e48:	1e03      	subs	r3, r0, #0
    1e4a:	d107      	bne.n	1e5c <spi_write_buffer_wait+0x2bc>
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1e4c:	697b      	ldr	r3, [r7, #20]
    1e4e:	3301      	adds	r3, #1
    1e50:	617b      	str	r3, [r7, #20]
    1e52:	697b      	ldr	r3, [r7, #20]
    1e54:	4a17      	ldr	r2, [pc, #92]	; (1eb4 <spi_write_buffer_wait+0x314>)
    1e56:	4293      	cmp	r3, r2
    1e58:	d9f2      	bls.n	1e40 <spi_write_buffer_wait+0x2a0>
    1e5a:	e000      	b.n	1e5e <spi_write_buffer_wait+0x2be>
						break;
    1e5c:	46c0      	nop			; (mov r8, r8)
					}
				}
				if (!spi_is_ready_to_read(module)) {
    1e5e:	68fb      	ldr	r3, [r7, #12]
    1e60:	0018      	movs	r0, r3
    1e62:	4b16      	ldr	r3, [pc, #88]	; (1ebc <spi_write_buffer_wait+0x31c>)
    1e64:	4798      	blx	r3
    1e66:	0003      	movs	r3, r0
    1e68:	001a      	movs	r2, r3
    1e6a:	2301      	movs	r3, #1
    1e6c:	4053      	eors	r3, r2
    1e6e:	b2db      	uxtb	r3, r3
    1e70:	2b00      	cmp	r3, #0
    1e72:	d001      	beq.n	1e78 <spi_write_buffer_wait+0x2d8>
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1e74:	2312      	movs	r3, #18
    1e76:	e013      	b.n	1ea0 <spi_write_buffer_wait+0x300>
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
    1e78:	2310      	movs	r3, #16
    1e7a:	18fa      	adds	r2, r7, r3
    1e7c:	68fb      	ldr	r3, [r7, #12]
    1e7e:	0011      	movs	r1, r2
    1e80:	0018      	movs	r0, r3
    1e82:	4b0f      	ldr	r3, [pc, #60]	; (1ec0 <spi_write_buffer_wait+0x320>)
    1e84:	4798      	blx	r3
				flush_length--;
    1e86:	2324      	movs	r3, #36	; 0x24
    1e88:	18fb      	adds	r3, r7, r3
    1e8a:	881a      	ldrh	r2, [r3, #0]
    1e8c:	2324      	movs	r3, #36	; 0x24
    1e8e:	18fb      	adds	r3, r7, r3
    1e90:	3a01      	subs	r2, #1
    1e92:	801a      	strh	r2, [r3, #0]
			while (flush_length) {
    1e94:	2324      	movs	r3, #36	; 0x24
    1e96:	18fb      	adds	r3, r7, r3
    1e98:	881b      	ldrh	r3, [r3, #0]
    1e9a:	2b00      	cmp	r3, #0
    1e9c:	d1cd      	bne.n	1e3a <spi_write_buffer_wait+0x29a>
			}
		}
	}
#  endif
	return STATUS_OK;
    1e9e:	2300      	movs	r3, #0
}
    1ea0:	0018      	movs	r0, r3
    1ea2:	46bd      	mov	sp, r7
    1ea4:	b00a      	add	sp, #40	; 0x28
    1ea6:	bd80      	pop	{r7, pc}
    1ea8:	0000139d 	.word	0x0000139d
    1eac:	000014e5 	.word	0x000014e5
    1eb0:	000013c5 	.word	0x000013c5
    1eb4:	00002710 	.word	0x00002710
    1eb8:	00001415 	.word	0x00001415
    1ebc:	000013ed 	.word	0x000013ed
    1ec0:	0000145d 	.word	0x0000145d

00001ec4 <spi_transceive_buffer_wait>:
enum status_code spi_transceive_buffer_wait(
		struct spi_module *const module,
		uint8_t *tx_data,
		uint8_t *rx_data,
		uint16_t length)
{
    1ec4:	b590      	push	{r4, r7, lr}
    1ec6:	b08d      	sub	sp, #52	; 0x34
    1ec8:	af00      	add	r7, sp, #0
    1eca:	60f8      	str	r0, [r7, #12]
    1ecc:	60b9      	str	r1, [r7, #8]
    1ece:	607a      	str	r2, [r7, #4]
    1ed0:	001a      	movs	r2, r3
    1ed2:	1cbb      	adds	r3, r7, #2
    1ed4:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    1ed6:	68fb      	ldr	r3, [r7, #12]
    1ed8:	2238      	movs	r2, #56	; 0x38
    1eda:	5c9b      	ldrb	r3, [r3, r2]
    1edc:	b2db      	uxtb	r3, r3
    1ede:	2b05      	cmp	r3, #5
    1ee0:	d101      	bne.n	1ee6 <spi_transceive_buffer_wait+0x22>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    1ee2:	2305      	movs	r3, #5
    1ee4:	e1e3      	b.n	22ae <STACK_SIZE+0x2ae>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    1ee6:	1cbb      	adds	r3, r7, #2
    1ee8:	881b      	ldrh	r3, [r3, #0]
    1eea:	2b00      	cmp	r3, #0
    1eec:	d101      	bne.n	1ef2 <spi_transceive_buffer_wait+0x2e>
		return STATUS_ERR_INVALID_ARG;
    1eee:	2317      	movs	r3, #23
    1ef0:	e1dd      	b.n	22ae <STACK_SIZE+0x2ae>
	}

	if (!(module->receiver_enabled)) {
    1ef2:	68fb      	ldr	r3, [r7, #12]
    1ef4:	79db      	ldrb	r3, [r3, #7]
    1ef6:	2201      	movs	r2, #1
    1ef8:	4053      	eors	r3, r2
    1efa:	b2db      	uxtb	r3, r3
    1efc:	2b00      	cmp	r3, #0
    1efe:	d001      	beq.n	1f04 <spi_transceive_buffer_wait+0x40>
		return STATUS_ERR_DENIED;
    1f00:	231c      	movs	r3, #28
    1f02:	e1d4      	b.n	22ae <STACK_SIZE+0x2ae>
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    1f04:	68fb      	ldr	r3, [r7, #12]
    1f06:	795b      	ldrb	r3, [r3, #5]
    1f08:	2b00      	cmp	r3, #0
    1f0a:	d109      	bne.n	1f20 <spi_transceive_buffer_wait+0x5c>
    1f0c:	68fb      	ldr	r3, [r7, #12]
    1f0e:	0018      	movs	r0, r3
    1f10:	4bca      	ldr	r3, [pc, #808]	; (223c <STACK_SIZE+0x23c>)
    1f12:	4798      	blx	r3
    1f14:	1e03      	subs	r3, r0, #0
    1f16:	d003      	beq.n	1f20 <spi_transceive_buffer_wait+0x5c>
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
    1f18:	68fb      	ldr	r3, [r7, #12]
    1f1a:	0018      	movs	r0, r3
    1f1c:	4bc8      	ldr	r3, [pc, #800]	; (2240 <STACK_SIZE+0x240>)
    1f1e:	4798      	blx	r3
	}
#  endif

	uint16_t tx_pos = 0;
    1f20:	232e      	movs	r3, #46	; 0x2e
    1f22:	18fb      	adds	r3, r7, r3
    1f24:	2200      	movs	r2, #0
    1f26:	801a      	strh	r2, [r3, #0]
	uint16_t rx_pos = 0;
    1f28:	232c      	movs	r3, #44	; 0x2c
    1f2a:	18fb      	adds	r3, r7, r3
    1f2c:	2200      	movs	r2, #0
    1f2e:	801a      	strh	r2, [r3, #0]
	uint16_t rx_length = length;
    1f30:	232a      	movs	r3, #42	; 0x2a
    1f32:	18fb      	adds	r3, r7, r3
    1f34:	1cba      	adds	r2, r7, #2
    1f36:	8812      	ldrh	r2, [r2, #0]
    1f38:	801a      	strh	r2, [r3, #0]

	/* Send and receive buffer */
	while (length--) {
    1f3a:	e123      	b.n	2184 <STACK_SIZE+0x184>
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    1f3c:	68fb      	ldr	r3, [r7, #12]
    1f3e:	795b      	ldrb	r3, [r3, #5]
    1f40:	2b00      	cmp	r3, #0
    1f42:	d12a      	bne.n	1f9a <spi_transceive_buffer_wait+0xd6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1f44:	2300      	movs	r3, #0
    1f46:	627b      	str	r3, [r7, #36]	; 0x24
    1f48:	e008      	b.n	1f5c <spi_transceive_buffer_wait+0x98>
				if (spi_is_ready_to_write(module)) {
    1f4a:	68fb      	ldr	r3, [r7, #12]
    1f4c:	0018      	movs	r0, r3
    1f4e:	4bbd      	ldr	r3, [pc, #756]	; (2244 <STACK_SIZE+0x244>)
    1f50:	4798      	blx	r3
    1f52:	1e03      	subs	r3, r0, #0
    1f54:	d107      	bne.n	1f66 <spi_transceive_buffer_wait+0xa2>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    1f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1f58:	3301      	adds	r3, #1
    1f5a:	627b      	str	r3, [r7, #36]	; 0x24
    1f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    1f5e:	4aba      	ldr	r2, [pc, #744]	; (2248 <STACK_SIZE+0x248>)
    1f60:	4293      	cmp	r3, r2
    1f62:	d9f2      	bls.n	1f4a <spi_transceive_buffer_wait+0x86>
    1f64:	e000      	b.n	1f68 <spi_transceive_buffer_wait+0xa4>
					break;
    1f66:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    1f68:	68fb      	ldr	r3, [r7, #12]
    1f6a:	0018      	movs	r0, r3
    1f6c:	4bb3      	ldr	r3, [pc, #716]	; (223c <STACK_SIZE+0x23c>)
    1f6e:	4798      	blx	r3
    1f70:	1e03      	subs	r3, r0, #0
    1f72:	d005      	beq.n	1f80 <spi_transceive_buffer_wait+0xbc>
				_spi_clear_tx_complete_flag(module);
    1f74:	68fb      	ldr	r3, [r7, #12]
    1f76:	0018      	movs	r0, r3
    1f78:	4bb1      	ldr	r3, [pc, #708]	; (2240 <STACK_SIZE+0x240>)
    1f7a:	4798      	blx	r3
				return STATUS_ABORTED;
    1f7c:	2304      	movs	r3, #4
    1f7e:	e196      	b.n	22ae <STACK_SIZE+0x2ae>
			}

			if (!spi_is_ready_to_write(module)) {
    1f80:	68fb      	ldr	r3, [r7, #12]
    1f82:	0018      	movs	r0, r3
    1f84:	4baf      	ldr	r3, [pc, #700]	; (2244 <STACK_SIZE+0x244>)
    1f86:	4798      	blx	r3
    1f88:	0003      	movs	r3, r0
    1f8a:	001a      	movs	r2, r3
    1f8c:	2301      	movs	r3, #1
    1f8e:	4053      	eors	r3, r2
    1f90:	b2db      	uxtb	r3, r3
    1f92:	2b00      	cmp	r3, #0
    1f94:	d001      	beq.n	1f9a <spi_transceive_buffer_wait+0xd6>
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1f96:	2312      	movs	r3, #18
    1f98:	e189      	b.n	22ae <STACK_SIZE+0x2ae>
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    1f9a:	46c0      	nop			; (mov r8, r8)
    1f9c:	68fb      	ldr	r3, [r7, #12]
    1f9e:	0018      	movs	r0, r3
    1fa0:	4ba8      	ldr	r3, [pc, #672]	; (2244 <STACK_SIZE+0x244>)
    1fa2:	4798      	blx	r3
    1fa4:	0003      	movs	r3, r0
    1fa6:	001a      	movs	r2, r3
    1fa8:	2301      	movs	r3, #1
    1faa:	4053      	eors	r3, r2
    1fac:	b2db      	uxtb	r3, r3
    1fae:	2b00      	cmp	r3, #0
    1fb0:	d1f4      	bne.n	1f9c <spi_transceive_buffer_wait+0xd8>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    1fb2:	232e      	movs	r3, #46	; 0x2e
    1fb4:	18fb      	adds	r3, r7, r3
    1fb6:	881b      	ldrh	r3, [r3, #0]
    1fb8:	222e      	movs	r2, #46	; 0x2e
    1fba:	18ba      	adds	r2, r7, r2
    1fbc:	1c59      	adds	r1, r3, #1
    1fbe:	8011      	strh	r1, [r2, #0]
    1fc0:	001a      	movs	r2, r3
    1fc2:	68bb      	ldr	r3, [r7, #8]
    1fc4:	189b      	adds	r3, r3, r2
    1fc6:	781a      	ldrb	r2, [r3, #0]
    1fc8:	2322      	movs	r3, #34	; 0x22
    1fca:	18fb      	adds	r3, r7, r3
    1fcc:	801a      	strh	r2, [r3, #0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1fce:	68fb      	ldr	r3, [r7, #12]
    1fd0:	799b      	ldrb	r3, [r3, #6]
    1fd2:	2b01      	cmp	r3, #1
    1fd4:	d115      	bne.n	2002 <STACK_SIZE+0x2>
			data_to_send |= (tx_data[tx_pos++] << 8);
    1fd6:	232e      	movs	r3, #46	; 0x2e
    1fd8:	18fb      	adds	r3, r7, r3
    1fda:	881b      	ldrh	r3, [r3, #0]
    1fdc:	222e      	movs	r2, #46	; 0x2e
    1fde:	18ba      	adds	r2, r7, r2
    1fe0:	1c59      	adds	r1, r3, #1
    1fe2:	8011      	strh	r1, [r2, #0]
    1fe4:	001a      	movs	r2, r3
    1fe6:	68bb      	ldr	r3, [r7, #8]
    1fe8:	189b      	adds	r3, r3, r2
    1fea:	781b      	ldrb	r3, [r3, #0]
    1fec:	021b      	lsls	r3, r3, #8
    1fee:	b21a      	sxth	r2, r3
    1ff0:	2322      	movs	r3, #34	; 0x22
    1ff2:	18fb      	adds	r3, r7, r3
    1ff4:	2100      	movs	r1, #0
    1ff6:	5e5b      	ldrsh	r3, [r3, r1]
    1ff8:	4313      	orrs	r3, r2
    1ffa:	b21a      	sxth	r2, r3
    1ffc:	2322      	movs	r3, #34	; 0x22
    1ffe:	18fb      	adds	r3, r7, r3
    2000:	801a      	strh	r2, [r3, #0]
		}

		/* Write the data to send */
		spi_write(module, data_to_send);
    2002:	2322      	movs	r3, #34	; 0x22
    2004:	18fb      	adds	r3, r7, r3
    2006:	881a      	ldrh	r2, [r3, #0]
    2008:	68fb      	ldr	r3, [r7, #12]
    200a:	0011      	movs	r1, r2
    200c:	0018      	movs	r0, r3
    200e:	4b8f      	ldr	r3, [pc, #572]	; (224c <STACK_SIZE+0x24c>)
    2010:	4798      	blx	r3

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    2012:	68fb      	ldr	r3, [r7, #12]
    2014:	795b      	ldrb	r3, [r3, #5]
    2016:	2b00      	cmp	r3, #0
    2018:	d165      	bne.n	20e6 <STACK_SIZE+0xe6>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    201a:	2300      	movs	r3, #0
    201c:	61fb      	str	r3, [r7, #28]
    201e:	e043      	b.n	20a8 <STACK_SIZE+0xa8>
				if (spi_is_ready_to_write(module)) {
    2020:	68fb      	ldr	r3, [r7, #12]
    2022:	0018      	movs	r0, r3
    2024:	4b87      	ldr	r3, [pc, #540]	; (2244 <STACK_SIZE+0x244>)
    2026:	4798      	blx	r3
    2028:	1e03      	subs	r3, r0, #0
    202a:	d034      	beq.n	2096 <STACK_SIZE+0x96>
					data_to_send = tx_data[tx_pos++];
    202c:	232e      	movs	r3, #46	; 0x2e
    202e:	18fb      	adds	r3, r7, r3
    2030:	881b      	ldrh	r3, [r3, #0]
    2032:	222e      	movs	r2, #46	; 0x2e
    2034:	18ba      	adds	r2, r7, r2
    2036:	1c59      	adds	r1, r3, #1
    2038:	8011      	strh	r1, [r2, #0]
    203a:	001a      	movs	r2, r3
    203c:	68bb      	ldr	r3, [r7, #8]
    203e:	189b      	adds	r3, r3, r2
    2040:	781a      	ldrb	r2, [r3, #0]
    2042:	2322      	movs	r3, #34	; 0x22
    2044:	18fb      	adds	r3, r7, r3
    2046:	801a      	strh	r2, [r3, #0]
					/* If 9-bit data, get next byte to send from the buffer */
					if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2048:	68fb      	ldr	r3, [r7, #12]
    204a:	799b      	ldrb	r3, [r3, #6]
    204c:	2b01      	cmp	r3, #1
    204e:	d115      	bne.n	207c <STACK_SIZE+0x7c>
						data_to_send |= (tx_data[tx_pos++] << 8);
    2050:	232e      	movs	r3, #46	; 0x2e
    2052:	18fb      	adds	r3, r7, r3
    2054:	881b      	ldrh	r3, [r3, #0]
    2056:	222e      	movs	r2, #46	; 0x2e
    2058:	18ba      	adds	r2, r7, r2
    205a:	1c59      	adds	r1, r3, #1
    205c:	8011      	strh	r1, [r2, #0]
    205e:	001a      	movs	r2, r3
    2060:	68bb      	ldr	r3, [r7, #8]
    2062:	189b      	adds	r3, r3, r2
    2064:	781b      	ldrb	r3, [r3, #0]
    2066:	021b      	lsls	r3, r3, #8
    2068:	b21a      	sxth	r2, r3
    206a:	2322      	movs	r3, #34	; 0x22
    206c:	18fb      	adds	r3, r7, r3
    206e:	2100      	movs	r1, #0
    2070:	5e5b      	ldrsh	r3, [r3, r1]
    2072:	4313      	orrs	r3, r2
    2074:	b21a      	sxth	r2, r3
    2076:	2322      	movs	r3, #34	; 0x22
    2078:	18fb      	adds	r3, r7, r3
    207a:	801a      	strh	r2, [r3, #0]
					}

					/* Write the data to send */
					spi_write(module, data_to_send);
    207c:	2322      	movs	r3, #34	; 0x22
    207e:	18fb      	adds	r3, r7, r3
    2080:	881a      	ldrh	r2, [r3, #0]
    2082:	68fb      	ldr	r3, [r7, #12]
    2084:	0011      	movs	r1, r2
    2086:	0018      	movs	r0, r3
    2088:	4b70      	ldr	r3, [pc, #448]	; (224c <STACK_SIZE+0x24c>)
    208a:	4798      	blx	r3
					length--;
    208c:	1cbb      	adds	r3, r7, #2
    208e:	881a      	ldrh	r2, [r3, #0]
    2090:	1cbb      	adds	r3, r7, #2
    2092:	3a01      	subs	r2, #1
    2094:	801a      	strh	r2, [r3, #0]
				}
				if (spi_is_ready_to_read(module)) {
    2096:	68fb      	ldr	r3, [r7, #12]
    2098:	0018      	movs	r0, r3
    209a:	4b6d      	ldr	r3, [pc, #436]	; (2250 <STACK_SIZE+0x250>)
    209c:	4798      	blx	r3
    209e:	1e03      	subs	r3, r0, #0
    20a0:	d107      	bne.n	20b2 <STACK_SIZE+0xb2>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    20a2:	69fb      	ldr	r3, [r7, #28]
    20a4:	3301      	adds	r3, #1
    20a6:	61fb      	str	r3, [r7, #28]
    20a8:	69fb      	ldr	r3, [r7, #28]
    20aa:	4a67      	ldr	r2, [pc, #412]	; (2248 <STACK_SIZE+0x248>)
    20ac:	4293      	cmp	r3, r2
    20ae:	d9b7      	bls.n	2020 <STACK_SIZE+0x20>
    20b0:	e000      	b.n	20b4 <STACK_SIZE+0xb4>
					break;
    20b2:	46c0      	nop			; (mov r8, r8)
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    20b4:	68fb      	ldr	r3, [r7, #12]
    20b6:	0018      	movs	r0, r3
    20b8:	4b60      	ldr	r3, [pc, #384]	; (223c <STACK_SIZE+0x23c>)
    20ba:	4798      	blx	r3
    20bc:	1e03      	subs	r3, r0, #0
    20be:	d005      	beq.n	20cc <STACK_SIZE+0xcc>
				_spi_clear_tx_complete_flag(module);
    20c0:	68fb      	ldr	r3, [r7, #12]
    20c2:	0018      	movs	r0, r3
    20c4:	4b5e      	ldr	r3, [pc, #376]	; (2240 <STACK_SIZE+0x240>)
    20c6:	4798      	blx	r3
				return STATUS_ABORTED;
    20c8:	2304      	movs	r3, #4
    20ca:	e0f0      	b.n	22ae <STACK_SIZE+0x2ae>
			}

			if (!spi_is_ready_to_read(module)) {
    20cc:	68fb      	ldr	r3, [r7, #12]
    20ce:	0018      	movs	r0, r3
    20d0:	4b5f      	ldr	r3, [pc, #380]	; (2250 <STACK_SIZE+0x250>)
    20d2:	4798      	blx	r3
    20d4:	0003      	movs	r3, r0
    20d6:	001a      	movs	r2, r3
    20d8:	2301      	movs	r3, #1
    20da:	4053      	eors	r3, r2
    20dc:	b2db      	uxtb	r3, r3
    20de:	2b00      	cmp	r3, #0
    20e0:	d001      	beq.n	20e6 <STACK_SIZE+0xe6>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    20e2:	2312      	movs	r3, #18
    20e4:	e0e3      	b.n	22ae <STACK_SIZE+0x2ae>
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    20e6:	46c0      	nop			; (mov r8, r8)
    20e8:	68fb      	ldr	r3, [r7, #12]
    20ea:	0018      	movs	r0, r3
    20ec:	4b58      	ldr	r3, [pc, #352]	; (2250 <STACK_SIZE+0x250>)
    20ee:	4798      	blx	r3
    20f0:	0003      	movs	r3, r0
    20f2:	001a      	movs	r2, r3
    20f4:	2301      	movs	r3, #1
    20f6:	4053      	eors	r3, r2
    20f8:	b2db      	uxtb	r3, r3
    20fa:	2b00      	cmp	r3, #0
    20fc:	d1f4      	bne.n	20e8 <STACK_SIZE+0xe8>
		}

		enum status_code retval;
		uint16_t received_data = 0;
    20fe:	2314      	movs	r3, #20
    2100:	18fb      	adds	r3, r7, r3
    2102:	2200      	movs	r2, #0
    2104:	801a      	strh	r2, [r3, #0]
		rx_length--;
    2106:	232a      	movs	r3, #42	; 0x2a
    2108:	18fb      	adds	r3, r7, r3
    210a:	881a      	ldrh	r2, [r3, #0]
    210c:	232a      	movs	r3, #42	; 0x2a
    210e:	18fb      	adds	r3, r7, r3
    2110:	3a01      	subs	r2, #1
    2112:	801a      	strh	r2, [r3, #0]

		retval = spi_read(module, &received_data);
    2114:	2317      	movs	r3, #23
    2116:	18fc      	adds	r4, r7, r3
    2118:	2314      	movs	r3, #20
    211a:	18fa      	adds	r2, r7, r3
    211c:	68fb      	ldr	r3, [r7, #12]
    211e:	0011      	movs	r1, r2
    2120:	0018      	movs	r0, r3
    2122:	4b4c      	ldr	r3, [pc, #304]	; (2254 <STACK_SIZE+0x254>)
    2124:	4798      	blx	r3
    2126:	0003      	movs	r3, r0
    2128:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
    212a:	2317      	movs	r3, #23
    212c:	18fb      	adds	r3, r7, r3
    212e:	781b      	ldrb	r3, [r3, #0]
    2130:	2b00      	cmp	r3, #0
    2132:	d003      	beq.n	213c <STACK_SIZE+0x13c>
			/* Overflow, abort */
			return retval;
    2134:	2317      	movs	r3, #23
    2136:	18fb      	adds	r3, r7, r3
    2138:	781b      	ldrb	r3, [r3, #0]
    213a:	e0b8      	b.n	22ae <STACK_SIZE+0x2ae>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    213c:	232c      	movs	r3, #44	; 0x2c
    213e:	18fb      	adds	r3, r7, r3
    2140:	881b      	ldrh	r3, [r3, #0]
    2142:	222c      	movs	r2, #44	; 0x2c
    2144:	18ba      	adds	r2, r7, r2
    2146:	1c59      	adds	r1, r3, #1
    2148:	8011      	strh	r1, [r2, #0]
    214a:	001a      	movs	r2, r3
    214c:	687b      	ldr	r3, [r7, #4]
    214e:	189b      	adds	r3, r3, r2
    2150:	2214      	movs	r2, #20
    2152:	18ba      	adds	r2, r7, r2
    2154:	8812      	ldrh	r2, [r2, #0]
    2156:	b2d2      	uxtb	r2, r2
    2158:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    215a:	68fb      	ldr	r3, [r7, #12]
    215c:	799b      	ldrb	r3, [r3, #6]
    215e:	2b01      	cmp	r3, #1
    2160:	d110      	bne.n	2184 <STACK_SIZE+0x184>
			rx_data[rx_pos++] = (received_data >> 8);
    2162:	232c      	movs	r3, #44	; 0x2c
    2164:	18fb      	adds	r3, r7, r3
    2166:	881b      	ldrh	r3, [r3, #0]
    2168:	222c      	movs	r2, #44	; 0x2c
    216a:	18ba      	adds	r2, r7, r2
    216c:	1c59      	adds	r1, r3, #1
    216e:	8011      	strh	r1, [r2, #0]
    2170:	001a      	movs	r2, r3
    2172:	687b      	ldr	r3, [r7, #4]
    2174:	189b      	adds	r3, r3, r2
    2176:	2214      	movs	r2, #20
    2178:	18ba      	adds	r2, r7, r2
    217a:	8812      	ldrh	r2, [r2, #0]
    217c:	0a12      	lsrs	r2, r2, #8
    217e:	b292      	uxth	r2, r2
    2180:	b2d2      	uxtb	r2, r2
    2182:	701a      	strb	r2, [r3, #0]
	while (length--) {
    2184:	1cbb      	adds	r3, r7, #2
    2186:	881b      	ldrh	r3, [r3, #0]
    2188:	1cba      	adds	r2, r7, #2
    218a:	1e59      	subs	r1, r3, #1
    218c:	8011      	strh	r1, [r2, #0]
    218e:	2b00      	cmp	r3, #0
    2190:	d000      	beq.n	2194 <STACK_SIZE+0x194>
    2192:	e6d3      	b.n	1f3c <spi_transceive_buffer_wait+0x78>
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    2194:	68fb      	ldr	r3, [r7, #12]
    2196:	795b      	ldrb	r3, [r3, #5]
    2198:	2b01      	cmp	r3, #1
    219a:	d10b      	bne.n	21b4 <STACK_SIZE+0x1b4>
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    219c:	46c0      	nop			; (mov r8, r8)
    219e:	68fb      	ldr	r3, [r7, #12]
    21a0:	0018      	movs	r0, r3
    21a2:	4b26      	ldr	r3, [pc, #152]	; (223c <STACK_SIZE+0x23c>)
    21a4:	4798      	blx	r3
    21a6:	0003      	movs	r3, r0
    21a8:	001a      	movs	r2, r3
    21aa:	2301      	movs	r3, #1
    21ac:	4053      	eors	r3, r2
    21ae:	b2db      	uxtb	r3, r3
    21b0:	2b00      	cmp	r3, #0
    21b2:	d1f4      	bne.n	219e <STACK_SIZE+0x19e>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    21b4:	68fb      	ldr	r3, [r7, #12]
    21b6:	795b      	ldrb	r3, [r3, #5]
    21b8:	2b00      	cmp	r3, #0
    21ba:	d000      	beq.n	21be <STACK_SIZE+0x1be>
    21bc:	e076      	b.n	22ac <STACK_SIZE+0x2ac>
		while (rx_length) {
    21be:	e06f      	b.n	22a0 <STACK_SIZE+0x2a0>
			/* Start timeout period for slave */
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    21c0:	2300      	movs	r3, #0
    21c2:	61bb      	str	r3, [r7, #24]
    21c4:	e008      	b.n	21d8 <STACK_SIZE+0x1d8>
				if (spi_is_ready_to_read(module)) {
    21c6:	68fb      	ldr	r3, [r7, #12]
    21c8:	0018      	movs	r0, r3
    21ca:	4b21      	ldr	r3, [pc, #132]	; (2250 <STACK_SIZE+0x250>)
    21cc:	4798      	blx	r3
    21ce:	1e03      	subs	r3, r0, #0
    21d0:	d107      	bne.n	21e2 <STACK_SIZE+0x1e2>
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    21d2:	69bb      	ldr	r3, [r7, #24]
    21d4:	3301      	adds	r3, #1
    21d6:	61bb      	str	r3, [r7, #24]
    21d8:	69bb      	ldr	r3, [r7, #24]
    21da:	4a1b      	ldr	r2, [pc, #108]	; (2248 <STACK_SIZE+0x248>)
    21dc:	4293      	cmp	r3, r2
    21de:	d9f2      	bls.n	21c6 <STACK_SIZE+0x1c6>
    21e0:	e000      	b.n	21e4 <STACK_SIZE+0x1e4>
					break;
    21e2:	46c0      	nop			; (mov r8, r8)
				}
			}
			if (!spi_is_ready_to_read(module)) {
    21e4:	68fb      	ldr	r3, [r7, #12]
    21e6:	0018      	movs	r0, r3
    21e8:	4b19      	ldr	r3, [pc, #100]	; (2250 <STACK_SIZE+0x250>)
    21ea:	4798      	blx	r3
    21ec:	0003      	movs	r3, r0
    21ee:	001a      	movs	r2, r3
    21f0:	2301      	movs	r3, #1
    21f2:	4053      	eors	r3, r2
    21f4:	b2db      	uxtb	r3, r3
    21f6:	2b00      	cmp	r3, #0
    21f8:	d001      	beq.n	21fe <STACK_SIZE+0x1fe>
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    21fa:	2312      	movs	r3, #18
    21fc:	e057      	b.n	22ae <STACK_SIZE+0x2ae>
			}
			enum status_code retval;
			uint16_t received_data = 0;
    21fe:	2312      	movs	r3, #18
    2200:	18fb      	adds	r3, r7, r3
    2202:	2200      	movs	r2, #0
    2204:	801a      	strh	r2, [r3, #0]
			rx_length--;
    2206:	232a      	movs	r3, #42	; 0x2a
    2208:	18fb      	adds	r3, r7, r3
    220a:	881a      	ldrh	r2, [r3, #0]
    220c:	232a      	movs	r3, #42	; 0x2a
    220e:	18fb      	adds	r3, r7, r3
    2210:	3a01      	subs	r2, #1
    2212:	801a      	strh	r2, [r3, #0]

			retval = spi_read(module, &received_data);
    2214:	2316      	movs	r3, #22
    2216:	18fc      	adds	r4, r7, r3
    2218:	2312      	movs	r3, #18
    221a:	18fa      	adds	r2, r7, r3
    221c:	68fb      	ldr	r3, [r7, #12]
    221e:	0011      	movs	r1, r2
    2220:	0018      	movs	r0, r3
    2222:	4b0c      	ldr	r3, [pc, #48]	; (2254 <STACK_SIZE+0x254>)
    2224:	4798      	blx	r3
    2226:	0003      	movs	r3, r0
    2228:	7023      	strb	r3, [r4, #0]

			if (retval != STATUS_OK) {
    222a:	2316      	movs	r3, #22
    222c:	18fb      	adds	r3, r7, r3
    222e:	781b      	ldrb	r3, [r3, #0]
    2230:	2b00      	cmp	r3, #0
    2232:	d011      	beq.n	2258 <STACK_SIZE+0x258>
				/* Overflow, abort */
				return retval;
    2234:	2316      	movs	r3, #22
    2236:	18fb      	adds	r3, r7, r3
    2238:	781b      	ldrb	r3, [r3, #0]
    223a:	e038      	b.n	22ae <STACK_SIZE+0x2ae>
    223c:	0000139d 	.word	0x0000139d
    2240:	000014e5 	.word	0x000014e5
    2244:	000013c5 	.word	0x000013c5
    2248:	00002710 	.word	0x00002710
    224c:	00001415 	.word	0x00001415
    2250:	000013ed 	.word	0x000013ed
    2254:	0000145d 	.word	0x0000145d
			}
			/* Read value will be at least 8-bits long */
			rx_data[rx_pos++] = received_data;
    2258:	232c      	movs	r3, #44	; 0x2c
    225a:	18fb      	adds	r3, r7, r3
    225c:	881b      	ldrh	r3, [r3, #0]
    225e:	222c      	movs	r2, #44	; 0x2c
    2260:	18ba      	adds	r2, r7, r2
    2262:	1c59      	adds	r1, r3, #1
    2264:	8011      	strh	r1, [r2, #0]
    2266:	001a      	movs	r2, r3
    2268:	687b      	ldr	r3, [r7, #4]
    226a:	189b      	adds	r3, r3, r2
    226c:	2212      	movs	r2, #18
    226e:	18ba      	adds	r2, r7, r2
    2270:	8812      	ldrh	r2, [r2, #0]
    2272:	b2d2      	uxtb	r2, r2
    2274:	701a      	strb	r2, [r3, #0]

			/* If 9-bit data, write next received byte to the buffer */
			if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2276:	68fb      	ldr	r3, [r7, #12]
    2278:	799b      	ldrb	r3, [r3, #6]
    227a:	2b01      	cmp	r3, #1
    227c:	d110      	bne.n	22a0 <STACK_SIZE+0x2a0>
				rx_data[rx_pos++] = (received_data >> 8);
    227e:	232c      	movs	r3, #44	; 0x2c
    2280:	18fb      	adds	r3, r7, r3
    2282:	881b      	ldrh	r3, [r3, #0]
    2284:	222c      	movs	r2, #44	; 0x2c
    2286:	18ba      	adds	r2, r7, r2
    2288:	1c59      	adds	r1, r3, #1
    228a:	8011      	strh	r1, [r2, #0]
    228c:	001a      	movs	r2, r3
    228e:	687b      	ldr	r3, [r7, #4]
    2290:	189b      	adds	r3, r3, r2
    2292:	2212      	movs	r2, #18
    2294:	18ba      	adds	r2, r7, r2
    2296:	8812      	ldrh	r2, [r2, #0]
    2298:	0a12      	lsrs	r2, r2, #8
    229a:	b292      	uxth	r2, r2
    229c:	b2d2      	uxtb	r2, r2
    229e:	701a      	strb	r2, [r3, #0]
		while (rx_length) {
    22a0:	232a      	movs	r3, #42	; 0x2a
    22a2:	18fb      	adds	r3, r7, r3
    22a4:	881b      	ldrh	r3, [r3, #0]
    22a6:	2b00      	cmp	r3, #0
    22a8:	d000      	beq.n	22ac <STACK_SIZE+0x2ac>
    22aa:	e789      	b.n	21c0 <STACK_SIZE+0x1c0>
			}
		}
	}
#  endif
	return STATUS_OK;
    22ac:	2300      	movs	r3, #0
}
    22ae:	0018      	movs	r0, r3
    22b0:	46bd      	mov	sp, r7
    22b2:	b00d      	add	sp, #52	; 0x34
    22b4:	bd90      	pop	{r4, r7, pc}
    22b6:	46c0      	nop			; (mov r8, r8)

000022b8 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    22b8:	b580      	push	{r7, lr}
    22ba:	b084      	sub	sp, #16
    22bc:	af00      	add	r7, sp, #0
    22be:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    22c0:	687b      	ldr	r3, [r7, #4]
    22c2:	681b      	ldr	r3, [r3, #0]
    22c4:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    22c6:	687b      	ldr	r3, [r7, #4]
    22c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    22ca:	781b      	ldrb	r3, [r3, #0]
    22cc:	b2da      	uxtb	r2, r3
    22ce:	230e      	movs	r3, #14
    22d0:	18fb      	adds	r3, r7, r3
    22d2:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    22d4:	687b      	ldr	r3, [r7, #4]
    22d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    22d8:	1c5a      	adds	r2, r3, #1
    22da:	687b      	ldr	r3, [r7, #4]
    22dc:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    22de:	687b      	ldr	r3, [r7, #4]
    22e0:	799b      	ldrb	r3, [r3, #6]
    22e2:	2b01      	cmp	r3, #1
    22e4:	d113      	bne.n	230e <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    22e6:	687b      	ldr	r3, [r7, #4]
    22e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    22ea:	781b      	ldrb	r3, [r3, #0]
    22ec:	b2db      	uxtb	r3, r3
    22ee:	021b      	lsls	r3, r3, #8
    22f0:	b21a      	sxth	r2, r3
    22f2:	230e      	movs	r3, #14
    22f4:	18fb      	adds	r3, r7, r3
    22f6:	2100      	movs	r1, #0
    22f8:	5e5b      	ldrsh	r3, [r3, r1]
    22fa:	4313      	orrs	r3, r2
    22fc:	b21a      	sxth	r2, r3
    22fe:	230e      	movs	r3, #14
    2300:	18fb      	adds	r3, r7, r3
    2302:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    2304:	687b      	ldr	r3, [r7, #4]
    2306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2308:	1c5a      	adds	r2, r3, #1
    230a:	687b      	ldr	r3, [r7, #4]
    230c:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    230e:	230e      	movs	r3, #14
    2310:	18fb      	adds	r3, r7, r3
    2312:	881b      	ldrh	r3, [r3, #0]
    2314:	05db      	lsls	r3, r3, #23
    2316:	0dda      	lsrs	r2, r3, #23
    2318:	68bb      	ldr	r3, [r7, #8]
    231a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    231c:	687b      	ldr	r3, [r7, #4]
    231e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    2320:	b29b      	uxth	r3, r3
    2322:	3b01      	subs	r3, #1
    2324:	b29a      	uxth	r2, r3
    2326:	687b      	ldr	r3, [r7, #4]
    2328:	869a      	strh	r2, [r3, #52]	; 0x34
}
    232a:	46c0      	nop			; (mov r8, r8)
    232c:	46bd      	mov	sp, r7
    232e:	b004      	add	sp, #16
    2330:	bd80      	pop	{r7, pc}
	...

00002334 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    2334:	b580      	push	{r7, lr}
    2336:	b084      	sub	sp, #16
    2338:	af00      	add	r7, sp, #0
    233a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    233c:	687b      	ldr	r3, [r7, #4]
    233e:	681b      	ldr	r3, [r3, #0]
    2340:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    2342:	4b08      	ldr	r3, [pc, #32]	; (2364 <_spi_write_dummy+0x30>)
    2344:	881b      	ldrh	r3, [r3, #0]
    2346:	001a      	movs	r2, r3
    2348:	68fb      	ldr	r3, [r7, #12]
    234a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    234c:	687b      	ldr	r3, [r7, #4]
    234e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    2350:	b29b      	uxth	r3, r3
    2352:	3b01      	subs	r3, #1
    2354:	b29a      	uxth	r2, r3
    2356:	687b      	ldr	r3, [r7, #4]
    2358:	865a      	strh	r2, [r3, #50]	; 0x32
}
    235a:	46c0      	nop			; (mov r8, r8)
    235c:	46bd      	mov	sp, r7
    235e:	b004      	add	sp, #16
    2360:	bd80      	pop	{r7, pc}
    2362:	46c0      	nop			; (mov r8, r8)
    2364:	200000a8 	.word	0x200000a8

00002368 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    2368:	b580      	push	{r7, lr}
    236a:	b084      	sub	sp, #16
    236c:	af00      	add	r7, sp, #0
    236e:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2370:	687b      	ldr	r3, [r7, #4]
    2372:	681b      	ldr	r3, [r3, #0]
    2374:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    2376:	230a      	movs	r3, #10
    2378:	18fb      	adds	r3, r7, r3
    237a:	2200      	movs	r2, #0
    237c:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    237e:	68fb      	ldr	r3, [r7, #12]
    2380:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2382:	230a      	movs	r3, #10
    2384:	18fb      	adds	r3, r7, r3
    2386:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    2388:	687b      	ldr	r3, [r7, #4]
    238a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    238c:	b29b      	uxth	r3, r3
    238e:	3b01      	subs	r3, #1
    2390:	b29a      	uxth	r2, r3
    2392:	687b      	ldr	r3, [r7, #4]
    2394:	865a      	strh	r2, [r3, #50]	; 0x32
}
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	46bd      	mov	sp, r7
    239a:	b004      	add	sp, #16
    239c:	bd80      	pop	{r7, pc}

0000239e <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    239e:	b580      	push	{r7, lr}
    23a0:	b084      	sub	sp, #16
    23a2:	af00      	add	r7, sp, #0
    23a4:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    23a6:	687b      	ldr	r3, [r7, #4]
    23a8:	681b      	ldr	r3, [r3, #0]
    23aa:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    23ac:	68fb      	ldr	r3, [r7, #12]
    23ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    23b0:	b29a      	uxth	r2, r3
    23b2:	230a      	movs	r3, #10
    23b4:	18fb      	adds	r3, r7, r3
    23b6:	05d2      	lsls	r2, r2, #23
    23b8:	0dd2      	lsrs	r2, r2, #23
    23ba:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    23bc:	687b      	ldr	r3, [r7, #4]
    23be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    23c0:	220a      	movs	r2, #10
    23c2:	18ba      	adds	r2, r7, r2
    23c4:	8812      	ldrh	r2, [r2, #0]
    23c6:	b2d2      	uxtb	r2, r2
    23c8:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    23ca:	687b      	ldr	r3, [r7, #4]
    23cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    23ce:	1c5a      	adds	r2, r3, #1
    23d0:	687b      	ldr	r3, [r7, #4]
    23d2:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    23d4:	687b      	ldr	r3, [r7, #4]
    23d6:	799b      	ldrb	r3, [r3, #6]
    23d8:	2b01      	cmp	r3, #1
    23da:	d10d      	bne.n	23f8 <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    23dc:	687b      	ldr	r3, [r7, #4]
    23de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    23e0:	220a      	movs	r2, #10
    23e2:	18ba      	adds	r2, r7, r2
    23e4:	8812      	ldrh	r2, [r2, #0]
    23e6:	0a12      	lsrs	r2, r2, #8
    23e8:	b292      	uxth	r2, r2
    23ea:	b2d2      	uxtb	r2, r2
    23ec:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    23ee:	687b      	ldr	r3, [r7, #4]
    23f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    23f2:	1c5a      	adds	r2, r3, #1
    23f4:	687b      	ldr	r3, [r7, #4]
    23f6:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    23f8:	687b      	ldr	r3, [r7, #4]
    23fa:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    23fc:	b29b      	uxth	r3, r3
    23fe:	3b01      	subs	r3, #1
    2400:	b29a      	uxth	r2, r3
    2402:	687b      	ldr	r3, [r7, #4]
    2404:	861a      	strh	r2, [r3, #48]	; 0x30
}
    2406:	46c0      	nop			; (mov r8, r8)
    2408:	46bd      	mov	sp, r7
    240a:	b004      	add	sp, #16
    240c:	bd80      	pop	{r7, pc}
	...

00002410 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    2410:	b580      	push	{r7, lr}
    2412:	b086      	sub	sp, #24
    2414:	af00      	add	r7, sp, #0
    2416:	0002      	movs	r2, r0
    2418:	1dfb      	adds	r3, r7, #7
    241a:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    241c:	1dfb      	adds	r3, r7, #7
    241e:	781a      	ldrb	r2, [r3, #0]
	struct spi_module *module
    2420:	4bb9      	ldr	r3, [pc, #740]	; (2708 <_spi_interrupt_handler+0x2f8>)
    2422:	0092      	lsls	r2, r2, #2
    2424:	58d3      	ldr	r3, [r2, r3]
    2426:	617b      	str	r3, [r7, #20]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    2428:	697b      	ldr	r3, [r7, #20]
    242a:	681b      	ldr	r3, [r3, #0]
    242c:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    242e:	697b      	ldr	r3, [r7, #20]
    2430:	2237      	movs	r2, #55	; 0x37
    2432:	5c9a      	ldrb	r2, [r3, r2]
    2434:	697b      	ldr	r3, [r7, #20]
    2436:	2136      	movs	r1, #54	; 0x36
    2438:	5c59      	ldrb	r1, [r3, r1]
	uint8_t callback_mask =
    243a:	230f      	movs	r3, #15
    243c:	18fb      	adds	r3, r7, r3
    243e:	400a      	ands	r2, r1
    2440:	701a      	strb	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    2442:	693b      	ldr	r3, [r7, #16]
    2444:	7e1b      	ldrb	r3, [r3, #24]
    2446:	b2da      	uxtb	r2, r3
    2448:	230c      	movs	r3, #12
    244a:	18fb      	adds	r3, r7, r3
    244c:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    244e:	693b      	ldr	r3, [r7, #16]
    2450:	7d9b      	ldrb	r3, [r3, #22]
    2452:	b2db      	uxtb	r3, r3
    2454:	b29a      	uxth	r2, r3
    2456:	230c      	movs	r3, #12
    2458:	18fb      	adds	r3, r7, r3
    245a:	210c      	movs	r1, #12
    245c:	1879      	adds	r1, r7, r1
    245e:	8809      	ldrh	r1, [r1, #0]
    2460:	400a      	ands	r2, r1
    2462:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    2464:	230c      	movs	r3, #12
    2466:	18fb      	adds	r3, r7, r3
    2468:	881b      	ldrh	r3, [r3, #0]
    246a:	2201      	movs	r2, #1
    246c:	4013      	ands	r3, r2
    246e:	d041      	beq.n	24f4 <_spi_interrupt_handler+0xe4>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2470:	697b      	ldr	r3, [r7, #20]
    2472:	795b      	ldrb	r3, [r3, #5]
    2474:	2b01      	cmp	r3, #1
    2476:	d110      	bne.n	249a <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    2478:	697b      	ldr	r3, [r7, #20]
    247a:	7a5b      	ldrb	r3, [r3, #9]
    247c:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    247e:	2b00      	cmp	r3, #0
    2480:	d10b      	bne.n	249a <_spi_interrupt_handler+0x8a>
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    2482:	697b      	ldr	r3, [r7, #20]
    2484:	0018      	movs	r0, r3
    2486:	4ba1      	ldr	r3, [pc, #644]	; (270c <_spi_interrupt_handler+0x2fc>)
    2488:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    248a:	697b      	ldr	r3, [r7, #20]
    248c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    248e:	b29b      	uxth	r3, r3
    2490:	2b00      	cmp	r3, #0
    2492:	d102      	bne.n	249a <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    2494:	693b      	ldr	r3, [r7, #16]
    2496:	2201      	movs	r2, #1
    2498:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    249a:	697b      	ldr	r3, [r7, #20]
    249c:	795b      	ldrb	r3, [r3, #5]
		if (0
    249e:	2b01      	cmp	r3, #1
    24a0:	d104      	bne.n	24ac <_spi_interrupt_handler+0x9c>
			(module->dir != SPI_DIRECTION_READ))
    24a2:	697b      	ldr	r3, [r7, #20]
    24a4:	7a5b      	ldrb	r3, [r3, #9]
    24a6:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_MASTER) &&
    24a8:	2b00      	cmp	r3, #0
    24aa:	d108      	bne.n	24be <_spi_interrupt_handler+0xae>
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    24ac:	697b      	ldr	r3, [r7, #20]
    24ae:	795b      	ldrb	r3, [r3, #5]
    24b0:	2b00      	cmp	r3, #0
    24b2:	d11f      	bne.n	24f4 <_spi_interrupt_handler+0xe4>
			(module->dir != SPI_DIRECTION_READ))
    24b4:	697b      	ldr	r3, [r7, #20]
    24b6:	7a5b      	ldrb	r3, [r3, #9]
    24b8:	b2db      	uxtb	r3, r3
		|| ((module->mode == SPI_MODE_SLAVE) &&
    24ba:	2b00      	cmp	r3, #0
    24bc:	d01a      	beq.n	24f4 <_spi_interrupt_handler+0xe4>
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    24be:	697b      	ldr	r3, [r7, #20]
    24c0:	0018      	movs	r0, r3
    24c2:	4b93      	ldr	r3, [pc, #588]	; (2710 <_spi_interrupt_handler+0x300>)
    24c4:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    24c6:	697b      	ldr	r3, [r7, #20]
    24c8:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    24ca:	b29b      	uxth	r3, r3
    24cc:	2b00      	cmp	r3, #0
    24ce:	d111      	bne.n	24f4 <_spi_interrupt_handler+0xe4>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    24d0:	693b      	ldr	r3, [r7, #16]
    24d2:	2201      	movs	r2, #1
    24d4:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    24d6:	697b      	ldr	r3, [r7, #20]
    24d8:	7a5b      	ldrb	r3, [r3, #9]
    24da:	b2db      	uxtb	r3, r3
    24dc:	2b01      	cmp	r3, #1
    24de:	d109      	bne.n	24f4 <_spi_interrupt_handler+0xe4>
						!(module->receiver_enabled)) {
    24e0:	697b      	ldr	r3, [r7, #20]
    24e2:	79db      	ldrb	r3, [r3, #7]
    24e4:	2201      	movs	r2, #1
    24e6:	4053      	eors	r3, r2
    24e8:	b2db      	uxtb	r3, r3
				if (module->dir == SPI_DIRECTION_WRITE &&
    24ea:	2b00      	cmp	r3, #0
    24ec:	d002      	beq.n	24f4 <_spi_interrupt_handler+0xe4>
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    24ee:	693b      	ldr	r3, [r7, #16]
    24f0:	2202      	movs	r2, #2
    24f2:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    24f4:	230c      	movs	r3, #12
    24f6:	18fb      	adds	r3, r7, r3
    24f8:	881b      	ldrh	r3, [r3, #0]
    24fa:	2204      	movs	r2, #4
    24fc:	4013      	ands	r3, r2
    24fe:	d100      	bne.n	2502 <_spi_interrupt_handler+0xf2>
    2500:	e07e      	b.n	2600 <_spi_interrupt_handler+0x1f0>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2502:	693b      	ldr	r3, [r7, #16]
    2504:	8b5b      	ldrh	r3, [r3, #26]
    2506:	b29b      	uxth	r3, r3
    2508:	001a      	movs	r2, r3
    250a:	2304      	movs	r3, #4
    250c:	4013      	ands	r3, r2
    250e:	d022      	beq.n	2556 <_spi_interrupt_handler+0x146>
			if (module->dir != SPI_DIRECTION_WRITE) {
    2510:	697b      	ldr	r3, [r7, #20]
    2512:	7a5b      	ldrb	r3, [r3, #9]
    2514:	b2db      	uxtb	r3, r3
    2516:	2b01      	cmp	r3, #1
    2518:	d014      	beq.n	2544 <_spi_interrupt_handler+0x134>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    251a:	697b      	ldr	r3, [r7, #20]
    251c:	2238      	movs	r2, #56	; 0x38
    251e:	211e      	movs	r1, #30
    2520:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    2522:	697b      	ldr	r3, [r7, #20]
    2524:	2203      	movs	r2, #3
    2526:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    2528:	693b      	ldr	r3, [r7, #16]
    252a:	2205      	movs	r2, #5
    252c:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    252e:	230f      	movs	r3, #15
    2530:	18fb      	adds	r3, r7, r3
    2532:	781b      	ldrb	r3, [r3, #0]
    2534:	2208      	movs	r2, #8
    2536:	4013      	ands	r3, r2
    2538:	d004      	beq.n	2544 <_spi_interrupt_handler+0x134>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    253a:	697b      	ldr	r3, [r7, #20]
    253c:	699b      	ldr	r3, [r3, #24]
    253e:	697a      	ldr	r2, [r7, #20]
    2540:	0010      	movs	r0, r2
    2542:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    2544:	693b      	ldr	r3, [r7, #16]
    2546:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2548:	230a      	movs	r3, #10
    254a:	18fb      	adds	r3, r7, r3
    254c:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    254e:	693b      	ldr	r3, [r7, #16]
    2550:	2204      	movs	r2, #4
    2552:	835a      	strh	r2, [r3, #26]
    2554:	e054      	b.n	2600 <_spi_interrupt_handler+0x1f0>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    2556:	697b      	ldr	r3, [r7, #20]
    2558:	7a5b      	ldrb	r3, [r3, #9]
    255a:	b2db      	uxtb	r3, r3
    255c:	2b01      	cmp	r3, #1
    255e:	d11e      	bne.n	259e <_spi_interrupt_handler+0x18e>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    2560:	697b      	ldr	r3, [r7, #20]
    2562:	0018      	movs	r0, r3
    2564:	4b6b      	ldr	r3, [pc, #428]	; (2714 <_spi_interrupt_handler+0x304>)
    2566:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    2568:	697b      	ldr	r3, [r7, #20]
    256a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    256c:	b29b      	uxth	r3, r3
    256e:	2b00      	cmp	r3, #0
    2570:	d146      	bne.n	2600 <_spi_interrupt_handler+0x1f0>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    2572:	693b      	ldr	r3, [r7, #16]
    2574:	2204      	movs	r2, #4
    2576:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    2578:	697b      	ldr	r3, [r7, #20]
    257a:	2238      	movs	r2, #56	; 0x38
    257c:	2100      	movs	r1, #0
    257e:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    2580:	697b      	ldr	r3, [r7, #20]
    2582:	2203      	movs	r2, #3
    2584:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    2586:	230f      	movs	r3, #15
    2588:	18fb      	adds	r3, r7, r3
    258a:	781b      	ldrb	r3, [r3, #0]
    258c:	2201      	movs	r2, #1
    258e:	4013      	ands	r3, r2
    2590:	d036      	beq.n	2600 <_spi_interrupt_handler+0x1f0>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    2592:	697b      	ldr	r3, [r7, #20]
    2594:	68db      	ldr	r3, [r3, #12]
    2596:	697a      	ldr	r2, [r7, #20]
    2598:	0010      	movs	r0, r2
    259a:	4798      	blx	r3
    259c:	e030      	b.n	2600 <_spi_interrupt_handler+0x1f0>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    259e:	697b      	ldr	r3, [r7, #20]
    25a0:	0018      	movs	r0, r3
    25a2:	4b5d      	ldr	r3, [pc, #372]	; (2718 <_spi_interrupt_handler+0x308>)
    25a4:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    25a6:	697b      	ldr	r3, [r7, #20]
    25a8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    25aa:	b29b      	uxth	r3, r3
    25ac:	2b00      	cmp	r3, #0
    25ae:	d127      	bne.n	2600 <_spi_interrupt_handler+0x1f0>
					module->status = STATUS_OK;
    25b0:	697b      	ldr	r3, [r7, #20]
    25b2:	2238      	movs	r2, #56	; 0x38
    25b4:	2100      	movs	r1, #0
    25b6:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    25b8:	693b      	ldr	r3, [r7, #16]
    25ba:	2204      	movs	r2, #4
    25bc:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    25be:	697b      	ldr	r3, [r7, #20]
    25c0:	7a5b      	ldrb	r3, [r3, #9]
    25c2:	b2db      	uxtb	r3, r3
    25c4:	2b02      	cmp	r3, #2
    25c6:	d10b      	bne.n	25e0 <_spi_interrupt_handler+0x1d0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    25c8:	230f      	movs	r3, #15
    25ca:	18fb      	adds	r3, r7, r3
    25cc:	781b      	ldrb	r3, [r3, #0]
    25ce:	2204      	movs	r2, #4
    25d0:	4013      	ands	r3, r2
    25d2:	d015      	beq.n	2600 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    25d4:	697b      	ldr	r3, [r7, #20]
    25d6:	695b      	ldr	r3, [r3, #20]
    25d8:	697a      	ldr	r2, [r7, #20]
    25da:	0010      	movs	r0, r2
    25dc:	4798      	blx	r3
    25de:	e00f      	b.n	2600 <_spi_interrupt_handler+0x1f0>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    25e0:	697b      	ldr	r3, [r7, #20]
    25e2:	7a5b      	ldrb	r3, [r3, #9]
    25e4:	b2db      	uxtb	r3, r3
    25e6:	2b00      	cmp	r3, #0
    25e8:	d10a      	bne.n	2600 <_spi_interrupt_handler+0x1f0>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    25ea:	230f      	movs	r3, #15
    25ec:	18fb      	adds	r3, r7, r3
    25ee:	781b      	ldrb	r3, [r3, #0]
    25f0:	2202      	movs	r2, #2
    25f2:	4013      	ands	r3, r2
    25f4:	d004      	beq.n	2600 <_spi_interrupt_handler+0x1f0>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    25f6:	697b      	ldr	r3, [r7, #20]
    25f8:	691b      	ldr	r3, [r3, #16]
    25fa:	697a      	ldr	r2, [r7, #20]
    25fc:	0010      	movs	r0, r2
    25fe:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    2600:	230c      	movs	r3, #12
    2602:	18fb      	adds	r3, r7, r3
    2604:	881b      	ldrh	r3, [r3, #0]
    2606:	2202      	movs	r2, #2
    2608:	4013      	ands	r3, r2
    260a:	d046      	beq.n	269a <_spi_interrupt_handler+0x28a>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    260c:	697b      	ldr	r3, [r7, #20]
    260e:	795b      	ldrb	r3, [r3, #5]
    2610:	2b00      	cmp	r3, #0
    2612:	d11d      	bne.n	2650 <_spi_interrupt_handler+0x240>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    2614:	693b      	ldr	r3, [r7, #16]
    2616:	2207      	movs	r2, #7
    2618:	751a      	strb	r2, [r3, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    261a:	693b      	ldr	r3, [r7, #16]
    261c:	2202      	movs	r2, #2
    261e:	761a      	strb	r2, [r3, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    2620:	697b      	ldr	r3, [r7, #20]
    2622:	2203      	movs	r2, #3
    2624:	725a      	strb	r2, [r3, #9]
			module->remaining_tx_buffer_length = 0;
    2626:	697b      	ldr	r3, [r7, #20]
    2628:	2200      	movs	r2, #0
    262a:	869a      	strh	r2, [r3, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    262c:	697b      	ldr	r3, [r7, #20]
    262e:	2200      	movs	r2, #0
    2630:	861a      	strh	r2, [r3, #48]	; 0x30
			module->status = STATUS_OK;
    2632:	697b      	ldr	r3, [r7, #20]
    2634:	2238      	movs	r2, #56	; 0x38
    2636:	2100      	movs	r1, #0
    2638:	5499      	strb	r1, [r3, r2]

			if (callback_mask &
    263a:	230f      	movs	r3, #15
    263c:	18fb      	adds	r3, r7, r3
    263e:	781b      	ldrb	r3, [r3, #0]
    2640:	2210      	movs	r2, #16
    2642:	4013      	ands	r3, r2
    2644:	d004      	beq.n	2650 <_spi_interrupt_handler+0x240>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
    2646:	697b      	ldr	r3, [r7, #20]
    2648:	69db      	ldr	r3, [r3, #28]
    264a:	697a      	ldr	r2, [r7, #20]
    264c:	0010      	movs	r0, r2
    264e:	4798      	blx	r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    2650:	697b      	ldr	r3, [r7, #20]
    2652:	795b      	ldrb	r3, [r3, #5]
    2654:	2b01      	cmp	r3, #1
    2656:	d120      	bne.n	269a <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2658:	697b      	ldr	r3, [r7, #20]
    265a:	7a5b      	ldrb	r3, [r3, #9]
    265c:	b2db      	uxtb	r3, r3
		if ((module->mode == SPI_MODE_MASTER) &&
    265e:	2b01      	cmp	r3, #1
    2660:	d11b      	bne.n	269a <_spi_interrupt_handler+0x28a>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    2662:	697b      	ldr	r3, [r7, #20]
    2664:	79db      	ldrb	r3, [r3, #7]
    2666:	2201      	movs	r2, #1
    2668:	4053      	eors	r3, r2
    266a:	b2db      	uxtb	r3, r3
    266c:	2b00      	cmp	r3, #0
    266e:	d014      	beq.n	269a <_spi_interrupt_handler+0x28a>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    2670:	693b      	ldr	r3, [r7, #16]
    2672:	2202      	movs	r2, #2
    2674:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    2676:	697b      	ldr	r3, [r7, #20]
    2678:	2203      	movs	r2, #3
    267a:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    267c:	697b      	ldr	r3, [r7, #20]
    267e:	2238      	movs	r2, #56	; 0x38
    2680:	2100      	movs	r1, #0
    2682:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    2684:	230f      	movs	r3, #15
    2686:	18fb      	adds	r3, r7, r3
    2688:	781b      	ldrb	r3, [r3, #0]
    268a:	2201      	movs	r2, #1
    268c:	4013      	ands	r3, r2
    268e:	d004      	beq.n	269a <_spi_interrupt_handler+0x28a>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    2690:	697b      	ldr	r3, [r7, #20]
    2692:	68db      	ldr	r3, [r3, #12]
    2694:	697a      	ldr	r2, [r7, #20]
    2696:	0010      	movs	r0, r2
    2698:	4798      	blx	r3
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    269a:	230c      	movs	r3, #12
    269c:	18fb      	adds	r3, r7, r3
    269e:	881b      	ldrh	r3, [r3, #0]
    26a0:	2208      	movs	r2, #8
    26a2:	4013      	ands	r3, r2
    26a4:	d014      	beq.n	26d0 <_spi_interrupt_handler+0x2c0>
			if (module->mode == SPI_MODE_SLAVE) {
    26a6:	697b      	ldr	r3, [r7, #20]
    26a8:	795b      	ldrb	r3, [r3, #5]
    26aa:	2b00      	cmp	r3, #0
    26ac:	d110      	bne.n	26d0 <_spi_interrupt_handler+0x2c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    26ae:	693b      	ldr	r3, [r7, #16]
    26b0:	2208      	movs	r2, #8
    26b2:	751a      	strb	r2, [r3, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    26b4:	693b      	ldr	r3, [r7, #16]
    26b6:	2208      	movs	r2, #8
    26b8:	761a      	strb	r2, [r3, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    26ba:	230f      	movs	r3, #15
    26bc:	18fb      	adds	r3, r7, r3
    26be:	781b      	ldrb	r3, [r3, #0]
    26c0:	2220      	movs	r2, #32
    26c2:	4013      	ands	r3, r2
    26c4:	d004      	beq.n	26d0 <_spi_interrupt_handler+0x2c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    26c6:	697b      	ldr	r3, [r7, #20]
    26c8:	6a1b      	ldr	r3, [r3, #32]
    26ca:	697a      	ldr	r2, [r7, #20]
    26cc:	0010      	movs	r0, r2
    26ce:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    26d0:	230c      	movs	r3, #12
    26d2:	18fb      	adds	r3, r7, r3
    26d4:	881b      	ldrh	r3, [r3, #0]
    26d6:	2280      	movs	r2, #128	; 0x80
    26d8:	4013      	ands	r3, r2
    26da:	d010      	beq.n	26fe <_spi_interrupt_handler+0x2ee>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    26dc:	693b      	ldr	r3, [r7, #16]
    26de:	2280      	movs	r2, #128	; 0x80
    26e0:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    26e2:	693b      	ldr	r3, [r7, #16]
    26e4:	2280      	movs	r2, #128	; 0x80
    26e6:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    26e8:	230f      	movs	r3, #15
    26ea:	18fb      	adds	r3, r7, r3
    26ec:	781b      	ldrb	r3, [r3, #0]
    26ee:	2240      	movs	r2, #64	; 0x40
    26f0:	4013      	ands	r3, r2
    26f2:	d004      	beq.n	26fe <_spi_interrupt_handler+0x2ee>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    26f4:	697b      	ldr	r3, [r7, #20]
    26f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    26f8:	697a      	ldr	r2, [r7, #20]
    26fa:	0010      	movs	r0, r2
    26fc:	4798      	blx	r3
		}
	}
#  endif
}
    26fe:	46c0      	nop			; (mov r8, r8)
    2700:	46bd      	mov	sp, r7
    2702:	b006      	add	sp, #24
    2704:	bd80      	pop	{r7, pc}
    2706:	46c0      	nop			; (mov r8, r8)
    2708:	200000ac 	.word	0x200000ac
    270c:	00002335 	.word	0x00002335
    2710:	000022b9 	.word	0x000022b9
    2714:	00002369 	.word	0x00002369
    2718:	0000239f 	.word	0x0000239f

0000271c <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    271c:	b580      	push	{r7, lr}
    271e:	b082      	sub	sp, #8
    2720:	af00      	add	r7, sp, #0
    2722:	0002      	movs	r2, r0
    2724:	1dfb      	adds	r3, r7, #7
    2726:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    2728:	46c0      	nop			; (mov r8, r8)
    272a:	46bd      	mov	sp, r7
    272c:	b002      	add	sp, #8
    272e:	bd80      	pop	{r7, pc}

00002730 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    2730:	b580      	push	{r7, lr}
    2732:	b084      	sub	sp, #16
    2734:	af00      	add	r7, sp, #0
    2736:	0002      	movs	r2, r0
    2738:	6039      	str	r1, [r7, #0]
    273a:	1dfb      	adds	r3, r7, #7
    273c:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    273e:	4b13      	ldr	r3, [pc, #76]	; (278c <_sercom_set_handler+0x5c>)
    2740:	781b      	ldrb	r3, [r3, #0]
    2742:	2201      	movs	r2, #1
    2744:	4053      	eors	r3, r2
    2746:	b2db      	uxtb	r3, r3
    2748:	2b00      	cmp	r3, #0
    274a:	d015      	beq.n	2778 <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    274c:	2300      	movs	r3, #0
    274e:	60fb      	str	r3, [r7, #12]
    2750:	e00c      	b.n	276c <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    2752:	4b0f      	ldr	r3, [pc, #60]	; (2790 <_sercom_set_handler+0x60>)
    2754:	68fa      	ldr	r2, [r7, #12]
    2756:	0092      	lsls	r2, r2, #2
    2758:	490e      	ldr	r1, [pc, #56]	; (2794 <_sercom_set_handler+0x64>)
    275a:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    275c:	4b0e      	ldr	r3, [pc, #56]	; (2798 <_sercom_set_handler+0x68>)
    275e:	68fa      	ldr	r2, [r7, #12]
    2760:	0092      	lsls	r2, r2, #2
    2762:	2100      	movs	r1, #0
    2764:	50d1      	str	r1, [r2, r3]
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    2766:	68fb      	ldr	r3, [r7, #12]
    2768:	3301      	adds	r3, #1
    276a:	60fb      	str	r3, [r7, #12]
    276c:	68fb      	ldr	r3, [r7, #12]
    276e:	2b05      	cmp	r3, #5
    2770:	d9ef      	bls.n	2752 <_sercom_set_handler+0x22>
		}

		_handler_table_initialized = true;
    2772:	4b06      	ldr	r3, [pc, #24]	; (278c <_sercom_set_handler+0x5c>)
    2774:	2201      	movs	r2, #1
    2776:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    2778:	1dfb      	adds	r3, r7, #7
    277a:	781a      	ldrb	r2, [r3, #0]
    277c:	4b04      	ldr	r3, [pc, #16]	; (2790 <_sercom_set_handler+0x60>)
    277e:	0092      	lsls	r2, r2, #2
    2780:	6839      	ldr	r1, [r7, #0]
    2782:	50d1      	str	r1, [r2, r3]
}
    2784:	46c0      	nop			; (mov r8, r8)
    2786:	46bd      	mov	sp, r7
    2788:	b004      	add	sp, #16
    278a:	bd80      	pop	{r7, pc}
    278c:	2000002e 	.word	0x2000002e
    2790:	20000030 	.word	0x20000030
    2794:	0000271d 	.word	0x0000271d
    2798:	200000ac 	.word	0x200000ac

0000279c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    279c:	b590      	push	{r4, r7, lr}
    279e:	b085      	sub	sp, #20
    27a0:	af00      	add	r7, sp, #0
    27a2:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    27a4:	2308      	movs	r3, #8
    27a6:	18fb      	adds	r3, r7, r3
    27a8:	4a0b      	ldr	r2, [pc, #44]	; (27d8 <_sercom_get_interrupt_vector+0x3c>)
    27aa:	6811      	ldr	r1, [r2, #0]
    27ac:	6019      	str	r1, [r3, #0]
    27ae:	8892      	ldrh	r2, [r2, #4]
    27b0:	809a      	strh	r2, [r3, #4]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    27b2:	230f      	movs	r3, #15
    27b4:	18fc      	adds	r4, r7, r3
    27b6:	687b      	ldr	r3, [r7, #4]
    27b8:	0018      	movs	r0, r3
    27ba:	4b08      	ldr	r3, [pc, #32]	; (27dc <_sercom_get_interrupt_vector+0x40>)
    27bc:	4798      	blx	r3
    27be:	0003      	movs	r3, r0
    27c0:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    27c2:	230f      	movs	r3, #15
    27c4:	18fb      	adds	r3, r7, r3
    27c6:	781b      	ldrb	r3, [r3, #0]
    27c8:	2208      	movs	r2, #8
    27ca:	18ba      	adds	r2, r7, r2
    27cc:	5cd3      	ldrb	r3, [r2, r3]
    27ce:	b25b      	sxtb	r3, r3
}
    27d0:	0018      	movs	r0, r3
    27d2:	46bd      	mov	sp, r7
    27d4:	b005      	add	sp, #20
    27d6:	bd90      	pop	{r4, r7, pc}
    27d8:	000039a4 	.word	0x000039a4
    27dc:	000011b9 	.word	0x000011b9

000027e0 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    27e0:	b580      	push	{r7, lr}
    27e2:	af00      	add	r7, sp, #0
    27e4:	4b03      	ldr	r3, [pc, #12]	; (27f4 <SERCOM0_Handler+0x14>)
    27e6:	681b      	ldr	r3, [r3, #0]
    27e8:	2000      	movs	r0, #0
    27ea:	4798      	blx	r3
    27ec:	46c0      	nop			; (mov r8, r8)
    27ee:	46bd      	mov	sp, r7
    27f0:	bd80      	pop	{r7, pc}
    27f2:	46c0      	nop			; (mov r8, r8)
    27f4:	20000030 	.word	0x20000030

000027f8 <SERCOM1_Handler>:
    27f8:	b580      	push	{r7, lr}
    27fa:	af00      	add	r7, sp, #0
    27fc:	4b03      	ldr	r3, [pc, #12]	; (280c <SERCOM1_Handler+0x14>)
    27fe:	685b      	ldr	r3, [r3, #4]
    2800:	2001      	movs	r0, #1
    2802:	4798      	blx	r3
    2804:	46c0      	nop			; (mov r8, r8)
    2806:	46bd      	mov	sp, r7
    2808:	bd80      	pop	{r7, pc}
    280a:	46c0      	nop			; (mov r8, r8)
    280c:	20000030 	.word	0x20000030

00002810 <SERCOM2_Handler>:
    2810:	b580      	push	{r7, lr}
    2812:	af00      	add	r7, sp, #0
    2814:	4b03      	ldr	r3, [pc, #12]	; (2824 <SERCOM2_Handler+0x14>)
    2816:	689b      	ldr	r3, [r3, #8]
    2818:	2002      	movs	r0, #2
    281a:	4798      	blx	r3
    281c:	46c0      	nop			; (mov r8, r8)
    281e:	46bd      	mov	sp, r7
    2820:	bd80      	pop	{r7, pc}
    2822:	46c0      	nop			; (mov r8, r8)
    2824:	20000030 	.word	0x20000030

00002828 <SERCOM3_Handler>:
    2828:	b580      	push	{r7, lr}
    282a:	af00      	add	r7, sp, #0
    282c:	4b03      	ldr	r3, [pc, #12]	; (283c <SERCOM3_Handler+0x14>)
    282e:	68db      	ldr	r3, [r3, #12]
    2830:	2003      	movs	r0, #3
    2832:	4798      	blx	r3
    2834:	46c0      	nop			; (mov r8, r8)
    2836:	46bd      	mov	sp, r7
    2838:	bd80      	pop	{r7, pc}
    283a:	46c0      	nop			; (mov r8, r8)
    283c:	20000030 	.word	0x20000030

00002840 <SERCOM4_Handler>:
    2840:	b580      	push	{r7, lr}
    2842:	af00      	add	r7, sp, #0
    2844:	4b03      	ldr	r3, [pc, #12]	; (2854 <SERCOM4_Handler+0x14>)
    2846:	691b      	ldr	r3, [r3, #16]
    2848:	2004      	movs	r0, #4
    284a:	4798      	blx	r3
    284c:	46c0      	nop			; (mov r8, r8)
    284e:	46bd      	mov	sp, r7
    2850:	bd80      	pop	{r7, pc}
    2852:	46c0      	nop			; (mov r8, r8)
    2854:	20000030 	.word	0x20000030

00002858 <SERCOM5_Handler>:
    2858:	b580      	push	{r7, lr}
    285a:	af00      	add	r7, sp, #0
    285c:	4b03      	ldr	r3, [pc, #12]	; (286c <SERCOM5_Handler+0x14>)
    285e:	695b      	ldr	r3, [r3, #20]
    2860:	2005      	movs	r0, #5
    2862:	4798      	blx	r3
    2864:	46c0      	nop			; (mov r8, r8)
    2866:	46bd      	mov	sp, r7
    2868:	bd80      	pop	{r7, pc}
    286a:	46c0      	nop			; (mov r8, r8)
    286c:	20000030 	.word	0x20000030

00002870 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2870:	b580      	push	{r7, lr}
    2872:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2874:	46c0      	nop			; (mov r8, r8)
    2876:	46bd      	mov	sp, r7
    2878:	bd80      	pop	{r7, pc}
	...

0000287c <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    287c:	b580      	push	{r7, lr}
    287e:	b082      	sub	sp, #8
    2880:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    2882:	4b10      	ldr	r3, [pc, #64]	; (28c4 <cpu_irq_enter_critical+0x48>)
    2884:	681b      	ldr	r3, [r3, #0]
    2886:	2b00      	cmp	r3, #0
    2888:	d112      	bne.n	28b0 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    288a:	f3ef 8310 	mrs	r3, PRIMASK
    288e:	607b      	str	r3, [r7, #4]
  return(result);
    2890:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    2892:	2b00      	cmp	r3, #0
    2894:	d109      	bne.n	28aa <cpu_irq_enter_critical+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
    2896:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    2898:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    289c:	4b0a      	ldr	r3, [pc, #40]	; (28c8 <cpu_irq_enter_critical+0x4c>)
    289e:	2200      	movs	r2, #0
    28a0:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    28a2:	4b0a      	ldr	r3, [pc, #40]	; (28cc <cpu_irq_enter_critical+0x50>)
    28a4:	2201      	movs	r2, #1
    28a6:	701a      	strb	r2, [r3, #0]
    28a8:	e002      	b.n	28b0 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    28aa:	4b08      	ldr	r3, [pc, #32]	; (28cc <cpu_irq_enter_critical+0x50>)
    28ac:	2200      	movs	r2, #0
    28ae:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    28b0:	4b04      	ldr	r3, [pc, #16]	; (28c4 <cpu_irq_enter_critical+0x48>)
    28b2:	681b      	ldr	r3, [r3, #0]
    28b4:	1c5a      	adds	r2, r3, #1
    28b6:	4b03      	ldr	r3, [pc, #12]	; (28c4 <cpu_irq_enter_critical+0x48>)
    28b8:	601a      	str	r2, [r3, #0]
}
    28ba:	46c0      	nop			; (mov r8, r8)
    28bc:	46bd      	mov	sp, r7
    28be:	b002      	add	sp, #8
    28c0:	bd80      	pop	{r7, pc}
    28c2:	46c0      	nop			; (mov r8, r8)
    28c4:	20000048 	.word	0x20000048
    28c8:	20000008 	.word	0x20000008
    28cc:	2000004c 	.word	0x2000004c

000028d0 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    28d0:	b580      	push	{r7, lr}
    28d2:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    28d4:	4b0b      	ldr	r3, [pc, #44]	; (2904 <cpu_irq_leave_critical+0x34>)
    28d6:	681b      	ldr	r3, [r3, #0]
    28d8:	1e5a      	subs	r2, r3, #1
    28da:	4b0a      	ldr	r3, [pc, #40]	; (2904 <cpu_irq_leave_critical+0x34>)
    28dc:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    28de:	4b09      	ldr	r3, [pc, #36]	; (2904 <cpu_irq_leave_critical+0x34>)
    28e0:	681b      	ldr	r3, [r3, #0]
    28e2:	2b00      	cmp	r3, #0
    28e4:	d10a      	bne.n	28fc <cpu_irq_leave_critical+0x2c>
    28e6:	4b08      	ldr	r3, [pc, #32]	; (2908 <cpu_irq_leave_critical+0x38>)
    28e8:	781b      	ldrb	r3, [r3, #0]
    28ea:	b2db      	uxtb	r3, r3
    28ec:	2b00      	cmp	r3, #0
    28ee:	d005      	beq.n	28fc <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    28f0:	4b06      	ldr	r3, [pc, #24]	; (290c <cpu_irq_leave_critical+0x3c>)
    28f2:	2201      	movs	r2, #1
    28f4:	701a      	strb	r2, [r3, #0]
    28f6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    28fa:	b662      	cpsie	i
	}
}
    28fc:	46c0      	nop			; (mov r8, r8)
    28fe:	46bd      	mov	sp, r7
    2900:	bd80      	pop	{r7, pc}
    2902:	46c0      	nop			; (mov r8, r8)
    2904:	20000048 	.word	0x20000048
    2908:	2000004c 	.word	0x2000004c
    290c:	20000008 	.word	0x20000008

00002910 <system_gclk_gen_get_config_defaults>:
{
    2910:	b580      	push	{r7, lr}
    2912:	b082      	sub	sp, #8
    2914:	af00      	add	r7, sp, #0
    2916:	6078      	str	r0, [r7, #4]
	config->division_factor    = 1;
    2918:	687b      	ldr	r3, [r7, #4]
    291a:	2201      	movs	r2, #1
    291c:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    291e:	687b      	ldr	r3, [r7, #4]
    2920:	2200      	movs	r2, #0
    2922:	705a      	strb	r2, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2924:	687b      	ldr	r3, [r7, #4]
    2926:	2206      	movs	r2, #6
    2928:	701a      	strb	r2, [r3, #0]
	config->run_in_standby     = false;
    292a:	687b      	ldr	r3, [r7, #4]
    292c:	2200      	movs	r2, #0
    292e:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    2930:	687b      	ldr	r3, [r7, #4]
    2932:	2200      	movs	r2, #0
    2934:	725a      	strb	r2, [r3, #9]
}
    2936:	46c0      	nop			; (mov r8, r8)
    2938:	46bd      	mov	sp, r7
    293a:	b002      	add	sp, #8
    293c:	bd80      	pop	{r7, pc}

0000293e <system_clock_source_osc8m_get_config_defaults>:
{
    293e:	b580      	push	{r7, lr}
    2940:	b082      	sub	sp, #8
    2942:	af00      	add	r7, sp, #0
    2944:	6078      	str	r0, [r7, #4]
	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    2946:	687b      	ldr	r3, [r7, #4]
    2948:	2203      	movs	r2, #3
    294a:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    294c:	687b      	ldr	r3, [r7, #4]
    294e:	2200      	movs	r2, #0
    2950:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    2952:	687b      	ldr	r3, [r7, #4]
    2954:	2201      	movs	r2, #1
    2956:	709a      	strb	r2, [r3, #2]
}
    2958:	46c0      	nop			; (mov r8, r8)
    295a:	46bd      	mov	sp, r7
    295c:	b002      	add	sp, #8
    295e:	bd80      	pop	{r7, pc}

00002960 <system_cpu_clock_set_divider>:
{
    2960:	b580      	push	{r7, lr}
    2962:	b082      	sub	sp, #8
    2964:	af00      	add	r7, sp, #0
    2966:	0002      	movs	r2, r0
    2968:	1dfb      	adds	r3, r7, #7
    296a:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    296c:	4a03      	ldr	r2, [pc, #12]	; (297c <system_cpu_clock_set_divider+0x1c>)
    296e:	1dfb      	adds	r3, r7, #7
    2970:	781b      	ldrb	r3, [r3, #0]
    2972:	7213      	strb	r3, [r2, #8]
}
    2974:	46c0      	nop			; (mov r8, r8)
    2976:	46bd      	mov	sp, r7
    2978:	b002      	add	sp, #8
    297a:	bd80      	pop	{r7, pc}
    297c:	40000400 	.word	0x40000400

00002980 <system_apb_clock_set_divider>:
{
    2980:	b580      	push	{r7, lr}
    2982:	b082      	sub	sp, #8
    2984:	af00      	add	r7, sp, #0
    2986:	0002      	movs	r2, r0
    2988:	1dfb      	adds	r3, r7, #7
    298a:	701a      	strb	r2, [r3, #0]
    298c:	1dbb      	adds	r3, r7, #6
    298e:	1c0a      	adds	r2, r1, #0
    2990:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2992:	1dfb      	adds	r3, r7, #7
    2994:	781b      	ldrb	r3, [r3, #0]
    2996:	2b01      	cmp	r3, #1
    2998:	d008      	beq.n	29ac <system_apb_clock_set_divider+0x2c>
    299a:	2b02      	cmp	r3, #2
    299c:	d00b      	beq.n	29b6 <system_apb_clock_set_divider+0x36>
    299e:	2b00      	cmp	r3, #0
    29a0:	d10e      	bne.n	29c0 <system_apb_clock_set_divider+0x40>
			PM->APBASEL.reg = (uint32_t)divider;
    29a2:	4a0b      	ldr	r2, [pc, #44]	; (29d0 <system_apb_clock_set_divider+0x50>)
    29a4:	1dbb      	adds	r3, r7, #6
    29a6:	781b      	ldrb	r3, [r3, #0]
    29a8:	7253      	strb	r3, [r2, #9]
			break;
    29aa:	e00b      	b.n	29c4 <system_apb_clock_set_divider+0x44>
			PM->APBBSEL.reg = (uint32_t)divider;
    29ac:	4a08      	ldr	r2, [pc, #32]	; (29d0 <system_apb_clock_set_divider+0x50>)
    29ae:	1dbb      	adds	r3, r7, #6
    29b0:	781b      	ldrb	r3, [r3, #0]
    29b2:	7293      	strb	r3, [r2, #10]
			break;
    29b4:	e006      	b.n	29c4 <system_apb_clock_set_divider+0x44>
			PM->APBCSEL.reg = (uint32_t)divider;
    29b6:	4a06      	ldr	r2, [pc, #24]	; (29d0 <system_apb_clock_set_divider+0x50>)
    29b8:	1dbb      	adds	r3, r7, #6
    29ba:	781b      	ldrb	r3, [r3, #0]
    29bc:	72d3      	strb	r3, [r2, #11]
			break;
    29be:	e001      	b.n	29c4 <system_apb_clock_set_divider+0x44>
			return STATUS_ERR_INVALID_ARG;
    29c0:	2317      	movs	r3, #23
    29c2:	e000      	b.n	29c6 <system_apb_clock_set_divider+0x46>
	return STATUS_OK;
    29c4:	2300      	movs	r3, #0
}
    29c6:	0018      	movs	r0, r3
    29c8:	46bd      	mov	sp, r7
    29ca:	b002      	add	sp, #8
    29cc:	bd80      	pop	{r7, pc}
    29ce:	46c0      	nop			; (mov r8, r8)
    29d0:	40000400 	.word	0x40000400

000029d4 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    29d4:	b580      	push	{r7, lr}
    29d6:	b082      	sub	sp, #8
    29d8:	af00      	add	r7, sp, #0
    29da:	0002      	movs	r2, r0
    29dc:	1dfb      	adds	r3, r7, #7
    29de:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    29e0:	4a08      	ldr	r2, [pc, #32]	; (2a04 <system_flash_set_waitstates+0x30>)
    29e2:	1dfb      	adds	r3, r7, #7
    29e4:	781b      	ldrb	r3, [r3, #0]
    29e6:	210f      	movs	r1, #15
    29e8:	400b      	ands	r3, r1
    29ea:	b2d9      	uxtb	r1, r3
    29ec:	6853      	ldr	r3, [r2, #4]
    29ee:	200f      	movs	r0, #15
    29f0:	4001      	ands	r1, r0
    29f2:	0049      	lsls	r1, r1, #1
    29f4:	201e      	movs	r0, #30
    29f6:	4383      	bics	r3, r0
    29f8:	430b      	orrs	r3, r1
    29fa:	6053      	str	r3, [r2, #4]
}
    29fc:	46c0      	nop			; (mov r8, r8)
    29fe:	46bd      	mov	sp, r7
    2a00:	b002      	add	sp, #8
    2a02:	bd80      	pop	{r7, pc}
    2a04:	41004000 	.word	0x41004000

00002a08 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    2a08:	b580      	push	{r7, lr}
    2a0a:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2a0c:	46c0      	nop			; (mov r8, r8)
    2a0e:	4b04      	ldr	r3, [pc, #16]	; (2a20 <_system_dfll_wait_for_sync+0x18>)
    2a10:	68db      	ldr	r3, [r3, #12]
    2a12:	2210      	movs	r2, #16
    2a14:	4013      	ands	r3, r2
    2a16:	d0fa      	beq.n	2a0e <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    2a18:	46c0      	nop			; (mov r8, r8)
    2a1a:	46bd      	mov	sp, r7
    2a1c:	bd80      	pop	{r7, pc}
    2a1e:	46c0      	nop			; (mov r8, r8)
    2a20:	40000800 	.word	0x40000800

00002a24 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    2a24:	b580      	push	{r7, lr}
    2a26:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2a28:	4b0c      	ldr	r3, [pc, #48]	; (2a5c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2a2a:	2202      	movs	r2, #2
    2a2c:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    2a2e:	4b0c      	ldr	r3, [pc, #48]	; (2a60 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    2a30:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2a32:	4a0a      	ldr	r2, [pc, #40]	; (2a5c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2a34:	4b0b      	ldr	r3, [pc, #44]	; (2a64 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2a36:	689b      	ldr	r3, [r3, #8]
    2a38:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    2a3a:	4a08      	ldr	r2, [pc, #32]	; (2a5c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2a3c:	4b09      	ldr	r3, [pc, #36]	; (2a64 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2a3e:	685b      	ldr	r3, [r3, #4]
    2a40:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    2a42:	4b06      	ldr	r3, [pc, #24]	; (2a5c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2a44:	2200      	movs	r2, #0
    2a46:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    2a48:	4b05      	ldr	r3, [pc, #20]	; (2a60 <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    2a4a:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    2a4c:	4a03      	ldr	r2, [pc, #12]	; (2a5c <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    2a4e:	4b05      	ldr	r3, [pc, #20]	; (2a64 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    2a50:	681b      	ldr	r3, [r3, #0]
    2a52:	b29b      	uxth	r3, r3
    2a54:	8493      	strh	r3, [r2, #36]	; 0x24
}
    2a56:	46c0      	nop			; (mov r8, r8)
    2a58:	46bd      	mov	sp, r7
    2a5a:	bd80      	pop	{r7, pc}
    2a5c:	40000800 	.word	0x40000800
    2a60:	00002a09 	.word	0x00002a09
    2a64:	20000050 	.word	0x20000050

00002a68 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    2a68:	b580      	push	{r7, lr}
    2a6a:	b082      	sub	sp, #8
    2a6c:	af00      	add	r7, sp, #0
    2a6e:	0002      	movs	r2, r0
    2a70:	1dfb      	adds	r3, r7, #7
    2a72:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2a74:	1dfb      	adds	r3, r7, #7
    2a76:	781b      	ldrb	r3, [r3, #0]
    2a78:	2b08      	cmp	r3, #8
    2a7a:	d840      	bhi.n	2afe <system_clock_source_get_hz+0x96>
    2a7c:	009a      	lsls	r2, r3, #2
    2a7e:	4b22      	ldr	r3, [pc, #136]	; (2b08 <system_clock_source_get_hz+0xa0>)
    2a80:	18d3      	adds	r3, r2, r3
    2a82:	681b      	ldr	r3, [r3, #0]
    2a84:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    2a86:	4b21      	ldr	r3, [pc, #132]	; (2b0c <system_clock_source_get_hz+0xa4>)
    2a88:	691b      	ldr	r3, [r3, #16]
    2a8a:	e039      	b.n	2b00 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    2a8c:	4b20      	ldr	r3, [pc, #128]	; (2b10 <system_clock_source_get_hz+0xa8>)
    2a8e:	6a1b      	ldr	r3, [r3, #32]
    2a90:	059b      	lsls	r3, r3, #22
    2a92:	0f9b      	lsrs	r3, r3, #30
    2a94:	b2db      	uxtb	r3, r3
    2a96:	001a      	movs	r2, r3
    2a98:	4b1e      	ldr	r3, [pc, #120]	; (2b14 <system_clock_source_get_hz+0xac>)
    2a9a:	40d3      	lsrs	r3, r2
    2a9c:	e030      	b.n	2b00 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    2a9e:	2380      	movs	r3, #128	; 0x80
    2aa0:	021b      	lsls	r3, r3, #8
    2aa2:	e02d      	b.n	2b00 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    2aa4:	2380      	movs	r3, #128	; 0x80
    2aa6:	021b      	lsls	r3, r3, #8
    2aa8:	e02a      	b.n	2b00 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    2aaa:	4b18      	ldr	r3, [pc, #96]	; (2b0c <system_clock_source_get_hz+0xa4>)
    2aac:	695b      	ldr	r3, [r3, #20]
    2aae:	e027      	b.n	2b00 <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2ab0:	4b16      	ldr	r3, [pc, #88]	; (2b0c <system_clock_source_get_hz+0xa4>)
    2ab2:	681b      	ldr	r3, [r3, #0]
    2ab4:	2202      	movs	r2, #2
    2ab6:	4013      	ands	r3, r2
    2ab8:	d101      	bne.n	2abe <system_clock_source_get_hz+0x56>
			return 0;
    2aba:	2300      	movs	r3, #0
    2abc:	e020      	b.n	2b00 <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    2abe:	4b16      	ldr	r3, [pc, #88]	; (2b18 <system_clock_source_get_hz+0xb0>)
    2ac0:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2ac2:	4b12      	ldr	r3, [pc, #72]	; (2b0c <system_clock_source_get_hz+0xa4>)
    2ac4:	681b      	ldr	r3, [r3, #0]
    2ac6:	2204      	movs	r2, #4
    2ac8:	4013      	ands	r3, r2
    2aca:	d009      	beq.n	2ae0 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2acc:	2000      	movs	r0, #0
    2ace:	4b13      	ldr	r3, [pc, #76]	; (2b1c <system_clock_source_get_hz+0xb4>)
    2ad0:	4798      	blx	r3
    2ad2:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    2ad4:	4b0d      	ldr	r3, [pc, #52]	; (2b0c <system_clock_source_get_hz+0xa4>)
    2ad6:	689b      	ldr	r3, [r3, #8]
    2ad8:	041b      	lsls	r3, r3, #16
    2ada:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2adc:	4353      	muls	r3, r2
    2ade:	e00f      	b.n	2b00 <system_clock_source_get_hz+0x98>
		}

		return 48000000UL;
    2ae0:	4b0f      	ldr	r3, [pc, #60]	; (2b20 <system_clock_source_get_hz+0xb8>)
    2ae2:	e00d      	b.n	2b00 <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2ae4:	4a0a      	ldr	r2, [pc, #40]	; (2b10 <system_clock_source_get_hz+0xa8>)
    2ae6:	2350      	movs	r3, #80	; 0x50
    2ae8:	5cd3      	ldrb	r3, [r2, r3]
    2aea:	b2db      	uxtb	r3, r3
    2aec:	001a      	movs	r2, r3
    2aee:	2304      	movs	r3, #4
    2af0:	4013      	ands	r3, r2
    2af2:	d101      	bne.n	2af8 <system_clock_source_get_hz+0x90>
			return 0;
    2af4:	2300      	movs	r3, #0
    2af6:	e003      	b.n	2b00 <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    2af8:	4b04      	ldr	r3, [pc, #16]	; (2b0c <system_clock_source_get_hz+0xa4>)
    2afa:	68db      	ldr	r3, [r3, #12]
    2afc:	e000      	b.n	2b00 <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    2afe:	2300      	movs	r3, #0
	}
}
    2b00:	0018      	movs	r0, r3
    2b02:	46bd      	mov	sp, r7
    2b04:	b002      	add	sp, #8
    2b06:	bd80      	pop	{r7, pc}
    2b08:	000039ac 	.word	0x000039ac
    2b0c:	20000050 	.word	0x20000050
    2b10:	40000800 	.word	0x40000800
    2b14:	007a1200 	.word	0x007a1200
    2b18:	00002a09 	.word	0x00002a09
    2b1c:	000031a5 	.word	0x000031a5
    2b20:	02dc6c00 	.word	0x02dc6c00

00002b24 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2b24:	b580      	push	{r7, lr}
    2b26:	b084      	sub	sp, #16
    2b28:	af00      	add	r7, sp, #0
    2b2a:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2b2c:	4b1a      	ldr	r3, [pc, #104]	; (2b98 <system_clock_source_osc8m_set_config+0x74>)
    2b2e:	6a1b      	ldr	r3, [r3, #32]
    2b30:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2b32:	687b      	ldr	r3, [r7, #4]
    2b34:	781b      	ldrb	r3, [r3, #0]
    2b36:	1c1a      	adds	r2, r3, #0
    2b38:	2303      	movs	r3, #3
    2b3a:	4013      	ands	r3, r2
    2b3c:	b2da      	uxtb	r2, r3
    2b3e:	230d      	movs	r3, #13
    2b40:	18fb      	adds	r3, r7, r3
    2b42:	2103      	movs	r1, #3
    2b44:	400a      	ands	r2, r1
    2b46:	0010      	movs	r0, r2
    2b48:	781a      	ldrb	r2, [r3, #0]
    2b4a:	2103      	movs	r1, #3
    2b4c:	438a      	bics	r2, r1
    2b4e:	1c11      	adds	r1, r2, #0
    2b50:	1c02      	adds	r2, r0, #0
    2b52:	430a      	orrs	r2, r1
    2b54:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2b56:	687b      	ldr	r3, [r7, #4]
    2b58:	789a      	ldrb	r2, [r3, #2]
    2b5a:	230c      	movs	r3, #12
    2b5c:	18fb      	adds	r3, r7, r3
    2b5e:	01d0      	lsls	r0, r2, #7
    2b60:	781a      	ldrb	r2, [r3, #0]
    2b62:	217f      	movs	r1, #127	; 0x7f
    2b64:	400a      	ands	r2, r1
    2b66:	1c11      	adds	r1, r2, #0
    2b68:	1c02      	adds	r2, r0, #0
    2b6a:	430a      	orrs	r2, r1
    2b6c:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2b6e:	687b      	ldr	r3, [r7, #4]
    2b70:	785a      	ldrb	r2, [r3, #1]
    2b72:	230c      	movs	r3, #12
    2b74:	18fb      	adds	r3, r7, r3
    2b76:	2101      	movs	r1, #1
    2b78:	400a      	ands	r2, r1
    2b7a:	0190      	lsls	r0, r2, #6
    2b7c:	781a      	ldrb	r2, [r3, #0]
    2b7e:	2140      	movs	r1, #64	; 0x40
    2b80:	438a      	bics	r2, r1
    2b82:	1c11      	adds	r1, r2, #0
    2b84:	1c02      	adds	r2, r0, #0
    2b86:	430a      	orrs	r2, r1
    2b88:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    2b8a:	4b03      	ldr	r3, [pc, #12]	; (2b98 <system_clock_source_osc8m_set_config+0x74>)
    2b8c:	68fa      	ldr	r2, [r7, #12]
    2b8e:	621a      	str	r2, [r3, #32]
}
    2b90:	46c0      	nop			; (mov r8, r8)
    2b92:	46bd      	mov	sp, r7
    2b94:	b004      	add	sp, #16
    2b96:	bd80      	pop	{r7, pc}
    2b98:	40000800 	.word	0x40000800

00002b9c <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    2b9c:	b580      	push	{r7, lr}
    2b9e:	b082      	sub	sp, #8
    2ba0:	af00      	add	r7, sp, #0
    2ba2:	0002      	movs	r2, r0
    2ba4:	1dfb      	adds	r3, r7, #7
    2ba6:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    2ba8:	1dfb      	adds	r3, r7, #7
    2baa:	781b      	ldrb	r3, [r3, #0]
    2bac:	2b08      	cmp	r3, #8
    2bae:	d83b      	bhi.n	2c28 <system_clock_source_enable+0x8c>
    2bb0:	009a      	lsls	r2, r3, #2
    2bb2:	4b21      	ldr	r3, [pc, #132]	; (2c38 <system_clock_source_enable+0x9c>)
    2bb4:	18d3      	adds	r3, r2, r3
    2bb6:	681b      	ldr	r3, [r3, #0]
    2bb8:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2bba:	4b20      	ldr	r3, [pc, #128]	; (2c3c <system_clock_source_enable+0xa0>)
    2bbc:	4a1f      	ldr	r2, [pc, #124]	; (2c3c <system_clock_source_enable+0xa0>)
    2bbe:	6a12      	ldr	r2, [r2, #32]
    2bc0:	2102      	movs	r1, #2
    2bc2:	430a      	orrs	r2, r1
    2bc4:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    2bc6:	2300      	movs	r3, #0
    2bc8:	e031      	b.n	2c2e <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    2bca:	4b1c      	ldr	r3, [pc, #112]	; (2c3c <system_clock_source_enable+0xa0>)
    2bcc:	4a1b      	ldr	r2, [pc, #108]	; (2c3c <system_clock_source_enable+0xa0>)
    2bce:	6992      	ldr	r2, [r2, #24]
    2bd0:	2102      	movs	r1, #2
    2bd2:	430a      	orrs	r2, r1
    2bd4:	619a      	str	r2, [r3, #24]
		break;
    2bd6:	e029      	b.n	2c2c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2bd8:	4a18      	ldr	r2, [pc, #96]	; (2c3c <system_clock_source_enable+0xa0>)
    2bda:	4b18      	ldr	r3, [pc, #96]	; (2c3c <system_clock_source_enable+0xa0>)
    2bdc:	8a1b      	ldrh	r3, [r3, #16]
    2bde:	b29b      	uxth	r3, r3
    2be0:	2102      	movs	r1, #2
    2be2:	430b      	orrs	r3, r1
    2be4:	b29b      	uxth	r3, r3
    2be6:	8213      	strh	r3, [r2, #16]
		break;
    2be8:	e020      	b.n	2c2c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    2bea:	4a14      	ldr	r2, [pc, #80]	; (2c3c <system_clock_source_enable+0xa0>)
    2bec:	4b13      	ldr	r3, [pc, #76]	; (2c3c <system_clock_source_enable+0xa0>)
    2bee:	8a9b      	ldrh	r3, [r3, #20]
    2bf0:	b29b      	uxth	r3, r3
    2bf2:	2102      	movs	r1, #2
    2bf4:	430b      	orrs	r3, r1
    2bf6:	b29b      	uxth	r3, r3
    2bf8:	8293      	strh	r3, [r2, #20]
		break;
    2bfa:	e017      	b.n	2c2c <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    2bfc:	4b10      	ldr	r3, [pc, #64]	; (2c40 <system_clock_source_enable+0xa4>)
    2bfe:	681b      	ldr	r3, [r3, #0]
    2c00:	2202      	movs	r2, #2
    2c02:	431a      	orrs	r2, r3
    2c04:	4b0e      	ldr	r3, [pc, #56]	; (2c40 <system_clock_source_enable+0xa4>)
    2c06:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    2c08:	4b0e      	ldr	r3, [pc, #56]	; (2c44 <system_clock_source_enable+0xa8>)
    2c0a:	4798      	blx	r3
		break;
    2c0c:	e00e      	b.n	2c2c <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2c0e:	4a0b      	ldr	r2, [pc, #44]	; (2c3c <system_clock_source_enable+0xa0>)
    2c10:	490a      	ldr	r1, [pc, #40]	; (2c3c <system_clock_source_enable+0xa0>)
    2c12:	2344      	movs	r3, #68	; 0x44
    2c14:	5ccb      	ldrb	r3, [r1, r3]
    2c16:	b2db      	uxtb	r3, r3
    2c18:	2102      	movs	r1, #2
    2c1a:	430b      	orrs	r3, r1
    2c1c:	b2d9      	uxtb	r1, r3
    2c1e:	2344      	movs	r3, #68	; 0x44
    2c20:	54d1      	strb	r1, [r2, r3]
		break;
    2c22:	e003      	b.n	2c2c <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    2c24:	2300      	movs	r3, #0
    2c26:	e002      	b.n	2c2e <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2c28:	2317      	movs	r3, #23
    2c2a:	e000      	b.n	2c2e <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    2c2c:	2300      	movs	r3, #0
}
    2c2e:	0018      	movs	r0, r3
    2c30:	46bd      	mov	sp, r7
    2c32:	b002      	add	sp, #8
    2c34:	bd80      	pop	{r7, pc}
    2c36:	46c0      	nop			; (mov r8, r8)
    2c38:	000039d0 	.word	0x000039d0
    2c3c:	40000800 	.word	0x40000800
    2c40:	20000050 	.word	0x20000050
    2c44:	00002a25 	.word	0x00002a25

00002c48 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    2c48:	b580      	push	{r7, lr}
    2c4a:	b082      	sub	sp, #8
    2c4c:	af00      	add	r7, sp, #0
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2c4e:	003b      	movs	r3, r7
    2c50:	2201      	movs	r2, #1
    2c52:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2c54:	2300      	movs	r3, #0
    2c56:	607b      	str	r3, [r7, #4]
    2c58:	e009      	b.n	2c6e <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2c5a:	687b      	ldr	r3, [r7, #4]
    2c5c:	b2db      	uxtb	r3, r3
    2c5e:	003a      	movs	r2, r7
    2c60:	0011      	movs	r1, r2
    2c62:	0018      	movs	r0, r3
    2c64:	4b05      	ldr	r3, [pc, #20]	; (2c7c <_switch_peripheral_gclk+0x34>)
    2c66:	4798      	blx	r3
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2c68:	687b      	ldr	r3, [r7, #4]
    2c6a:	3301      	adds	r3, #1
    2c6c:	607b      	str	r3, [r7, #4]
    2c6e:	687b      	ldr	r3, [r7, #4]
    2c70:	2b24      	cmp	r3, #36	; 0x24
    2c72:	d9f2      	bls.n	2c5a <_switch_peripheral_gclk+0x12>
	}
}
    2c74:	46c0      	nop			; (mov r8, r8)
    2c76:	46bd      	mov	sp, r7
    2c78:	b002      	add	sp, #8
    2c7a:	bd80      	pop	{r7, pc}
    2c7c:	00003081 	.word	0x00003081

00002c80 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2c80:	b580      	push	{r7, lr}
    2c82:	b0a0      	sub	sp, #128	; 0x80
    2c84:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2c86:	4b27      	ldr	r3, [pc, #156]	; (2d24 <system_clock_init+0xa4>)
    2c88:	22c2      	movs	r2, #194	; 0xc2
    2c8a:	00d2      	lsls	r2, r2, #3
    2c8c:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    2c8e:	2000      	movs	r0, #0
    2c90:	4b25      	ldr	r3, [pc, #148]	; (2d28 <system_clock_init+0xa8>)
    2c92:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    2c94:	4b25      	ldr	r3, [pc, #148]	; (2d2c <system_clock_init+0xac>)
    2c96:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    2c98:	237c      	movs	r3, #124	; 0x7c
    2c9a:	18fb      	adds	r3, r7, r3
    2c9c:	0018      	movs	r0, r3
    2c9e:	4b24      	ldr	r3, [pc, #144]	; (2d30 <system_clock_init+0xb0>)
    2ca0:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2ca2:	237c      	movs	r3, #124	; 0x7c
    2ca4:	18fb      	adds	r3, r7, r3
    2ca6:	2200      	movs	r2, #0
    2ca8:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    2caa:	237c      	movs	r3, #124	; 0x7c
    2cac:	18fb      	adds	r3, r7, r3
    2cae:	2201      	movs	r2, #1
    2cb0:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    2cb2:	237c      	movs	r3, #124	; 0x7c
    2cb4:	18fb      	adds	r3, r7, r3
    2cb6:	2200      	movs	r2, #0
    2cb8:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    2cba:	237c      	movs	r3, #124	; 0x7c
    2cbc:	18fb      	adds	r3, r7, r3
    2cbe:	0018      	movs	r0, r3
    2cc0:	4b1c      	ldr	r3, [pc, #112]	; (2d34 <system_clock_init+0xb4>)
    2cc2:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    2cc4:	2006      	movs	r0, #6
    2cc6:	4b1c      	ldr	r3, [pc, #112]	; (2d38 <system_clock_init+0xb8>)
    2cc8:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2cca:	4b1c      	ldr	r3, [pc, #112]	; (2d3c <system_clock_init+0xbc>)
    2ccc:	4798      	blx	r3

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    2cce:	2000      	movs	r0, #0
    2cd0:	4b1b      	ldr	r3, [pc, #108]	; (2d40 <system_clock_init+0xc0>)
    2cd2:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    2cd4:	2100      	movs	r1, #0
    2cd6:	2000      	movs	r0, #0
    2cd8:	4b1a      	ldr	r3, [pc, #104]	; (2d44 <system_clock_init+0xc4>)
    2cda:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    2cdc:	2100      	movs	r1, #0
    2cde:	2001      	movs	r0, #1
    2ce0:	4b18      	ldr	r3, [pc, #96]	; (2d44 <system_clock_init+0xc4>)
    2ce2:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    2ce4:	2100      	movs	r1, #0
    2ce6:	2002      	movs	r0, #2
    2ce8:	4b16      	ldr	r3, [pc, #88]	; (2d44 <system_clock_init+0xc4>)
    2cea:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2cec:	1d3b      	adds	r3, r7, #4
    2cee:	0018      	movs	r0, r3
    2cf0:	4b15      	ldr	r3, [pc, #84]	; (2d48 <system_clock_init+0xc8>)
    2cf2:	4798      	blx	r3
    2cf4:	1d3b      	adds	r3, r7, #4
    2cf6:	2206      	movs	r2, #6
    2cf8:	701a      	strb	r2, [r3, #0]
    2cfa:	1d3b      	adds	r3, r7, #4
    2cfc:	2201      	movs	r2, #1
    2cfe:	605a      	str	r2, [r3, #4]
    2d00:	1d3b      	adds	r3, r7, #4
    2d02:	2200      	movs	r2, #0
    2d04:	721a      	strb	r2, [r3, #8]
    2d06:	1d3b      	adds	r3, r7, #4
    2d08:	2200      	movs	r2, #0
    2d0a:	725a      	strb	r2, [r3, #9]
    2d0c:	1d3b      	adds	r3, r7, #4
    2d0e:	0019      	movs	r1, r3
    2d10:	2000      	movs	r0, #0
    2d12:	4b0e      	ldr	r3, [pc, #56]	; (2d4c <system_clock_init+0xcc>)
    2d14:	4798      	blx	r3
    2d16:	2000      	movs	r0, #0
    2d18:	4b0d      	ldr	r3, [pc, #52]	; (2d50 <system_clock_init+0xd0>)
    2d1a:	4798      	blx	r3
#endif
}
    2d1c:	46c0      	nop			; (mov r8, r8)
    2d1e:	46bd      	mov	sp, r7
    2d20:	b020      	add	sp, #128	; 0x80
    2d22:	bd80      	pop	{r7, pc}
    2d24:	40000800 	.word	0x40000800
    2d28:	000029d5 	.word	0x000029d5
    2d2c:	00002c49 	.word	0x00002c49
    2d30:	0000293f 	.word	0x0000293f
    2d34:	00002b25 	.word	0x00002b25
    2d38:	00002b9d 	.word	0x00002b9d
    2d3c:	00002df9 	.word	0x00002df9
    2d40:	00002961 	.word	0x00002961
    2d44:	00002981 	.word	0x00002981
    2d48:	00002911 	.word	0x00002911
    2d4c:	00002e29 	.word	0x00002e29
    2d50:	00002f4d 	.word	0x00002f4d

00002d54 <system_apb_clock_set_mask>:
{
    2d54:	b580      	push	{r7, lr}
    2d56:	b082      	sub	sp, #8
    2d58:	af00      	add	r7, sp, #0
    2d5a:	0002      	movs	r2, r0
    2d5c:	6039      	str	r1, [r7, #0]
    2d5e:	1dfb      	adds	r3, r7, #7
    2d60:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    2d62:	1dfb      	adds	r3, r7, #7
    2d64:	781b      	ldrb	r3, [r3, #0]
    2d66:	2b01      	cmp	r3, #1
    2d68:	d00a      	beq.n	2d80 <system_apb_clock_set_mask+0x2c>
    2d6a:	2b02      	cmp	r3, #2
    2d6c:	d00f      	beq.n	2d8e <system_apb_clock_set_mask+0x3a>
    2d6e:	2b00      	cmp	r3, #0
    2d70:	d114      	bne.n	2d9c <system_apb_clock_set_mask+0x48>
			PM->APBAMASK.reg |= mask;
    2d72:	4b0e      	ldr	r3, [pc, #56]	; (2dac <system_apb_clock_set_mask+0x58>)
    2d74:	4a0d      	ldr	r2, [pc, #52]	; (2dac <system_apb_clock_set_mask+0x58>)
    2d76:	6991      	ldr	r1, [r2, #24]
    2d78:	683a      	ldr	r2, [r7, #0]
    2d7a:	430a      	orrs	r2, r1
    2d7c:	619a      	str	r2, [r3, #24]
			break;
    2d7e:	e00f      	b.n	2da0 <system_apb_clock_set_mask+0x4c>
			PM->APBBMASK.reg |= mask;
    2d80:	4b0a      	ldr	r3, [pc, #40]	; (2dac <system_apb_clock_set_mask+0x58>)
    2d82:	4a0a      	ldr	r2, [pc, #40]	; (2dac <system_apb_clock_set_mask+0x58>)
    2d84:	69d1      	ldr	r1, [r2, #28]
    2d86:	683a      	ldr	r2, [r7, #0]
    2d88:	430a      	orrs	r2, r1
    2d8a:	61da      	str	r2, [r3, #28]
			break;
    2d8c:	e008      	b.n	2da0 <system_apb_clock_set_mask+0x4c>
			PM->APBCMASK.reg |= mask;
    2d8e:	4b07      	ldr	r3, [pc, #28]	; (2dac <system_apb_clock_set_mask+0x58>)
    2d90:	4a06      	ldr	r2, [pc, #24]	; (2dac <system_apb_clock_set_mask+0x58>)
    2d92:	6a11      	ldr	r1, [r2, #32]
    2d94:	683a      	ldr	r2, [r7, #0]
    2d96:	430a      	orrs	r2, r1
    2d98:	621a      	str	r2, [r3, #32]
			break;
    2d9a:	e001      	b.n	2da0 <system_apb_clock_set_mask+0x4c>
			return STATUS_ERR_INVALID_ARG;
    2d9c:	2317      	movs	r3, #23
    2d9e:	e000      	b.n	2da2 <system_apb_clock_set_mask+0x4e>
	return STATUS_OK;
    2da0:	2300      	movs	r3, #0
}
    2da2:	0018      	movs	r0, r3
    2da4:	46bd      	mov	sp, r7
    2da6:	b002      	add	sp, #8
    2da8:	bd80      	pop	{r7, pc}
    2daa:	46c0      	nop			; (mov r8, r8)
    2dac:	40000400 	.word	0x40000400

00002db0 <system_interrupt_enter_critical_section>:
{
    2db0:	b580      	push	{r7, lr}
    2db2:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    2db4:	4b02      	ldr	r3, [pc, #8]	; (2dc0 <system_interrupt_enter_critical_section+0x10>)
    2db6:	4798      	blx	r3
}
    2db8:	46c0      	nop			; (mov r8, r8)
    2dba:	46bd      	mov	sp, r7
    2dbc:	bd80      	pop	{r7, pc}
    2dbe:	46c0      	nop			; (mov r8, r8)
    2dc0:	0000287d 	.word	0x0000287d

00002dc4 <system_interrupt_leave_critical_section>:
{
    2dc4:	b580      	push	{r7, lr}
    2dc6:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    2dc8:	4b02      	ldr	r3, [pc, #8]	; (2dd4 <system_interrupt_leave_critical_section+0x10>)
    2dca:	4798      	blx	r3
}
    2dcc:	46c0      	nop			; (mov r8, r8)
    2dce:	46bd      	mov	sp, r7
    2dd0:	bd80      	pop	{r7, pc}
    2dd2:	46c0      	nop			; (mov r8, r8)
    2dd4:	000028d1 	.word	0x000028d1

00002dd8 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    2dd8:	b580      	push	{r7, lr}
    2dda:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2ddc:	4b05      	ldr	r3, [pc, #20]	; (2df4 <system_gclk_is_syncing+0x1c>)
    2dde:	785b      	ldrb	r3, [r3, #1]
    2de0:	b2db      	uxtb	r3, r3
    2de2:	b25b      	sxtb	r3, r3
    2de4:	2b00      	cmp	r3, #0
    2de6:	da01      	bge.n	2dec <system_gclk_is_syncing+0x14>
		return true;
    2de8:	2301      	movs	r3, #1
    2dea:	e000      	b.n	2dee <system_gclk_is_syncing+0x16>
	}

	return false;
    2dec:	2300      	movs	r3, #0
}
    2dee:	0018      	movs	r0, r3
    2df0:	46bd      	mov	sp, r7
    2df2:	bd80      	pop	{r7, pc}
    2df4:	40000c00 	.word	0x40000c00

00002df8 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    2df8:	b580      	push	{r7, lr}
    2dfa:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    2dfc:	2108      	movs	r1, #8
    2dfe:	2000      	movs	r0, #0
    2e00:	4b07      	ldr	r3, [pc, #28]	; (2e20 <system_gclk_init+0x28>)
    2e02:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    2e04:	4b07      	ldr	r3, [pc, #28]	; (2e24 <system_gclk_init+0x2c>)
    2e06:	2201      	movs	r2, #1
    2e08:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2e0a:	46c0      	nop			; (mov r8, r8)
    2e0c:	4b05      	ldr	r3, [pc, #20]	; (2e24 <system_gclk_init+0x2c>)
    2e0e:	781b      	ldrb	r3, [r3, #0]
    2e10:	b2db      	uxtb	r3, r3
    2e12:	001a      	movs	r2, r3
    2e14:	2301      	movs	r3, #1
    2e16:	4013      	ands	r3, r2
    2e18:	d1f8      	bne.n	2e0c <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    2e1a:	46c0      	nop			; (mov r8, r8)
    2e1c:	46bd      	mov	sp, r7
    2e1e:	bd80      	pop	{r7, pc}
    2e20:	00002d55 	.word	0x00002d55
    2e24:	40000c00 	.word	0x40000c00

00002e28 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2e28:	b580      	push	{r7, lr}
    2e2a:	b086      	sub	sp, #24
    2e2c:	af00      	add	r7, sp, #0
    2e2e:	0002      	movs	r2, r0
    2e30:	6039      	str	r1, [r7, #0]
    2e32:	1dfb      	adds	r3, r7, #7
    2e34:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    2e36:	1dfb      	adds	r3, r7, #7
    2e38:	781b      	ldrb	r3, [r3, #0]
    2e3a:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    2e3c:	1dfb      	adds	r3, r7, #7
    2e3e:	781b      	ldrb	r3, [r3, #0]
    2e40:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    2e42:	683b      	ldr	r3, [r7, #0]
    2e44:	781b      	ldrb	r3, [r3, #0]
    2e46:	021b      	lsls	r3, r3, #8
    2e48:	001a      	movs	r2, r3
    2e4a:	697b      	ldr	r3, [r7, #20]
    2e4c:	4313      	orrs	r3, r2
    2e4e:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2e50:	683b      	ldr	r3, [r7, #0]
    2e52:	785b      	ldrb	r3, [r3, #1]
    2e54:	2b00      	cmp	r3, #0
    2e56:	d004      	beq.n	2e62 <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    2e58:	697b      	ldr	r3, [r7, #20]
    2e5a:	2280      	movs	r2, #128	; 0x80
    2e5c:	02d2      	lsls	r2, r2, #11
    2e5e:	4313      	orrs	r3, r2
    2e60:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2e62:	683b      	ldr	r3, [r7, #0]
    2e64:	7a5b      	ldrb	r3, [r3, #9]
    2e66:	2b00      	cmp	r3, #0
    2e68:	d004      	beq.n	2e74 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2e6a:	697b      	ldr	r3, [r7, #20]
    2e6c:	2280      	movs	r2, #128	; 0x80
    2e6e:	0312      	lsls	r2, r2, #12
    2e70:	4313      	orrs	r3, r2
    2e72:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    2e74:	683b      	ldr	r3, [r7, #0]
    2e76:	685b      	ldr	r3, [r3, #4]
    2e78:	2b01      	cmp	r3, #1
    2e7a:	d92c      	bls.n	2ed6 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2e7c:	683b      	ldr	r3, [r7, #0]
    2e7e:	685a      	ldr	r2, [r3, #4]
    2e80:	683b      	ldr	r3, [r7, #0]
    2e82:	685b      	ldr	r3, [r3, #4]
    2e84:	3b01      	subs	r3, #1
    2e86:	4013      	ands	r3, r2
    2e88:	d11a      	bne.n	2ec0 <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    2e8a:	2300      	movs	r3, #0
    2e8c:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2e8e:	2302      	movs	r3, #2
    2e90:	60bb      	str	r3, [r7, #8]
    2e92:	e005      	b.n	2ea0 <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    2e94:	68fb      	ldr	r3, [r7, #12]
    2e96:	3301      	adds	r3, #1
    2e98:	60fb      	str	r3, [r7, #12]
						mask <<= 1) {
    2e9a:	68bb      	ldr	r3, [r7, #8]
    2e9c:	005b      	lsls	r3, r3, #1
    2e9e:	60bb      	str	r3, [r7, #8]
			for (mask = (1UL << 1); mask < config->division_factor;
    2ea0:	683b      	ldr	r3, [r7, #0]
    2ea2:	685a      	ldr	r2, [r3, #4]
    2ea4:	68bb      	ldr	r3, [r7, #8]
    2ea6:	429a      	cmp	r2, r3
    2ea8:	d8f4      	bhi.n	2e94 <system_gclk_gen_set_config+0x6c>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2eaa:	68fb      	ldr	r3, [r7, #12]
    2eac:	021b      	lsls	r3, r3, #8
    2eae:	693a      	ldr	r2, [r7, #16]
    2eb0:	4313      	orrs	r3, r2
    2eb2:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    2eb4:	697b      	ldr	r3, [r7, #20]
    2eb6:	2280      	movs	r2, #128	; 0x80
    2eb8:	0352      	lsls	r2, r2, #13
    2eba:	4313      	orrs	r3, r2
    2ebc:	617b      	str	r3, [r7, #20]
    2ebe:	e00a      	b.n	2ed6 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    2ec0:	683b      	ldr	r3, [r7, #0]
    2ec2:	685b      	ldr	r3, [r3, #4]
    2ec4:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |=
    2ec6:	693a      	ldr	r2, [r7, #16]
    2ec8:	4313      	orrs	r3, r2
    2eca:	613b      	str	r3, [r7, #16]

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2ecc:	697b      	ldr	r3, [r7, #20]
    2ece:	2280      	movs	r2, #128	; 0x80
    2ed0:	0292      	lsls	r2, r2, #10
    2ed2:	4313      	orrs	r3, r2
    2ed4:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2ed6:	683b      	ldr	r3, [r7, #0]
    2ed8:	7a1b      	ldrb	r3, [r3, #8]
    2eda:	2b00      	cmp	r3, #0
    2edc:	d004      	beq.n	2ee8 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2ede:	697b      	ldr	r3, [r7, #20]
    2ee0:	2280      	movs	r2, #128	; 0x80
    2ee2:	0392      	lsls	r2, r2, #14
    2ee4:	4313      	orrs	r3, r2
    2ee6:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    2ee8:	46c0      	nop			; (mov r8, r8)
    2eea:	4b13      	ldr	r3, [pc, #76]	; (2f38 <system_gclk_gen_set_config+0x110>)
    2eec:	4798      	blx	r3
    2eee:	1e03      	subs	r3, r0, #0
    2ef0:	d1fb      	bne.n	2eea <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2ef2:	4b12      	ldr	r3, [pc, #72]	; (2f3c <system_gclk_gen_set_config+0x114>)
    2ef4:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    2ef6:	4a12      	ldr	r2, [pc, #72]	; (2f40 <system_gclk_gen_set_config+0x118>)
    2ef8:	1dfb      	adds	r3, r7, #7
    2efa:	781b      	ldrb	r3, [r3, #0]
    2efc:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2efe:	46c0      	nop			; (mov r8, r8)
    2f00:	4b0d      	ldr	r3, [pc, #52]	; (2f38 <system_gclk_gen_set_config+0x110>)
    2f02:	4798      	blx	r3
    2f04:	1e03      	subs	r3, r0, #0
    2f06:	d1fb      	bne.n	2f00 <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    2f08:	4b0e      	ldr	r3, [pc, #56]	; (2f44 <system_gclk_gen_set_config+0x11c>)
    2f0a:	693a      	ldr	r2, [r7, #16]
    2f0c:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    2f0e:	46c0      	nop			; (mov r8, r8)
    2f10:	4b09      	ldr	r3, [pc, #36]	; (2f38 <system_gclk_gen_set_config+0x110>)
    2f12:	4798      	blx	r3
    2f14:	1e03      	subs	r3, r0, #0
    2f16:	d1fb      	bne.n	2f10 <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    2f18:	4b0a      	ldr	r3, [pc, #40]	; (2f44 <system_gclk_gen_set_config+0x11c>)
    2f1a:	4a0a      	ldr	r2, [pc, #40]	; (2f44 <system_gclk_gen_set_config+0x11c>)
    2f1c:	6851      	ldr	r1, [r2, #4]
    2f1e:	2280      	movs	r2, #128	; 0x80
    2f20:	0252      	lsls	r2, r2, #9
    2f22:	4011      	ands	r1, r2
    2f24:	697a      	ldr	r2, [r7, #20]
    2f26:	430a      	orrs	r2, r1
    2f28:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    2f2a:	4b07      	ldr	r3, [pc, #28]	; (2f48 <system_gclk_gen_set_config+0x120>)
    2f2c:	4798      	blx	r3
}
    2f2e:	46c0      	nop			; (mov r8, r8)
    2f30:	46bd      	mov	sp, r7
    2f32:	b006      	add	sp, #24
    2f34:	bd80      	pop	{r7, pc}
    2f36:	46c0      	nop			; (mov r8, r8)
    2f38:	00002dd9 	.word	0x00002dd9
    2f3c:	00002db1 	.word	0x00002db1
    2f40:	40000c08 	.word	0x40000c08
    2f44:	40000c00 	.word	0x40000c00
    2f48:	00002dc5 	.word	0x00002dc5

00002f4c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2f4c:	b580      	push	{r7, lr}
    2f4e:	b082      	sub	sp, #8
    2f50:	af00      	add	r7, sp, #0
    2f52:	0002      	movs	r2, r0
    2f54:	1dfb      	adds	r3, r7, #7
    2f56:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    2f58:	46c0      	nop			; (mov r8, r8)
    2f5a:	4b0e      	ldr	r3, [pc, #56]	; (2f94 <system_gclk_gen_enable+0x48>)
    2f5c:	4798      	blx	r3
    2f5e:	1e03      	subs	r3, r0, #0
    2f60:	d1fb      	bne.n	2f5a <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2f62:	4b0d      	ldr	r3, [pc, #52]	; (2f98 <system_gclk_gen_enable+0x4c>)
    2f64:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2f66:	4a0d      	ldr	r2, [pc, #52]	; (2f9c <system_gclk_gen_enable+0x50>)
    2f68:	1dfb      	adds	r3, r7, #7
    2f6a:	781b      	ldrb	r3, [r3, #0]
    2f6c:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2f6e:	46c0      	nop			; (mov r8, r8)
    2f70:	4b08      	ldr	r3, [pc, #32]	; (2f94 <system_gclk_gen_enable+0x48>)
    2f72:	4798      	blx	r3
    2f74:	1e03      	subs	r3, r0, #0
    2f76:	d1fb      	bne.n	2f70 <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2f78:	4b09      	ldr	r3, [pc, #36]	; (2fa0 <system_gclk_gen_enable+0x54>)
    2f7a:	4a09      	ldr	r2, [pc, #36]	; (2fa0 <system_gclk_gen_enable+0x54>)
    2f7c:	6852      	ldr	r2, [r2, #4]
    2f7e:	2180      	movs	r1, #128	; 0x80
    2f80:	0249      	lsls	r1, r1, #9
    2f82:	430a      	orrs	r2, r1
    2f84:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    2f86:	4b07      	ldr	r3, [pc, #28]	; (2fa4 <system_gclk_gen_enable+0x58>)
    2f88:	4798      	blx	r3
}
    2f8a:	46c0      	nop			; (mov r8, r8)
    2f8c:	46bd      	mov	sp, r7
    2f8e:	b002      	add	sp, #8
    2f90:	bd80      	pop	{r7, pc}
    2f92:	46c0      	nop			; (mov r8, r8)
    2f94:	00002dd9 	.word	0x00002dd9
    2f98:	00002db1 	.word	0x00002db1
    2f9c:	40000c04 	.word	0x40000c04
    2fa0:	40000c00 	.word	0x40000c00
    2fa4:	00002dc5 	.word	0x00002dc5

00002fa8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2fa8:	b580      	push	{r7, lr}
    2faa:	b086      	sub	sp, #24
    2fac:	af00      	add	r7, sp, #0
    2fae:	0002      	movs	r2, r0
    2fb0:	1dfb      	adds	r3, r7, #7
    2fb2:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    2fb4:	46c0      	nop			; (mov r8, r8)
    2fb6:	4b2a      	ldr	r3, [pc, #168]	; (3060 <system_gclk_gen_get_hz+0xb8>)
    2fb8:	4798      	blx	r3
    2fba:	1e03      	subs	r3, r0, #0
    2fbc:	d1fb      	bne.n	2fb6 <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    2fbe:	4b29      	ldr	r3, [pc, #164]	; (3064 <system_gclk_gen_get_hz+0xbc>)
    2fc0:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2fc2:	4a29      	ldr	r2, [pc, #164]	; (3068 <system_gclk_gen_get_hz+0xc0>)
    2fc4:	1dfb      	adds	r3, r7, #7
    2fc6:	781b      	ldrb	r3, [r3, #0]
    2fc8:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    2fca:	46c0      	nop			; (mov r8, r8)
    2fcc:	4b24      	ldr	r3, [pc, #144]	; (3060 <system_gclk_gen_get_hz+0xb8>)
    2fce:	4798      	blx	r3
    2fd0:	1e03      	subs	r3, r0, #0
    2fd2:	d1fb      	bne.n	2fcc <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2fd4:	4b25      	ldr	r3, [pc, #148]	; (306c <system_gclk_gen_get_hz+0xc4>)
    2fd6:	685b      	ldr	r3, [r3, #4]
    2fd8:	04db      	lsls	r3, r3, #19
    2fda:	0edb      	lsrs	r3, r3, #27
    2fdc:	b2db      	uxtb	r3, r3
	uint32_t gen_input_hz = system_clock_source_get_hz(
    2fde:	0018      	movs	r0, r3
    2fe0:	4b23      	ldr	r3, [pc, #140]	; (3070 <system_gclk_gen_get_hz+0xc8>)
    2fe2:	4798      	blx	r3
    2fe4:	0003      	movs	r3, r0
    2fe6:	617b      	str	r3, [r7, #20]

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2fe8:	4a1f      	ldr	r2, [pc, #124]	; (3068 <system_gclk_gen_get_hz+0xc0>)
    2fea:	1dfb      	adds	r3, r7, #7
    2fec:	781b      	ldrb	r3, [r3, #0]
    2fee:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2ff0:	4b1e      	ldr	r3, [pc, #120]	; (306c <system_gclk_gen_get_hz+0xc4>)
    2ff2:	685b      	ldr	r3, [r3, #4]
    2ff4:	02db      	lsls	r3, r3, #11
    2ff6:	0fdb      	lsrs	r3, r3, #31
    2ff8:	b2da      	uxtb	r2, r3
    2ffa:	2313      	movs	r3, #19
    2ffc:	18fb      	adds	r3, r7, r3
    2ffe:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    3000:	4a1c      	ldr	r2, [pc, #112]	; (3074 <system_gclk_gen_get_hz+0xcc>)
    3002:	1dfb      	adds	r3, r7, #7
    3004:	781b      	ldrb	r3, [r3, #0]
    3006:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    3008:	46c0      	nop			; (mov r8, r8)
    300a:	4b15      	ldr	r3, [pc, #84]	; (3060 <system_gclk_gen_get_hz+0xb8>)
    300c:	4798      	blx	r3
    300e:	1e03      	subs	r3, r0, #0
    3010:	d1fb      	bne.n	300a <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    3012:	4b16      	ldr	r3, [pc, #88]	; (306c <system_gclk_gen_get_hz+0xc4>)
    3014:	689b      	ldr	r3, [r3, #8]
    3016:	021b      	lsls	r3, r3, #8
    3018:	0c1b      	lsrs	r3, r3, #16
    301a:	b29b      	uxth	r3, r3
    301c:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    301e:	4b16      	ldr	r3, [pc, #88]	; (3078 <system_gclk_gen_get_hz+0xd0>)
    3020:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    3022:	2313      	movs	r3, #19
    3024:	18fb      	adds	r3, r7, r3
    3026:	781b      	ldrb	r3, [r3, #0]
    3028:	2b00      	cmp	r3, #0
    302a:	d109      	bne.n	3040 <system_gclk_gen_get_hz+0x98>
    302c:	68fb      	ldr	r3, [r7, #12]
    302e:	2b01      	cmp	r3, #1
    3030:	d906      	bls.n	3040 <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    3032:	4b12      	ldr	r3, [pc, #72]	; (307c <system_gclk_gen_get_hz+0xd4>)
    3034:	68f9      	ldr	r1, [r7, #12]
    3036:	6978      	ldr	r0, [r7, #20]
    3038:	4798      	blx	r3
    303a:	0003      	movs	r3, r0
    303c:	617b      	str	r3, [r7, #20]
    303e:	e00a      	b.n	3056 <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    3040:	2313      	movs	r3, #19
    3042:	18fb      	adds	r3, r7, r3
    3044:	781b      	ldrb	r3, [r3, #0]
    3046:	2b00      	cmp	r3, #0
    3048:	d005      	beq.n	3056 <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    304a:	68fb      	ldr	r3, [r7, #12]
    304c:	3301      	adds	r3, #1
    304e:	697a      	ldr	r2, [r7, #20]
    3050:	40da      	lsrs	r2, r3
    3052:	0013      	movs	r3, r2
    3054:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    3056:	697b      	ldr	r3, [r7, #20]
}
    3058:	0018      	movs	r0, r3
    305a:	46bd      	mov	sp, r7
    305c:	b006      	add	sp, #24
    305e:	bd80      	pop	{r7, pc}
    3060:	00002dd9 	.word	0x00002dd9
    3064:	00002db1 	.word	0x00002db1
    3068:	40000c04 	.word	0x40000c04
    306c:	40000c00 	.word	0x40000c00
    3070:	00002a69 	.word	0x00002a69
    3074:	40000c08 	.word	0x40000c08
    3078:	00002dc5 	.word	0x00002dc5
    307c:	0000381d 	.word	0x0000381d

00003080 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    3080:	b580      	push	{r7, lr}
    3082:	b084      	sub	sp, #16
    3084:	af00      	add	r7, sp, #0
    3086:	0002      	movs	r2, r0
    3088:	6039      	str	r1, [r7, #0]
    308a:	1dfb      	adds	r3, r7, #7
    308c:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    308e:	1dfb      	adds	r3, r7, #7
    3090:	781b      	ldrb	r3, [r3, #0]
    3092:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    3094:	683b      	ldr	r3, [r7, #0]
    3096:	781b      	ldrb	r3, [r3, #0]
    3098:	021b      	lsls	r3, r3, #8
    309a:	001a      	movs	r2, r3
    309c:	68fb      	ldr	r3, [r7, #12]
    309e:	4313      	orrs	r3, r2
    30a0:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    30a2:	1dfb      	adds	r3, r7, #7
    30a4:	781b      	ldrb	r3, [r3, #0]
    30a6:	0018      	movs	r0, r3
    30a8:	4b04      	ldr	r3, [pc, #16]	; (30bc <system_gclk_chan_set_config+0x3c>)
    30aa:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    30ac:	4b04      	ldr	r3, [pc, #16]	; (30c0 <system_gclk_chan_set_config+0x40>)
    30ae:	68fa      	ldr	r2, [r7, #12]
    30b0:	b292      	uxth	r2, r2
    30b2:	805a      	strh	r2, [r3, #2]
}
    30b4:	46c0      	nop			; (mov r8, r8)
    30b6:	46bd      	mov	sp, r7
    30b8:	b004      	add	sp, #16
    30ba:	bd80      	pop	{r7, pc}
    30bc:	0000310d 	.word	0x0000310d
    30c0:	40000c00 	.word	0x40000c00

000030c4 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    30c4:	b580      	push	{r7, lr}
    30c6:	b082      	sub	sp, #8
    30c8:	af00      	add	r7, sp, #0
    30ca:	0002      	movs	r2, r0
    30cc:	1dfb      	adds	r3, r7, #7
    30ce:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    30d0:	4b0a      	ldr	r3, [pc, #40]	; (30fc <system_gclk_chan_enable+0x38>)
    30d2:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    30d4:	4a0a      	ldr	r2, [pc, #40]	; (3100 <system_gclk_chan_enable+0x3c>)
    30d6:	1dfb      	adds	r3, r7, #7
    30d8:	781b      	ldrb	r3, [r3, #0]
    30da:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    30dc:	4909      	ldr	r1, [pc, #36]	; (3104 <system_gclk_chan_enable+0x40>)
    30de:	4b09      	ldr	r3, [pc, #36]	; (3104 <system_gclk_chan_enable+0x40>)
    30e0:	885b      	ldrh	r3, [r3, #2]
    30e2:	b29b      	uxth	r3, r3
    30e4:	2280      	movs	r2, #128	; 0x80
    30e6:	01d2      	lsls	r2, r2, #7
    30e8:	4313      	orrs	r3, r2
    30ea:	b29b      	uxth	r3, r3
    30ec:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    30ee:	4b06      	ldr	r3, [pc, #24]	; (3108 <system_gclk_chan_enable+0x44>)
    30f0:	4798      	blx	r3
}
    30f2:	46c0      	nop			; (mov r8, r8)
    30f4:	46bd      	mov	sp, r7
    30f6:	b002      	add	sp, #8
    30f8:	bd80      	pop	{r7, pc}
    30fa:	46c0      	nop			; (mov r8, r8)
    30fc:	00002db1 	.word	0x00002db1
    3100:	40000c02 	.word	0x40000c02
    3104:	40000c00 	.word	0x40000c00
    3108:	00002dc5 	.word	0x00002dc5

0000310c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    310c:	b580      	push	{r7, lr}
    310e:	b084      	sub	sp, #16
    3110:	af00      	add	r7, sp, #0
    3112:	0002      	movs	r2, r0
    3114:	1dfb      	adds	r3, r7, #7
    3116:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    3118:	4b1c      	ldr	r3, [pc, #112]	; (318c <system_gclk_chan_disable+0x80>)
    311a:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    311c:	4a1c      	ldr	r2, [pc, #112]	; (3190 <system_gclk_chan_disable+0x84>)
    311e:	1dfb      	adds	r3, r7, #7
    3120:	781b      	ldrb	r3, [r3, #0]
    3122:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    3124:	4b1b      	ldr	r3, [pc, #108]	; (3194 <system_gclk_chan_disable+0x88>)
    3126:	885b      	ldrh	r3, [r3, #2]
    3128:	051b      	lsls	r3, r3, #20
    312a:	0f1b      	lsrs	r3, r3, #28
    312c:	b2db      	uxtb	r3, r3
    312e:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    3130:	4a18      	ldr	r2, [pc, #96]	; (3194 <system_gclk_chan_disable+0x88>)
    3132:	8853      	ldrh	r3, [r2, #2]
    3134:	4918      	ldr	r1, [pc, #96]	; (3198 <system_gclk_chan_disable+0x8c>)
    3136:	400b      	ands	r3, r1
    3138:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    313a:	4a16      	ldr	r2, [pc, #88]	; (3194 <system_gclk_chan_disable+0x88>)
    313c:	4b15      	ldr	r3, [pc, #84]	; (3194 <system_gclk_chan_disable+0x88>)
    313e:	885b      	ldrh	r3, [r3, #2]
    3140:	b29b      	uxth	r3, r3
    3142:	4916      	ldr	r1, [pc, #88]	; (319c <system_gclk_chan_disable+0x90>)
    3144:	400b      	ands	r3, r1
    3146:	b29b      	uxth	r3, r3
    3148:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    314a:	46c0      	nop			; (mov r8, r8)
    314c:	4b11      	ldr	r3, [pc, #68]	; (3194 <system_gclk_chan_disable+0x88>)
    314e:	885b      	ldrh	r3, [r3, #2]
    3150:	b29b      	uxth	r3, r3
    3152:	001a      	movs	r2, r3
    3154:	2380      	movs	r3, #128	; 0x80
    3156:	01db      	lsls	r3, r3, #7
    3158:	4013      	ands	r3, r2
    315a:	d1f7      	bne.n	314c <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    315c:	4a0d      	ldr	r2, [pc, #52]	; (3194 <system_gclk_chan_disable+0x88>)
    315e:	68fb      	ldr	r3, [r7, #12]
    3160:	b2db      	uxtb	r3, r3
    3162:	1c19      	adds	r1, r3, #0
    3164:	230f      	movs	r3, #15
    3166:	400b      	ands	r3, r1
    3168:	b2d9      	uxtb	r1, r3
    316a:	8853      	ldrh	r3, [r2, #2]
    316c:	1c08      	adds	r0, r1, #0
    316e:	210f      	movs	r1, #15
    3170:	4001      	ands	r1, r0
    3172:	0208      	lsls	r0, r1, #8
    3174:	4908      	ldr	r1, [pc, #32]	; (3198 <system_gclk_chan_disable+0x8c>)
    3176:	400b      	ands	r3, r1
    3178:	1c19      	adds	r1, r3, #0
    317a:	1c03      	adds	r3, r0, #0
    317c:	430b      	orrs	r3, r1
    317e:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    3180:	4b07      	ldr	r3, [pc, #28]	; (31a0 <system_gclk_chan_disable+0x94>)
    3182:	4798      	blx	r3
}
    3184:	46c0      	nop			; (mov r8, r8)
    3186:	46bd      	mov	sp, r7
    3188:	b004      	add	sp, #16
    318a:	bd80      	pop	{r7, pc}
    318c:	00002db1 	.word	0x00002db1
    3190:	40000c02 	.word	0x40000c02
    3194:	40000c00 	.word	0x40000c00
    3198:	fffff0ff 	.word	0xfffff0ff
    319c:	ffffbfff 	.word	0xffffbfff
    31a0:	00002dc5 	.word	0x00002dc5

000031a4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    31a4:	b580      	push	{r7, lr}
    31a6:	b084      	sub	sp, #16
    31a8:	af00      	add	r7, sp, #0
    31aa:	0002      	movs	r2, r0
    31ac:	1dfb      	adds	r3, r7, #7
    31ae:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    31b0:	4b0d      	ldr	r3, [pc, #52]	; (31e8 <system_gclk_chan_get_hz+0x44>)
    31b2:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    31b4:	4a0d      	ldr	r2, [pc, #52]	; (31ec <system_gclk_chan_get_hz+0x48>)
    31b6:	1dfb      	adds	r3, r7, #7
    31b8:	781b      	ldrb	r3, [r3, #0]
    31ba:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    31bc:	4b0c      	ldr	r3, [pc, #48]	; (31f0 <system_gclk_chan_get_hz+0x4c>)
    31be:	885b      	ldrh	r3, [r3, #2]
    31c0:	051b      	lsls	r3, r3, #20
    31c2:	0f1b      	lsrs	r3, r3, #28
    31c4:	b2da      	uxtb	r2, r3
    31c6:	230f      	movs	r3, #15
    31c8:	18fb      	adds	r3, r7, r3
    31ca:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    31cc:	4b09      	ldr	r3, [pc, #36]	; (31f4 <system_gclk_chan_get_hz+0x50>)
    31ce:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    31d0:	230f      	movs	r3, #15
    31d2:	18fb      	adds	r3, r7, r3
    31d4:	781b      	ldrb	r3, [r3, #0]
    31d6:	0018      	movs	r0, r3
    31d8:	4b07      	ldr	r3, [pc, #28]	; (31f8 <system_gclk_chan_get_hz+0x54>)
    31da:	4798      	blx	r3
    31dc:	0003      	movs	r3, r0
}
    31de:	0018      	movs	r0, r3
    31e0:	46bd      	mov	sp, r7
    31e2:	b004      	add	sp, #16
    31e4:	bd80      	pop	{r7, pc}
    31e6:	46c0      	nop			; (mov r8, r8)
    31e8:	00002db1 	.word	0x00002db1
    31ec:	40000c02 	.word	0x40000c02
    31f0:	40000c00 	.word	0x40000c00
    31f4:	00002dc5 	.word	0x00002dc5
    31f8:	00002fa9 	.word	0x00002fa9

000031fc <system_pinmux_get_group_from_gpio_pin>:
{
    31fc:	b580      	push	{r7, lr}
    31fe:	b084      	sub	sp, #16
    3200:	af00      	add	r7, sp, #0
    3202:	0002      	movs	r2, r0
    3204:	1dfb      	adds	r3, r7, #7
    3206:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3208:	230f      	movs	r3, #15
    320a:	18fb      	adds	r3, r7, r3
    320c:	1dfa      	adds	r2, r7, #7
    320e:	7812      	ldrb	r2, [r2, #0]
    3210:	09d2      	lsrs	r2, r2, #7
    3212:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3214:	230e      	movs	r3, #14
    3216:	18fb      	adds	r3, r7, r3
    3218:	1dfa      	adds	r2, r7, #7
    321a:	7812      	ldrb	r2, [r2, #0]
    321c:	0952      	lsrs	r2, r2, #5
    321e:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3220:	4b0d      	ldr	r3, [pc, #52]	; (3258 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    3222:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    3224:	230f      	movs	r3, #15
    3226:	18fb      	adds	r3, r7, r3
    3228:	781b      	ldrb	r3, [r3, #0]
    322a:	2b00      	cmp	r3, #0
    322c:	d10f      	bne.n	324e <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    322e:	230f      	movs	r3, #15
    3230:	18fb      	adds	r3, r7, r3
    3232:	781b      	ldrb	r3, [r3, #0]
    3234:	009b      	lsls	r3, r3, #2
    3236:	2210      	movs	r2, #16
    3238:	4694      	mov	ip, r2
    323a:	44bc      	add	ip, r7
    323c:	4463      	add	r3, ip
    323e:	3b08      	subs	r3, #8
    3240:	681a      	ldr	r2, [r3, #0]
    3242:	230e      	movs	r3, #14
    3244:	18fb      	adds	r3, r7, r3
    3246:	781b      	ldrb	r3, [r3, #0]
    3248:	01db      	lsls	r3, r3, #7
    324a:	18d3      	adds	r3, r2, r3
    324c:	e000      	b.n	3250 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    324e:	2300      	movs	r3, #0
}
    3250:	0018      	movs	r0, r3
    3252:	46bd      	mov	sp, r7
    3254:	b004      	add	sp, #16
    3256:	bd80      	pop	{r7, pc}
    3258:	41004400 	.word	0x41004400

0000325c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    325c:	b580      	push	{r7, lr}
    325e:	b088      	sub	sp, #32
    3260:	af00      	add	r7, sp, #0
    3262:	60f8      	str	r0, [r7, #12]
    3264:	60b9      	str	r1, [r7, #8]
    3266:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    3268:	2300      	movs	r3, #0
    326a:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    326c:	687b      	ldr	r3, [r7, #4]
    326e:	78db      	ldrb	r3, [r3, #3]
    3270:	2201      	movs	r2, #1
    3272:	4053      	eors	r3, r2
    3274:	b2db      	uxtb	r3, r3
    3276:	2b00      	cmp	r3, #0
    3278:	d035      	beq.n	32e6 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    327a:	687b      	ldr	r3, [r7, #4]
    327c:	781b      	ldrb	r3, [r3, #0]
    327e:	2b80      	cmp	r3, #128	; 0x80
    3280:	d00b      	beq.n	329a <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    3282:	69fb      	ldr	r3, [r7, #28]
    3284:	2280      	movs	r2, #128	; 0x80
    3286:	0252      	lsls	r2, r2, #9
    3288:	4313      	orrs	r3, r2
    328a:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    328c:	687b      	ldr	r3, [r7, #4]
    328e:	781b      	ldrb	r3, [r3, #0]
    3290:	061b      	lsls	r3, r3, #24
    3292:	001a      	movs	r2, r3
    3294:	69fb      	ldr	r3, [r7, #28]
    3296:	4313      	orrs	r3, r2
    3298:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    329a:	687b      	ldr	r3, [r7, #4]
    329c:	785b      	ldrb	r3, [r3, #1]
    329e:	2b00      	cmp	r3, #0
    32a0:	d003      	beq.n	32aa <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    32a2:	687b      	ldr	r3, [r7, #4]
    32a4:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    32a6:	2b02      	cmp	r3, #2
    32a8:	d110      	bne.n	32cc <_system_pinmux_config+0x70>
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    32aa:	69fb      	ldr	r3, [r7, #28]
    32ac:	2280      	movs	r2, #128	; 0x80
    32ae:	0292      	lsls	r2, r2, #10
    32b0:	4313      	orrs	r3, r2
    32b2:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    32b4:	687b      	ldr	r3, [r7, #4]
    32b6:	789b      	ldrb	r3, [r3, #2]
    32b8:	2b00      	cmp	r3, #0
    32ba:	d004      	beq.n	32c6 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    32bc:	69fb      	ldr	r3, [r7, #28]
    32be:	2280      	movs	r2, #128	; 0x80
    32c0:	02d2      	lsls	r2, r2, #11
    32c2:	4313      	orrs	r3, r2
    32c4:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    32c6:	68fb      	ldr	r3, [r7, #12]
    32c8:	68ba      	ldr	r2, [r7, #8]
    32ca:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    32cc:	687b      	ldr	r3, [r7, #4]
    32ce:	785b      	ldrb	r3, [r3, #1]
    32d0:	2b01      	cmp	r3, #1
    32d2:	d003      	beq.n	32dc <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    32d4:	687b      	ldr	r3, [r7, #4]
    32d6:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    32d8:	2b02      	cmp	r3, #2
    32da:	d107      	bne.n	32ec <_system_pinmux_config+0x90>
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    32dc:	69fb      	ldr	r3, [r7, #28]
    32de:	4a22      	ldr	r2, [pc, #136]	; (3368 <_system_pinmux_config+0x10c>)
    32e0:	4013      	ands	r3, r2
    32e2:	61fb      	str	r3, [r7, #28]
    32e4:	e002      	b.n	32ec <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    32e6:	68fb      	ldr	r3, [r7, #12]
    32e8:	68ba      	ldr	r2, [r7, #8]
    32ea:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    32ec:	68bb      	ldr	r3, [r7, #8]
    32ee:	041b      	lsls	r3, r3, #16
    32f0:	0c1b      	lsrs	r3, r3, #16
    32f2:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    32f4:	68bb      	ldr	r3, [r7, #8]
    32f6:	0c1b      	lsrs	r3, r3, #16
    32f8:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    32fa:	69ba      	ldr	r2, [r7, #24]
    32fc:	69fb      	ldr	r3, [r7, #28]
    32fe:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    3300:	22a0      	movs	r2, #160	; 0xa0
    3302:	05d2      	lsls	r2, r2, #23
    3304:	431a      	orrs	r2, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3306:	68fb      	ldr	r3, [r7, #12]
    3308:	629a      	str	r2, [r3, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    330a:	697a      	ldr	r2, [r7, #20]
    330c:	69fb      	ldr	r3, [r7, #28]
    330e:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    3310:	22d0      	movs	r2, #208	; 0xd0
    3312:	0612      	lsls	r2, r2, #24
    3314:	431a      	orrs	r2, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    3316:	68fb      	ldr	r3, [r7, #12]
    3318:	629a      	str	r2, [r3, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    331a:	687b      	ldr	r3, [r7, #4]
    331c:	78db      	ldrb	r3, [r3, #3]
    331e:	2201      	movs	r2, #1
    3320:	4053      	eors	r3, r2
    3322:	b2db      	uxtb	r3, r3
    3324:	2b00      	cmp	r3, #0
    3326:	d01a      	beq.n	335e <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    3328:	69fa      	ldr	r2, [r7, #28]
    332a:	2380      	movs	r3, #128	; 0x80
    332c:	02db      	lsls	r3, r3, #11
    332e:	4013      	ands	r3, r2
    3330:	d00a      	beq.n	3348 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    3332:	687b      	ldr	r3, [r7, #4]
    3334:	789b      	ldrb	r3, [r3, #2]
    3336:	2b01      	cmp	r3, #1
    3338:	d103      	bne.n	3342 <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    333a:	68fb      	ldr	r3, [r7, #12]
    333c:	68ba      	ldr	r2, [r7, #8]
    333e:	619a      	str	r2, [r3, #24]
    3340:	e002      	b.n	3348 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    3342:	68fb      	ldr	r3, [r7, #12]
    3344:	68ba      	ldr	r2, [r7, #8]
    3346:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3348:	687b      	ldr	r3, [r7, #4]
    334a:	785b      	ldrb	r3, [r3, #1]
    334c:	2b01      	cmp	r3, #1
    334e:	d003      	beq.n	3358 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    3350:	687b      	ldr	r3, [r7, #4]
    3352:	785b      	ldrb	r3, [r3, #1]
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    3354:	2b02      	cmp	r3, #2
    3356:	d102      	bne.n	335e <_system_pinmux_config+0x102>
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    3358:	68fb      	ldr	r3, [r7, #12]
    335a:	68ba      	ldr	r2, [r7, #8]
    335c:	609a      	str	r2, [r3, #8]
		}
	}
}
    335e:	46c0      	nop			; (mov r8, r8)
    3360:	46bd      	mov	sp, r7
    3362:	b008      	add	sp, #32
    3364:	bd80      	pop	{r7, pc}
    3366:	46c0      	nop			; (mov r8, r8)
    3368:	fffbffff 	.word	0xfffbffff

0000336c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    336c:	b580      	push	{r7, lr}
    336e:	b084      	sub	sp, #16
    3370:	af00      	add	r7, sp, #0
    3372:	0002      	movs	r2, r0
    3374:	6039      	str	r1, [r7, #0]
    3376:	1dfb      	adds	r3, r7, #7
    3378:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    337a:	1dfb      	adds	r3, r7, #7
    337c:	781b      	ldrb	r3, [r3, #0]
    337e:	0018      	movs	r0, r3
    3380:	4b0a      	ldr	r3, [pc, #40]	; (33ac <system_pinmux_pin_set_config+0x40>)
    3382:	4798      	blx	r3
    3384:	0003      	movs	r3, r0
    3386:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    3388:	1dfb      	adds	r3, r7, #7
    338a:	781b      	ldrb	r3, [r3, #0]
    338c:	221f      	movs	r2, #31
    338e:	4013      	ands	r3, r2
    3390:	2201      	movs	r2, #1
    3392:	409a      	lsls	r2, r3
    3394:	0013      	movs	r3, r2
    3396:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    3398:	683a      	ldr	r2, [r7, #0]
    339a:	68b9      	ldr	r1, [r7, #8]
    339c:	68fb      	ldr	r3, [r7, #12]
    339e:	0018      	movs	r0, r3
    33a0:	4b03      	ldr	r3, [pc, #12]	; (33b0 <system_pinmux_pin_set_config+0x44>)
    33a2:	4798      	blx	r3
}
    33a4:	46c0      	nop			; (mov r8, r8)
    33a6:	46bd      	mov	sp, r7
    33a8:	b004      	add	sp, #16
    33aa:	bd80      	pop	{r7, pc}
    33ac:	000031fd 	.word	0x000031fd
    33b0:	0000325d 	.word	0x0000325d

000033b4 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    33b4:	b580      	push	{r7, lr}
    33b6:	af00      	add	r7, sp, #0
	return;
    33b8:	46c0      	nop			; (mov r8, r8)
}
    33ba:	46bd      	mov	sp, r7
    33bc:	bd80      	pop	{r7, pc}
	...

000033c0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    33c0:	b580      	push	{r7, lr}
    33c2:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    33c4:	4b06      	ldr	r3, [pc, #24]	; (33e0 <system_init+0x20>)
    33c6:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    33c8:	4b06      	ldr	r3, [pc, #24]	; (33e4 <system_init+0x24>)
    33ca:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    33cc:	4b06      	ldr	r3, [pc, #24]	; (33e8 <system_init+0x28>)
    33ce:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    33d0:	4b06      	ldr	r3, [pc, #24]	; (33ec <system_init+0x2c>)
    33d2:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    33d4:	4b06      	ldr	r3, [pc, #24]	; (33f0 <system_init+0x30>)
    33d6:	4798      	blx	r3
}
    33d8:	46c0      	nop			; (mov r8, r8)
    33da:	46bd      	mov	sp, r7
    33dc:	bd80      	pop	{r7, pc}
    33de:	46c0      	nop			; (mov r8, r8)
    33e0:	00002c81 	.word	0x00002c81
    33e4:	00002871 	.word	0x00002871
    33e8:	000033b5 	.word	0x000033b5
    33ec:	000033b5 	.word	0x000033b5
    33f0:	000033b5 	.word	0x000033b5

000033f4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    33f4:	b580      	push	{r7, lr}
    33f6:	b082      	sub	sp, #8
    33f8:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    33fa:	4b2f      	ldr	r3, [pc, #188]	; (34b8 <Reset_Handler+0xc4>)
    33fc:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    33fe:	4b2f      	ldr	r3, [pc, #188]	; (34bc <Reset_Handler+0xc8>)
    3400:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    3402:	687a      	ldr	r2, [r7, #4]
    3404:	683b      	ldr	r3, [r7, #0]
    3406:	429a      	cmp	r2, r3
    3408:	d00c      	beq.n	3424 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    340a:	e007      	b.n	341c <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    340c:	683b      	ldr	r3, [r7, #0]
    340e:	1d1a      	adds	r2, r3, #4
    3410:	603a      	str	r2, [r7, #0]
    3412:	687a      	ldr	r2, [r7, #4]
    3414:	1d11      	adds	r1, r2, #4
    3416:	6079      	str	r1, [r7, #4]
    3418:	6812      	ldr	r2, [r2, #0]
    341a:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
    341c:	683a      	ldr	r2, [r7, #0]
    341e:	4b28      	ldr	r3, [pc, #160]	; (34c0 <Reset_Handler+0xcc>)
    3420:	429a      	cmp	r2, r3
    3422:	d3f3      	bcc.n	340c <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    3424:	4b27      	ldr	r3, [pc, #156]	; (34c4 <Reset_Handler+0xd0>)
    3426:	603b      	str	r3, [r7, #0]
    3428:	e004      	b.n	3434 <Reset_Handler+0x40>
                *pDest++ = 0;
    342a:	683b      	ldr	r3, [r7, #0]
    342c:	1d1a      	adds	r2, r3, #4
    342e:	603a      	str	r2, [r7, #0]
    3430:	2200      	movs	r2, #0
    3432:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
    3434:	683a      	ldr	r2, [r7, #0]
    3436:	4b24      	ldr	r3, [pc, #144]	; (34c8 <Reset_Handler+0xd4>)
    3438:	429a      	cmp	r2, r3
    343a:	d3f6      	bcc.n	342a <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    343c:	4b23      	ldr	r3, [pc, #140]	; (34cc <Reset_Handler+0xd8>)
    343e:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    3440:	4b23      	ldr	r3, [pc, #140]	; (34d0 <Reset_Handler+0xdc>)
    3442:	687a      	ldr	r2, [r7, #4]
    3444:	21ff      	movs	r1, #255	; 0xff
    3446:	438a      	bics	r2, r1
    3448:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    344a:	4a22      	ldr	r2, [pc, #136]	; (34d4 <Reset_Handler+0xe0>)
    344c:	2390      	movs	r3, #144	; 0x90
    344e:	005b      	lsls	r3, r3, #1
    3450:	2102      	movs	r1, #2
    3452:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    3454:	4a20      	ldr	r2, [pc, #128]	; (34d8 <Reset_Handler+0xe4>)
    3456:	78d3      	ldrb	r3, [r2, #3]
    3458:	2103      	movs	r1, #3
    345a:	438b      	bics	r3, r1
    345c:	1c19      	adds	r1, r3, #0
    345e:	2302      	movs	r3, #2
    3460:	430b      	orrs	r3, r1
    3462:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    3464:	4a1c      	ldr	r2, [pc, #112]	; (34d8 <Reset_Handler+0xe4>)
    3466:	78d3      	ldrb	r3, [r2, #3]
    3468:	210c      	movs	r1, #12
    346a:	438b      	bics	r3, r1
    346c:	1c19      	adds	r1, r3, #0
    346e:	2308      	movs	r3, #8
    3470:	430b      	orrs	r3, r1
    3472:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    3474:	4a19      	ldr	r2, [pc, #100]	; (34dc <Reset_Handler+0xe8>)
    3476:	7b93      	ldrb	r3, [r2, #14]
    3478:	2130      	movs	r1, #48	; 0x30
    347a:	438b      	bics	r3, r1
    347c:	1c19      	adds	r1, r3, #0
    347e:	2320      	movs	r3, #32
    3480:	430b      	orrs	r3, r1
    3482:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    3484:	4a15      	ldr	r2, [pc, #84]	; (34dc <Reset_Handler+0xe8>)
    3486:	7b93      	ldrb	r3, [r2, #14]
    3488:	210c      	movs	r1, #12
    348a:	438b      	bics	r3, r1
    348c:	1c19      	adds	r1, r3, #0
    348e:	2308      	movs	r3, #8
    3490:	430b      	orrs	r3, r1
    3492:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    3494:	4a11      	ldr	r2, [pc, #68]	; (34dc <Reset_Handler+0xe8>)
    3496:	7b93      	ldrb	r3, [r2, #14]
    3498:	2103      	movs	r1, #3
    349a:	438b      	bics	r3, r1
    349c:	1c19      	adds	r1, r3, #0
    349e:	2302      	movs	r3, #2
    34a0:	430b      	orrs	r3, r1
    34a2:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    34a4:	4a0e      	ldr	r2, [pc, #56]	; (34e0 <Reset_Handler+0xec>)
    34a6:	6853      	ldr	r3, [r2, #4]
    34a8:	2180      	movs	r1, #128	; 0x80
    34aa:	430b      	orrs	r3, r1
    34ac:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    34ae:	4b0d      	ldr	r3, [pc, #52]	; (34e4 <Reset_Handler+0xf0>)
    34b0:	4798      	blx	r3

        /* Branch to main function */
        main();
    34b2:	4b0d      	ldr	r3, [pc, #52]	; (34e8 <Reset_Handler+0xf4>)
    34b4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    34b6:	e7fe      	b.n	34b6 <Reset_Handler+0xc2>
    34b8:	00003a18 	.word	0x00003a18
    34bc:	20000000 	.word	0x20000000
    34c0:	2000000c 	.word	0x2000000c
    34c4:	2000000c 	.word	0x2000000c
    34c8:	200000c4 	.word	0x200000c4
    34cc:	00000000 	.word	0x00000000
    34d0:	e000ed00 	.word	0xe000ed00
    34d4:	41007000 	.word	0x41007000
    34d8:	41005000 	.word	0x41005000
    34dc:	41004800 	.word	0x41004800
    34e0:	41004000 	.word	0x41004000
    34e4:	00003935 	.word	0x00003935
    34e8:	00003611 	.word	0x00003611

000034ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    34ec:	b580      	push	{r7, lr}
    34ee:	af00      	add	r7, sp, #0
        while (1) {
    34f0:	e7fe      	b.n	34f0 <Dummy_Handler+0x4>
	...

000034f4 <system_cpu_clock_set_divider>:
{
    34f4:	b580      	push	{r7, lr}
    34f6:	b082      	sub	sp, #8
    34f8:	af00      	add	r7, sp, #0
    34fa:	0002      	movs	r2, r0
    34fc:	1dfb      	adds	r3, r7, #7
    34fe:	701a      	strb	r2, [r3, #0]
	PM->CPUSEL.reg = (uint32_t)divider;
    3500:	4a03      	ldr	r2, [pc, #12]	; (3510 <system_cpu_clock_set_divider+0x1c>)
    3502:	1dfb      	adds	r3, r7, #7
    3504:	781b      	ldrb	r3, [r3, #0]
    3506:	7213      	strb	r3, [r2, #8]
}
    3508:	46c0      	nop			; (mov r8, r8)
    350a:	46bd      	mov	sp, r7
    350c:	b002      	add	sp, #8
    350e:	bd80      	pop	{r7, pc}
    3510:	40000400 	.word	0x40000400

00003514 <system_pinmux_get_group_from_gpio_pin>:
{
    3514:	b580      	push	{r7, lr}
    3516:	b084      	sub	sp, #16
    3518:	af00      	add	r7, sp, #0
    351a:	0002      	movs	r2, r0
    351c:	1dfb      	adds	r3, r7, #7
    351e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3520:	230f      	movs	r3, #15
    3522:	18fb      	adds	r3, r7, r3
    3524:	1dfa      	adds	r2, r7, #7
    3526:	7812      	ldrb	r2, [r2, #0]
    3528:	09d2      	lsrs	r2, r2, #7
    352a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    352c:	230e      	movs	r3, #14
    352e:	18fb      	adds	r3, r7, r3
    3530:	1dfa      	adds	r2, r7, #7
    3532:	7812      	ldrb	r2, [r2, #0]
    3534:	0952      	lsrs	r2, r2, #5
    3536:	701a      	strb	r2, [r3, #0]
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3538:	4b0d      	ldr	r3, [pc, #52]	; (3570 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    353a:	60bb      	str	r3, [r7, #8]
	if (port_index < PORT_INST_NUM) {
    353c:	230f      	movs	r3, #15
    353e:	18fb      	adds	r3, r7, r3
    3540:	781b      	ldrb	r3, [r3, #0]
    3542:	2b00      	cmp	r3, #0
    3544:	d10f      	bne.n	3566 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    3546:	230f      	movs	r3, #15
    3548:	18fb      	adds	r3, r7, r3
    354a:	781b      	ldrb	r3, [r3, #0]
    354c:	009b      	lsls	r3, r3, #2
    354e:	2210      	movs	r2, #16
    3550:	4694      	mov	ip, r2
    3552:	44bc      	add	ip, r7
    3554:	4463      	add	r3, ip
    3556:	3b08      	subs	r3, #8
    3558:	681a      	ldr	r2, [r3, #0]
    355a:	230e      	movs	r3, #14
    355c:	18fb      	adds	r3, r7, r3
    355e:	781b      	ldrb	r3, [r3, #0]
    3560:	01db      	lsls	r3, r3, #7
    3562:	18d3      	adds	r3, r2, r3
    3564:	e000      	b.n	3568 <system_pinmux_get_group_from_gpio_pin+0x54>
		return NULL;
    3566:	2300      	movs	r3, #0
}
    3568:	0018      	movs	r0, r3
    356a:	46bd      	mov	sp, r7
    356c:	b004      	add	sp, #16
    356e:	bd80      	pop	{r7, pc}
    3570:	41004400 	.word	0x41004400

00003574 <port_get_group_from_gpio_pin>:
{
    3574:	b580      	push	{r7, lr}
    3576:	b082      	sub	sp, #8
    3578:	af00      	add	r7, sp, #0
    357a:	0002      	movs	r2, r0
    357c:	1dfb      	adds	r3, r7, #7
    357e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3580:	1dfb      	adds	r3, r7, #7
    3582:	781b      	ldrb	r3, [r3, #0]
    3584:	0018      	movs	r0, r3
    3586:	4b03      	ldr	r3, [pc, #12]	; (3594 <port_get_group_from_gpio_pin+0x20>)
    3588:	4798      	blx	r3
    358a:	0003      	movs	r3, r0
}
    358c:	0018      	movs	r0, r3
    358e:	46bd      	mov	sp, r7
    3590:	b002      	add	sp, #8
    3592:	bd80      	pop	{r7, pc}
    3594:	00003515 	.word	0x00003515

00003598 <port_get_config_defaults>:
{
    3598:	b580      	push	{r7, lr}
    359a:	b082      	sub	sp, #8
    359c:	af00      	add	r7, sp, #0
    359e:	6078      	str	r0, [r7, #4]
	config->direction  = PORT_PIN_DIR_INPUT;
    35a0:	687b      	ldr	r3, [r7, #4]
    35a2:	2200      	movs	r2, #0
    35a4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    35a6:	687b      	ldr	r3, [r7, #4]
    35a8:	2201      	movs	r2, #1
    35aa:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    35ac:	687b      	ldr	r3, [r7, #4]
    35ae:	2200      	movs	r2, #0
    35b0:	709a      	strb	r2, [r3, #2]
}
    35b2:	46c0      	nop			; (mov r8, r8)
    35b4:	46bd      	mov	sp, r7
    35b6:	b002      	add	sp, #8
    35b8:	bd80      	pop	{r7, pc}
	...

000035bc <port_pin_set_output_level>:
{
    35bc:	b580      	push	{r7, lr}
    35be:	b084      	sub	sp, #16
    35c0:	af00      	add	r7, sp, #0
    35c2:	0002      	movs	r2, r0
    35c4:	1dfb      	adds	r3, r7, #7
    35c6:	701a      	strb	r2, [r3, #0]
    35c8:	1dbb      	adds	r3, r7, #6
    35ca:	1c0a      	adds	r2, r1, #0
    35cc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    35ce:	1dfb      	adds	r3, r7, #7
    35d0:	781b      	ldrb	r3, [r3, #0]
    35d2:	0018      	movs	r0, r3
    35d4:	4b0d      	ldr	r3, [pc, #52]	; (360c <port_pin_set_output_level+0x50>)
    35d6:	4798      	blx	r3
    35d8:	0003      	movs	r3, r0
    35da:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    35dc:	1dfb      	adds	r3, r7, #7
    35de:	781b      	ldrb	r3, [r3, #0]
    35e0:	221f      	movs	r2, #31
    35e2:	4013      	ands	r3, r2
    35e4:	2201      	movs	r2, #1
    35e6:	409a      	lsls	r2, r3
    35e8:	0013      	movs	r3, r2
    35ea:	60bb      	str	r3, [r7, #8]
	if (level) {
    35ec:	1dbb      	adds	r3, r7, #6
    35ee:	781b      	ldrb	r3, [r3, #0]
    35f0:	2b00      	cmp	r3, #0
    35f2:	d003      	beq.n	35fc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    35f4:	68fb      	ldr	r3, [r7, #12]
    35f6:	68ba      	ldr	r2, [r7, #8]
    35f8:	619a      	str	r2, [r3, #24]
}
    35fa:	e002      	b.n	3602 <port_pin_set_output_level+0x46>
		port_base->OUTCLR.reg = pin_mask;
    35fc:	68fb      	ldr	r3, [r7, #12]
    35fe:	68ba      	ldr	r2, [r7, #8]
    3600:	615a      	str	r2, [r3, #20]
}
    3602:	46c0      	nop			; (mov r8, r8)
    3604:	46bd      	mov	sp, r7
    3606:	b004      	add	sp, #16
    3608:	bd80      	pop	{r7, pc}
    360a:	46c0      	nop			; (mov r8, r8)
    360c:	00003575 	.word	0x00003575

00003610 <main>:

/************************************************************************/
/*                                      Main                            */
/************************************************************************/
int main (void)
{
    3610:	b580      	push	{r7, lr}
    3612:	b082      	sub	sp, #8
    3614:	af00      	add	r7, sp, #0
    uint8_t tx_preamble[4] = {FIFO_REPEATDATA, 0x38, 8, 0xaa};
    3616:	1d3b      	adds	r3, r7, #4
    3618:	4a09      	ldr	r2, [pc, #36]	; (3640 <main+0x30>)
    361a:	6812      	ldr	r2, [r2, #0]
    361c:	601a      	str	r2, [r3, #0]

    // initialize all the subsystems on the MCU
    simSysInit();
    361e:	4b09      	ldr	r3, [pc, #36]	; (3644 <main+0x34>)
    3620:	4798      	blx	r3
    
    // init registers for 169MHz
    spi169_tx_init();
    3622:	4b09      	ldr	r3, [pc, #36]	; (3648 <main+0x38>)
    3624:	4798      	blx	r3
//    spi27_tx_init();
	   
    while(1)
    {
        // start a SPI transfer to the FIFO
       spi169_start_xfer(AX5043_FIFODATA, WRT);
    3626:	2101      	movs	r1, #1
    3628:	2029      	movs	r0, #41	; 0x29
    362a:	4b08      	ldr	r3, [pc, #32]	; (364c <main+0x3c>)
    362c:	4798      	blx	r3
        
        // write the preamble
       spi169_write(tx_preamble, 4);
    362e:	1d3b      	adds	r3, r7, #4
    3630:	2104      	movs	r1, #4
    3632:	0018      	movs	r0, r3
    3634:	4b06      	ldr	r3, [pc, #24]	; (3650 <main+0x40>)
    3636:	4798      	blx	r3

        // stop the SPI transfer to the FIFO
       spi169_stop_xfer();
    3638:	4b06      	ldr	r3, [pc, #24]	; (3654 <main+0x44>)
    363a:	4798      	blx	r3
       spi169_start_xfer(AX5043_FIFODATA, WRT);
    363c:	e7f3      	b.n	3626 <main+0x16>
    363e:	46c0      	nop			; (mov r8, r8)
    3640:	000039f4 	.word	0x000039f4
    3644:	00003659 	.word	0x00003659
    3648:	00000695 	.word	0x00000695
    364c:	00000485 	.word	0x00000485
    3650:	000005dd 	.word	0x000005dd
    3654:	00000531 	.word	0x00000531

00003658 <simSysInit>:
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Initializes all relevant subsystems.
 */
void simSysInit(void)
{
    3658:	b580      	push	{r7, lr}
    365a:	af00      	add	r7, sp, #0
	system_init();
    365c:	4b07      	ldr	r3, [pc, #28]	; (367c <simSysInit+0x24>)
    365e:	4798      	blx	r3
	sys_clk_init();	
    3660:	4b07      	ldr	r3, [pc, #28]	; (3680 <simSysInit+0x28>)
    3662:	4798      	blx	r3
	conf_port_pin();
    3664:	4b07      	ldr	r3, [pc, #28]	; (3684 <simSysInit+0x2c>)
    3666:	4798      	blx	r3
	
	
	
    spi169_init();
    3668:	4b07      	ldr	r3, [pc, #28]	; (3688 <simSysInit+0x30>)
    366a:	4798      	blx	r3
	port_pin_set_output_level(CONFIG245, true);
    366c:	2101      	movs	r1, #1
    366e:	2006      	movs	r0, #6
    3670:	4b06      	ldr	r3, [pc, #24]	; (368c <simSysInit+0x34>)
    3672:	4798      	blx	r3
    
	
	
	//uart245_init();
//	uart915_init();
}
    3674:	46c0      	nop			; (mov r8, r8)
    3676:	46bd      	mov	sp, r7
    3678:	bd80      	pop	{r7, pc}
    367a:	46c0      	nop			; (mov r8, r8)
    367c:	000033c1 	.word	0x000033c1
    3680:	00003691 	.word	0x00003691
    3684:	000036b5 	.word	0x000036b5
    3688:	000003b9 	.word	0x000003b9
    368c:	000035bd 	.word	0x000035bd

00003690 <sys_clk_init>:
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Initializes the MCU clocks.
 */
void sys_clk_init(void)
{
    3690:	b580      	push	{r7, lr}
    3692:	af00      	add	r7, sp, #0
	clk_osc8m_init();
    3694:	4b04      	ldr	r3, [pc, #16]	; (36a8 <sys_clk_init+0x18>)
    3696:	4798      	blx	r3
	clk_gclk0_init();
    3698:	4b04      	ldr	r3, [pc, #16]	; (36ac <sys_clk_init+0x1c>)
    369a:	4798      	blx	r3
    delay_init();
    369c:	4b04      	ldr	r3, [pc, #16]	; (36b0 <sys_clk_init+0x20>)
    369e:	4798      	blx	r3
}
    36a0:	46c0      	nop			; (mov r8, r8)
    36a2:	46bd      	mov	sp, r7
    36a4:	bd80      	pop	{r7, pc}
    36a6:	46c0      	nop			; (mov r8, r8)
    36a8:	00003799 	.word	0x00003799
    36ac:	000037c5 	.word	0x000037c5
    36b0:	00000dcd 	.word	0x00000dcd

000036b4 <conf_port_pin>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 * Parameters       : void
 * Return Values(s) : void
 * Description      : Configures the GPIO pins.
 */
void conf_port_pin(void)
{
<<<<<<< HEAD
    1886:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    1888:	ac01      	add	r4, sp, #4
	config->input_pull = PORT_PIN_PULL_UP;
    188a:	2601      	movs	r6, #1
	config->direction  = PORT_PIN_DIR_INPUT;
    188c:	7023      	strb	r3, [r4, #0]
	config->powersave  = false;
    188e:	2300      	movs	r3, #0
	
	/**************config pin for 245*************/
	// cts
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    config_port_pin.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(CTS245, &config_port_pin);
    1890:	4d20      	ldr	r5, [pc, #128]	; (1914 <conf_port_pin+0x90>)
    1892:	0021      	movs	r1, r4
    1894:	2007      	movs	r0, #7
    1896:	70a3      	strb	r3, [r4, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    1898:	7066      	strb	r6, [r4, #1]
    189a:	47a8      	blx	r5
    
	// rts
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
	port_pin_set_config(RTS245, &config_port_pin);
    189c:	0021      	movs	r1, r4
    189e:	2006      	movs	r0, #6
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    18a0:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(RTS245, &config_port_pin);
    18a2:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    18a4:	2340      	movs	r3, #64	; 0x40
    18a6:	4f1c      	ldr	r7, [pc, #112]	; (1918 <conf_port_pin+0x94>)
	port_pin_set_output_level(RTS245, true);
    
    // paen
	port_pin_set_config(PAEN245, &config_port_pin);
    18a8:	0030      	movs	r0, r6
    18aa:	61bb      	str	r3, [r7, #24]
    18ac:	0021      	movs	r1, r4
    18ae:	47a8      	blx	r5
    18b0:	2302      	movs	r3, #2
    port_pin_set_output_level(PAEN245, true);
    
	// config
	port_pin_set_config(CONFIG245, &config_port_pin);
    18b2:	0021      	movs	r1, r4
    18b4:	61bb      	str	r3, [r7, #24]
    18b6:	0018      	movs	r0, r3
    18b8:	47a8      	blx	r5
    18ba:	2304      	movs	r3, #4
    port_pin_set_output_level(CONFIG245, true);
    
	// reset
	port_pin_set_config(RESET245, &config_port_pin);
    18bc:	0021      	movs	r1, r4
    18be:	61bb      	str	r3, [r7, #24]
    18c0:	2003      	movs	r0, #3
    18c2:	47a8      	blx	r5
    18c4:	2308      	movs	r3, #8
    18c6:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(RESET245, true);
=======
    36b4:	b580      	push	{r7, lr}
    36b6:	b082      	sub	sp, #8
    36b8:	af00      	add	r7, sp, #0
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
    36ba:	1d3b      	adds	r3, r7, #4
    36bc:	0018      	movs	r0, r3
    36be:	4b33      	ldr	r3, [pc, #204]	; (378c <conf_port_pin+0xd8>)
    36c0:	4798      	blx	r3
	
	/**************config pin for 245*************/

	
	// cts
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    36c2:	1d3b      	adds	r3, r7, #4
    36c4:	2200      	movs	r2, #0
    36c6:	701a      	strb	r2, [r3, #0]
    config_port_pin.input_pull = PORT_PIN_PULL_UP;
    36c8:	1d3b      	adds	r3, r7, #4
    36ca:	2201      	movs	r2, #1
    36cc:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(CTS245, &config_port_pin);
    36ce:	1d3b      	adds	r3, r7, #4
    36d0:	0019      	movs	r1, r3
    36d2:	200b      	movs	r0, #11
    36d4:	4b2e      	ldr	r3, [pc, #184]	; (3790 <conf_port_pin+0xdc>)
    36d6:	4798      	blx	r3
    
	// rts
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    36d8:	1d3b      	adds	r3, r7, #4
    36da:	2201      	movs	r2, #1
    36dc:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(RTS245, &config_port_pin);
    36de:	1d3b      	adds	r3, r7, #4
    36e0:	0019      	movs	r1, r3
    36e2:	200a      	movs	r0, #10
    36e4:	4b2a      	ldr	r3, [pc, #168]	; (3790 <conf_port_pin+0xdc>)
    36e6:	4798      	blx	r3
	port_pin_set_output_level(RTS245, true);
    36e8:	2101      	movs	r1, #1
    36ea:	200a      	movs	r0, #10
    36ec:	4b29      	ldr	r3, [pc, #164]	; (3794 <conf_port_pin+0xe0>)
    36ee:	4798      	blx	r3
    
    // paen
	port_pin_set_config(PAEN245, &config_port_pin);
    36f0:	1d3b      	adds	r3, r7, #4
    36f2:	0019      	movs	r1, r3
    36f4:	2001      	movs	r0, #1
    36f6:	4b26      	ldr	r3, [pc, #152]	; (3790 <conf_port_pin+0xdc>)
    36f8:	4798      	blx	r3
    port_pin_set_output_level(PAEN245, true);
    36fa:	2101      	movs	r1, #1
    36fc:	2001      	movs	r0, #1
    36fe:	4b25      	ldr	r3, [pc, #148]	; (3794 <conf_port_pin+0xe0>)
    3700:	4798      	blx	r3
    
	// config
	port_pin_set_config(CONFIG245, &config_port_pin);
    3702:	1d3b      	adds	r3, r7, #4
    3704:	0019      	movs	r1, r3
    3706:	2006      	movs	r0, #6
    3708:	4b21      	ldr	r3, [pc, #132]	; (3790 <conf_port_pin+0xdc>)
    370a:	4798      	blx	r3
    port_pin_set_output_level(CONFIG245, true);
    370c:	2101      	movs	r1, #1
    370e:	2006      	movs	r0, #6
    3710:	4b20      	ldr	r3, [pc, #128]	; (3794 <conf_port_pin+0xe0>)
    3712:	4798      	blx	r3
    
	// reset
	port_pin_set_config(RESET245, &config_port_pin);
    3714:	1d3b      	adds	r3, r7, #4
    3716:	0019      	movs	r1, r3
    3718:	2007      	movs	r0, #7
    371a:	4b1d      	ldr	r3, [pc, #116]	; (3790 <conf_port_pin+0xdc>)
    371c:	4798      	blx	r3
    port_pin_set_output_level(RESET245, true);
    371e:	2101      	movs	r1, #1
    3720:	2007      	movs	r0, #7
    3722:	4b1c      	ldr	r3, [pc, #112]	; (3794 <conf_port_pin+0xe0>)
    3724:	4798      	blx	r3
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	
    
	/**************config pin for 915*************/
	// cts
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
<<<<<<< HEAD
    18c8:	2300      	movs	r3, #0
    config_port_pin.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(CTS915, &config_port_pin);
    18ca:	0021      	movs	r1, r4
    18cc:	200f      	movs	r0, #15
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    18ce:	7023      	strb	r3, [r4, #0]
    config_port_pin.input_pull = PORT_PIN_PULL_UP;
    18d0:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(CTS915, &config_port_pin);
    18d2:	47a8      	blx	r5
    
	// rts
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
	port_pin_set_config(RTS915, &config_port_pin);
    18d4:	0021      	movs	r1, r4
    18d6:	200e      	movs	r0, #14
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    18d8:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(RTS915, &config_port_pin);
    18da:	47a8      	blx	r5
    18dc:	2380      	movs	r3, #128	; 0x80
    18de:	01db      	lsls	r3, r3, #7
    18e0:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(RTS915, true);
=======
    3726:	1d3b      	adds	r3, r7, #4
    3728:	2200      	movs	r2, #0
    372a:	701a      	strb	r2, [r3, #0]
    config_port_pin.input_pull = PORT_PIN_PULL_UP;
    372c:	1d3b      	adds	r3, r7, #4
    372e:	2201      	movs	r2, #1
    3730:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(CTS915, &config_port_pin);
    3732:	1d3b      	adds	r3, r7, #4
    3734:	0019      	movs	r1, r3
    3736:	200f      	movs	r0, #15
    3738:	4b15      	ldr	r3, [pc, #84]	; (3790 <conf_port_pin+0xdc>)
    373a:	4798      	blx	r3
    
	// rts
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    373c:	1d3b      	adds	r3, r7, #4
    373e:	2201      	movs	r2, #1
    3740:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(RTS915, &config_port_pin);
    3742:	1d3b      	adds	r3, r7, #4
    3744:	0019      	movs	r1, r3
    3746:	200e      	movs	r0, #14
    3748:	4b11      	ldr	r3, [pc, #68]	; (3790 <conf_port_pin+0xdc>)
    374a:	4798      	blx	r3
    port_pin_set_output_level(RTS915, true);
    374c:	2101      	movs	r1, #1
    374e:	200e      	movs	r0, #14
    3750:	4b10      	ldr	r3, [pc, #64]	; (3794 <conf_port_pin+0xe0>)
    3752:	4798      	blx	r3
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
    
	// wake
	// Wake up from low power modes on rising edge
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
<<<<<<< HEAD
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    18e2:	2302      	movs	r3, #2
	port_pin_set_config(WAKE915, &config_port_pin);
    18e4:	0021      	movs	r1, r4
    18e6:	202f      	movs	r0, #47	; 0x2f
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    18e8:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    18ea:	7063      	strb	r3, [r4, #1]
	port_pin_set_config(WAKE915, &config_port_pin);
    18ec:	47a8      	blx	r5
    18ee:	003b      	movs	r3, r7
    18f0:	2280      	movs	r2, #128	; 0x80
    18f2:	3398      	adds	r3, #152	; 0x98
    18f4:	0212      	lsls	r2, r2, #8
    18f6:	601a      	str	r2, [r3, #0]
=======
    3754:	1d3b      	adds	r3, r7, #4
    3756:	2201      	movs	r2, #1
    3758:	701a      	strb	r2, [r3, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
    375a:	1d3b      	adds	r3, r7, #4
    375c:	2202      	movs	r2, #2
    375e:	705a      	strb	r2, [r3, #1]
//    port_pin_set_output_level(WAKE915, true);
	
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
    
	/**************config pin for 169*************/
	// ss (cs)
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
<<<<<<< HEAD
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(SS169, &config_port_pin);
    18f8:	0021      	movs	r1, r4
    18fa:	2011      	movs	r0, #17
	config_port_pin.direction = PORT_PIN_DIR_OUTPUT;
    18fc:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
    18fe:	7066      	strb	r6, [r4, #1]
	port_pin_set_config(SS169, &config_port_pin);
    1900:	47a8      	blx	r5
    1902:	2380      	movs	r3, #128	; 0x80
    1904:	029b      	lsls	r3, r3, #10
    1906:	61bb      	str	r3, [r7, #24]
    port_pin_set_output_level(SS169, true);
    
	// irq
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    1908:	2300      	movs	r3, #0
	port_pin_set_config(IRQ169, &config_port_pin);
    190a:	0021      	movs	r1, r4
    190c:	2030      	movs	r0, #48	; 0x30
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    190e:	7023      	strb	r3, [r4, #0]
	port_pin_set_config(IRQ169, &config_port_pin);
    1910:	47a8      	blx	r5
} // end conf_port_pin(void)
    1912:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    1914:	000004b5 	.word	0x000004b5
    1918:	41004400 	.word	0x41004400

0000191c <clk_osc8m_init>:
=======
    3760:	1d3b      	adds	r3, r7, #4
    3762:	2201      	movs	r2, #1
    3764:	701a      	strb	r2, [r3, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;
    3766:	1d3b      	adds	r3, r7, #4
    3768:	2201      	movs	r2, #1
    376a:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(SS169, &config_port_pin);
    376c:	1d3b      	adds	r3, r7, #4
    376e:	0019      	movs	r1, r3
    3770:	2011      	movs	r0, #17
    3772:	4b07      	ldr	r3, [pc, #28]	; (3790 <conf_port_pin+0xdc>)
    3774:	4798      	blx	r3
    port_pin_set_output_level(SS169, true);
    3776:	2101      	movs	r1, #1
    3778:	2011      	movs	r0, #17
    377a:	4b06      	ldr	r3, [pc, #24]	; (3794 <conf_port_pin+0xe0>)
    377c:	4798      	blx	r3
    
	// irq
	config_port_pin.direction = PORT_PIN_DIR_INPUT;
    377e:	1d3b      	adds	r3, r7, #4
    3780:	2200      	movs	r2, #0
    3782:	701a      	strb	r2, [r3, #0]
	//port_pin_set_config(IRQ169, &config_port_pin);
	
} // end conf_port_pin(void)
    3784:	46c0      	nop			; (mov r8, r8)
    3786:	46bd      	mov	sp, r7
    3788:	b002      	add	sp, #8
    378a:	bd80      	pop	{r7, pc}
    378c:	00003599 	.word	0x00003599
    3790:	00000e7d 	.word	0x00000e7d
    3794:	000035bd 	.word	0x000035bd

00003798 <clk_osc8m_init>:
 * Return Values(s) : void
 * Description      : Configures the system clock to use the internal
 *  8 MHz oscillator.
 */
void clk_osc8m_init(void)
{
    3798:	b580      	push	{r7, lr}
    379a:	b082      	sub	sp, #8
    379c:	af00      	add	r7, sp, #0
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2

	/*config the 8 MHz oscillator
	divide by 1 = 8 MHz clock
	run on demand
	don't run in standby*/
	osc8_config.prescaler = SYSTEM_OSC8M_DIV_1;
<<<<<<< HEAD
    191c:	2300      	movs	r3, #0
{
    191e:	b507      	push	{r0, r1, r2, lr}
	osc8_config.on_demand = true;
    1920:	2201      	movs	r2, #1
	osc8_config.prescaler = SYSTEM_OSC8M_DIV_1;
    1922:	a801      	add	r0, sp, #4
    1924:	7003      	strb	r3, [r0, #0]
	osc8_config.run_in_standby = false;
    1926:	7043      	strb	r3, [r0, #1]
	
	//set the 8MHz internal oscillator config
	system_clock_source_osc8m_set_config(&osc8_config);
    1928:	4b01      	ldr	r3, [pc, #4]	; (1930 <clk_osc8m_init+0x14>)
	osc8_config.on_demand = true;
    192a:	7082      	strb	r2, [r0, #2]
	system_clock_source_osc8m_set_config(&osc8_config);
    192c:	4798      	blx	r3
}
    192e:	bd07      	pop	{r0, r1, r2, pc}
    1930:	00001319 	.word	0x00001319

00001934 <clk_gclk0_init>:
=======
    379e:	1d3b      	adds	r3, r7, #4
    37a0:	2200      	movs	r2, #0
    37a2:	701a      	strb	r2, [r3, #0]
	osc8_config.on_demand = true;
    37a4:	1d3b      	adds	r3, r7, #4
    37a6:	2201      	movs	r2, #1
    37a8:	709a      	strb	r2, [r3, #2]
	osc8_config.run_in_standby = false;
    37aa:	1d3b      	adds	r3, r7, #4
    37ac:	2200      	movs	r2, #0
    37ae:	705a      	strb	r2, [r3, #1]
	
	//set the 8MHz internal oscillator config
	system_clock_source_osc8m_set_config(&osc8_config);
    37b0:	1d3b      	adds	r3, r7, #4
    37b2:	0018      	movs	r0, r3
    37b4:	4b02      	ldr	r3, [pc, #8]	; (37c0 <clk_osc8m_init+0x28>)
    37b6:	4798      	blx	r3
}
    37b8:	46c0      	nop			; (mov r8, r8)
    37ba:	46bd      	mov	sp, r7
    37bc:	b002      	add	sp, #8
    37be:	bd80      	pop	{r7, pc}
    37c0:	00002b25 	.word	0x00002b25

000037c4 <clk_gclk0_init>:
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
 * Return Values(s) : void
 * Description      : Initializes Generic Clock0, which is used to supply
 *  internal MCU peripherals with a regulated clock.
 */
void clk_gclk0_init(void)
{
<<<<<<< HEAD
    1934:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	PM->CPUSEL.reg = (uint32_t)divider;
    1936:	2400      	movs	r4, #0
=======
    37c4:	b580      	push	{r7, lr}
    37c6:	b084      	sub	sp, #16
    37c8:	af00      	add	r7, sp, #0
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
	struct system_gclk_gen_config gclk0_config;
    
    // init MCLK
	system_gclk_init();
<<<<<<< HEAD
    1938:	4b09      	ldr	r3, [pc, #36]	; (1960 <clk_gclk0_init+0x2c>)
    193a:	4798      	blx	r3
    193c:	4b09      	ldr	r3, [pc, #36]	; (1964 <clk_gclk0_init+0x30>)
	
	// set CPU clock division factor to 1 = 8 MHz CPU
	system_cpu_clock_set_divider(SYSTEM_MAIN_CLOCK_DIV_1);
	
	// use the 8 MHz source
	gclk0_config.source_clock = SYSTEM_CLOCK_SOURCE_OSC8M;
    193e:	a901      	add	r1, sp, #4
    1940:	721c      	strb	r4, [r3, #8]
    1942:	2306      	movs	r3, #6
    1944:	700b      	strb	r3, [r1, #0]
    // don't output it to a pin (requires additional config)
	gclk0_config.output_enable = false;
    // we're not outputting it to a pin, so don't need to set it high when disabled
	gclk0_config.high_when_disabled = false;
    // division factor of 1, we're already at 8 MHz
	gclk0_config.division_factor = 1;
    1946:	3b05      	subs	r3, #5
    1948:	604b      	str	r3, [r1, #4]
    // don't run in standby
	gclk0_config.run_in_standby = false;
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk0_config);
    194a:	0020      	movs	r0, r4
    194c:	4b06      	ldr	r3, [pc, #24]	; (1968 <clk_gclk0_init+0x34>)
	gclk0_config.output_enable = false;
    194e:	724c      	strb	r4, [r1, #9]
	gclk0_config.high_when_disabled = false;
    1950:	704c      	strb	r4, [r1, #1]
	gclk0_config.run_in_standby = false;
    1952:	720c      	strb	r4, [r1, #8]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk0_config);
    1954:	4798      	blx	r3
	
	//enable GCLK0
	system_gclk_gen_enable(GCLK_GENERATOR_0);
    1956:	0020      	movs	r0, r4
    1958:	4b04      	ldr	r3, [pc, #16]	; (196c <clk_gclk0_init+0x38>)
    195a:	4798      	blx	r3
}
    195c:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
    195e:	46c0      	nop			; (mov r8, r8)
    1960:	00001481 	.word	0x00001481
    1964:	40000400 	.word	0x40000400
    1968:	000014a1 	.word	0x000014a1
    196c:	00001545 	.word	0x00001545

00001970 <sys_clk_init>:
{
    1970:	b510      	push	{r4, lr}
	clk_osc8m_init();
    1972:	4b03      	ldr	r3, [pc, #12]	; (1980 <sys_clk_init+0x10>)
    1974:	4798      	blx	r3
	clk_gclk0_init();
    1976:	4b03      	ldr	r3, [pc, #12]	; (1984 <sys_clk_init+0x14>)
    1978:	4798      	blx	r3
    delay_init();
    197a:	4b03      	ldr	r3, [pc, #12]	; (1988 <sys_clk_init+0x18>)
    197c:	4798      	blx	r3
}
    197e:	bd10      	pop	{r4, pc}
    1980:	0000191d 	.word	0x0000191d
    1984:	00001935 	.word	0x00001935
    1988:	00000449 	.word	0x00000449

0000198c <simSysInit>:
{
    198c:	b510      	push	{r4, lr}
	system_init();
    198e:	4b05      	ldr	r3, [pc, #20]	; (19a4 <simSysInit+0x18>)
    1990:	4798      	blx	r3
	sys_clk_init();
    1992:	4b05      	ldr	r3, [pc, #20]	; (19a8 <simSysInit+0x1c>)
    1994:	4798      	blx	r3
	conf_port_pin();
    1996:	4b05      	ldr	r3, [pc, #20]	; (19ac <simSysInit+0x20>)
    1998:	4798      	blx	r3
    spi169_init();
    199a:	4b05      	ldr	r3, [pc, #20]	; (19b0 <simSysInit+0x24>)
    199c:	4798      	blx	r3
    uart915_init();
    199e:	4b05      	ldr	r3, [pc, #20]	; (19b4 <simSysInit+0x28>)
    19a0:	4798      	blx	r3
}
    19a2:	bd10      	pop	{r4, pc}
    19a4:	00001799 	.word	0x00001799
    19a8:	00001971 	.word	0x00001971
    19ac:	00001885 	.word	0x00001885
    19b0:	0000015d 	.word	0x0000015d
    19b4:	00000379 	.word	0x00000379

000019b8 <main>:
{
    19b8:	b510      	push	{r4, lr}
    simSysInit();
    19ba:	4b03      	ldr	r3, [pc, #12]	; (19c8 <main+0x10>)
    19bc:	4798      	blx	r3
        uart915_write_cmd("AT+SEND=test\r\n");
    19be:	4803      	ldr	r0, [pc, #12]	; (19cc <main+0x14>)
    19c0:	4b03      	ldr	r3, [pc, #12]	; (19d0 <main+0x18>)
    19c2:	4798      	blx	r3
    19c4:	e7fb      	b.n	19be <main+0x6>
    19c6:	46c0      	nop			; (mov r8, r8)
    19c8:	0000198d 	.word	0x0000198d
    19cc:	00001bf0 	.word	0x00001bf0
    19d0:	000002f9 	.word	0x000002f9

000019d4 <__gnu_thumb1_case_uqi>:
    19d4:	b402      	push	{r1}
    19d6:	4671      	mov	r1, lr
    19d8:	0849      	lsrs	r1, r1, #1
    19da:	0049      	lsls	r1, r1, #1
    19dc:	5c09      	ldrb	r1, [r1, r0]
    19de:	0049      	lsls	r1, r1, #1
    19e0:	448e      	add	lr, r1
    19e2:	bc02      	pop	{r1}
    19e4:	4770      	bx	lr
    19e6:	46c0      	nop			; (mov r8, r8)

000019e8 <__udivsi3>:
    19e8:	2200      	movs	r2, #0
    19ea:	0843      	lsrs	r3, r0, #1
    19ec:	428b      	cmp	r3, r1
    19ee:	d374      	bcc.n	1ada <__udivsi3+0xf2>
    19f0:	0903      	lsrs	r3, r0, #4
    19f2:	428b      	cmp	r3, r1
    19f4:	d35f      	bcc.n	1ab6 <__udivsi3+0xce>
    19f6:	0a03      	lsrs	r3, r0, #8
    19f8:	428b      	cmp	r3, r1
    19fa:	d344      	bcc.n	1a86 <__udivsi3+0x9e>
    19fc:	0b03      	lsrs	r3, r0, #12
    19fe:	428b      	cmp	r3, r1
    1a00:	d328      	bcc.n	1a54 <__udivsi3+0x6c>
    1a02:	0c03      	lsrs	r3, r0, #16
    1a04:	428b      	cmp	r3, r1
    1a06:	d30d      	bcc.n	1a24 <__udivsi3+0x3c>
    1a08:	22ff      	movs	r2, #255	; 0xff
    1a0a:	0209      	lsls	r1, r1, #8
    1a0c:	ba12      	rev	r2, r2
    1a0e:	0c03      	lsrs	r3, r0, #16
    1a10:	428b      	cmp	r3, r1
    1a12:	d302      	bcc.n	1a1a <__udivsi3+0x32>
    1a14:	1212      	asrs	r2, r2, #8
    1a16:	0209      	lsls	r1, r1, #8
    1a18:	d065      	beq.n	1ae6 <__udivsi3+0xfe>
    1a1a:	0b03      	lsrs	r3, r0, #12
    1a1c:	428b      	cmp	r3, r1
    1a1e:	d319      	bcc.n	1a54 <__udivsi3+0x6c>
    1a20:	e000      	b.n	1a24 <__udivsi3+0x3c>
    1a22:	0a09      	lsrs	r1, r1, #8
    1a24:	0bc3      	lsrs	r3, r0, #15
    1a26:	428b      	cmp	r3, r1
    1a28:	d301      	bcc.n	1a2e <__udivsi3+0x46>
    1a2a:	03cb      	lsls	r3, r1, #15
    1a2c:	1ac0      	subs	r0, r0, r3
    1a2e:	4152      	adcs	r2, r2
    1a30:	0b83      	lsrs	r3, r0, #14
    1a32:	428b      	cmp	r3, r1
    1a34:	d301      	bcc.n	1a3a <__udivsi3+0x52>
    1a36:	038b      	lsls	r3, r1, #14
    1a38:	1ac0      	subs	r0, r0, r3
    1a3a:	4152      	adcs	r2, r2
    1a3c:	0b43      	lsrs	r3, r0, #13
    1a3e:	428b      	cmp	r3, r1
    1a40:	d301      	bcc.n	1a46 <__udivsi3+0x5e>
    1a42:	034b      	lsls	r3, r1, #13
    1a44:	1ac0      	subs	r0, r0, r3
    1a46:	4152      	adcs	r2, r2
    1a48:	0b03      	lsrs	r3, r0, #12
    1a4a:	428b      	cmp	r3, r1
    1a4c:	d301      	bcc.n	1a52 <__udivsi3+0x6a>
    1a4e:	030b      	lsls	r3, r1, #12
    1a50:	1ac0      	subs	r0, r0, r3
    1a52:	4152      	adcs	r2, r2
    1a54:	0ac3      	lsrs	r3, r0, #11
    1a56:	428b      	cmp	r3, r1
    1a58:	d301      	bcc.n	1a5e <__udivsi3+0x76>
    1a5a:	02cb      	lsls	r3, r1, #11
    1a5c:	1ac0      	subs	r0, r0, r3
    1a5e:	4152      	adcs	r2, r2
    1a60:	0a83      	lsrs	r3, r0, #10
    1a62:	428b      	cmp	r3, r1
    1a64:	d301      	bcc.n	1a6a <__udivsi3+0x82>
    1a66:	028b      	lsls	r3, r1, #10
    1a68:	1ac0      	subs	r0, r0, r3
    1a6a:	4152      	adcs	r2, r2
    1a6c:	0a43      	lsrs	r3, r0, #9
    1a6e:	428b      	cmp	r3, r1
    1a70:	d301      	bcc.n	1a76 <__udivsi3+0x8e>
    1a72:	024b      	lsls	r3, r1, #9
    1a74:	1ac0      	subs	r0, r0, r3
    1a76:	4152      	adcs	r2, r2
    1a78:	0a03      	lsrs	r3, r0, #8
    1a7a:	428b      	cmp	r3, r1
    1a7c:	d301      	bcc.n	1a82 <__udivsi3+0x9a>
    1a7e:	020b      	lsls	r3, r1, #8
    1a80:	1ac0      	subs	r0, r0, r3
    1a82:	4152      	adcs	r2, r2
    1a84:	d2cd      	bcs.n	1a22 <__udivsi3+0x3a>
    1a86:	09c3      	lsrs	r3, r0, #7
    1a88:	428b      	cmp	r3, r1
    1a8a:	d301      	bcc.n	1a90 <__udivsi3+0xa8>
    1a8c:	01cb      	lsls	r3, r1, #7
    1a8e:	1ac0      	subs	r0, r0, r3
    1a90:	4152      	adcs	r2, r2
    1a92:	0983      	lsrs	r3, r0, #6
    1a94:	428b      	cmp	r3, r1
    1a96:	d301      	bcc.n	1a9c <__udivsi3+0xb4>
    1a98:	018b      	lsls	r3, r1, #6
    1a9a:	1ac0      	subs	r0, r0, r3
    1a9c:	4152      	adcs	r2, r2
    1a9e:	0943      	lsrs	r3, r0, #5
    1aa0:	428b      	cmp	r3, r1
    1aa2:	d301      	bcc.n	1aa8 <__udivsi3+0xc0>
    1aa4:	014b      	lsls	r3, r1, #5
    1aa6:	1ac0      	subs	r0, r0, r3
    1aa8:	4152      	adcs	r2, r2
    1aaa:	0903      	lsrs	r3, r0, #4
    1aac:	428b      	cmp	r3, r1
    1aae:	d301      	bcc.n	1ab4 <__udivsi3+0xcc>
    1ab0:	010b      	lsls	r3, r1, #4
    1ab2:	1ac0      	subs	r0, r0, r3
    1ab4:	4152      	adcs	r2, r2
    1ab6:	08c3      	lsrs	r3, r0, #3
    1ab8:	428b      	cmp	r3, r1
    1aba:	d301      	bcc.n	1ac0 <__udivsi3+0xd8>
    1abc:	00cb      	lsls	r3, r1, #3
    1abe:	1ac0      	subs	r0, r0, r3
    1ac0:	4152      	adcs	r2, r2
    1ac2:	0883      	lsrs	r3, r0, #2
    1ac4:	428b      	cmp	r3, r1
    1ac6:	d301      	bcc.n	1acc <__udivsi3+0xe4>
    1ac8:	008b      	lsls	r3, r1, #2
    1aca:	1ac0      	subs	r0, r0, r3
    1acc:	4152      	adcs	r2, r2
    1ace:	0843      	lsrs	r3, r0, #1
    1ad0:	428b      	cmp	r3, r1
    1ad2:	d301      	bcc.n	1ad8 <__udivsi3+0xf0>
    1ad4:	004b      	lsls	r3, r1, #1
    1ad6:	1ac0      	subs	r0, r0, r3
    1ad8:	4152      	adcs	r2, r2
    1ada:	1a41      	subs	r1, r0, r1
    1adc:	d200      	bcs.n	1ae0 <__udivsi3+0xf8>
    1ade:	4601      	mov	r1, r0
    1ae0:	4152      	adcs	r2, r2
    1ae2:	4610      	mov	r0, r2
    1ae4:	4770      	bx	lr
    1ae6:	e7ff      	b.n	1ae8 <__udivsi3+0x100>
    1ae8:	b501      	push	{r0, lr}
    1aea:	2000      	movs	r0, #0
    1aec:	f000 f806 	bl	1afc <__aeabi_idiv0>
    1af0:	bd02      	pop	{r1, pc}
    1af2:	46c0      	nop			; (mov r8, r8)

00001af4 <__aeabi_uidivmod>:
    1af4:	2900      	cmp	r1, #0
    1af6:	d0f7      	beq.n	1ae8 <__udivsi3+0x100>
    1af8:	e776      	b.n	19e8 <__udivsi3>
    1afa:	4770      	bx	lr

00001afc <__aeabi_idiv0>:
    1afc:	4770      	bx	lr
    1afe:	46c0      	nop			; (mov r8, r8)

00001b00 <__aeabi_llsl>:
    1b00:	4091      	lsls	r1, r2
    1b02:	1c03      	adds	r3, r0, #0
    1b04:	4090      	lsls	r0, r2
    1b06:	469c      	mov	ip, r3
    1b08:	3a20      	subs	r2, #32
    1b0a:	4093      	lsls	r3, r2
    1b0c:	4319      	orrs	r1, r3
    1b0e:	4252      	negs	r2, r2
    1b10:	4663      	mov	r3, ip
    1b12:	40d3      	lsrs	r3, r2
    1b14:	4319      	orrs	r1, r3
    1b16:	4770      	bx	lr

00001b18 <__aeabi_lmul>:
    1b18:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b1a:	46ce      	mov	lr, r9
    1b1c:	4647      	mov	r7, r8
    1b1e:	0415      	lsls	r5, r2, #16
    1b20:	0c2d      	lsrs	r5, r5, #16
    1b22:	002e      	movs	r6, r5
    1b24:	b580      	push	{r7, lr}
    1b26:	0407      	lsls	r7, r0, #16
    1b28:	0c14      	lsrs	r4, r2, #16
    1b2a:	0c3f      	lsrs	r7, r7, #16
    1b2c:	4699      	mov	r9, r3
    1b2e:	0c03      	lsrs	r3, r0, #16
    1b30:	437e      	muls	r6, r7
    1b32:	435d      	muls	r5, r3
    1b34:	4367      	muls	r7, r4
    1b36:	4363      	muls	r3, r4
    1b38:	197f      	adds	r7, r7, r5
    1b3a:	0c34      	lsrs	r4, r6, #16
    1b3c:	19e4      	adds	r4, r4, r7
    1b3e:	469c      	mov	ip, r3
    1b40:	42a5      	cmp	r5, r4
    1b42:	d903      	bls.n	1b4c <__aeabi_lmul+0x34>
    1b44:	2380      	movs	r3, #128	; 0x80
    1b46:	025b      	lsls	r3, r3, #9
    1b48:	4698      	mov	r8, r3
    1b4a:	44c4      	add	ip, r8
    1b4c:	464b      	mov	r3, r9
    1b4e:	4351      	muls	r1, r2
    1b50:	4343      	muls	r3, r0
    1b52:	0436      	lsls	r6, r6, #16
    1b54:	0c36      	lsrs	r6, r6, #16
    1b56:	0c25      	lsrs	r5, r4, #16
    1b58:	0424      	lsls	r4, r4, #16
    1b5a:	4465      	add	r5, ip
    1b5c:	19a4      	adds	r4, r4, r6
    1b5e:	1859      	adds	r1, r3, r1
    1b60:	1949      	adds	r1, r1, r5
    1b62:	0020      	movs	r0, r4
    1b64:	bc0c      	pop	{r2, r3}
    1b66:	4690      	mov	r8, r2
    1b68:	4699      	mov	r9, r3
    1b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001b6c <__libc_init_array>:
    1b6c:	b570      	push	{r4, r5, r6, lr}
    1b6e:	2600      	movs	r6, #0
    1b70:	4d0c      	ldr	r5, [pc, #48]	; (1ba4 <__libc_init_array+0x38>)
    1b72:	4c0d      	ldr	r4, [pc, #52]	; (1ba8 <__libc_init_array+0x3c>)
    1b74:	1b64      	subs	r4, r4, r5
    1b76:	10a4      	asrs	r4, r4, #2
    1b78:	42a6      	cmp	r6, r4
    1b7a:	d109      	bne.n	1b90 <__libc_init_array+0x24>
    1b7c:	2600      	movs	r6, #0
    1b7e:	f000 f83f 	bl	1c00 <_init>
    1b82:	4d0a      	ldr	r5, [pc, #40]	; (1bac <__libc_init_array+0x40>)
    1b84:	4c0a      	ldr	r4, [pc, #40]	; (1bb0 <__libc_init_array+0x44>)
    1b86:	1b64      	subs	r4, r4, r5
    1b88:	10a4      	asrs	r4, r4, #2
    1b8a:	42a6      	cmp	r6, r4
    1b8c:	d105      	bne.n	1b9a <__libc_init_array+0x2e>
    1b8e:	bd70      	pop	{r4, r5, r6, pc}
    1b90:	00b3      	lsls	r3, r6, #2
    1b92:	58eb      	ldr	r3, [r5, r3]
    1b94:	4798      	blx	r3
    1b96:	3601      	adds	r6, #1
    1b98:	e7ee      	b.n	1b78 <__libc_init_array+0xc>
    1b9a:	00b3      	lsls	r3, r6, #2
    1b9c:	58eb      	ldr	r3, [r5, r3]
    1b9e:	4798      	blx	r3
    1ba0:	3601      	adds	r6, #1
    1ba2:	e7f2      	b.n	1b8a <__libc_init_array+0x1e>
    1ba4:	00001c0c 	.word	0x00001c0c
    1ba8:	00001c0c 	.word	0x00001c0c
    1bac:	00001c0c 	.word	0x00001c0c
    1bb0:	00001c10 	.word	0x00001c10

00001bb4 <memset>:
    1bb4:	0003      	movs	r3, r0
    1bb6:	1882      	adds	r2, r0, r2
    1bb8:	4293      	cmp	r3, r2
    1bba:	d100      	bne.n	1bbe <memset+0xa>
    1bbc:	4770      	bx	lr
    1bbe:	7019      	strb	r1, [r3, #0]
    1bc0:	3301      	adds	r3, #1
    1bc2:	e7f9      	b.n	1bb8 <memset+0x4>

00001bc4 <strlen>:
    1bc4:	2300      	movs	r3, #0
    1bc6:	5cc2      	ldrb	r2, [r0, r3]
    1bc8:	3301      	adds	r3, #1
    1bca:	2a00      	cmp	r2, #0
    1bcc:	d1fb      	bne.n	1bc6 <strlen+0x2>
    1bce:	1e58      	subs	r0, r3, #1
    1bd0:	4770      	bx	lr
    1bd2:	5441      	.short	0x5441
    1bd4:	00000a0d 	.word	0x00000a0d
    1bd8:	42000800 	.word	0x42000800
    1bdc:	42000c00 	.word	0x42000c00
    1be0:	42001000 	.word	0x42001000
    1be4:	42001400 	.word	0x42001400
    1be8:	42001800 	.word	0x42001800
    1bec:	42001c00 	.word	0x42001c00
    1bf0:	532b5441 	.word	0x532b5441
    1bf4:	3d444e45 	.word	0x3d444e45
    1bf8:	74736574 	.word	0x74736574
    1bfc:	00000a0d 	.word	0x00000a0d

00001c00 <_init>:
    1c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c02:	46c0      	nop			; (mov r8, r8)
    1c04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1c06:	bc08      	pop	{r3}
    1c08:	469e      	mov	lr, r3
    1c0a:	4770      	bx	lr

00001c0c <__init_array_start>:
    1c0c:	000000dd 	.word	0x000000dd

00001c10 <_fini>:
    1c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c12:	46c0      	nop			; (mov r8, r8)
    1c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1c16:	bc08      	pop	{r3}
    1c18:	469e      	mov	lr, r3
    1c1a:	4770      	bx	lr

00001c1c <__fini_array_start>:
    1c1c:	000000b5 	.word	0x000000b5
=======
    37ca:	4b10      	ldr	r3, [pc, #64]	; (380c <clk_gclk0_init+0x48>)
    37cc:	4798      	blx	r3
	
	// set CPU clock division factor to 1 = 8 MHz CPU
	system_cpu_clock_set_divider(SYSTEM_MAIN_CLOCK_DIV_1);
    37ce:	2000      	movs	r0, #0
    37d0:	4b0f      	ldr	r3, [pc, #60]	; (3810 <clk_gclk0_init+0x4c>)
    37d2:	4798      	blx	r3
	
	// use the 8 MHz source
	gclk0_config.source_clock = SYSTEM_CLOCK_SOURCE_OSC8M;
    37d4:	1d3b      	adds	r3, r7, #4
    37d6:	2206      	movs	r2, #6
    37d8:	701a      	strb	r2, [r3, #0]
    // don't output it to a pin (requires additional config)
	gclk0_config.output_enable = false;
    37da:	1d3b      	adds	r3, r7, #4
    37dc:	2200      	movs	r2, #0
    37de:	725a      	strb	r2, [r3, #9]
    // we're not outputting it to a pin, so don't need to set it high when disabled
	gclk0_config.high_when_disabled = false;
    37e0:	1d3b      	adds	r3, r7, #4
    37e2:	2200      	movs	r2, #0
    37e4:	705a      	strb	r2, [r3, #1]
    // division factor of 1, we're already at 8 MHz
	gclk0_config.division_factor = 1;
    37e6:	1d3b      	adds	r3, r7, #4
    37e8:	2201      	movs	r2, #1
    37ea:	605a      	str	r2, [r3, #4]
    // don't run in standby
	gclk0_config.run_in_standby = false;
    37ec:	1d3b      	adds	r3, r7, #4
    37ee:	2200      	movs	r2, #0
    37f0:	721a      	strb	r2, [r3, #8]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk0_config);
    37f2:	1d3b      	adds	r3, r7, #4
    37f4:	0019      	movs	r1, r3
    37f6:	2000      	movs	r0, #0
    37f8:	4b06      	ldr	r3, [pc, #24]	; (3814 <clk_gclk0_init+0x50>)
    37fa:	4798      	blx	r3
	
	//enable GCLK0
	system_gclk_gen_enable(GCLK_GENERATOR_0);
    37fc:	2000      	movs	r0, #0
    37fe:	4b06      	ldr	r3, [pc, #24]	; (3818 <clk_gclk0_init+0x54>)
    3800:	4798      	blx	r3
}
    3802:	46c0      	nop			; (mov r8, r8)
    3804:	46bd      	mov	sp, r7
    3806:	b004      	add	sp, #16
    3808:	bd80      	pop	{r7, pc}
    380a:	46c0      	nop			; (mov r8, r8)
    380c:	00002df9 	.word	0x00002df9
    3810:	000034f5 	.word	0x000034f5
    3814:	00002e29 	.word	0x00002e29
    3818:	00002f4d 	.word	0x00002f4d

0000381c <__udivsi3>:
    381c:	2200      	movs	r2, #0
    381e:	0843      	lsrs	r3, r0, #1
    3820:	428b      	cmp	r3, r1
    3822:	d374      	bcc.n	390e <__udivsi3+0xf2>
    3824:	0903      	lsrs	r3, r0, #4
    3826:	428b      	cmp	r3, r1
    3828:	d35f      	bcc.n	38ea <__udivsi3+0xce>
    382a:	0a03      	lsrs	r3, r0, #8
    382c:	428b      	cmp	r3, r1
    382e:	d344      	bcc.n	38ba <__udivsi3+0x9e>
    3830:	0b03      	lsrs	r3, r0, #12
    3832:	428b      	cmp	r3, r1
    3834:	d328      	bcc.n	3888 <__udivsi3+0x6c>
    3836:	0c03      	lsrs	r3, r0, #16
    3838:	428b      	cmp	r3, r1
    383a:	d30d      	bcc.n	3858 <__udivsi3+0x3c>
    383c:	22ff      	movs	r2, #255	; 0xff
    383e:	0209      	lsls	r1, r1, #8
    3840:	ba12      	rev	r2, r2
    3842:	0c03      	lsrs	r3, r0, #16
    3844:	428b      	cmp	r3, r1
    3846:	d302      	bcc.n	384e <__udivsi3+0x32>
    3848:	1212      	asrs	r2, r2, #8
    384a:	0209      	lsls	r1, r1, #8
    384c:	d065      	beq.n	391a <__udivsi3+0xfe>
    384e:	0b03      	lsrs	r3, r0, #12
    3850:	428b      	cmp	r3, r1
    3852:	d319      	bcc.n	3888 <__udivsi3+0x6c>
    3854:	e000      	b.n	3858 <__udivsi3+0x3c>
    3856:	0a09      	lsrs	r1, r1, #8
    3858:	0bc3      	lsrs	r3, r0, #15
    385a:	428b      	cmp	r3, r1
    385c:	d301      	bcc.n	3862 <__udivsi3+0x46>
    385e:	03cb      	lsls	r3, r1, #15
    3860:	1ac0      	subs	r0, r0, r3
    3862:	4152      	adcs	r2, r2
    3864:	0b83      	lsrs	r3, r0, #14
    3866:	428b      	cmp	r3, r1
    3868:	d301      	bcc.n	386e <__udivsi3+0x52>
    386a:	038b      	lsls	r3, r1, #14
    386c:	1ac0      	subs	r0, r0, r3
    386e:	4152      	adcs	r2, r2
    3870:	0b43      	lsrs	r3, r0, #13
    3872:	428b      	cmp	r3, r1
    3874:	d301      	bcc.n	387a <__udivsi3+0x5e>
    3876:	034b      	lsls	r3, r1, #13
    3878:	1ac0      	subs	r0, r0, r3
    387a:	4152      	adcs	r2, r2
    387c:	0b03      	lsrs	r3, r0, #12
    387e:	428b      	cmp	r3, r1
    3880:	d301      	bcc.n	3886 <__udivsi3+0x6a>
    3882:	030b      	lsls	r3, r1, #12
    3884:	1ac0      	subs	r0, r0, r3
    3886:	4152      	adcs	r2, r2
    3888:	0ac3      	lsrs	r3, r0, #11
    388a:	428b      	cmp	r3, r1
    388c:	d301      	bcc.n	3892 <__udivsi3+0x76>
    388e:	02cb      	lsls	r3, r1, #11
    3890:	1ac0      	subs	r0, r0, r3
    3892:	4152      	adcs	r2, r2
    3894:	0a83      	lsrs	r3, r0, #10
    3896:	428b      	cmp	r3, r1
    3898:	d301      	bcc.n	389e <__udivsi3+0x82>
    389a:	028b      	lsls	r3, r1, #10
    389c:	1ac0      	subs	r0, r0, r3
    389e:	4152      	adcs	r2, r2
    38a0:	0a43      	lsrs	r3, r0, #9
    38a2:	428b      	cmp	r3, r1
    38a4:	d301      	bcc.n	38aa <__udivsi3+0x8e>
    38a6:	024b      	lsls	r3, r1, #9
    38a8:	1ac0      	subs	r0, r0, r3
    38aa:	4152      	adcs	r2, r2
    38ac:	0a03      	lsrs	r3, r0, #8
    38ae:	428b      	cmp	r3, r1
    38b0:	d301      	bcc.n	38b6 <__udivsi3+0x9a>
    38b2:	020b      	lsls	r3, r1, #8
    38b4:	1ac0      	subs	r0, r0, r3
    38b6:	4152      	adcs	r2, r2
    38b8:	d2cd      	bcs.n	3856 <__udivsi3+0x3a>
    38ba:	09c3      	lsrs	r3, r0, #7
    38bc:	428b      	cmp	r3, r1
    38be:	d301      	bcc.n	38c4 <__udivsi3+0xa8>
    38c0:	01cb      	lsls	r3, r1, #7
    38c2:	1ac0      	subs	r0, r0, r3
    38c4:	4152      	adcs	r2, r2
    38c6:	0983      	lsrs	r3, r0, #6
    38c8:	428b      	cmp	r3, r1
    38ca:	d301      	bcc.n	38d0 <__udivsi3+0xb4>
    38cc:	018b      	lsls	r3, r1, #6
    38ce:	1ac0      	subs	r0, r0, r3
    38d0:	4152      	adcs	r2, r2
    38d2:	0943      	lsrs	r3, r0, #5
    38d4:	428b      	cmp	r3, r1
    38d6:	d301      	bcc.n	38dc <__udivsi3+0xc0>
    38d8:	014b      	lsls	r3, r1, #5
    38da:	1ac0      	subs	r0, r0, r3
    38dc:	4152      	adcs	r2, r2
    38de:	0903      	lsrs	r3, r0, #4
    38e0:	428b      	cmp	r3, r1
    38e2:	d301      	bcc.n	38e8 <__udivsi3+0xcc>
    38e4:	010b      	lsls	r3, r1, #4
    38e6:	1ac0      	subs	r0, r0, r3
    38e8:	4152      	adcs	r2, r2
    38ea:	08c3      	lsrs	r3, r0, #3
    38ec:	428b      	cmp	r3, r1
    38ee:	d301      	bcc.n	38f4 <__udivsi3+0xd8>
    38f0:	00cb      	lsls	r3, r1, #3
    38f2:	1ac0      	subs	r0, r0, r3
    38f4:	4152      	adcs	r2, r2
    38f6:	0883      	lsrs	r3, r0, #2
    38f8:	428b      	cmp	r3, r1
    38fa:	d301      	bcc.n	3900 <__udivsi3+0xe4>
    38fc:	008b      	lsls	r3, r1, #2
    38fe:	1ac0      	subs	r0, r0, r3
    3900:	4152      	adcs	r2, r2
    3902:	0843      	lsrs	r3, r0, #1
    3904:	428b      	cmp	r3, r1
    3906:	d301      	bcc.n	390c <__udivsi3+0xf0>
    3908:	004b      	lsls	r3, r1, #1
    390a:	1ac0      	subs	r0, r0, r3
    390c:	4152      	adcs	r2, r2
    390e:	1a41      	subs	r1, r0, r1
    3910:	d200      	bcs.n	3914 <__udivsi3+0xf8>
    3912:	4601      	mov	r1, r0
    3914:	4152      	adcs	r2, r2
    3916:	4610      	mov	r0, r2
    3918:	4770      	bx	lr
    391a:	e7ff      	b.n	391c <__udivsi3+0x100>
    391c:	b501      	push	{r0, lr}
    391e:	2000      	movs	r0, #0
    3920:	f000 f806 	bl	3930 <__aeabi_idiv0>
    3924:	bd02      	pop	{r1, pc}
    3926:	46c0      	nop			; (mov r8, r8)

00003928 <__aeabi_uidivmod>:
    3928:	2900      	cmp	r1, #0
    392a:	d0f7      	beq.n	391c <__udivsi3+0x100>
    392c:	e776      	b.n	381c <__udivsi3>
    392e:	4770      	bx	lr

00003930 <__aeabi_idiv0>:
    3930:	4770      	bx	lr
    3932:	46c0      	nop			; (mov r8, r8)

00003934 <__libc_init_array>:
    3934:	b570      	push	{r4, r5, r6, lr}
    3936:	2600      	movs	r6, #0
    3938:	4d0c      	ldr	r5, [pc, #48]	; (396c <__libc_init_array+0x38>)
    393a:	4c0d      	ldr	r4, [pc, #52]	; (3970 <__libc_init_array+0x3c>)
    393c:	1b64      	subs	r4, r4, r5
    393e:	10a4      	asrs	r4, r4, #2
    3940:	42a6      	cmp	r6, r4
    3942:	d109      	bne.n	3958 <__libc_init_array+0x24>
    3944:	2600      	movs	r6, #0
    3946:	f000 f857 	bl	39f8 <_init>
    394a:	4d0a      	ldr	r5, [pc, #40]	; (3974 <__libc_init_array+0x40>)
    394c:	4c0a      	ldr	r4, [pc, #40]	; (3978 <__libc_init_array+0x44>)
    394e:	1b64      	subs	r4, r4, r5
    3950:	10a4      	asrs	r4, r4, #2
    3952:	42a6      	cmp	r6, r4
    3954:	d105      	bne.n	3962 <__libc_init_array+0x2e>
    3956:	bd70      	pop	{r4, r5, r6, pc}
    3958:	00b3      	lsls	r3, r6, #2
    395a:	58eb      	ldr	r3, [r5, r3]
    395c:	4798      	blx	r3
    395e:	3601      	adds	r6, #1
    3960:	e7ee      	b.n	3940 <__libc_init_array+0xc>
    3962:	00b3      	lsls	r3, r6, #2
    3964:	58eb      	ldr	r3, [r5, r3]
    3966:	4798      	blx	r3
    3968:	3601      	adds	r6, #1
    396a:	e7f2      	b.n	3952 <__libc_init_array+0x1e>
    396c:	00003a04 	.word	0x00003a04
    3970:	00003a04 	.word	0x00003a04
    3974:	00003a04 	.word	0x00003a04
    3978:	00003a08 	.word	0x00003a08

0000397c <memset>:
    397c:	0003      	movs	r3, r0
    397e:	1882      	adds	r2, r0, r2
    3980:	4293      	cmp	r3, r2
    3982:	d100      	bne.n	3986 <memset+0xa>
    3984:	4770      	bx	lr
    3986:	7019      	strb	r1, [r3, #0]
    3988:	3301      	adds	r3, #1
    398a:	e7f9      	b.n	3980 <memset+0x4>
    398c:	42000800 	.word	0x42000800
    3990:	42000c00 	.word	0x42000c00
    3994:	42001000 	.word	0x42001000
    3998:	42001400 	.word	0x42001400
    399c:	42001800 	.word	0x42001800
    39a0:	42001c00 	.word	0x42001c00
    39a4:	0c0b0a09 	.word	0x0c0b0a09
    39a8:	00000e0d 	.word	0x00000e0d
    39ac:	00002a86 	.word	0x00002a86
    39b0:	00002afe 	.word	0x00002afe
    39b4:	00002afe 	.word	0x00002afe
    39b8:	00002aa4 	.word	0x00002aa4
    39bc:	00002a9e 	.word	0x00002a9e
    39c0:	00002aaa 	.word	0x00002aaa
    39c4:	00002a8c 	.word	0x00002a8c
    39c8:	00002ab0 	.word	0x00002ab0
    39cc:	00002ae4 	.word	0x00002ae4
    39d0:	00002bd8 	.word	0x00002bd8
    39d4:	00002c28 	.word	0x00002c28
    39d8:	00002c28 	.word	0x00002c28
    39dc:	00002c24 	.word	0x00002c24
    39e0:	00002bca 	.word	0x00002bca
    39e4:	00002bea 	.word	0x00002bea
    39e8:	00002bba 	.word	0x00002bba
    39ec:	00002bfc 	.word	0x00002bfc
    39f0:	00002c0e 	.word	0x00002c0e
    39f4:	aa083862 	.word	0xaa083862

000039f8 <_init>:
    39f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39fa:	46c0      	nop			; (mov r8, r8)
    39fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    39fe:	bc08      	pop	{r3}
    3a00:	469e      	mov	lr, r3
    3a02:	4770      	bx	lr

00003a04 <__init_array_start>:
    3a04:	000000dd 	.word	0x000000dd

00003a08 <_fini>:
    3a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3a0a:	46c0      	nop			; (mov r8, r8)
    3a0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3a0e:	bc08      	pop	{r3}
    3a10:	469e      	mov	lr, r3
    3a12:	4770      	bx	lr

00003a14 <__fini_array_start>:
    3a14:	000000b5 	.word	0x000000b5
>>>>>>> a6882ac4cbb87db12a88d25bf7ae91808d72c1f2
