ncvlog: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncvlog	08.20-s015: Started on Feb 04, 2016 at 07:03:15 EST
ncvlog
    -SV
    -linedebug
    -messages
    -incdir src
    src/exception_unit.v
    src/mips_mem.v
    src/regfile.v
    src/syscall_unit.v
    src/testbench.v
    src/mips_core.sv
    src/mips_decode.sv

file: src/exception_unit.v
	module worklib.exception_unit
		errors: 0, warnings: 0
file: src/mips_mem.v
	module worklib.mips_mem
		errors: 0, warnings: 0
file: src/regfile.v
	module worklib.regfile
		errors: 0, warnings: 0
file: src/syscall_unit.v
	module worklib.syscall_unit
		errors: 0, warnings: 0
file: src/testbench.v
	module worklib.testbench
		errors: 0, warnings: 0
	module worklib.clock
		errors: 0, warnings: 0
file: src/mips_core.sv
	module worklib.mips_core
		errors: 0, warnings: 0
	module worklib.mips_ALU
		errors: 0, warnings: 0
	module worklib.register
		errors: 0, warnings: 0
	module worklib.adder
		errors: 0, warnings: 0
	module worklib.add_const
		errors: 0, warnings: 0
	module worklib.mux2to1
		errors: 0, warnings: 0
	module worklib.mux4to1
		errors: 0, warnings: 0
	module worklib.concat
		errors: 0, warnings: 0
	module worklib.loader
		errors: 0, warnings: 0
	module worklib.storer
		errors: 0, warnings: 0
file: src/mips_decode.sv
   ctrl_we, ctrl_Sys, ctrl_RI, alu__sel, regdst, pcMuxSel, jLink_en, memtoreg, aluop, alusrc1, alusrc2, se, mem_write_en, hi_en,lo_en, load_sel, store_sel
                                                                                                                                                         |
ncvlog: *E,ILLPDL (src/mips_decode.sv,68|153): Mixing of ansi & non-ansi style port declaration is not legal.
   input logic [5:0] dcd_op, dcd_funct2;
             |
ncvlog: *E,ILLPDL (src/mips_decode.sv,74|13): Mixing of ansi & non-ansi style port declaration is not legal.
   input logic [4:0] dcd_rt;
             |
ncvlog: *E,ILLPDL (src/mips_decode.sv,75|13): Mixing of ansi & non-ansi style port declaration is not legal.
   output reg        ctrl_we, ctrl_Sys, ctrl_RI, regdst, jLink_en, aluop, alusrc1, alusrc2, se, hi_en, lo_en;
            |
ncvlog: *E,ILLPDL (src/mips_decode.sv,76|12): Mixing of ansi & non-ansi style port declaration is not legal.
   output reg  [1:0] memtoreg, pcMuxSel;
            |
ncvlog: *E,ILLPDL (src/mips_decode.sv,77|12): Mixing of ansi & non-ansi style port declaration is not legal.
   output reg  [3:0] alu__sel, mem_write_en;
            |
ncvlog: *E,ILLPDL (src/mips_decode.sv,78|12): Mixing of ansi & non-ansi style port declaration is not legal.
   output reg  [2:0] load_sel;
            |
ncvlog: *E,ILLPDL (src/mips_decode.sv,79|12): Mixing of ansi & non-ansi style port declaration is not legal.
   output reg  [1:0] store_sel;
            |
ncvlog: *E,ILLPDL (src/mips_decode.sv,80|12): Mixing of ansi & non-ansi style port declaration is not legal.
	module worklib.mips_decode
		errors: 8, warnings: 0
TOOL:	ncvlog	08.20-s015: Exiting on Feb 04, 2016 at 07:03:15 EST  (total: 00:00:00)
