// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pointwise_conv2d_fix_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r_address0,
        input_r_ce0,
        input_r_q0,
        input_r_address1,
        input_r_ce1,
        input_r_q1,
        output_r_address0,
        output_r_ce0,
        output_r_we0,
        output_r_d0
);

parameter    ap_ST_fsm_state1 = 36'd1;
parameter    ap_ST_fsm_state2 = 36'd2;
parameter    ap_ST_fsm_state3 = 36'd4;
parameter    ap_ST_fsm_state4 = 36'd8;
parameter    ap_ST_fsm_state5 = 36'd16;
parameter    ap_ST_fsm_state6 = 36'd32;
parameter    ap_ST_fsm_state7 = 36'd64;
parameter    ap_ST_fsm_state8 = 36'd128;
parameter    ap_ST_fsm_state9 = 36'd256;
parameter    ap_ST_fsm_state10 = 36'd512;
parameter    ap_ST_fsm_state11 = 36'd1024;
parameter    ap_ST_fsm_state12 = 36'd2048;
parameter    ap_ST_fsm_state13 = 36'd4096;
parameter    ap_ST_fsm_state14 = 36'd8192;
parameter    ap_ST_fsm_state15 = 36'd16384;
parameter    ap_ST_fsm_state16 = 36'd32768;
parameter    ap_ST_fsm_state17 = 36'd65536;
parameter    ap_ST_fsm_state18 = 36'd131072;
parameter    ap_ST_fsm_state19 = 36'd262144;
parameter    ap_ST_fsm_state20 = 36'd524288;
parameter    ap_ST_fsm_state21 = 36'd1048576;
parameter    ap_ST_fsm_state22 = 36'd2097152;
parameter    ap_ST_fsm_state23 = 36'd4194304;
parameter    ap_ST_fsm_state24 = 36'd8388608;
parameter    ap_ST_fsm_state25 = 36'd16777216;
parameter    ap_ST_fsm_state26 = 36'd33554432;
parameter    ap_ST_fsm_state27 = 36'd67108864;
parameter    ap_ST_fsm_state28 = 36'd134217728;
parameter    ap_ST_fsm_state29 = 36'd268435456;
parameter    ap_ST_fsm_state30 = 36'd536870912;
parameter    ap_ST_fsm_state31 = 36'd1073741824;
parameter    ap_ST_fsm_state32 = 36'd2147483648;
parameter    ap_ST_fsm_state33 = 36'd4294967296;
parameter    ap_ST_fsm_state34 = 36'd8589934592;
parameter    ap_ST_fsm_state35 = 36'd17179869184;
parameter    ap_ST_fsm_state36 = 36'd34359738368;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] input_r_address0;
output   input_r_ce0;
input  [15:0] input_r_q0;
output  [13:0] input_r_address1;
output   input_r_ce1;
input  [15:0] input_r_q1;
output  [13:0] output_r_address0;
output   output_r_ce0;
output   output_r_we0;
output  [15:0] output_r_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] input_r_address0;
reg input_r_ce0;
reg[13:0] input_r_address1;
reg input_r_ce1;
reg output_r_ce0;
reg output_r_we0;

(* fsm_encoding = "none" *) reg   [35:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] SeparableConv2D_3_b_s_address0;
reg    SeparableConv2D_3_b_s_ce0;
wire   [13:0] SeparableConv2D_3_b_s_q0;
reg   [6:0] SeparableConv2D_3_w_s_address0;
reg    SeparableConv2D_3_w_s_ce0;
wire   [14:0] SeparableConv2D_3_w_s_q0;
reg   [6:0] SeparableConv2D_3_w_s_address1;
reg    SeparableConv2D_3_w_s_ce1;
wire   [14:0] SeparableConv2D_3_w_s_q1;
wire   [24:0] grp_fu_478_p2;
reg   [24:0] reg_400;
wire    ap_CS_fsm_state9;
wire   [24:0] grp_fu_490_p2;
wire    ap_CS_fsm_state10;
wire   [24:0] grp_fu_487_p2;
wire    ap_CS_fsm_state11;
wire   [24:0] grp_fu_488_p2;
wire    ap_CS_fsm_state12;
wire   [15:0] add_ln23_54_fu_486_p2;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire   [24:0] grp_fu_484_p2;
wire    ap_CS_fsm_state26;
wire   [16:0] grp_fu_480_p2;
reg   [16:0] reg_411;
wire    ap_CS_fsm_state7;
reg   [0:0] icmp_ln20_reg_7418;
wire   [16:0] grp_fu_499_p2;
wire    ap_CS_fsm_state8;
wire   [16:0] grp_fu_497_p2;
wire   [24:0] grp_fu_477_p2;
wire    ap_CS_fsm_state13;
wire   [15:0] grp_fu_495_p2;
wire    ap_CS_fsm_state17;
wire   [24:0] grp_fu_496_p2;
wire    ap_CS_fsm_state19;
wire   [16:0] grp_fu_498_p2;
wire    ap_CS_fsm_state21;
reg   [0:0] icmp_ln20_1_reg_7643;
wire    ap_CS_fsm_state22;
wire   [16:0] grp_fu_491_p2;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
reg   [16:0] reg_422;
wire   [16:0] grp_fu_502_p2;
wire   [16:0] grp_fu_479_p2;
wire   [15:0] grp_fu_500_p2;
wire   [15:0] add_ln23_52_fu_492_p2;
wire   [15:0] add_ln23_55_fu_503_p2;
wire   [16:0] grp_fu_494_p2;
wire   [12:0] add_ln30_fu_506_p2;
wire   [24:0] grp_fu_485_p2;
wire   [15:0] grp_fu_481_p2;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state33;
wire   [24:0] grp_fu_476_p2;
reg   [24:0] reg_433;
wire   [24:0] grp_fu_482_p2;
wire   [24:0] grp_fu_483_p2;
wire   [15:0] grp_fu_501_p2;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire  signed [8:0] add_ln23_fu_504_p2;
reg   [15:0] reg_466;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln18_fu_6646_p2;
wire   [11:0] add_ln16_fu_507_p2;
reg   [11:0] add_ln16_reg_838;
wire    ap_CS_fsm_state2;
wire   [4:0] out_d_fu_505_p2;
reg   [4:0] out_d_reg_843;
wire   [3:0] out_h_fu_489_p2;
reg   [3:0] out_h_reg_1007;
wire    ap_CS_fsm_state4;
wire   [3:0] out_w_fu_493_p2;
reg   [3:0] out_w_reg_1261;
reg   [15:0] add_ln23_56_reg_2887;
wire    ap_CS_fsm_state20;
reg   [15:0] add_ln20_reg_3053;
wire    ap_CS_fsm_state34;
wire   [24:0] grp_fu_3388_p2;
reg   [24:0] reg_6482;
wire   [24:0] grp_fu_3406_p2;
reg   [24:0] reg_6490;
reg  signed [14:0] reg_6497;
wire    ap_CS_fsm_state15;
wire   [24:0] grp_fu_3404_p2;
reg   [24:0] reg_6501;
reg   [14:0] reg_6508;
reg  signed [15:0] reg_6513;
wire    ap_CS_fsm_state27;
reg   [14:0] reg_6517;
wire   [24:0] grp_fu_3382_p2;
reg   [24:0] reg_6521;
reg   [14:0] reg_6528;
reg   [15:0] reg_6532;
wire    ap_CS_fsm_state14;
reg   [14:0] reg_6536;
reg   [15:0] reg_6541;
reg   [15:0] reg_6548;
reg   [15:0] reg_6552;
reg   [15:0] reg_6559;
reg   [15:0] reg_6565;
wire    ap_CS_fsm_state16;
reg   [15:0] reg_6571;
wire   [12:0] zext_ln16_fu_6576_p1;
reg   [12:0] zext_ln16_reg_7352;
wire   [0:0] icmp_ln16_fu_6580_p2;
wire   [3:0] trunc_ln23_fu_6591_p1;
reg   [3:0] trunc_ln23_reg_7365;
wire   [16:0] zext_ln23_fu_6602_p1;
reg   [16:0] zext_ln23_reg_7370;
wire    ap_CS_fsm_state3;
wire  signed [15:0] sext_ln19_fu_6606_p1;
reg  signed [15:0] sext_ln19_reg_7387;
wire   [8:0] sub_ln23_fu_6640_p2;
reg   [8:0] sub_ln23_reg_7395;
wire   [0:0] icmp_ln17_fu_6610_p2;
wire  signed [24:0] sext_ln23_fu_6657_p1;
reg  signed [24:0] sext_ln23_reg_7403;
wire   [0:0] icmp_ln20_fu_6661_p2;
wire    ap_CS_fsm_state6;
wire   [24:0] zext_ln23_28_fu_6678_p1;
wire   [24:0] zext_ln23_24_fu_6683_p1;
wire   [24:0] zext_ln23_36_fu_6704_p1;
wire   [24:0] zext_ln23_32_fu_6720_p1;
wire   [24:0] zext_ln23_44_fu_6741_p1;
wire   [24:0] zext_ln23_40_fu_6771_p1;
wire   [24:0] zext_ln23_52_fu_6792_p1;
wire   [24:0] zext_ln23_48_fu_6831_p1;
wire  signed [29:0] sext_ln23_24_fu_6841_p1;
wire  signed [29:0] sext_ln23_25_fu_6846_p1;
wire  signed [29:0] sext_ln23_30_fu_6879_p1;
wire  signed [29:0] sext_ln23_31_fu_6884_p1;
wire  signed [29:0] sext_ln23_27_fu_6912_p1;
wire  signed [29:0] sext_ln23_28_fu_6917_p1;
reg   [15:0] trunc_ln23_3_reg_7567;
wire  signed [29:0] sext_ln23_36_fu_6922_p1;
wire  signed [29:0] sext_ln23_37_fu_6927_p1;
wire  signed [29:0] sext_ln23_33_fu_6941_p1;
wire  signed [29:0] sext_ln23_34_fu_6946_p1;
wire  signed [29:0] sext_ln23_42_fu_6951_p1;
wire  signed [29:0] sext_ln23_43_fu_6956_p1;
reg   [15:0] trunc_ln23_4_reg_7617;
wire  signed [29:0] sext_ln23_39_fu_6971_p1;
wire  signed [29:0] sext_ln23_40_fu_6976_p1;
reg   [15:0] trunc_ln_reg_7632;
wire   [15:0] or_ln20_7_fu_6991_p2;
reg   [15:0] or_ln20_7_reg_7637;
wire   [0:0] icmp_ln20_1_fu_6997_p2;
wire   [24:0] zext_ln23_56_fu_7007_p1;
wire   [24:0] zext_ln23_60_fu_7022_p1;
wire   [24:0] zext_ln23_64_fu_7053_p1;
wire   [24:0] zext_ln23_68_fu_7069_p1;
wire   [24:0] zext_ln23_72_fu_7095_p1;
wire   [24:0] zext_ln23_76_fu_7111_p1;
wire   [24:0] zext_ln23_80_fu_7155_p1;
wire   [24:0] zext_ln23_84_fu_7171_p1;
reg   [14:0] SeparableConv2D_3_w_29_reg_7737;
wire  signed [29:0] sext_ln23_45_fu_7204_p1;
wire  signed [29:0] sext_ln23_46_fu_7209_p1;
wire  signed [29:0] sext_ln23_48_fu_7214_p1;
wire  signed [29:0] sext_ln23_49_fu_7219_p1;
wire  signed [29:0] sext_ln23_51_fu_7242_p1;
wire  signed [29:0] sext_ln23_52_fu_7247_p1;
wire  signed [29:0] sext_ln23_54_fu_7252_p1;
wire  signed [29:0] sext_ln23_55_fu_7257_p1;
wire  signed [29:0] sext_ln23_57_fu_7280_p1;
wire  signed [29:0] sext_ln23_58_fu_7285_p1;
wire  signed [29:0] sext_ln23_60_fu_7290_p1;
wire  signed [29:0] sext_ln23_61_fu_7295_p1;
wire  signed [29:0] sext_ln23_63_fu_7299_p1;
wire  signed [29:0] sext_ln23_64_fu_7304_p1;
wire  signed [29:0] sext_ln23_66_fu_7309_p1;
wire  signed [29:0] sext_ln23_67_fu_7314_p1;
reg   [15:0] trunc_ln23_s_reg_7852;
wire   [14:0] select_ln27_fu_7331_p3;
reg   [14:0] select_ln27_reg_7857;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
reg   [15:0] in_d_0_0_reg_444;
reg   [15:0] buffer_0_0_reg_456;
wire   [63:0] zext_ln19_fu_6586_p1;
wire   [63:0] zext_ln23_30_fu_6688_p1;
wire   [63:0] zext_ln23_38_fu_6725_p1;
wire   [63:0] zext_ln23_29_fu_6750_p1;
wire   [63:0] zext_ln23_34_fu_6755_p1;
wire   [63:0] zext_ln23_46_fu_6776_p1;
wire   [63:0] zext_ln23_25_fu_6801_p1;
wire   [63:0] zext_ln23_37_fu_6810_p1;
wire   [63:0] zext_ln23_42_fu_6815_p1;
wire   [63:0] zext_ln23_54_fu_6836_p1;
wire   [63:0] zext_ln23_33_fu_6855_p1;
wire   [63:0] zext_ln23_45_fu_6864_p1;
wire   [63:0] zext_ln23_50_fu_6869_p1;
wire   [63:0] zext_ln23_41_fu_6893_p1;
wire   [63:0] zext_ln23_53_fu_6902_p1;
wire   [63:0] zext_ln23_26_fu_6907_p1;
wire   [63:0] zext_ln23_49_fu_6936_p1;
wire   [63:0] zext_ln23_58_fu_7032_p1;
wire   [63:0] zext_ln23_62_fu_7037_p1;
wire   [63:0] zext_ln23_66_fu_7074_p1;
wire   [63:0] zext_ln23_70_fu_7079_p1;
wire   [63:0] zext_ln23_57_fu_7120_p1;
wire   [63:0] zext_ln23_61_fu_7129_p1;
wire   [63:0] zext_ln23_74_fu_7134_p1;
wire   [63:0] zext_ln23_78_fu_7139_p1;
wire   [63:0] zext_ln23_65_fu_7180_p1;
wire   [63:0] zext_ln23_69_fu_7189_p1;
wire   [63:0] zext_ln23_82_fu_7194_p1;
wire   [63:0] zext_ln23_86_fu_7199_p1;
wire   [63:0] zext_ln23_73_fu_7228_p1;
wire   [63:0] zext_ln23_77_fu_7237_p1;
wire   [63:0] zext_ln23_81_fu_7266_p1;
wire   [63:0] zext_ln23_85_fu_7275_p1;
wire   [63:0] zext_ln30_fu_7347_p1;
reg   [24:0] grp_fu_477_p0;
reg   [24:0] grp_fu_477_p1;
wire   [16:0] zext_ln23_23_fu_6874_p1;
reg   [24:0] grp_fu_478_p0;
reg  signed [24:0] grp_fu_478_p1;
wire   [16:0] zext_ln23_79_fu_7150_p1;
reg   [16:0] grp_fu_479_p0;
reg   [16:0] grp_fu_479_p1;
wire   [16:0] zext_ln23_47_fu_6826_p1;
reg   [16:0] grp_fu_480_p1;
wire   [16:0] zext_ln23_27_fu_6673_p1;
wire   [16:0] zext_ln23_63_fu_7048_p1;
reg   [15:0] grp_fu_481_p0;
reg   [15:0] grp_fu_481_p1;
reg   [24:0] grp_fu_482_p0;
reg  signed [24:0] grp_fu_482_p1;
wire   [16:0] zext_ln23_67_fu_7064_p1;
reg   [24:0] grp_fu_484_p0;
reg   [24:0] grp_fu_484_p1;
wire   [16:0] zext_ln23_43_fu_6736_p1;
reg   [24:0] grp_fu_485_p0;
reg  signed [24:0] grp_fu_485_p1;
wire   [16:0] zext_ln23_83_fu_7166_p1;
wire   [15:0] add_ln23_54_fu_486_p0;
reg   [24:0] grp_fu_487_p0;
reg   [24:0] grp_fu_488_p0;
wire   [3:0] out_h_fu_489_p0;
reg   [16:0] grp_fu_491_p1;
wire   [16:0] zext_ln23_31_fu_6715_p1;
wire   [16:0] zext_ln23_71_fu_7090_p1;
wire   [3:0] out_w_fu_493_p0;
reg   [16:0] grp_fu_494_p0;
reg   [16:0] grp_fu_494_p1;
wire   [16:0] zext_ln23_59_fu_7017_p1;
reg   [15:0] grp_fu_495_p0;
reg   [15:0] grp_fu_495_p1;
reg   [24:0] grp_fu_496_p0;
reg   [24:0] grp_fu_496_p1;
reg   [16:0] grp_fu_497_p0;
reg   [16:0] grp_fu_497_p1;
wire   [16:0] zext_ln23_39_fu_6766_p1;
reg   [16:0] grp_fu_498_p0;
reg   [16:0] grp_fu_498_p1;
wire   [16:0] zext_ln23_55_fu_7003_p1;
reg   [16:0] grp_fu_499_p0;
reg   [16:0] grp_fu_499_p1;
wire   [16:0] zext_ln23_35_fu_6699_p1;
reg   [15:0] grp_fu_500_p0;
reg   [15:0] grp_fu_500_p1;
reg   [15:0] grp_fu_501_p0;
reg   [16:0] grp_fu_502_p1;
wire   [16:0] zext_ln23_51_fu_6787_p1;
wire   [16:0] zext_ln23_75_fu_7106_p1;
wire   [15:0] add_ln23_55_fu_503_p0;
wire   [15:0] add_ln23_55_fu_503_p1;
wire   [8:0] zext_ln23_22_fu_6652_p1;
wire   [4:0] out_d_fu_505_p0;
wire  signed [12:0] sext_ln30_fu_7027_p1;
wire   [11:0] add_ln16_fu_507_p0;
reg  signed [15:0] grp_fu_3379_p0;
reg  signed [14:0] grp_fu_3379_p1;
reg  signed [15:0] grp_fu_3381_p0;
reg  signed [14:0] grp_fu_3381_p1;
reg   [15:0] grp_fu_3382_p0;
wire   [8:0] grp_fu_3382_p1;
reg   [15:0] grp_fu_3388_p0;
wire   [8:0] grp_fu_3388_p1;
reg  signed [15:0] grp_fu_3392_p0;
reg  signed [14:0] grp_fu_3392_p1;
reg  signed [15:0] grp_fu_3403_p0;
reg  signed [14:0] grp_fu_3403_p1;
reg   [15:0] grp_fu_3404_p0;
wire   [8:0] grp_fu_3404_p1;
reg   [15:0] grp_fu_3406_p0;
wire   [8:0] grp_fu_3406_p1;
wire   [29:0] grp_fu_3379_p2;
wire   [29:0] grp_fu_3392_p2;
wire   [29:0] grp_fu_3403_p2;
wire   [29:0] grp_fu_3381_p2;
wire   [11:0] zext_ln16_fu_6576_p0;
wire   [4:0] icmp_ln16_fu_6580_p0;
wire   [4:0] zext_ln19_fu_6586_p0;
wire   [4:0] trunc_ln23_fu_6591_p0;
wire   [6:0] shl_ln_fu_6595_p3;
wire   [3:0] icmp_ln17_fu_6610_p0;
wire   [3:0] shl_ln23_5_fu_6616_p1;
wire   [7:0] shl_ln23_5_fu_6616_p3;
wire   [3:0] shl_ln23_6_fu_6628_p1;
wire   [4:0] shl_ln23_6_fu_6628_p3;
wire   [8:0] zext_ln23_20_fu_6624_p1;
wire   [8:0] zext_ln23_21_fu_6636_p1;
wire   [3:0] icmp_ln18_fu_6646_p0;
wire   [3:0] zext_ln23_22_fu_6652_p0;
wire   [15:0] or_ln20_fu_6667_p2;
wire   [15:0] or_ln20_2_fu_6693_p2;
wire   [15:0] or_ln20_1_fu_6709_p2;
wire   [15:0] or_ln20_4_fu_6730_p2;
wire  signed [31:0] sext_ln23_23_fu_6746_p1;
wire   [15:0] or_ln20_3_fu_6760_p2;
wire   [15:0] or_ln20_6_fu_6781_p2;
wire  signed [31:0] sext_ln23_20_fu_6797_p1;
wire  signed [31:0] sext_ln23_29_fu_6806_p1;
wire   [15:0] or_ln20_5_fu_6820_p2;
wire  signed [31:0] sext_ln23_26_fu_6851_p1;
wire  signed [31:0] sext_ln23_35_fu_6860_p1;
wire  signed [31:0] sext_ln23_32_fu_6889_p1;
wire  signed [31:0] sext_ln23_41_fu_6898_p1;
wire  signed [31:0] sext_ln23_38_fu_6932_p1;
wire   [29:0] grp_fu_3387_p2;
wire   [15:0] or_ln20_8_fu_7011_p2;
wire  signed [8:0] sext_ln30_fu_7027_p0;
wire   [15:0] or_ln20_9_fu_7042_p2;
wire   [15:0] or_ln20_10_fu_7058_p2;
wire   [16:0] zext_ln23_70_fu_7079_p0;
wire   [15:0] or_ln20_11_fu_7084_p2;
wire   [15:0] or_ln20_12_fu_7100_p2;
wire  signed [31:0] sext_ln23_44_fu_7116_p1;
wire  signed [31:0] sext_ln23_47_fu_7125_p1;
wire   [15:0] or_ln20_13_fu_7144_p2;
wire   [15:0] or_ln20_14_fu_7160_p2;
wire  signed [31:0] sext_ln23_50_fu_7176_p1;
wire  signed [31:0] sext_ln23_53_fu_7185_p1;
wire  signed [31:0] sext_ln23_56_fu_7224_p1;
wire  signed [31:0] sext_ln23_59_fu_7233_p1;
wire  signed [31:0] sext_ln23_62_fu_7262_p1;
wire  signed [31:0] sext_ln23_65_fu_7271_p1;
wire   [0:0] tmp_fu_7323_p3;
wire   [14:0] trunc_ln27_fu_7319_p1;
wire   [12:0] sext_ln30_1_fu_7343_p0;
wire  signed [31:0] sext_ln30_1_fu_7343_p1;
reg   [35:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 36'd1;
end

pointwise_conv2d_fix_3_SeparableConv2D_3_b_s #(
    .DataWidth( 14 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
SeparableConv2D_3_b_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_3_b_s_address0),
    .ce0(SeparableConv2D_3_b_s_ce0),
    .q0(SeparableConv2D_3_b_s_q0)
);

pointwise_conv2d_fix_3_SeparableConv2D_3_w_s #(
    .DataWidth( 15 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
SeparableConv2D_3_w_s_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SeparableConv2D_3_w_s_address0),
    .ce0(SeparableConv2D_3_w_s_ce0),
    .q0(SeparableConv2D_3_w_s_q0),
    .address1(SeparableConv2D_3_w_s_address1),
    .ce1(SeparableConv2D_3_w_s_ce1),
    .q1(SeparableConv2D_3_w_s_q1)
);

network_mul_16s_15s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_16s_15s_30_2_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3379_p0),
    .din1(grp_fu_3379_p1),
    .ce(1'b1),
    .dout(grp_fu_3379_p2)
);

network_mul_16s_15s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_16s_15s_30_2_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3381_p0),
    .din1(grp_fu_3381_p1),
    .ce(1'b1),
    .dout(grp_fu_3381_p2)
);

network_mul_16ns_9ns_25_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
network_mul_16ns_9ns_25_2_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3382_p0),
    .din1(grp_fu_3382_p1),
    .ce(1'b1),
    .dout(grp_fu_3382_p2)
);

network_mul_16s_15s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_16s_15s_30_2_1_U173(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_6513),
    .din1(reg_6497),
    .ce(1'b1),
    .dout(grp_fu_3387_p2)
);

network_mul_16ns_9ns_25_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
network_mul_16ns_9ns_25_2_1_U174(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3388_p0),
    .din1(grp_fu_3388_p1),
    .ce(1'b1),
    .dout(grp_fu_3388_p2)
);

network_mul_16s_15s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_16s_15s_30_2_1_U175(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3392_p0),
    .din1(grp_fu_3392_p1),
    .ce(1'b1),
    .dout(grp_fu_3392_p2)
);

network_mul_16s_15s_30_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 30 ))
network_mul_16s_15s_30_2_1_U176(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3403_p0),
    .din1(grp_fu_3403_p1),
    .ce(1'b1),
    .dout(grp_fu_3403_p2)
);

network_mul_16ns_9ns_25_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
network_mul_16ns_9ns_25_2_1_U177(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3404_p0),
    .din1(grp_fu_3404_p1),
    .ce(1'b1),
    .dout(grp_fu_3404_p2)
);

network_mul_16ns_9ns_25_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
network_mul_16ns_9ns_25_2_1_U178(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3406_p0),
    .din1(grp_fu_3406_p1),
    .ce(1'b1),
    .dout(grp_fu_3406_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        buffer_0_0_reg_456 <= grp_fu_498_p2;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_6646_p2 == 1'd0))) begin
        buffer_0_0_reg_456 <= sext_ln19_reg_7387;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        in_d_0_0_reg_444 <= add_ln20_reg_3053;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_6646_p2 == 1'd0))) begin
        in_d_0_0_reg_444 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_6610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        reg_400 <= out_d_reg_843;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_400 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        reg_400 <= grp_fu_484_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        reg_400 <= add_ln23_54_fu_486_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_400 <= grp_fu_488_p2;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_400 <= grp_fu_487_p2;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_400 <= grp_fu_490_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_400 <= grp_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_fu_6610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        reg_411 <= add_ln16_reg_838;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        reg_411 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        reg_411 <= grp_fu_478_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        reg_411 <= grp_fu_491_p2;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln20_1_reg_7643 == 1'd0) & (icmp_ln20_reg_7418 == 1'd0))) begin
        reg_411 <= grp_fu_498_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        reg_411 <= grp_fu_496_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        reg_411 <= grp_fu_495_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_411 <= grp_fu_477_p2;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_411 <= grp_fu_497_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_411 <= grp_fu_484_p2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state8))) begin
        reg_411 <= grp_fu_499_p2;
    end else if (((1'b1 == ap_CS_fsm_state22) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln20_reg_7418 == 1'd0)))) begin
        reg_411 <= grp_fu_480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln18_fu_6646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        reg_422 <= out_h_reg_1007;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        reg_422 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        reg_422 <= grp_fu_495_p2;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        reg_422 <= grp_fu_481_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        reg_422 <= grp_fu_485_p2;
    end else if (((1'b1 == ap_CS_fsm_state21) & ((icmp_ln20_1_reg_7643 == 1'd1) | (icmp_ln20_reg_7418 == 1'd1)))) begin
        reg_422 <= add_ln30_fu_506_p2;
    end else if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln20_1_reg_7643 == 1'd0) & (icmp_ln20_reg_7418 == 1'd0))) begin
        reg_422 <= grp_fu_494_p2;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        reg_422 <= add_ln23_55_fu_503_p2;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        reg_422 <= add_ln23_52_fu_492_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        reg_422 <= grp_fu_500_p2;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_422 <= grp_fu_479_p2;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_422 <= grp_fu_502_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_422 <= grp_fu_491_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17_fu_6610_p2 == 1'd0))) begin
        reg_433 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        reg_433 <= out_w_reg_1261;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        reg_433 <= grp_fu_494_p2;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        reg_433 <= grp_fu_496_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        reg_433 <= grp_fu_477_p2;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state18))) begin
        reg_433 <= grp_fu_501_p2;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_433 <= grp_fu_483_p2;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_433 <= grp_fu_482_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        reg_433 <= grp_fu_485_p2;
    end else if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_433 <= grp_fu_476_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (icmp_ln20_1_reg_7643 == 1'd1) & (icmp_ln20_reg_7418 == 1'd0))) begin
        reg_466 <= add_ln23_56_reg_2887;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln20_reg_7418 == 1'd1))) begin
        reg_466 <= buffer_0_0_reg_456;
    end else if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_6646_p2 == 1'd0))) begin
        reg_466 <= add_ln23_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23))) begin
        reg_6508 <= SeparableConv2D_3_w_s_q1;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_6508 <= SeparableConv2D_3_w_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        reg_6536 <= SeparableConv2D_3_w_s_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        reg_6536 <= SeparableConv2D_3_w_s_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        SeparableConv2D_3_w_29_reg_7737 <= SeparableConv2D_3_w_s_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln16_reg_838 <= add_ln16_fu_507_p2;
        out_d_reg_843 <= out_d_fu_505_p2;
        zext_ln16_reg_7352[11 : 0] <= zext_ln16_fu_6576_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln20_reg_3053 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        add_ln23_56_reg_2887 <= grp_fu_481_p2;
        icmp_ln20_1_reg_7643 <= icmp_ln20_1_fu_6997_p2;
        or_ln20_7_reg_7637[2 : 0] <= or_ln20_7_fu_6991_p2[2 : 0];
or_ln20_7_reg_7637[15 : 4] <= or_ln20_7_fu_6991_p2[15 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        icmp_ln20_reg_7418 <= icmp_ln20_fu_6661_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        out_h_reg_1007 <= out_h_fu_489_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_w_reg_1261 <= out_w_fu_493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_6482 <= grp_fu_3388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_6490 <= grp_fu_3406_p2;
        reg_6501 <= grp_fu_3404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_6497 <= SeparableConv2D_3_w_s_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_6513 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_6517 <= SeparableConv2D_3_w_s_q0;
        reg_6528 <= SeparableConv2D_3_w_s_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_6521 <= grp_fu_3382_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_6532 <= input_r_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_6541 <= {{grp_fu_3379_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_6548 <= input_r_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state28))) begin
        reg_6552 <= {{grp_fu_3392_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_6559 <= {{grp_fu_3403_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state28))) begin
        reg_6565 <= {{grp_fu_3403_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state17))) begin
        reg_6571 <= {{grp_fu_3381_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        select_ln27_reg_7857 <= select_ln27_fu_7331_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sext_ln19_reg_7387 <= sext_ln19_fu_6606_p1;
        zext_ln23_reg_7370[6 : 3] <= zext_ln23_fu_6602_p1[6 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln18_fu_6646_p2 == 1'd0))) begin
        sext_ln23_reg_7403 <= sext_ln23_fu_6657_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln17_fu_6610_p2 == 1'd0))) begin
        sub_ln23_reg_7395[8 : 1] <= sub_ln23_fu_6640_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        trunc_ln23_3_reg_7567 <= {{grp_fu_3379_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        trunc_ln23_4_reg_7617 <= {{grp_fu_3392_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln16_fu_6580_p2 == 1'd0))) begin
        trunc_ln23_reg_7365 <= trunc_ln23_fu_6591_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        trunc_ln23_s_reg_7852 <= {{grp_fu_3381_p2[29:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        trunc_ln_reg_7632 <= {{grp_fu_3387_p2[29:14]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        SeparableConv2D_3_b_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_3_b_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_82_fu_7194_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_74_fu_7134_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_66_fu_7074_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_58_fu_7032_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_26_fu_6907_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_50_fu_6869_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_42_fu_6815_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_34_fu_6755_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_38_fu_6725_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        SeparableConv2D_3_w_s_address0 = zext_ln23_30_fu_6688_p1;
    end else begin
        SeparableConv2D_3_w_s_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        SeparableConv2D_3_w_s_address1 = zext_ln23_86_fu_7199_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        SeparableConv2D_3_w_s_address1 = zext_ln23_78_fu_7139_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        SeparableConv2D_3_w_s_address1 = zext_ln23_70_fu_7079_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        SeparableConv2D_3_w_s_address1 = zext_ln23_62_fu_7037_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        SeparableConv2D_3_w_s_address1 = zext_ln23_54_fu_6836_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        SeparableConv2D_3_w_s_address1 = zext_ln23_46_fu_6776_p1;
    end else begin
        SeparableConv2D_3_w_s_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        SeparableConv2D_3_w_s_ce0 = 1'b1;
    end else begin
        SeparableConv2D_3_w_s_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        SeparableConv2D_3_w_s_ce1 = 1'b1;
    end else begin
        SeparableConv2D_3_w_s_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln16_fu_6580_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln16_fu_6580_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_3379_p0 = sext_ln23_63_fu_7299_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_3379_p0 = sext_ln23_57_fu_7280_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3379_p0 = sext_ln23_30_fu_6879_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3379_p0 = sext_ln23_24_fu_6841_p1;
    end else begin
        grp_fu_3379_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_3379_p1 = sext_ln23_64_fu_7304_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_3379_p1 = sext_ln23_58_fu_7285_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_3379_p1 = sext_ln23_31_fu_6884_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_3379_p1 = sext_ln23_25_fu_6846_p1;
    end else begin
        grp_fu_3379_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_3381_p0 = sext_ln23_66_fu_7309_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_3381_p0 = sext_ln23_60_fu_7290_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_3381_p0 = sext_ln23_39_fu_6971_p1;
    end else begin
        grp_fu_3381_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_3381_p1 = sext_ln23_67_fu_7314_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_3381_p1 = sext_ln23_61_fu_7295_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_3381_p1 = sext_ln23_40_fu_6976_p1;
    end else begin
        grp_fu_3381_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3382_p0 = zext_ln23_84_fu_7171_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_3382_p0 = zext_ln23_68_fu_7069_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_3382_p0 = zext_ln23_48_fu_6831_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_3382_p0 = zext_ln23_40_fu_6771_p1;
    end else begin
        grp_fu_3382_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_3388_p0 = zext_ln23_80_fu_7155_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_3388_p0 = zext_ln23_64_fu_7053_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_3388_p0 = zext_ln23_52_fu_6792_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_3388_p0 = zext_ln23_28_fu_6678_p1;
    end else begin
        grp_fu_3388_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_3392_p0 = sext_ln23_51_fu_7242_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_3392_p0 = sext_ln23_45_fu_7204_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_3392_p0 = sext_ln23_33_fu_6941_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3392_p0 = sext_ln23_27_fu_6912_p1;
    end else begin
        grp_fu_3392_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_3392_p1 = sext_ln23_52_fu_7247_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_3392_p1 = sext_ln23_46_fu_7209_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_3392_p1 = sext_ln23_34_fu_6946_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3392_p1 = sext_ln23_28_fu_6917_p1;
    end else begin
        grp_fu_3392_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_3403_p0 = sext_ln23_54_fu_7252_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_3403_p0 = sext_ln23_48_fu_7214_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_3403_p0 = sext_ln23_42_fu_6951_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3403_p0 = sext_ln23_36_fu_6922_p1;
    end else begin
        grp_fu_3403_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_3403_p1 = sext_ln23_55_fu_7257_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_3403_p1 = sext_ln23_49_fu_7219_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_3403_p1 = sext_ln23_43_fu_6956_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_3403_p1 = sext_ln23_37_fu_6927_p1;
    end else begin
        grp_fu_3403_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_3404_p0 = zext_ln23_76_fu_7111_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_3404_p0 = zext_ln23_60_fu_7022_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3404_p0 = zext_ln23_44_fu_6741_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_3404_p0 = zext_ln23_36_fu_6704_p1;
    end else begin
        grp_fu_3404_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_3406_p0 = zext_ln23_72_fu_7095_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_3406_p0 = zext_ln23_56_fu_7007_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_3406_p0 = zext_ln23_32_fu_6720_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_3406_p0 = zext_ln23_24_fu_6683_p1;
    end else begin
        grp_fu_3406_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_477_p0 = reg_6490;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_477_p0 = zext_ln23_reg_7370;
    end else begin
        grp_fu_477_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_477_p1 = sext_ln23_reg_7403;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_477_p1 = zext_ln23_23_fu_6874_p1;
    end else begin
        grp_fu_477_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_478_p0 = zext_ln23_reg_7370;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_478_p0 = reg_6482;
    end else begin
        grp_fu_478_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_478_p1 = zext_ln23_79_fu_7150_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_478_p1 = sext_ln23_reg_7403;
    end else begin
        grp_fu_478_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_479_p0 = reg_6565;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_479_p0 = zext_ln23_reg_7370;
    end else begin
        grp_fu_479_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_479_p1 = reg_6541;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_479_p1 = zext_ln23_47_fu_6826_p1;
    end else begin
        grp_fu_479_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_480_p1 = zext_ln23_63_fu_7048_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_480_p1 = zext_ln23_27_fu_6673_p1;
    end else begin
        grp_fu_480_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_481_p0 = reg_6559;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_481_p0 = reg_422;
    end else begin
        grp_fu_481_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        grp_fu_481_p1 = reg_6552;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_fu_481_p1 = reg_411;
    end else begin
        grp_fu_481_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_482_p0 = zext_ln23_reg_7370;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_482_p0 = reg_6482;
    end else begin
        grp_fu_482_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_482_p1 = zext_ln23_67_fu_7064_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_482_p1 = sext_ln23_reg_7403;
    end else begin
        grp_fu_482_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_484_p0 = reg_6482;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_484_p0 = zext_ln23_reg_7370;
    end else begin
        grp_fu_484_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_484_p1 = sext_ln23_reg_7403;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_484_p1 = zext_ln23_43_fu_6736_p1;
    end else begin
        grp_fu_484_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_485_p0 = zext_ln23_reg_7370;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_485_p0 = reg_6501;
    end else begin
        grp_fu_485_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_485_p1 = zext_ln23_83_fu_7166_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_485_p1 = sext_ln23_reg_7403;
    end else begin
        grp_fu_485_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_487_p0 = reg_6482;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_487_p0 = reg_6490;
    end else begin
        grp_fu_487_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        grp_fu_488_p0 = reg_6501;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_488_p0 = reg_6521;
    end else begin
        grp_fu_488_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_491_p1 = zext_ln23_71_fu_7090_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_491_p1 = zext_ln23_31_fu_6715_p1;
    end else begin
        grp_fu_491_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_494_p0 = reg_6541;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_494_p0 = zext_ln23_reg_7370;
    end else begin
        grp_fu_494_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grp_fu_494_p1 = trunc_ln23_s_reg_7852;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_494_p1 = zext_ln23_59_fu_7017_p1;
    end else begin
        grp_fu_494_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_495_p0 = reg_433;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_495_p0 = trunc_ln23_4_reg_7617;
    end else begin
        grp_fu_495_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        grp_fu_495_p1 = reg_422;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_495_p1 = trunc_ln23_3_reg_7567;
    end else begin
        grp_fu_495_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_496_p0 = reg_6521;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_496_p0 = reg_411;
    end else begin
        grp_fu_496_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_496_p1 = sext_ln23_reg_7403;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_496_p1 = reg_433;
    end else begin
        grp_fu_496_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_497_p0 = reg_422;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_497_p0 = zext_ln23_reg_7370;
    end else begin
        grp_fu_497_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_497_p1 = reg_411;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_497_p1 = zext_ln23_39_fu_6766_p1;
    end else begin
        grp_fu_497_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_498_p0 = reg_422;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_498_p0 = zext_ln23_reg_7370;
    end else begin
        grp_fu_498_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_498_p1 = reg_411;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_498_p1 = zext_ln23_55_fu_7003_p1;
    end else begin
        grp_fu_498_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_499_p0 = add_ln23_56_reg_2887;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_499_p0 = zext_ln23_reg_7370;
    end else begin
        grp_fu_499_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_499_p1 = reg_6552;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_499_p1 = zext_ln23_35_fu_6699_p1;
    end else begin
        grp_fu_499_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_500_p0 = in_d_0_0_reg_444;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_500_p0 = reg_6541;
    end else begin
        grp_fu_500_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_fu_500_p1 = 16'd16;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_500_p1 = reg_6565;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_501_p0 = reg_433;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_501_p0 = reg_6559;
    end else begin
        grp_fu_501_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_502_p1 = zext_ln23_75_fu_7106_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_502_p1 = zext_ln23_51_fu_6787_p1;
    end else begin
        grp_fu_502_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        input_r_address0 = zext_ln23_81_fu_7266_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        input_r_address0 = zext_ln23_73_fu_7228_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        input_r_address0 = zext_ln23_65_fu_7180_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        input_r_address0 = zext_ln23_57_fu_7120_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_r_address0 = zext_ln23_53_fu_6902_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_r_address0 = zext_ln23_45_fu_6864_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_r_address0 = zext_ln23_25_fu_6801_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_r_address0 = zext_ln23_29_fu_6750_p1;
    end else begin
        input_r_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        input_r_address1 = zext_ln23_85_fu_7275_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        input_r_address1 = zext_ln23_77_fu_7237_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        input_r_address1 = zext_ln23_69_fu_7189_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        input_r_address1 = zext_ln23_61_fu_7129_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_r_address1 = zext_ln23_49_fu_6936_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_r_address1 = zext_ln23_41_fu_6893_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_r_address1 = zext_ln23_33_fu_6855_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_r_address1 = zext_ln23_37_fu_6810_p1;
    end else begin
        input_r_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        input_r_ce0 = 1'b1;
    end else begin
        input_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        input_r_ce1 = 1'b1;
    end else begin
        input_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        output_r_ce0 = 1'b1;
    end else begin
        output_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        output_r_we0 = 1'b1;
    end else begin
        output_r_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln16_fu_6580_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln17_fu_6610_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln18_fu_6646_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln20_reg_7418 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & ((icmp_ln20_1_reg_7643 == 1'd1) | (icmp_ln20_reg_7418 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SeparableConv2D_3_b_s_address0 = zext_ln19_fu_6586_p1;

assign add_ln16_fu_507_p0 = reg_411;

assign add_ln16_fu_507_p2 = (add_ln16_fu_507_p0 + 12'd196);

assign add_ln23_52_fu_492_p2 = (trunc_ln_reg_7632 + buffer_0_0_reg_456);

assign add_ln23_54_fu_486_p0 = reg_422;

assign add_ln23_54_fu_486_p2 = (add_ln23_54_fu_486_p0 + reg_6552);

assign add_ln23_55_fu_503_p0 = reg_400;

assign add_ln23_55_fu_503_p1 = reg_422;

assign add_ln23_55_fu_503_p2 = (add_ln23_55_fu_503_p0 + add_ln23_55_fu_503_p1);

assign add_ln23_fu_504_p2 = (sub_ln23_reg_7395 + zext_ln23_22_fu_6652_p1);

assign add_ln30_fu_506_p2 = ($signed(sext_ln30_fu_7027_p1) + $signed(zext_ln16_reg_7352));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_fu_3382_p1 = 25'd196;

assign grp_fu_3388_p1 = 25'd196;

assign grp_fu_3404_p1 = 25'd196;

assign grp_fu_3406_p1 = 25'd196;

assign grp_fu_476_p2 = ($signed(reg_6501) + $signed(sext_ln23_reg_7403));

assign grp_fu_477_p2 = (grp_fu_477_p0 + grp_fu_477_p1);

assign grp_fu_478_p2 = ($signed(grp_fu_478_p0) + $signed(grp_fu_478_p1));

assign grp_fu_479_p2 = (grp_fu_479_p0 + grp_fu_479_p1);

assign grp_fu_480_p2 = (zext_ln23_reg_7370 + grp_fu_480_p1);

assign grp_fu_481_p2 = (grp_fu_481_p0 + grp_fu_481_p1);

assign grp_fu_482_p2 = ($signed(grp_fu_482_p0) + $signed(grp_fu_482_p1));

assign grp_fu_483_p2 = ($signed(reg_6521) + $signed(sext_ln23_reg_7403));

assign grp_fu_484_p2 = (grp_fu_484_p0 + grp_fu_484_p1);

assign grp_fu_485_p2 = ($signed(grp_fu_485_p0) + $signed(grp_fu_485_p1));

assign grp_fu_487_p2 = ($signed(grp_fu_487_p0) + $signed(sext_ln23_reg_7403));

assign grp_fu_488_p2 = ($signed(grp_fu_488_p0) + $signed(sext_ln23_reg_7403));

assign grp_fu_490_p2 = ($signed(reg_6490) + $signed(sext_ln23_reg_7403));

assign grp_fu_491_p2 = (zext_ln23_reg_7370 + grp_fu_491_p1);

assign grp_fu_494_p2 = (grp_fu_494_p0 + grp_fu_494_p1);

assign grp_fu_495_p2 = (grp_fu_495_p0 + grp_fu_495_p1);

assign grp_fu_496_p2 = (grp_fu_496_p0 + grp_fu_496_p1);

assign grp_fu_497_p2 = (grp_fu_497_p0 + grp_fu_497_p1);

assign grp_fu_498_p2 = (grp_fu_498_p0 + grp_fu_498_p1);

assign grp_fu_499_p2 = (grp_fu_499_p0 + grp_fu_499_p1);

assign grp_fu_500_p2 = (grp_fu_500_p0 + grp_fu_500_p1);

assign grp_fu_501_p2 = (grp_fu_501_p0 + reg_6571);

assign grp_fu_502_p2 = (zext_ln23_reg_7370 + grp_fu_502_p1);

assign icmp_ln16_fu_6580_p0 = reg_400;

assign icmp_ln16_fu_6580_p2 = ((icmp_ln16_fu_6580_p0 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_6610_p0 = reg_422;

assign icmp_ln17_fu_6610_p2 = ((icmp_ln17_fu_6610_p0 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln18_fu_6646_p0 = reg_433;

assign icmp_ln18_fu_6646_p2 = ((icmp_ln18_fu_6646_p0 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln20_1_fu_6997_p2 = ((or_ln20_7_fu_6991_p2 == 16'd8) ? 1'b1 : 1'b0);

assign icmp_ln20_fu_6661_p2 = ((in_d_0_0_reg_444 == 16'd8) ? 1'b1 : 1'b0);

assign or_ln20_10_fu_7058_p2 = (in_d_0_0_reg_444 | 16'd11);

assign or_ln20_11_fu_7084_p2 = (in_d_0_0_reg_444 | 16'd12);

assign or_ln20_12_fu_7100_p2 = (in_d_0_0_reg_444 | 16'd13);

assign or_ln20_13_fu_7144_p2 = (in_d_0_0_reg_444 | 16'd14);

assign or_ln20_14_fu_7160_p2 = (in_d_0_0_reg_444 | 16'd15);

assign or_ln20_1_fu_6709_p2 = (in_d_0_0_reg_444 | 16'd2);

assign or_ln20_2_fu_6693_p2 = (in_d_0_0_reg_444 | 16'd3);

assign or_ln20_3_fu_6760_p2 = (in_d_0_0_reg_444 | 16'd4);

assign or_ln20_4_fu_6730_p2 = (in_d_0_0_reg_444 | 16'd5);

assign or_ln20_5_fu_6820_p2 = (in_d_0_0_reg_444 | 16'd6);

assign or_ln20_6_fu_6781_p2 = (in_d_0_0_reg_444 | 16'd7);

assign or_ln20_7_fu_6991_p2 = (in_d_0_0_reg_444 | 16'd8);

assign or_ln20_8_fu_7011_p2 = (in_d_0_0_reg_444 | 16'd9);

assign or_ln20_9_fu_7042_p2 = (in_d_0_0_reg_444 | 16'd10);

assign or_ln20_fu_6667_p2 = (in_d_0_0_reg_444 | 16'd1);

assign out_d_fu_505_p0 = reg_400;

assign out_d_fu_505_p2 = (out_d_fu_505_p0 + 5'd1);

assign out_h_fu_489_p0 = reg_422;

assign out_h_fu_489_p2 = (out_h_fu_489_p0 + 4'd1);

assign out_w_fu_493_p0 = reg_433;

assign out_w_fu_493_p2 = (out_w_fu_493_p0 + 4'd1);

assign output_r_address0 = zext_ln30_fu_7347_p1;

assign output_r_d0 = select_ln27_reg_7857;

assign select_ln27_fu_7331_p3 = ((tmp_fu_7323_p3[0:0] === 1'b1) ? 15'd0 : trunc_ln27_fu_7319_p1);

assign sext_ln19_fu_6606_p1 = $signed(SeparableConv2D_3_b_s_q0);

assign sext_ln23_20_fu_6797_p1 = $signed(reg_400);

assign sext_ln23_23_fu_6746_p1 = $signed(reg_400);

assign sext_ln23_24_fu_6841_p1 = reg_6513;

assign sext_ln23_25_fu_6846_p1 = reg_6497;

assign sext_ln23_26_fu_6851_p1 = $signed(reg_400);

assign sext_ln23_27_fu_6912_p1 = $signed(reg_6532);

assign sext_ln23_28_fu_6917_p1 = $signed(reg_6517);

assign sext_ln23_29_fu_6806_p1 = $signed(reg_433);

assign sext_ln23_30_fu_6879_p1 = $signed(reg_6532);

assign sext_ln23_31_fu_6884_p1 = $signed(reg_6508);

assign sext_ln23_32_fu_6889_p1 = $signed(reg_400);

assign sext_ln23_33_fu_6941_p1 = $signed(reg_6532);

assign sext_ln23_34_fu_6946_p1 = reg_6497;

assign sext_ln23_35_fu_6860_p1 = $signed(reg_433);

assign sext_ln23_36_fu_6922_p1 = $signed(reg_6548);

assign sext_ln23_37_fu_6927_p1 = $signed(reg_6528);

assign sext_ln23_38_fu_6932_p1 = $signed(reg_433);

assign sext_ln23_39_fu_6971_p1 = $signed(reg_6532);

assign sext_ln23_40_fu_6976_p1 = $signed(reg_6508);

assign sext_ln23_41_fu_6898_p1 = $signed(reg_433);

assign sext_ln23_42_fu_6951_p1 = $signed(reg_6548);

assign sext_ln23_43_fu_6956_p1 = $signed(reg_6536);

assign sext_ln23_44_fu_7116_p1 = $signed(reg_400);

assign sext_ln23_45_fu_7204_p1 = reg_6513;

assign sext_ln23_46_fu_7209_p1 = reg_6497;

assign sext_ln23_47_fu_7125_p1 = $signed(reg_433);

assign sext_ln23_48_fu_7214_p1 = $signed(reg_6532);

assign sext_ln23_49_fu_7219_p1 = $signed(reg_6508);

assign sext_ln23_50_fu_7176_p1 = $signed(reg_400);

assign sext_ln23_51_fu_7242_p1 = reg_6513;

assign sext_ln23_52_fu_7247_p1 = $signed(reg_6517);

assign sext_ln23_53_fu_7185_p1 = $signed(reg_433);

assign sext_ln23_54_fu_7252_p1 = $signed(reg_6532);

assign sext_ln23_55_fu_7257_p1 = $signed(reg_6528);

assign sext_ln23_56_fu_7224_p1 = $signed(reg_433);

assign sext_ln23_57_fu_7280_p1 = reg_6513;

assign sext_ln23_58_fu_7285_p1 = $signed(reg_6536);

assign sext_ln23_59_fu_7233_p1 = $signed(reg_400);

assign sext_ln23_60_fu_7290_p1 = $signed(reg_6532);

assign sext_ln23_61_fu_7295_p1 = $signed(SeparableConv2D_3_w_29_reg_7737);

assign sext_ln23_62_fu_7262_p1 = $signed(reg_400);

assign sext_ln23_63_fu_7299_p1 = reg_6513;

assign sext_ln23_64_fu_7304_p1 = reg_6497;

assign sext_ln23_65_fu_7271_p1 = $signed(reg_433);

assign sext_ln23_66_fu_7309_p1 = $signed(reg_6532);

assign sext_ln23_67_fu_7314_p1 = $signed(reg_6508);

assign sext_ln23_fu_6657_p1 = add_ln23_fu_504_p2;

assign sext_ln30_1_fu_7343_p0 = reg_422;

assign sext_ln30_1_fu_7343_p1 = $signed(sext_ln30_1_fu_7343_p0);

assign sext_ln30_fu_7027_p0 = reg_466;

assign sext_ln30_fu_7027_p1 = sext_ln30_fu_7027_p0;

assign shl_ln23_5_fu_6616_p1 = reg_422;

assign shl_ln23_5_fu_6616_p3 = {{shl_ln23_5_fu_6616_p1}, {4'd0}};

assign shl_ln23_6_fu_6628_p1 = reg_422;

assign shl_ln23_6_fu_6628_p3 = {{shl_ln23_6_fu_6628_p1}, {1'd0}};

assign shl_ln_fu_6595_p3 = {{trunc_ln23_reg_7365}, {3'd0}};

assign sub_ln23_fu_6640_p2 = (zext_ln23_20_fu_6624_p1 - zext_ln23_21_fu_6636_p1);

assign tmp_fu_7323_p3 = reg_466[32'd15];

assign trunc_ln23_fu_6591_p0 = reg_400;

assign trunc_ln23_fu_6591_p1 = trunc_ln23_fu_6591_p0[3:0];

assign trunc_ln27_fu_7319_p1 = reg_466[14:0];

assign zext_ln16_fu_6576_p0 = reg_411;

assign zext_ln16_fu_6576_p1 = zext_ln16_fu_6576_p0;

assign zext_ln19_fu_6586_p0 = reg_400;

assign zext_ln19_fu_6586_p1 = zext_ln19_fu_6586_p0;

assign zext_ln23_20_fu_6624_p1 = shl_ln23_5_fu_6616_p3;

assign zext_ln23_21_fu_6636_p1 = shl_ln23_6_fu_6628_p3;

assign zext_ln23_22_fu_6652_p0 = reg_433;

assign zext_ln23_22_fu_6652_p1 = zext_ln23_22_fu_6652_p0;

assign zext_ln23_23_fu_6874_p1 = in_d_0_0_reg_444;

assign zext_ln23_24_fu_6683_p1 = in_d_0_0_reg_444;

assign zext_ln23_25_fu_6801_p1 = $unsigned(sext_ln23_20_fu_6797_p1);

assign zext_ln23_26_fu_6907_p1 = reg_411;

assign zext_ln23_27_fu_6673_p1 = or_ln20_fu_6667_p2;

assign zext_ln23_28_fu_6678_p1 = or_ln20_fu_6667_p2;

assign zext_ln23_29_fu_6750_p1 = $unsigned(sext_ln23_23_fu_6746_p1);

assign zext_ln23_30_fu_6688_p1 = reg_411;

assign zext_ln23_31_fu_6715_p1 = or_ln20_1_fu_6709_p2;

assign zext_ln23_32_fu_6720_p1 = or_ln20_1_fu_6709_p2;

assign zext_ln23_33_fu_6855_p1 = $unsigned(sext_ln23_26_fu_6851_p1);

assign zext_ln23_34_fu_6755_p1 = reg_422;

assign zext_ln23_35_fu_6699_p1 = or_ln20_2_fu_6693_p2;

assign zext_ln23_36_fu_6704_p1 = or_ln20_2_fu_6693_p2;

assign zext_ln23_37_fu_6810_p1 = $unsigned(sext_ln23_29_fu_6806_p1);

assign zext_ln23_38_fu_6725_p1 = reg_411;

assign zext_ln23_39_fu_6766_p1 = or_ln20_3_fu_6760_p2;

assign zext_ln23_40_fu_6771_p1 = or_ln20_3_fu_6760_p2;

assign zext_ln23_41_fu_6893_p1 = $unsigned(sext_ln23_32_fu_6889_p1);

assign zext_ln23_42_fu_6815_p1 = reg_411;

assign zext_ln23_43_fu_6736_p1 = or_ln20_4_fu_6730_p2;

assign zext_ln23_44_fu_6741_p1 = or_ln20_4_fu_6730_p2;

assign zext_ln23_45_fu_6864_p1 = $unsigned(sext_ln23_35_fu_6860_p1);

assign zext_ln23_46_fu_6776_p1 = reg_411;

assign zext_ln23_47_fu_6826_p1 = or_ln20_5_fu_6820_p2;

assign zext_ln23_48_fu_6831_p1 = or_ln20_5_fu_6820_p2;

assign zext_ln23_49_fu_6936_p1 = $unsigned(sext_ln23_38_fu_6932_p1);

assign zext_ln23_50_fu_6869_p1 = reg_422;

assign zext_ln23_51_fu_6787_p1 = or_ln20_6_fu_6781_p2;

assign zext_ln23_52_fu_6792_p1 = or_ln20_6_fu_6781_p2;

assign zext_ln23_53_fu_6902_p1 = $unsigned(sext_ln23_41_fu_6898_p1);

assign zext_ln23_54_fu_6836_p1 = reg_422;

assign zext_ln23_55_fu_7003_p1 = or_ln20_7_reg_7637;

assign zext_ln23_56_fu_7007_p1 = or_ln20_7_reg_7637;

assign zext_ln23_57_fu_7120_p1 = $unsigned(sext_ln23_44_fu_7116_p1);

assign zext_ln23_58_fu_7032_p1 = reg_411;

assign zext_ln23_59_fu_7017_p1 = or_ln20_8_fu_7011_p2;

assign zext_ln23_60_fu_7022_p1 = or_ln20_8_fu_7011_p2;

assign zext_ln23_61_fu_7129_p1 = $unsigned(sext_ln23_47_fu_7125_p1);

assign zext_ln23_62_fu_7037_p1 = reg_422;

assign zext_ln23_63_fu_7048_p1 = or_ln20_9_fu_7042_p2;

assign zext_ln23_64_fu_7053_p1 = or_ln20_9_fu_7042_p2;

assign zext_ln23_65_fu_7180_p1 = $unsigned(sext_ln23_50_fu_7176_p1);

assign zext_ln23_66_fu_7074_p1 = reg_411;

assign zext_ln23_67_fu_7064_p1 = or_ln20_10_fu_7058_p2;

assign zext_ln23_68_fu_7069_p1 = or_ln20_10_fu_7058_p2;

assign zext_ln23_69_fu_7189_p1 = $unsigned(sext_ln23_53_fu_7185_p1);

assign zext_ln23_70_fu_7079_p0 = reg_433;

assign zext_ln23_70_fu_7079_p1 = zext_ln23_70_fu_7079_p0;

assign zext_ln23_71_fu_7090_p1 = or_ln20_11_fu_7084_p2;

assign zext_ln23_72_fu_7095_p1 = or_ln20_11_fu_7084_p2;

assign zext_ln23_73_fu_7228_p1 = $unsigned(sext_ln23_56_fu_7224_p1);

assign zext_ln23_74_fu_7134_p1 = reg_411;

assign zext_ln23_75_fu_7106_p1 = or_ln20_12_fu_7100_p2;

assign zext_ln23_76_fu_7111_p1 = or_ln20_12_fu_7100_p2;

assign zext_ln23_77_fu_7237_p1 = $unsigned(sext_ln23_59_fu_7233_p1);

assign zext_ln23_78_fu_7139_p1 = reg_422;

assign zext_ln23_79_fu_7150_p1 = or_ln20_13_fu_7144_p2;

assign zext_ln23_80_fu_7155_p1 = or_ln20_13_fu_7144_p2;

assign zext_ln23_81_fu_7266_p1 = $unsigned(sext_ln23_62_fu_7262_p1);

assign zext_ln23_82_fu_7194_p1 = reg_411;

assign zext_ln23_83_fu_7166_p1 = or_ln20_14_fu_7160_p2;

assign zext_ln23_84_fu_7171_p1 = or_ln20_14_fu_7160_p2;

assign zext_ln23_85_fu_7275_p1 = $unsigned(sext_ln23_65_fu_7271_p1);

assign zext_ln23_86_fu_7199_p1 = reg_422;

assign zext_ln23_fu_6602_p1 = shl_ln_fu_6595_p3;

assign zext_ln30_fu_7347_p1 = $unsigned(sext_ln30_1_fu_7343_p1);

always @ (posedge ap_clk) begin
    zext_ln16_reg_7352[12] <= 1'b0;
    zext_ln23_reg_7370[2:0] <= 3'b000;
    zext_ln23_reg_7370[16:7] <= 10'b0000000000;
    sub_ln23_reg_7395[0] <= 1'b0;
    or_ln20_7_reg_7637[3] <= 1'b1;
end

endmodule //pointwise_conv2d_fix_3
