<!--
SPDX-FileCopyrightText: 2021 GNOME Foundation

SPDX-License-Identifier: Apache-2.0 OR GPL-3.0-or-later
-->

<!--
SPDX-FileCopyrightText: 2021 GNOME Foundation

SPDX-License-Identifier: Apache-2.0 OR GPL-3.0-or-later
-->

<!DOCTYPE html>
<html lang="en">
<head>
  <title>FwupdPlugin &ndash; 1.0: Host Security ID Specification</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <meta charset="utf-8" />

  
  <meta property="og:type" content="website"/>

  
  <meta property="og:image:width" content="256"/>
  <meta property="og:image:height" content="256"/>
  <meta property="og:image:secure_url" content="org.freedesktop.fwupd.svg"/>
  <meta property="og:image:alt" content="FwupdPlugin-1.0"/>
  

  
  <meta property="og:title" content="FwupdPlugin: Host Security ID Specification"/>
  <meta property="og:description" content="Reference for FwupdPlugin-1.0: Host Security ID Specification"/>
  <meta name="twitter:title" content="FwupdPlugin: Host Security ID Specification"/>
  <meta name="twitter:description" content="Reference for FwupdPlugin-1.0: Host Security ID Specification"/>


  
  <meta name="twitter:card" content="summary"/>

  

  <link rel="stylesheet" href="style.css" type="text/css" />

  

  
  <script src="urlmap_fwupdplugin.js"></script>
  
  
  <script src="fzy.js"></script>
  <script src="search.js"></script>
  
  <script src="main.js"></script>
  <!--[if IE]><script src="http://html5shiv.googlecode.com/svn/trunk/html5.js"></script><![endif]-->
</head>

<body>
  <div id="body-wrapper" tabindex="-1">

    <nav class="sidebar devhelp-hidden">
      
      <div class="section">
        <img src="org.freedesktop.fwupd.svg" class="logo"/>
      </div>
      
      
      <div class="search section">
        <form id="search-form" autocomplete="off">
          <input id="search-input" type="text" name="do-not-autocomplete" placeholder="Click, or press 's' to search" autocomplete="off"/>
        </form>
      </div>
      
      <div class="section namespace">
        <h3><a href="index.html">FwupdPlugin</a></h3>
        <p>API Version: 1.0</p>
        
        <p>Library Version: main</p>
        
      </div>
      
      
    </nav>
    
    <button id="btn-to-top" class="hidden"><span class="up-arrow"></span></button>

    
<section id="main" class="content">
  <section>
    <div class="docblock">
    <p><strong><span class="caps">WARNING</span>:
This specification is still in active development: it is incomplete, subject to change, and may have errors; use this at your own risk.
It is based on publicly available&nbsp;information.</strong></p>
<p>Authors:</p>
<ul>
<li>Richard&nbsp;Hughes</li>
<li>Mario&nbsp;Limonciello</li>
<li>Alex&nbsp;Bazhaniuk</li>
<li>Alex&nbsp;Matrosov</li>
</ul>
<hr />
<h2 id="introduction">Introduction<a class="md-anchor" href="#introduction" title="Permanent link"></a></h2>
<p>Not all system vendors prioritize building a secure platform.
The truth is that <strong>security costs money</strong>.
Vendors have to choose between saving a few cents on a bill-of-materials by sharing a <span class="caps">SPI</span> chip, or correctly implementing BootGuard.
Discovering security vulnerabilities often takes an external researcher filing a disclosure.
These disclosures are often technical in nature and difficult for an average consumer to&nbsp;decipher.</p>
<p>The Linux Vendor Firmware Service (<span class="caps">LVFS</span>) could provide some <strong>easy-to-understand</strong> information to people buying hardware.
The service already knows a huge amount of information about machines from signed reports uploaded to the <span class="caps">LVFS</span> and from analyzing firmware binaries.
However this information alone does not explain firmware security to the user in a way they can actually&nbsp;interpret.</p>
<h3 id="other-tools">Other Tools<a class="md-anchor" href="#other-tools" title="Permanent link"></a></h3>
<p>Traditionally, figuring out the true security of your hardware and firmware requires sifting through the marketing documentation provided by the <span class="caps">OEM</span> and in many cases just &#8220;trusting&#8221; they did it right.
Tools such as Chipsec can check the hardware configuration, but they do not work out of the box and use technical jargon that an average user cannot interpret.
Unfortunately, running a tool like Chipsec requires that you actively turn off some security layers such as <span class="caps">UEFI</span> Secure Boot, and allow 3rd party unsigned kernel modules to be&nbsp;loaded.</p>
<p><a id="verifying"></a></p>
<h2 id="verifying-host-firmware-security"><a href="#verifying">Verifying Host Firmware Security</a><a class="md-anchor" href="#verifying-host-firmware-security" title="Permanent link"></a></h2>
<p>To start out some core protections must be assigned a relative
importance.
Then an evaluation must be done to determine how each vendor is conforming to the model.
For instance, a user might say that for home use any hardware the bare minimum security level (<code>HSI:1</code>) is <em>good enough</em>.
For a work laptop the company <span class="caps">IT</span> department might restrict the choice of models to anything meeting the criteria of level <code>HSI:2</code> or above.
A journalist or a security researcher would only buy level <code>HSI:3</code> and above.
The reality is that <code>HSI:4</code> is going to be more expensive than some unbranded hardware that is rated <code>HSI:0</code>.</p>
<p>To be trusted, this rating information should be distributed in a centralized agnostic database such as the <span class="caps">LVFS</span>.</p>
<p>Of course, tools need to detect implementation errors, and to verify that the model that is measured does indeed match the <span class="caps">HSI</span> level advertised by the <span class="caps">LVFS</span>.
Some existing compliance solutions place the burden on the <span class="caps">OEM</span> to define what firmware security has been implemented, which is easy to get wrong and in some cases impossible to&nbsp;verify.</p>
<p>For this reason <span class="caps">HSI</span> will only measure security protections that can be verified by the end user without requiring any extra hardware to be connected, additional software to be installed, or disabling any existing security layers to&nbsp;measure.</p>
<p>The <span class="caps">HSI</span> specification is primarily designed for laptop and desktop hardware, although some tests <em>may</em> still make sense on server or embedded hardware.
It is not expected that non-consumer hardware will publish an <span class="caps">HSI</span>&nbsp;number.</p>
<p><a id="runtime-behaviour"></a></p>
<h2 id="runtime-behavior"><a href="#runtime-behaviour">Runtime Behavior</a><a class="md-anchor" href="#runtime-behavior" title="Permanent link"></a></h2>
<p>Orthogonal to the security features provided by the firmware there are other security considerations related to the firmware which may require internet access to discover or that runtime <span class="caps">OS</span> changes directly affect the security of the firmware.
It would not make sense to have <em>have updates on the <span class="caps">LVFS</span></em> as a requirement for a specific security level as this would mean offline the platform might be a higher level initially but as soon as it is brought online it is downgraded which would be really confusing to users.
The <em>core</em> security level will not change at Operating System runtime, but the suffix&nbsp;may.</p>
<p><a id="hsi-level0"></a></p>
<h3 id="hsi0-insecure-state"><a href="#hsi-level0">HSI:0 (Insecure State)</a><a class="md-anchor" href="#hsi0-insecure-state" title="Permanent link"></a></h3>
<p>Limited firmware&nbsp;protection.</p>
<p>The lowest security level with little or no detected firmware protections.
This is the default security level if no tests can be run or some tests in the next security level have&nbsp;failed.</p>
<p><a id="hsi-level1"></a></p>
<h3 id="hsi1-critical-state"><a href="#hsi-level1">HSI:1 (Critical State)</a><a class="md-anchor" href="#hsi1-critical-state" title="Permanent link"></a></h3>
<p>Basic protection but any failure would lead to a critical security&nbsp;impact.</p>
<p>This security level corresponds to the most basic of security protections considered essential by security professionals.
Any failures at this level would have critical security impact and could likely be used to compromise the system firmware without physical&nbsp;access.</p>
<p><a id="hsi-level2"></a></p>
<h3 id="hsi2-risky-state"><a href="#hsi-level2">HSI:2 (Risky State)</a><a class="md-anchor" href="#hsi2-risky-state" title="Permanent link"></a></h3>
<p>The failure is only happened by the theoretical exploit in the&nbsp;lab.</p>
<p>This security level corresponds to firmware security issues that pose a theoretical concern or where any exploit would be difficult or impractical to use.
At this level various technologies may be employed to protect the boot process from modification by an attacker with local access to the&nbsp;machine.</p>
<p><a id="hsi-level3"></a></p>
<h3 id="hsi3-protected-state"><a href="#hsi-level3">HSI:3 (Protected State)</a><a class="md-anchor" href="#hsi3-protected-state" title="Permanent link"></a></h3>
<p>The system firmware only has few minor issues which do not affect the security&nbsp;status.</p>
<p>This security level corresponds to out-of-band protection of the system firmware perhaps including&nbsp;recovery.</p>
<p><a id="hsi-level4"></a></p>
<h3 id="hsi4-secure-state"><a href="#hsi-level4">HSI:4 (Secure State)</a><a class="md-anchor" href="#hsi4-secure-state" title="Permanent link"></a></h3>
<p>The system is in a robust secure&nbsp;state.</p>
<p>The system is corresponding several kind of encryption and execution protection for the system&nbsp;firmware.</p>
<p><a id="hsi-level5"></a></p>
<h3 id="hsi5-secure-proven-state"><a href="#hsi-level5">HSI:5 (Secure Proven State)</a><a class="md-anchor" href="#hsi5-secure-proven-state" title="Permanent link"></a></h3>
<p>This security level corresponds to out-of-band attestation of the system firmware.
There are currently no tests implemented for <span class="caps">HSI</span>:5 and so this security level cannot yet be&nbsp;obtained.</p>
<p><a id="runtime-bang"></a></p>
<h3 id="hsi-runtime-suffix"><a href="#runtime-bang">HSI Runtime Suffix <code>!</code></a><a class="md-anchor" href="#hsi-runtime-suffix" title="Permanent link"></a></h3>
<p>A runtime security issue&nbsp;detected.</p>
<ul>
<li>
<p><span class="caps">UEFI</span> <a href="https://wiki.ubuntu.com/UEFI/SecureBoot">Secure Boot</a> has been turned off. <em>[v1.5.0]</em></p>
</li>
<li>
<p>The kernel is <a href="https://www.kernel.org/doc/html/latest/admin-guide/tainted-kernels.html">tainted</a> due to a non-free module or critical firmware issue. <em>[v1.5.0]</em></p>
</li>
<li>
<p>The kernel is not <a href="https://mjg59.dreamwidth.org/50577.html">locked down</a>. [<em>[v1.5.0]</em>]</p>
</li>
<li>
<p>Unencrypted <a href="https://wiki.archlinux.org/index.php/Dm-crypt/Swap_encryption">swap partition</a>. <em>[v1.5.0]</em></p>
</li>
<li>
<p>The installed fwupd is running with <a href="https://github.com/fwupd/fwupd/tree/main/plugins">custom or modified plugins</a>. <em>[v1.5.0]</em></p>
</li>
</ul>
<p><a id="tests"></a></p>
<h2 id="tests-included-in-fwupd"><a href="#tests">Tests included in fwupd</a><a class="md-anchor" href="#tests-included-in-fwupd" title="Permanent link"></a></h2>
<p>The set of tests is currently x86 <span class="caps">UEFI</span>-centric, but will be expanded in the future for various <span class="caps">ARM</span> or <span class="caps">RISC</span>-V firmware protections as required.
Where the requirement is architecture or processor specific it has been&nbsp;noted.</p>
<p><a id="org.fwupd.hsi.Uefi.SecureBoot"></a></p>
<h3 id="uefi-secureboot"><a href="#org.fwupd.hsi.Uefi.SecureBoot">UEFI SecureBoot</a><a class="md-anchor" href="#uefi-secureboot" title="Permanent link"></a></h3>
<p><span class="caps">UEFI</span> Secure boot is a verification mechanism for ensuring that code launched by firmware is&nbsp;trusted.</p>
<p>Secure Boot requires that each binary loaded at boot is validated against trusted&nbsp;certificates.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 SecureBoot must be available for use on <span class="caps">UEFI</span> systems. <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://wiki.ubuntu.com/UEFI/SecureBoot">Ubuntu SecureBoot Wiki&nbsp;Page</a></li>
</ul>
<p><a id="org.fwupd.hsi.Uefi.Pk"></a></p>
<h3 id="uefi-pk"><a href="#org.fwupd.hsi.Uefi.Pk">UEFI PK</a><a class="md-anchor" href="#uefi-pk" title="Permanent link"></a></h3>
<p><span class="caps">UEFI</span> defines a platform key for the system.
This should not be a test key, e.g. <code>DO NOT TRUST - AMI Test PK</code></p>
<ul>
<li>For <span class="caps">HSI</span>-1 a test key must not be enrolled. <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://wiki.ubuntu.com/UEFI/SecureBoot/Testing">Ubuntu SecureBoot Wiki&nbsp;Page</a></li>
</ul>
<p><a id="org.fwupd.hsi.Spi.Bioswe"></a></p>
<h3 id="bios-write-enable-bwe"><a href="#org.fwupd.hsi.Spi.Bioswe">BIOS Write Enable (BWE)</a><a class="md-anchor" href="#bios-write-enable-bwe" title="Permanent link"></a></h3>
<p>Intel hardware provides this mechanism to protect the <span class="caps">SPI</span> <span class="caps">ROM</span> chip located on the motherboard from being overwritten by the operating&nbsp;system.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 the <code>BIOSWE</code> bit must be unset. <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="http://www.intel.com/content/www/us/en/chipsets/6-chipset-c200-chipset-datasheet.html">Intel C200&nbsp;Datasheet</a></li>
</ul>
<p><a id="org.fwupd.hsi.Spi.Ble"></a></p>
<h3 id="bios-lock-enable-ble"><a href="#org.fwupd.hsi.Spi.Ble">BIOS Lock Enable (BLE)</a><a class="md-anchor" href="#bios-lock-enable-ble" title="Permanent link"></a></h3>
<p>If the lock bit is set then System Management Interrupts (SMIs) are raised when setting <span class="caps">BIOS</span> Write Enable.
The <code>BLE</code> bit must be enabled in the <span class="caps">PCH</span> otherwise <code>BIOSWE</code> can easily be&nbsp;unset.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 this should be set. <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="http://www.intel.com/content/www/us/en/chipsets/6-chipset-c200-chipset-datasheet.html">Intel C200&nbsp;Datasheet</a></li>
</ul>
<p><a id="org.fwupd.hsi.Spi.SmmBwp"></a></p>
<h3 id="smm-bios-write-protect-smm_bwp"><a href="#org.fwupd.hsi.Spi.SmmBwp">SMM Bios Write Protect (SMM_BWP)</a><a class="md-anchor" href="#smm-bios-write-protect-smm_bwp" title="Permanent link"></a></h3>
<p>This bit set defines when the <span class="caps">BIOS</span> region can be written by the host.
The <code>SMM_BWP</code> bit must be set to make the <span class="caps">BIOS</span> region non-writable unless all processors are in system management&nbsp;mode.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 this should be set <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="http://www.intel.com/content/www/us/en/chipsets/6-chipset-c200-chipset-datasheet.html">Intel C200&nbsp;Datasheet</a></li>
</ul>
<p><a id="org.fwupd.hsi.Spi.Descriptor"></a></p>
<h3 id="read-only-spi-descriptor"><a href="#org.fwupd.hsi.Spi.Descriptor">Read-only SPI Descriptor</a><a class="md-anchor" href="#read-only-spi-descriptor" title="Permanent link"></a></h3>
<p>The <span class="caps">SPI</span> descriptor must always be read only from all other regions.
Additionally on Intel architectures the <span class="caps">FLOCKDN</span> register must be set to prevent configuration registers in the <span class="caps">SPI</span> <span class="caps">BAR</span> from being&nbsp;changed.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 this should be read only from all regions <em>[v1.6.0]</em></li>
</ul>
<p><a id="org.fwupd.hsi.Tpm.Version20"></a></p>
<h3 id="tpm-20-present"><a href="#org.fwupd.hsi.Tpm.Version20">TPM 2.0 Present</a><a class="md-anchor" href="#tpm-20-present" title="Permanent link"></a></h3>
<p>A <span class="caps">TPM</span> securely stores platform specific secrets that can only be divulged to trusted consumers in a secure&nbsp;environment.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 this should be available for use by the <span class="caps">OS</span> or applications
    <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Trusted_Platform_Module"><span class="caps">TPM</span> Wikipedia&nbsp;Page</a></li>
</ul>
<p><a id="org.fwupd.hsi.Mei.ManufacturingMode"></a></p>
<h3 id="me-not-in-manufacturing-mode"><a href="#org.fwupd.hsi.Mei.ManufacturingMode">ME not in manufacturing mode</a><a class="md-anchor" href="#me-not-in-manufacturing-mode" title="Permanent link"></a></h3>
<p>There have been some unfortunate cases of the <span class="caps">ME</span> being distributed in manufacturing mode.
In manufacturing mode many features from the <span class="caps">ME</span> can be interacted with that decrease the platform&#8217;s&nbsp;security.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 this should be unset <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="http://blog.ptsecurity.com/2018/10/intel-me-manufacturing-mode-macbook.html"><span class="caps">ME</span> Manufacturing Mode: obscured&nbsp;dangers</a></li>
<li><a href="https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00086.html">Intel security advisory <span class="caps">SA</span>-00086</a></li>
</ul>
<p><a id="org.fwupd.hsi.Mei.OverrideStrap"></a></p>
<h3 id="me-flash-descriptor-override"><a href="#org.fwupd.hsi.Mei.OverrideStrap">ME Flash Descriptor Override</a><a class="md-anchor" href="#me-flash-descriptor-override" title="Permanent link"></a></h3>
<p>The Flash Descriptor Security Override Strap is not accessible to end users on consumer boards and Intel stresses that this is for debugging&nbsp;only.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 this should be unset <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://chromium.googlesource.com/chromiumos/third_party/flashrom/+/master/Documentation/mysteries_intel.txt">Chromium documentation for Intel <span class="caps">ME</span></a></li>
</ul>
<p><a id="org.fwupd.hsi.Mei.Version"></a></p>
<h3 id="csme-version"><a href="#org.fwupd.hsi.Mei.Version">CSME Version</a><a class="md-anchor" href="#csme-version" title="Permanent link"></a></h3>
<p>Converged Security and Manageability Engine is a standalone management module that can manage and control some local devices without the host <span class="caps">CPU</span> involvement.
The <span class="caps">CSME</span> lives in the <span class="caps">PCH</span> and can only be updated by the <span class="caps">OEM</span> vendor.
The version of the <span class="caps">CSME</span> module can be checked to detect the most common and serious&nbsp;vulnerabilities.</p>
<ul>
<li>For <span class="caps">HSI</span>-1 this should not be vulnerable to <span class="caps">CVE</span>-2017-5705, <span class="caps">CVE</span>-2017-5708, <span class="caps">CVE</span>-2017-5711, <span class="caps">CVE</span>-2017-5712, <span class="caps">CVE</span>-2017-5711, <span class="caps">CVE</span>-2017-5712, <span class="caps">CVE</span>-2017-5706, <span class="caps">CVE</span>-2017-5709, <span class="caps">CVE</span>-2017-5707 or <span class="caps">CVE</span>-2017-5710 <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00086.html">Intel <span class="caps">CSME</span> Security Review Cumulative&nbsp;Update</a></li>
</ul>
<p><a id="org.fwupd.hsi.IntelDci"></a></p>
<h3 id="intel-dci"><a href="#org.fwupd.hsi.IntelDci">Intel DCI</a><a class="md-anchor" href="#intel-dci" title="Permanent link"></a></h3>
<p>Newer Intel CPUs support debugging over <span class="caps">USB3</span> via a proprietary Direct Connection Interface (<span class="caps">DCI</span>) with the use of off-the-shelf hardware.
<span class="caps">DCI</span> should always be disabled and locked on production&nbsp;hardware.</p>
<ul>
<li>
<p>For <span class="caps">HSI</span>-1 this should be disabled. <em>[v1.5.0]</em></p>
</li>
<li>
<p>For <span class="caps">HSI</span>-2 this should be locked. <em>[v1.5.0]</em></p>
</li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://www.intel.co.uk/content/www/uk/en/support/articles/000029393/processors.html">Intel Direct Connect&nbsp;Interface</a></li>
<li><a href="https://github.com/chipsec/chipsec/blob/master/chipsec/cfg/8086/pch_4xxlp.xml#L270">Chipsec 4xxlp register&nbsp;definitions</a></li>
<li><a href="https://github.com/riscv/riscv-edk2-platforms/blob/85a50de1b459d1d6644a402081120770aa6dd8c7/Silicon/Intel/CoffeelakeSiliconPkg/Pch/Include/Register/PchRegsDci.h"><span class="caps">RISC</span>-V <span class="caps">EDK</span> <span class="caps">PCH</span> register&nbsp;definitions</a></li>
</ul>
<p><a id="org.fwupd.hsi.Tpm.ReconstructionPcr0"></a></p>
<h3 id="pcr0-tpm-event-log-reconstruction"><a href="#org.fwupd.hsi.Tpm.ReconstructionPcr0">PCR0 TPM Event Log Reconstruction</a><a class="md-anchor" href="#pcr0-tpm-event-log-reconstruction" title="Permanent link"></a></h3>
<p>The <span class="caps">TPM</span> event log records which events are registered for the <span class="caps">PCR0</span> hash.
When reconstructed the event log values should always match the <span class="caps">TPM</span> <span class="caps">PCR0</span>.
If extra events are included in the event log, or some are missing, the reconstitution will&nbsp;fail.</p>
<ul>
<li>For <span class="caps">HSI</span>-2 this should match the <span class="caps">TPM</span>-provided <span class="caps">PCR0</span> <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://www.kernel.org/doc/html/latest/security/tpm/tpm_event_log.html">Linux Kernel <span class="caps">TPM</span>&nbsp;Documentation</a></li>
</ul>
<p><a id="org.fwupd.hsi.AcpiDmar"></a></p>
<h3 id="pre-boot-dma-protection"><a href="#org.fwupd.hsi.AcpiDmar">Pre-boot DMA protection</a><a class="md-anchor" href="#pre-boot-dma-protection" title="Permanent link"></a></h3>
<p>The <span class="caps">IOMMU</span> on modern systems is used to mitigate against <span class="caps">DMA</span> attacks.
All I/O for devices capable of <span class="caps">DMA</span> is mapped into a private virtual memory region.
The <span class="caps">ACPI</span> <span class="caps">DMAR</span> table is used to set up pre-boot <span class="caps">DMA</span> protection which eliminates some firmware&nbsp;attacks.</p>
<ul>
<li>For <span class="caps">HSI</span>-2 this should be available <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Input%E2%80%93output_memory_management_unit"><span class="caps">IOMMU</span> Wikipedia&nbsp;Page</a></li>
</ul>
<p><a id="org.fwupd.hsi.IntelBootguard"></a></p>
<h3 id="intel-bootguard"><a href="#org.fwupd.hsi.IntelBootguard">Intel BootGuard</a><a class="md-anchor" href="#intel-bootguard" title="Permanent link"></a></h3>
<p>BootGuard is a processor feature that prevents the machine from running firmware images not released by the system manufacturer.
It forms a root-of-trust by fusing in cryptographic keys into the processor itself that are used to verify the Authenticated Code Modules found in the <span class="caps">SPI</span>&nbsp;flash.</p>
<ul>
<li>
<p>For <span class="caps">HSI</span>-1 verified boot must be enabled with <span class="caps">ACM</span> protection. <em>[v1.5.0]</em></p>
</li>
<li>
<p>For <span class="caps">HSI</span>-2 the error enforcement policy must be set to &#8220;immediate shutdown&#8221;. <em>[v1.5.0]</em></p>
</li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://github.com/coreboot/coreboot/blob/master/src/soc/intel/jasperlake/include/soc/me.h">Coreboot&nbsp;documentation</a></li>
</ul>
<p><a id="org.fwupd.hsi.SuspendToRam"></a></p>
<h3 id="suspend-to-ram-disabled"><a href="#org.fwupd.hsi.SuspendToRam">Suspend to RAM disabled</a><a class="md-anchor" href="#suspend-to-ram-disabled" title="Permanent link"></a></h3>
<p>Suspend to Ram (S3) keeps the raw contents of the <span class="caps">DRAM</span> refreshed when the system is asleep.
This means that the memory modules can be physically removed and the contents recovered, or a cold boot attack can be performed with a <span class="caps">USB</span>&nbsp;device.</p>
<ul>
<li>For <span class="caps">HSI</span>-3 the firmware should be configured to prefer using suspend to idle instead of suspend to ram or to not offer suspend to <span class="caps">RAM</span>. <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Cold_boot_attack">Cold Boot Attack Wikipedia&nbsp;Page</a></li>
</ul>
<p><a id="org.fwupd.hsi.IntelCet"></a></p>
<h3 id="intel-cet-available"><a href="#org.fwupd.hsi.IntelCet">Intel CET Available</a><a class="md-anchor" href="#intel-cet-available" title="Permanent link"></a></h3>
<p>Control enforcement technology is available on new Intel platforms and prevents exploits from hijacking the control-flow transfer instructions for both forward-edge (indirect call/jmp) and back-edge transfer&nbsp;(ret).</p>
<ul>
<li>For <span class="caps">HSI</span>-3 this should be available and enabled <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://software.intel.com/sites/default/files/managed/4d/2a/control-flow-enforcement-technology-preview.pdf">Intel <span class="caps">CET</span> Technology&nbsp;Preview</a></li>
</ul>
<p><a id="org.fwupd.hsi.EncryptedRam"></a></p>
<h3 id="dram-memory-encryption"><a href="#org.fwupd.hsi.EncryptedRam">DRAM memory encryption</a><a class="md-anchor" href="#dram-memory-encryption" title="Permanent link"></a></h3>
<p><span class="caps">TME</span> (Intel) or <span class="caps">TSME</span> (<span class="caps">AMD</span>) is used by the firmware on supported SOCs to encrypt all data on external memory buses.
It mitigates against an attacker being able to capture memory data while the system is running or to capture memory by removing a <span class="caps">DRAM</span>&nbsp;chip.</p>
<ul>
<li>For <span class="caps">HSI</span>-4 this should be supported and enabled <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://software.intel.com/content/www/us/en/develop/blogs/intel-releases-new-technology-specification-for-memory-encryption.html">Intel <span class="caps">TME</span> Press&nbsp;Release</a></li>
<li><a href="https://en.wikichip.org/wiki/x86/sme">WikiChip <span class="caps">SME</span>&nbsp;Overview</a></li>
</ul>
<p><a id="org.fwupd.hsi.IntelSmap"></a></p>
<h3 id="supervisor-mode-access-prevention"><a href="#org.fwupd.hsi.IntelSmap">Supervisor Mode Access Prevention</a><a class="md-anchor" href="#supervisor-mode-access-prevention" title="Permanent link"></a></h3>
<p>Without Supervisor Mode Access Prevention, the supervisor code usually has full read and write access to user-space memory mappings.
This can make exploits easier to write, as it allows the kernel to access user-space memory when it did not intend&nbsp;to.</p>
<ul>
<li>For <span class="caps">HSI</span>-4 the <span class="caps">SMAP</span> and <span class="caps">SMEP</span> features should be available on the <span class="caps">CPU</span>. <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Supervisor_Mode_Access_Prevention"><span class="caps">SMAP</span> Wikipedia&nbsp;Page</a></li>
</ul>
<p><a id="org.fwupd.hsi.Iommu"></a></p>
<h3 id="kernel-dma-protection"><a href="#org.fwupd.hsi.Iommu">Kernel DMA protection</a><a class="md-anchor" href="#kernel-dma-protection" title="Permanent link"></a></h3>
<p>The <span class="caps">IOMMU</span> on modern systems is used to mitigate against <span class="caps">DMA</span> attacks.
All I/O for devices capable of <span class="caps">DMA</span> is mapped into a private virtual memory region.
Common implementations are Intel <span class="caps">VT</span>-d and <span class="caps">AMD</span>-Vi.</p>
<ul>
<li>For <span class="caps">HSI</span>-2 this should be available for use. <em>[v1.5.0]</em></li>
</ul>
<p>See&nbsp;also:</p>
<ul>
<li><a href="https://en.wikipedia.org/wiki/Input%E2%80%93output_memory_management_unit"><span class="caps">IOMMU</span> Wikipedia&nbsp;Page</a></li>
</ul>
<p><a id="org.fwupd.hsi.SuspendToIdle"></a></p>
<h3 id="suspend-to-idle"><a href="#org.fwupd.hsi.SuspendToIdle">Suspend-to-Idle</a><a class="md-anchor" href="#suspend-to-idle" title="Permanent link"></a></h3>
<p>The platform should be set up with Suspend-to-Idle as the default S3 sleep&nbsp;state.</p>
<ul>
<li>For <span class="caps">HSI</span>-3 this should be set <em>[v1.5.0]</em></li>
</ul>
<p><a id="conclusions"></a></p>
<h2 id="conclusion"><a href="#conclusions">Conclusion</a><a class="md-anchor" href="#conclusion" title="Permanent link"></a></h2>
<p>Any system with a Host Security <span class="caps">ID</span> of <code>0</code> can easily be modified from userspace.
PCs with confidential documents should have a <code>HSI:3</code> or higher level of protection.
In a graphical tool that would show details about the computer (such as <span class="caps">GNOME</span> Control Center&#8217;s details tab) the <span class="caps">OS</span> could display a field indicating Host Security <span class="caps">ID</span>.
The <span class="caps">ID</span> should be shown with an alert color if the security is not at least <code>HSI:1</code> or the suffix is <code>!</code>.</p>
<p>On Linux <code>fwupd</code> is used to enumerate and update firmware.
It exports a property <code>HostSecurityId</code> and a <code>GetHostSecurityAttrs()</code> method.
The attributes are supposed to represent the <em>system as a whole</em> but individual (internal) devices are able to make a claim that they worsened the state of the security of the system.
Certain attributes can &#8220;obsolete&#8221; other attributes.
An example is BIOSGuard will set obsoletes to <code>org.intel.prx</code>.</p>
<p>A plugin method gets called on each plugin which adds attributes directly from the hardware or kernel.
Several attributes may be dependent upon the kernel performing measurements and it will take time for these to be upstreamed.
In some cases security level measurements will only be possible on systems with a newer&nbsp;kernel.</p>
<p>The long term goal is to increase the <code>HSI:x</code> level of systems being sold to consumers.
By making some of the <code>HSI:x</code> attributes part of the <span class="caps">LVFS</span> uploaded report we can allow users to compare vendors and models before purchasing&nbsp;hardware.</p>
<p><a id="ommissions"></a></p>
<h2 id="intentional-omissions"><a href="#ommissions">Intentional Omissions</a><a class="md-anchor" href="#intentional-omissions" title="Permanent link"></a></h2>
<h3 id="intel-sgx">Intel SGX<a class="md-anchor" href="#intel-sgx" title="Permanent link"></a></h3>
<p>This is not widely used as it has several high severity security&nbsp;issues.</p>
<h3 id="intel-mpx">Intel MPX<a class="md-anchor" href="#intel-mpx" title="Permanent link"></a></h3>
<p><span class="caps">MPX</span> support was removed from <span class="caps">GCC</span> and the Linux kernel in 2019 and it is now considered&nbsp;obsolete.</p>
<h2 id="further-work">Further Work<a class="md-anchor" href="#further-work" title="Permanent link"></a></h2>
<p>More internal and external devices should be factored into the security equation.
For now the focus for further tests should be around internal device firmware as it is what can be most directly controlled by fwupd and the hardware&nbsp;manufacturer.</p>
<p>Security conscious manufacturers are actively participating in the development of future initiatives in the Trusted Computing Group (<span class="caps">TCG</span>).
As those become ratified standards that are available in hardware, there are opportunities for synergy with this&nbsp;specification.</p>
    </div>
  </section>
</section>


    

    <section id="search" class="content hidden"></section>

    <footer>
    
    </footer>
  </div>
</body>
</html>