<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2021.1 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7a35t_0" gui_info="dashboard1=hw_ila_1[xc7a35t_0/hw_ila_1/Settings=ILA_SETTINGS_1;xc7a35t_0/hw_ila_1/Status=ILA_STATUS_1;xc7a35t_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xc7a35t_0/hw_ila_1/Waveform=ILA_WAVE_1;xc7a35t_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7a35t_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="C:/Users/a609071103.cs07/Desktop/SD/soc_top.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="u_ila_0" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31:0]" gui_info="Trigger Setup=0"/>
    <Object name="Aquila_SoC/RISCV_CORE0/dec_pc[31:0]" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="BINARY"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/S[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/busy_flushing_o_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/busy_flushing_o_i_2_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/cache_hit"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[31]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[30]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[29]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[28]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[27]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[26]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[25]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[24]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[23]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[22]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[21]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[20]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[19]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[18]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[17]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[16]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[15]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[14]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[13]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[12]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[11]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[10]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[9]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[8]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[7]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[6]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[5]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[4]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[3]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[2]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[1]"/>
        <net name="Aquila_SoC/D_Cache/cache_hit_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[31]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[30]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[29]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[28]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[27]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[26]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[25]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[24]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[23]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[22]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[21]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[20]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[19]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[18]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[17]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[16]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[15]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[14]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[13]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[12]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[11]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[10]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[9]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[8]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[7]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[6]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[5]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[4]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[3]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[2]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[1]"/>
        <net name="Aquila_SoC/D_Cache/cache_miss_cnt[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe8[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/hit[31]"/>
        <net name="Aquila_SoC/D_Cache/hit[30]"/>
        <net name="Aquila_SoC/D_Cache/hit[29]"/>
        <net name="Aquila_SoC/D_Cache/hit[28]"/>
        <net name="Aquila_SoC/D_Cache/hit[27]"/>
        <net name="Aquila_SoC/D_Cache/hit[26]"/>
        <net name="Aquila_SoC/D_Cache/hit[25]"/>
        <net name="Aquila_SoC/D_Cache/hit[24]"/>
        <net name="Aquila_SoC/D_Cache/hit[23]"/>
        <net name="Aquila_SoC/D_Cache/hit[22]"/>
        <net name="Aquila_SoC/D_Cache/hit[21]"/>
        <net name="Aquila_SoC/D_Cache/hit[20]"/>
        <net name="Aquila_SoC/D_Cache/hit[19]"/>
        <net name="Aquila_SoC/D_Cache/hit[18]"/>
        <net name="Aquila_SoC/D_Cache/hit[17]"/>
        <net name="Aquila_SoC/D_Cache/hit[16]"/>
        <net name="Aquila_SoC/D_Cache/hit[15]"/>
        <net name="Aquila_SoC/D_Cache/hit[14]"/>
        <net name="Aquila_SoC/D_Cache/hit[13]"/>
        <net name="Aquila_SoC/D_Cache/hit[12]"/>
        <net name="Aquila_SoC/D_Cache/hit[11]"/>
        <net name="Aquila_SoC/D_Cache/hit[10]"/>
        <net name="Aquila_SoC/D_Cache/hit[9]"/>
        <net name="Aquila_SoC/D_Cache/hit[8]"/>
        <net name="Aquila_SoC/D_Cache/hit[7]"/>
        <net name="Aquila_SoC/D_Cache/hit[6]"/>
        <net name="Aquila_SoC/D_Cache/hit[5]"/>
        <net name="Aquila_SoC/D_Cache/hit[4]"/>
        <net name="Aquila_SoC/D_Cache/hit[3]"/>
        <net name="Aquila_SoC/D_Cache/hit[2]"/>
        <net name="Aquila_SoC/D_Cache/hit[1]"/>
        <net name="Aquila_SoC/D_Cache/hit[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/hit_latency[31]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[30]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[29]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[28]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[27]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[26]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[25]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[24]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[23]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[22]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[21]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[20]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[19]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[18]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[17]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[16]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[15]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[14]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[13]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[12]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[11]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[10]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[9]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[8]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[7]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[6]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[5]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[4]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[3]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[2]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[1]"/>
        <net name="Aquila_SoC/D_Cache/hit_latency[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/miss[31]"/>
        <net name="Aquila_SoC/D_Cache/miss[30]"/>
        <net name="Aquila_SoC/D_Cache/miss[29]"/>
        <net name="Aquila_SoC/D_Cache/miss[28]"/>
        <net name="Aquila_SoC/D_Cache/miss[27]"/>
        <net name="Aquila_SoC/D_Cache/miss[26]"/>
        <net name="Aquila_SoC/D_Cache/miss[25]"/>
        <net name="Aquila_SoC/D_Cache/miss[24]"/>
        <net name="Aquila_SoC/D_Cache/miss[23]"/>
        <net name="Aquila_SoC/D_Cache/miss[22]"/>
        <net name="Aquila_SoC/D_Cache/miss[21]"/>
        <net name="Aquila_SoC/D_Cache/miss[20]"/>
        <net name="Aquila_SoC/D_Cache/miss[19]"/>
        <net name="Aquila_SoC/D_Cache/miss[18]"/>
        <net name="Aquila_SoC/D_Cache/miss[17]"/>
        <net name="Aquila_SoC/D_Cache/miss[16]"/>
        <net name="Aquila_SoC/D_Cache/miss[15]"/>
        <net name="Aquila_SoC/D_Cache/miss[14]"/>
        <net name="Aquila_SoC/D_Cache/miss[13]"/>
        <net name="Aquila_SoC/D_Cache/miss[12]"/>
        <net name="Aquila_SoC/D_Cache/miss[11]"/>
        <net name="Aquila_SoC/D_Cache/miss[10]"/>
        <net name="Aquila_SoC/D_Cache/miss[9]"/>
        <net name="Aquila_SoC/D_Cache/miss[8]"/>
        <net name="Aquila_SoC/D_Cache/miss[7]"/>
        <net name="Aquila_SoC/D_Cache/miss[6]"/>
        <net name="Aquila_SoC/D_Cache/miss[5]"/>
        <net name="Aquila_SoC/D_Cache/miss[4]"/>
        <net name="Aquila_SoC/D_Cache/miss[3]"/>
        <net name="Aquila_SoC/D_Cache/miss[2]"/>
        <net name="Aquila_SoC/D_Cache/miss[1]"/>
        <net name="Aquila_SoC/D_Cache/miss[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/miss_latency[31]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[30]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[29]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[28]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[27]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[26]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[25]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[24]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[23]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[22]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[21]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[20]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[19]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[18]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[17]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[16]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[15]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[14]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[13]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[12]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[11]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[10]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[9]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[8]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[7]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[6]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[5]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[4]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[3]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[2]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[1]"/>
        <net name="Aquila_SoC/D_Cache/miss_latency[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/miss_read[31]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[30]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[29]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[28]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[27]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[26]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[25]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[24]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[23]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[22]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[21]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[20]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[19]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[18]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[17]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[16]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[15]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[14]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[13]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[12]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[11]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[10]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[9]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[8]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[7]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[6]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[5]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[4]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[3]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[2]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[1]"/>
        <net name="Aquila_SoC/D_Cache/miss_read[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/miss_write[31]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[30]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[29]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[28]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[27]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[26]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[25]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[24]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[23]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[22]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[21]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[20]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[19]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[18]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[17]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[16]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[15]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[14]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[13]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[12]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[11]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[10]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[9]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[8]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[7]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[6]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[5]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[4]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[3]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[2]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[1]"/>
        <net name="Aquila_SoC/D_Cache/miss_write[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/p_cache_flush"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/read[31]"/>
        <net name="Aquila_SoC/D_Cache/read[30]"/>
        <net name="Aquila_SoC/D_Cache/read[29]"/>
        <net name="Aquila_SoC/D_Cache/read[28]"/>
        <net name="Aquila_SoC/D_Cache/read[27]"/>
        <net name="Aquila_SoC/D_Cache/read[26]"/>
        <net name="Aquila_SoC/D_Cache/read[25]"/>
        <net name="Aquila_SoC/D_Cache/read[24]"/>
        <net name="Aquila_SoC/D_Cache/read[23]"/>
        <net name="Aquila_SoC/D_Cache/read[22]"/>
        <net name="Aquila_SoC/D_Cache/read[21]"/>
        <net name="Aquila_SoC/D_Cache/read[20]"/>
        <net name="Aquila_SoC/D_Cache/read[19]"/>
        <net name="Aquila_SoC/D_Cache/read[18]"/>
        <net name="Aquila_SoC/D_Cache/read[17]"/>
        <net name="Aquila_SoC/D_Cache/read[16]"/>
        <net name="Aquila_SoC/D_Cache/read[15]"/>
        <net name="Aquila_SoC/D_Cache/read[14]"/>
        <net name="Aquila_SoC/D_Cache/read[13]"/>
        <net name="Aquila_SoC/D_Cache/read[12]"/>
        <net name="Aquila_SoC/D_Cache/read[11]"/>
        <net name="Aquila_SoC/D_Cache/read[10]"/>
        <net name="Aquila_SoC/D_Cache/read[9]"/>
        <net name="Aquila_SoC/D_Cache/read[8]"/>
        <net name="Aquila_SoC/D_Cache/read[7]"/>
        <net name="Aquila_SoC/D_Cache/read[6]"/>
        <net name="Aquila_SoC/D_Cache/read[5]"/>
        <net name="Aquila_SoC/D_Cache/read[4]"/>
        <net name="Aquila_SoC/D_Cache/read[3]"/>
        <net name="Aquila_SoC/D_Cache/read[2]"/>
        <net name="Aquila_SoC/D_Cache/read[1]"/>
        <net name="Aquila_SoC/D_Cache/read[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe2[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/read_latency[31]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[30]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[29]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[28]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[27]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[26]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[25]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[24]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[23]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[22]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[21]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[20]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[19]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[18]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[17]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[16]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[15]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[14]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[13]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[12]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[11]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[10]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[9]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[8]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[7]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[6]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[5]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[4]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[3]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[2]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[1]"/>
        <net name="Aquila_SoC/D_Cache/read_latency[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/rw"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/total[31]"/>
        <net name="Aquila_SoC/D_Cache/total[30]"/>
        <net name="Aquila_SoC/D_Cache/total[29]"/>
        <net name="Aquila_SoC/D_Cache/total[28]"/>
        <net name="Aquila_SoC/D_Cache/total[27]"/>
        <net name="Aquila_SoC/D_Cache/total[26]"/>
        <net name="Aquila_SoC/D_Cache/total[25]"/>
        <net name="Aquila_SoC/D_Cache/total[24]"/>
        <net name="Aquila_SoC/D_Cache/total[23]"/>
        <net name="Aquila_SoC/D_Cache/total[22]"/>
        <net name="Aquila_SoC/D_Cache/total[21]"/>
        <net name="Aquila_SoC/D_Cache/total[20]"/>
        <net name="Aquila_SoC/D_Cache/total[19]"/>
        <net name="Aquila_SoC/D_Cache/total[18]"/>
        <net name="Aquila_SoC/D_Cache/total[17]"/>
        <net name="Aquila_SoC/D_Cache/total[16]"/>
        <net name="Aquila_SoC/D_Cache/total[15]"/>
        <net name="Aquila_SoC/D_Cache/total[14]"/>
        <net name="Aquila_SoC/D_Cache/total[13]"/>
        <net name="Aquila_SoC/D_Cache/total[12]"/>
        <net name="Aquila_SoC/D_Cache/total[11]"/>
        <net name="Aquila_SoC/D_Cache/total[10]"/>
        <net name="Aquila_SoC/D_Cache/total[9]"/>
        <net name="Aquila_SoC/D_Cache/total[8]"/>
        <net name="Aquila_SoC/D_Cache/total[7]"/>
        <net name="Aquila_SoC/D_Cache/total[6]"/>
        <net name="Aquila_SoC/D_Cache/total[5]"/>
        <net name="Aquila_SoC/D_Cache/total[4]"/>
        <net name="Aquila_SoC/D_Cache/total[3]"/>
        <net name="Aquila_SoC/D_Cache/total[2]"/>
        <net name="Aquila_SoC/D_Cache/total[1]"/>
        <net name="Aquila_SoC/D_Cache/total[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="SIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe6[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/write[31]"/>
        <net name="Aquila_SoC/D_Cache/write[30]"/>
        <net name="Aquila_SoC/D_Cache/write[29]"/>
        <net name="Aquila_SoC/D_Cache/write[28]"/>
        <net name="Aquila_SoC/D_Cache/write[27]"/>
        <net name="Aquila_SoC/D_Cache/write[26]"/>
        <net name="Aquila_SoC/D_Cache/write[25]"/>
        <net name="Aquila_SoC/D_Cache/write[24]"/>
        <net name="Aquila_SoC/D_Cache/write[23]"/>
        <net name="Aquila_SoC/D_Cache/write[22]"/>
        <net name="Aquila_SoC/D_Cache/write[21]"/>
        <net name="Aquila_SoC/D_Cache/write[20]"/>
        <net name="Aquila_SoC/D_Cache/write[19]"/>
        <net name="Aquila_SoC/D_Cache/write[18]"/>
        <net name="Aquila_SoC/D_Cache/write[17]"/>
        <net name="Aquila_SoC/D_Cache/write[16]"/>
        <net name="Aquila_SoC/D_Cache/write[15]"/>
        <net name="Aquila_SoC/D_Cache/write[14]"/>
        <net name="Aquila_SoC/D_Cache/write[13]"/>
        <net name="Aquila_SoC/D_Cache/write[12]"/>
        <net name="Aquila_SoC/D_Cache/write[11]"/>
        <net name="Aquila_SoC/D_Cache/write[10]"/>
        <net name="Aquila_SoC/D_Cache/write[9]"/>
        <net name="Aquila_SoC/D_Cache/write[8]"/>
        <net name="Aquila_SoC/D_Cache/write[7]"/>
        <net name="Aquila_SoC/D_Cache/write[6]"/>
        <net name="Aquila_SoC/D_Cache/write[5]"/>
        <net name="Aquila_SoC/D_Cache/write[4]"/>
        <net name="Aquila_SoC/D_Cache/write[3]"/>
        <net name="Aquila_SoC/D_Cache/write[2]"/>
        <net name="Aquila_SoC/D_Cache/write[1]"/>
        <net name="Aquila_SoC/D_Cache/write[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="UNSIGNED"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/D_Cache/write_latency[31]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[30]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[29]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[28]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[27]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[26]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[25]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[24]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[23]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[22]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[21]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[20]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[19]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[18]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[17]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[16]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[15]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[14]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[13]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[12]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[11]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[10]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[9]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[8]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[7]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[6]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[5]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[4]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[3]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[2]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[1]"/>
        <net name="Aquila_SoC/D_Cache/write_latency[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;h8000_3C14"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe1[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;h8000_3C14"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[31]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[30]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[29]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[28]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[27]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[26]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[25]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[24]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[23]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[22]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[21]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[20]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[19]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[18]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[17]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[16]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[15]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[14]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[13]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[12]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[11]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[10]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[9]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[8]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[7]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[6]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[5]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[4]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[3]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[2]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[1]"/>
        <net name="Aquila_SoC/RISCV_CORE0/Fetch/pc_o_reg[31]_0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;h8000_3C14"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe0[31:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;h8000_3C14"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[31]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[30]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[29]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[28]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[27]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[26]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[25]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[24]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[23]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[22]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[21]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[20]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[19]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[18]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[17]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[16]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[15]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[14]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[13]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[12]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[11]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[10]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[9]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[8]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[7]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[6]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[5]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[4]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[3]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[2]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[1]"/>
        <net name="Aquila_SoC/RISCV_CORE0/dec_pc[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe3[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/p_rw_i0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value="probe4[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="Aquila_SoC/p_strobe_i0"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
