$date
	Mon Sep 29 17:40:27 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module rf_tb $end
$var wire 8 ! rout2 [7:0] $end
$var wire 8 " rout1 [7:0] $end
$var reg 1 # areset $end
$var reg 1 $ clk $end
$var reg 3 % raddr1 [2:0] $end
$var reg 3 & raddr2 [2:0] $end
$var reg 3 ' waddr [2:0] $end
$var reg 8 ( wdata [7:0] $end
$var reg 1 ) we $end
$scope module DUT $end
$var wire 1 # areset $end
$var wire 1 $ clk $end
$var wire 3 * raddr1 [2:0] $end
$var wire 3 + raddr2 [2:0] $end
$var wire 8 , rout1 [7:0] $end
$var wire 8 - rout2 [7:0] $end
$var wire 3 . waddr [2:0] $end
$var wire 8 / wdata [7:0] $end
$var wire 1 ) we $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
0)
b0 (
b0 '
b0 &
b0 %
0$
1#
b0 "
b0 !
$end
#5
b1000 0
1$
#10
0$
#12
0#
#15
b10101010 (
b10101010 /
b11 '
b11 .
1)
1$
#20
0$
#25
b1010101 (
b1010101 /
b101 '
b101 .
1$
#30
0$
#35
b1010101 !
b1010101 -
b101 &
b101 +
b10101010 "
b10101010 ,
b11 %
b11 *
0)
1$
#40
0$
#45
b10101010 !
b10101010 -
b11 &
b11 +
b11110000 "
b11110000 ,
b10 %
b10 *
b11110000 (
b11110000 /
b10 '
b10 .
1)
1$
#50
0$
#55
0)
1$
#60
0$
#65
b0 !
b0 -
b0 "
b0 ,
b1000 0
1#
1$
#70
0$
#75
b101 &
b101 +
b11 %
b11 *
0#
1$
#80
0$
#85
1$
#87
b10101011 (
b10101011 /
#90
0$
#95
1$
#97
b10 %
b10 *
#100
0$
#105
1$
#110
0$
#115
1$
#117
