module cpuSim #(parameter WIDTH = 32);
		
		logic clk;
		logic globalReset;
		logic[WIDTH:0] result,regDest;
		
		RISCV cpu(.*);
		
		initial begin
			clk = '0; //Begin clock pulse at low level.
			forever #6.25 clk = ~clk;
		end
		
		initial begin
			globalReset = '0; #6.25
		end
endmodule