[Inputs]
clk
reset
ramx_access_en
ramx_data_valid
=ramx_data_in[7:0]=
=int0_i[0:0]=
=int1_i[0:0]=
=all_t0_i[0:0]=
=all_t1_i[0:0]=
=all_rxd_i[0:0]=
=p0_i[7:0]=
=p1_i[7:0]=
=p2_i[7:0]=
=p3_i[7:0]=
[Outputs]
ramx_wr
ramx_rd
=ramx_data_out[7:0]=
=ramx_adr[15:0]=
=p0_o[7:0]=
=p1_o[7:0]=
=p2_o[7:0]=
=p3_o[7:0]=
=all_rxd_o[0:0]=
=all_txd_o[0:0]=
=all_rxdwr_o[0:0]=
[BiDir]
