; BTOR description generated by firrtl 1.6-SNAPSHOT for module inc.
1 sort bitvec 32
2 input 1 a
3 sort bitvec 33
4 uext 3 2 1
5 one 1
6 uext 3 5 1
7 add 3 4 6
8 slice 1 7 31 0
9 sort bitvec 1
10 ugt 9 8 2
11 output 10 ; pred
12 not 9 10
13 bad 12 ; assert_0
