# Hi there ğŸ‘‹, I'm Asaf Alber

ğŸ“ I'm a 3rd-year Electrical and Electronics Engineering student at Tel Aviv University.  
ğŸ”§ I love building hardware systems, from high-frequency PCB design to CMOS logic simulation.  
ğŸ“ˆ Currently learning and growing in analog/digital circuit design, VLSI, and embedded systems.

---

## ğŸ› ï¸ My Tech Stack
- **Languages**: Python, C, MATLAB, Verilog  
- **Tools**: OrCAD Capture, Cadence Virtuoso, EasyEDA, PSpice, ModelSim  
- **Hardware**: Oscilloscopes, Logic Analyzers, Multimeters, PCB prototyping  
- **Other**: Signal processing, circuit validation, test planning

---

## ğŸ“‚ Projects
Here are some selected academic and personal projects I've worked on:

### â±ï¸ Arduino Stopwatch & Countdown Timer
A real-time embedded system built with Arduino Uno, IÂ²C LCD, and buzzer.  
Supports stopwatch & countdown modes with:
- Mode selection menu (button controlled)
- Countdown time setting via buttons
- Buzzer alerts every 30 seconds & on timeout
- Animated blinking colon on LCD
- Long-press reset to return to menu

ğŸ”— [View Project on GitHub](https://github.com/Asaf-Alber/arduino-stopwatch-countdown)

### ğŸ›°ï¸ RF Circuit Simulation & Analysis
Designed and simulated RF modules using OrCAD with lab validation using oscilloscopes and signal generators.

### âš™ï¸ VLSI Logic Design
Designed CMOS gates and combinational logic in Cadence Virtuoso with LVS and DRC validation.

### ğŸ“ High-Frequency PCB Layout
Designed 2-layer and 4-layer PCBs for high-speed applications using EasyEDA, including signal integrity analysis.

ğŸ”— [More Projects on LinkedIn](https://www.linkedin.com/in/asafalber/details/projects/)

---

## ğŸ“« How to reach me
- Email: asaf.alber@gmail.com  
- LinkedIn: [linkedin.com/in/asafalber](https://www.linkedin.com/in/asafalber/)

---

## ğŸ’¡ Fun Fact
I transitioned from leading over 100 employees at a telecom company to designing low-noise amplifiers in a lab.  
Always pushing boundaries â€” from call centers to circuit boards.
