# do DSDAssingnment4.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:11:23 on Oct 06,2025
# vlog -work work DSDAssingnment4.vo 
# -- Compiling module lfsr
# 
# Top level modules:
# 	lfsr
# End time: 13:11:23 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 13:11:23 on Oct 06,2025
# vlog -work work Waveform8.vwf.vt 
# -- Compiling module lfsr_vlg_vec_tst
# 
# Top level modules:
# 	lfsr_vlg_vec_tst
# End time: 13:11:23 on Oct 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lfsr_vlg_vec_tst 
# Start time: 13:11:23 on Oct 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.lfsr_vlg_vec_tst(fast)
# Loading work.lfsr(fast)
# Loading cyclonev_ver.cyclonev_io_obuf(fast)
# Loading cyclonev_ver.cyclonev_io_ibuf(fast)
# Loading cyclonev_ver.cyclonev_clkena(fast)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast)
# Loading altera_ver.dffeas(fast)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast__1)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast__2)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast__3)
# Loading cyclonev_ver.cyclonev_lcell_comb(fast__4)
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# after#26
# ** Note: $finish    : Waveform8.vwf.vt(49)
#    Time: 100 ns  Iteration: 0  Instance: /lfsr_vlg_vec_tst
# End time: 13:11:24 on Oct 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
