

================================================================
== Vivado HLS Report for 'Filter2D'
================================================================
* Date:           Mon Mar 25 16:43:15 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        fpga_test
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.551|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  145|  2088025|  145|  2088025|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |               |    Latency    | Iteration |  Initiation Interval  |    Trip   |          |
        |   Loop Name   | min |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+
        |- loop_height  |  144|  2088024| 16 ~ 1928 |          -|          -|  9 ~ 1083 |    no    |
        | + loop_width  |   13|     1925|          5|          1|          1| 10 ~ 1922 |    yes   |
        +---------------+-----+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1121|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     75|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    138|
|Register         |        0|      -|     606|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     606|   1398|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+-------+---+----+
    |        Instance       |       Module      | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------+-------------------+---------+-------+---+----+
    |conv_mux_32_8_1_1_U19  |conv_mux_32_8_1_1  |        0|      0|  0|  15|
    |conv_mux_32_8_1_1_U20  |conv_mux_32_8_1_1  |        0|      0|  0|  15|
    |conv_mux_32_8_1_1_U21  |conv_mux_32_8_1_1  |        0|      0|  0|  15|
    |conv_mux_32_8_1_1_U22  |conv_mux_32_8_1_1  |        0|      0|  0|  15|
    |conv_mux_32_8_1_1_U23  |conv_mux_32_8_1_1  |        0|      0|  0|  15|
    +-----------------------+-------------------+---------+-------+---+----+
    |Total                  |                   |        0|      0|  0|  75|
    +-----------------------+-------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_4_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    |k_buf_0_val_5_U  |Filter2D_k_buf_0_bkb  |        1|  0|   0|  1920|    8|     1|        15360|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  5760|   24|     3|        46080|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_680_p2                |     +    |      0|  0|  39|           2|          32|
    |i_V_fu_411_p2                      |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_658_p2                      |     +    |      0|  0|  39|          32|           1|
    |p_Val2_1_fu_1099_p2                |     +    |      0|  0|   8|           8|           8|
    |p_Val2_s_fu_1035_p2                |     +    |      0|  0|  13|          11|          11|
    |p_assign_6_2_i_fu_527_p2           |     +    |      0|  0|  39|           3|          32|
    |sum9_i_fu_986_p2                   |     +    |      0|  0|  14|          10|          10|
    |tmp21_fu_1025_p2                   |     +    |      0|  0|  14|          10|          10|
    |tmp22_fu_1094_p2                   |     +    |      0|  0|   8|           8|           8|
    |tmp5_fu_976_p2                     |     +    |      0|  0|  15|           9|           9|
    |tmp_10_i_fu_390_p2                 |     +    |      0|  0|  19|           3|          14|
    |tmp_118_i_fu_465_p2                |     +    |      0|  0|  39|           2|          32|
    |tmp_13_fu_634_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_1_fu_400_p2                    |     +    |      0|  0|  10|           2|           2|
    |tmp_1_i_fu_336_p2                  |     +    |      0|  0|  17|           2|          13|
    |tmp_3_fu_602_p2                    |     +    |      0|  0|  10|           2|           2|
    |tmp_fu_354_p2                      |     +    |      0|  0|  10|           2|           2|
    |tmp_i_fu_326_p2                    |     +    |      0|  0|  17|           2|          13|
    |col_assign_1_t_i_fu_797_p2         |     -    |      0|  0|  10|           2|           2|
    |p_assign_1_fu_719_p2               |     -    |      0|  0|  39|           1|          32|
    |p_assign_2_fu_738_p2               |     -    |      0|  0|  39|          32|          32|
    |p_assign_7_2_i_fu_566_p2           |     -    |      0|  0|  39|           2|          32|
    |p_assign_7_i_fu_504_p2             |     -    |      0|  0|  39|           1|          32|
    |row_assign_8_0_t_i_fu_616_p2       |     -    |      0|  0|  10|           2|           2|
    |row_assign_8_2_t_i_fu_648_p2       |     -    |      0|  0|  10|           2|           2|
    |sum_V_2_i_fu_1000_p2               |     -    |      0|  0|  13|          11|          11|
    |tmp_11_fu_621_p2                   |     -    |      0|  0|  10|           2|           2|
    |tmp_s_fu_589_p2                    |     -    |      0|  0|  10|           2|           2|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter4   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_911                   |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op136_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op154_load_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op157_read_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op158_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op160_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op166_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_2_i_fu_552_p2       |    and   |      0|  0|   2|           1|           1|
    |or_cond_i496_i_i_fu_490_p2         |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_fu_786_p2              |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_i_i_fu_705_p2            |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_1109_p2                |    and   |      0|  0|   2|           1|           1|
    |sel_tmp8_fu_763_p2                 |    and   |      0|  0|   2|           1|           1|
    |exitcond460_i_i_fu_653_p2          |   icmp   |      0|  0|  18|          32|          32|
    |exitcond461_i_i_fu_406_p2          |   icmp   |      0|  0|  18|          32|          32|
    |icmp1_fu_674_p2                    |   icmp   |      0|  0|  18|          31|           1|
    |icmp_fu_438_p2                     |   icmp   |      0|  0|  18|          31|           1|
    |not_i_i_i_fu_1059_p2               |   icmp   |      0|  0|   9|           3|           1|
    |tmp_115_i_fu_456_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_120_2_i_fu_547_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_120_i_fu_485_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_131_2_i_fu_580_p2              |   icmp   |      0|  0|  18|          32|          32|
    |tmp_131_i_fu_518_p2                |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_i_fu_417_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_i_fu_700_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_8_i_fu_733_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_93_1_i_fu_450_p2               |   icmp   |      0|  0|  18|          32|           1|
    |tmp_93_i_fu_444_p2                 |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   2|           1|           1|
    |brmerge_i_fu_781_p2                |    or    |      0|  0|   2|           1|           1|
    |sel_tmp7_fu_757_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_1_i_i_i_fu_1122_p2             |    or    |      0|  0|   2|           1|           1|
    |col_buf_0_val_0_0_fu_830_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_848_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_866_p3        |  select  |      0|  0|   8|           1|           8|
    |p_assign_3_fu_743_p3               |  select  |      0|  0|  32|           1|          32|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_mux_i_i_cast_i_fu_1114_p3        |  select  |      0|  0|   2|           1|           2|
    |p_p2_i497_i_2_i_fu_572_p3          |  select  |      0|  0|  32|           1|          32|
    |p_p2_i497_i_i_fu_510_p3            |  select  |      0|  0|  32|           1|          32|
    |p_p2_i_i_i_fu_725_p3               |  select  |      0|  0|  32|           1|          32|
    |src_kernel_win_0_va_4_fu_920_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_5_fu_938_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_10_fu_608_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_12_fu_626_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_14_fu_640_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_2_fu_594_p3                    |  select  |      0|  0|   2|           1|           2|
    |x_fu_769_p3                        |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |rev1_fu_541_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_694_p2                     |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_479_p2                      |    xor   |      0|  0|   2|           1|           2|
    |tmp_133_i_fu_372_p2                |    xor   |      0|  0|   3|           2|           3|
    |tmp_48_0_not_i_fu_422_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_6_i_not_fu_751_p2              |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_i_fu_1104_p2               |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1121|         695|         934|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_cols_V_blk_n         |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_rows_V_blk_n         |   9|          2|    1|          2|
    |t_V_2_reg_299              |   9|          2|   32|         64|
    |t_V_reg_288                |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 138|         29|   88|        195|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |   4|   0|    4|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |brmerge_i_reg_1318                            |   1|   0|    1|          0|
    |brmerge_i_reg_1318_pp0_iter1_reg              |   1|   0|    1|          0|
    |col_assign_1_t_i_reg_1335                     |   2|   0|    2|          0|
    |cols_reg_1210                                 |  32|   0|   32|          0|
    |exitcond460_i_i_reg_1295                      |   1|   0|    1|          0|
    |i_V_reg_1252                                  |  32|   0|   32|          0|
    |icmp_reg_1266                                 |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1329                   |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1342                   |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1348                   |  11|   0|   11|          0|
    |not_i_i_i_reg_1383                            |   1|   0|    1|          0|
    |or_cond_i_i_i_reg_1304                        |   1|   0|    1|          0|
    |or_cond_i_i_i_reg_1304_pp0_iter1_reg          |   1|   0|    1|          0|
    |or_cond_i_i_reg_1325                          |   1|   0|    1|          0|
    |p_Result_s_reg_1377                           |   1|   0|    1|          0|
    |right_border_buf_0_1_fu_178                   |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_182                   |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_186                   |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_190                   |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_194                   |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_174                   |   8|   0|    8|          0|
    |row_assign_8_0_t_i_reg_1285                   |   2|   0|    2|          0|
    |row_assign_8_2_t_i_reg_1290                   |   2|   0|    2|          0|
    |rows_reg_1200                                 |  32|   0|   32|          0|
    |src_kernel_win_0_va_1_fu_162                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_166                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_170                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_reg_1354                |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_reg_1354_pp0_iter3_reg  |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_reg_1361                |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1367                |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_158                    |   8|   0|    8|          0|
    |t_V_2_reg_299                                 |  32|   0|   32|          0|
    |t_V_reg_288                                   |  32|   0|   32|          0|
    |tmp_10_cast_i_reg_1238                        |  31|   0|   32|          1|
    |tmp_115_i_reg_1279                            |   1|   0|    1|          0|
    |tmp_133_i_reg_1232                            |   2|   0|    2|          0|
    |tmp_1_cast_i_reg_1221                         |  32|   0|   32|          0|
    |tmp_1_reg_1243                                |   2|   0|    2|          0|
    |tmp_2_i_reg_1257                              |   1|   0|    1|          0|
    |tmp_32_reg_1313                               |   2|   0|    2|          0|
    |tmp_35_reg_1372                               |   8|   0|    8|          0|
    |tmp_48_0_not_i_reg_1261                       |   1|   0|    1|          0|
    |tmp_93_1_i_reg_1275                           |   1|   0|    1|          0|
    |tmp_93_i_reg_1271                             |   1|   0|    1|          0|
    |tmp_cast_i_reg_1216                           |  32|   0|   32|          0|
    |tmp_reg_1226                                  |   2|   0|    2|          0|
    |x_reg_1308                                    |  32|   0|   32|          0|
    |exitcond460_i_i_reg_1295                      |  64|  32|    1|          0|
    |or_cond_i_i_reg_1325                          |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 606|  64|  481|          1|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |       Filter2D      | return value |
|p_src_rows_V_dout            |  in |   12|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_empty_n         |  in |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_rows_V_read            | out |    1|   ap_fifo  |     p_src_rows_V    |    pointer   |
|p_src_cols_V_dout            |  in |   12|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_empty_n         |  in |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_cols_V_read            | out |    1|   ap_fifo  |     p_src_cols_V    |    pointer   |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond461_i_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	8  / (exitcond460_i_i)
	6  / (!exitcond460_i_i)
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.31>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va = alloca i8"   --->   Operation 9 'alloca' 'src_kernel_win_0_va' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_1 = alloca i8"   --->   Operation 10 'alloca' 'src_kernel_win_0_va_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_2 = alloca i8"   --->   Operation 11 'alloca' 'src_kernel_win_0_va_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_3 = alloca i8"   --->   Operation 12 'alloca' 'src_kernel_win_0_va_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%right_border_buf_0_s = alloca i8"   --->   Operation 13 'alloca' 'right_border_buf_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%right_border_buf_0_1 = alloca i8"   --->   Operation 14 'alloca' 'right_border_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%right_border_buf_0_2 = alloca i8"   --->   Operation 15 'alloca' 'right_border_buf_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%right_border_buf_0_3 = alloca i8"   --->   Operation 16 'alloca' 'right_border_buf_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%right_border_buf_0_4 = alloca i8"   --->   Operation 17 'alloca' 'right_border_buf_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%right_border_buf_0_5 = alloca i8"   --->   Operation 18 'alloca' 'right_border_buf_0_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_dst_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str84, i32 0, i32 0, [1 x i8]* @p_str85, [1 x i8]* @p_str86, [1 x i8]* @p_str87, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str88, [1 x i8]* @p_str89)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_src_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str77, i32 0, i32 0, [1 x i8]* @p_str78, [1 x i8]* @p_str79, [1 x i8]* @p_str80, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str81, [1 x i8]* @p_str82)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%k_buf_0_val_3 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 21 'alloca' 'k_buf_0_val_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%k_buf_0_val_4 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 22 'alloca' 'k_buf_0_val_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%k_buf_0_val_5 = alloca [1920 x i8], align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 23 'alloca' 'k_buf_0_val_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_rows_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str153, i32 0, i32 0, [1 x i8]* @p_str154, [1 x i8]* @p_str155, [1 x i8]* @p_str156, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str157, [11 x i8]* @ScalarProp_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %p_src_cols_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str158, i32 0, i32 0, [1 x i8]* @p_str159, [1 x i8]* @p_str160, [1 x i8]* @p_str161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str162, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "%p_src_rows_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_rows_V)"   --->   Operation 26 'read' 'p_src_rows_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%rows = sext i12 %p_src_rows_V_read to i32"   --->   Operation 27 'sext' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%extLd_cast_i = sext i12 %p_src_rows_V_read to i13" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1303]   --->   Operation 28 'sext' 'extLd_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%p_src_cols_V_read = call i12 @_ssdm_op_Read.ap_fifo.i12P(i12* %p_src_cols_V)"   --->   Operation 29 'read' 'p_src_cols_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cols = sext i12 %p_src_cols_V_read to i32"   --->   Operation 30 'sext' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%extLd14_cast_i = sext i12 %p_src_cols_V_read to i13" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1304]   --->   Operation 31 'sext' 'extLd14_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rbegin_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @hls_KD_KD_LineBuffe) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 32 'specregionbegin' 'rbegin_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%rend_i_i_0_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i_i_i) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:627->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:400->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 33 'specregionend' 'rend_i_i_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.54ns)   --->   "%tmp_i = add i13 2, %extLd14_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 34 'add' 'tmp_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast_i = sext i13 %tmp_i to i32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 35 'sext' 'tmp_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%tmp_1_i = add i13 2, %extLd_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 36 'add' 'tmp_1_i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1_cast_i = sext i13 %tmp_1_i to i32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 37 'sext' 'tmp_1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i12 %p_src_rows_V_read to i2"   --->   Operation 38 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i12 %p_src_cols_V_read to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 39 'trunc' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.56ns)   --->   "%tmp = add i2 -1, %tmp_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 40 'add' 'tmp' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i12 %p_src_rows_V_read to i1"   --->   Operation 41 'trunc' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_132_cast_i1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %tmp_6, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 42 'bitconcatenate' 'tmp_132_cast_i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.97ns)   --->   "%tmp_133_i = xor i2 %tmp_132_cast_i1, -2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 43 'xor' 'tmp_133_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9_i = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %p_src_cols_V_read, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 44 'bitconcatenate' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_9_cast_i = sext i13 %tmp_9_i to i14" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 45 'sext' 'tmp_9_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.67ns)   --->   "%tmp_10_i = add i14 -2, %tmp_9_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 46 'add' 'tmp_10_i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10_cast_i = sext i14 %tmp_10_i to i32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 47 'sext' 'tmp_10_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.56ns)   --->   "%tmp_1 = add i2 -1, %tmp_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 48 'add' 'tmp_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.28>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %i_V, %5 ]"   --->   Operation 50 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.47ns)   --->   "%exitcond461_i_i = icmp eq i32 %t_V, %tmp_1_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 51 'icmp' 'exitcond461_i_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 1083, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.55ns)   --->   "%i_V = add i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 53 'add' 'i_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond461_i_i, label %.exit, label %1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str32) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 55 'specloopname' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_i_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str32)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 56 'specregionbegin' 'tmp_i_46' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.47ns)   --->   "%tmp_2_i = icmp ult i32 %t_V, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:492->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 57 'icmp' 'tmp_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%tmp_48_0_not_i = xor i1 %tmp_2_i, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 58 'xor' 'tmp_48_0_not_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 59 'partselect' 'tmp_7' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.47ns)   --->   "%icmp = icmp ne i31 %tmp_7, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 60 'icmp' 'icmp' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%tmp_93_i = icmp eq i32 %t_V, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 61 'icmp' 'tmp_93_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_93_1_i = icmp eq i32 %t_V, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 62 'icmp' 'tmp_93_1_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (2.47ns)   --->   "%tmp_115_i = icmp ugt i32 %t_V, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:502->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 63 'icmp' 'tmp_115_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %t_V to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 64 'trunc' 'tmp_8' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%tmp_118_i = add i32 -1, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 65 'add' 'tmp_118_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_118_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 66 'bitselect' 'tmp_9' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%rev = xor i1 %tmp_9, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 67 'xor' 'rev' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (2.47ns)   --->   "%tmp_120_i = icmp slt i32 %tmp_118_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 68 'icmp' 'tmp_120_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%or_cond_i496_i_i = and i1 %tmp_120_i, %rev" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 69 'and' 'or_cond_i496_i_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_118_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 70 'bitselect' 'tmp_18' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.55ns)   --->   "%p_assign_7_i = sub i32 1, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 71 'sub' 'p_assign_7_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.69ns)   --->   "%p_p2_i497_i_i = select i1 %tmp_18, i32 %p_assign_7_i, i32 %tmp_118_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 72 'select' 'p_p2_i497_i_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (2.47ns)   --->   "%tmp_131_i = icmp slt i32 %p_p2_i497_i_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 73 'icmp' 'tmp_131_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i32 %p_p2_i497_i_i to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 74 'trunc' 'tmp_24' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.55ns)   --->   "%p_assign_6_2_i = add i32 -3, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 75 'add' 'p_assign_6_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 76 'bitselect' 'tmp_25' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%rev1 = xor i1 %tmp_25, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 77 'xor' 'rev1' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (2.47ns)   --->   "%tmp_120_2_i = icmp slt i32 %p_assign_6_2_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 78 'icmp' 'tmp_120_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%or_cond_i496_i_2_i = and i1 %tmp_120_2_i, %rev1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 79 'and' 'or_cond_i496_i_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_assign_6_2_i, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 80 'bitselect' 'tmp_26' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (2.55ns)   --->   "%p_assign_7_2_i = sub i32 3, %t_V" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 81 'sub' 'p_assign_7_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.69ns)   --->   "%p_p2_i497_i_2_i = select i1 %tmp_26, i32 %p_assign_7_2_i, i32 %p_assign_6_2_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 82 'select' 'p_p2_i497_i_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (2.47ns)   --->   "%tmp_131_2_i = icmp slt i32 %p_p2_i497_i_2_i, %rows" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 83 'icmp' 'tmp_131_2_i' <Predicate = (!exitcond461_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_28 = trunc i32 %p_p2_i497_i_2_i to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 84 'trunc' 'tmp_28' <Predicate = (!exitcond461_i_i)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.56ns)   --->   "%tmp_s = sub i2 %tmp_133_i, %tmp_24" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 85 'sub' 'tmp_s' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node tmp_10)   --->   "%tmp_2 = select i1 %tmp_131_i, i2 %tmp_24, i2 %tmp_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 86 'select' 'tmp_2' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (1.56ns)   --->   "%tmp_3 = add i2 -1, %tmp_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 87 'add' 'tmp_3' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_10 = select i1 %or_cond_i496_i_i, i2 %tmp_3, i2 %tmp_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 88 'select' 'tmp_10' <Predicate = (!exitcond461_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_8_0_t_i = sub i2 %tmp, %tmp_10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 89 'sub' 'row_assign_8_0_t_i' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.56ns)   --->   "%tmp_11 = sub i2 %tmp_133_i, %tmp_28" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 90 'sub' 'tmp_11' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node tmp_14)   --->   "%tmp_12 = select i1 %tmp_131_2_i, i2 %tmp_28, i2 %tmp_11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 91 'select' 'tmp_12' <Predicate = (!exitcond461_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.56ns)   --->   "%tmp_13 = add i2 1, %tmp_8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 92 'add' 'tmp_13' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_14 = select i1 %or_cond_i496_i_2_i, i2 %tmp_13, i2 %tmp_12" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:506->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 93 'select' 'tmp_14' <Predicate = (!exitcond461_i_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.56ns) (out node of the LUT)   --->   "%row_assign_8_2_t_i = sub i2 %tmp, %tmp_14" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 94 'sub' 'row_assign_8_2_t_i' <Predicate = (!exitcond461_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.76ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 95 'br' <Predicate = (!exitcond461_i_i)> <Delay = 1.76>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 96 'ret' <Predicate = (exitcond461_i_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.39>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %._crit_edge485.i.i ]"   --->   Operation 97 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (2.47ns)   --->   "%exitcond460_i_i = icmp eq i32 %t_V_2, %tmp_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 98 'icmp' 'exitcond460_i_i' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_2, 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 99 'add' 'j_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_29 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %t_V_2, i32 1, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 100 'partselect' 'tmp_29' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.47ns)   --->   "%icmp1 = icmp ne i31 %tmp_29, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 101 'icmp' 'icmp1' <Predicate = (!exitcond460_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (2.55ns)   --->   "%ImagLoc_x = add i32 -1, %t_V_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:451->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 102 'add' 'ImagLoc_x' <Predicate = (!exitcond460_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 103 'bitselect' 'tmp_30' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i_i_i)   --->   "%rev2 = xor i1 %tmp_30, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 104 'xor' 'rev2' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_6_i = icmp slt i32 %ImagLoc_x, %cols" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 105 'icmp' 'tmp_6_i' <Predicate = (!exitcond460_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond_i_i_i = and i1 %tmp_6_i, %rev2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 106 'and' 'or_cond_i_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %ImagLoc_x, i32 31)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 107 'bitselect' 'tmp_31' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (2.55ns)   --->   "%p_assign_1 = sub i32 1, %t_V_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:142->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 108 'sub' 'p_assign_1' <Predicate = (!exitcond460_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.69ns)   --->   "%p_p2_i_i_i = select i1 %tmp_31, i32 %p_assign_1, i32 %ImagLoc_x" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:139->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 109 'select' 'p_p2_i_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (2.47ns)   --->   "%tmp_8_i = icmp slt i32 %p_p2_i_i_i, %cols" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 110 'icmp' 'tmp_8_i' <Predicate = (!exitcond460_i_i)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (2.55ns)   --->   "%p_assign_2 = sub i32 %tmp_10_cast_i, %p_p2_i_i_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 111 'sub' 'p_assign_2' <Predicate = (!exitcond460_i_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node x)   --->   "%p_assign_3 = select i1 %or_cond_i_i_i, i32 %ImagLoc_x, i32 %p_assign_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 112 'select' 'p_assign_3' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%tmp_6_i_not = xor i1 %tmp_6_i, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 113 'xor' 'tmp_6_i_not' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = or i1 %tmp_30, %tmp_6_i_not" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:118->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 114 'or' 'sel_tmp7' <Predicate = (!exitcond460_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_8_i, %sel_tmp7" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:144->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 115 'and' 'sel_tmp8' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.69ns) (out node of the LUT)   --->   "%x = select i1 %sel_tmp8, i32 %p_p2_i_i_i, i32 %p_assign_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgbase.h:147->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:452->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 116 'select' 'x' <Predicate = (!exitcond460_i_i)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i32 %x to i2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 117 'trunc' 'tmp_32' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.97ns)   --->   "%brmerge_i = or i1 %tmp_6_i, %tmp_48_0_not_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:457->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 118 'or' 'brmerge_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i_i, label %3, label %._crit_edge478.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:465->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 119 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp, label %4, label %borderInterpolate.exit495.i.0.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:466->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 120 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %tmp_93_i, label %"operator().exit538.i.0.i", label %._crit_edge480.i.0.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 121 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %tmp_93_1_i, label %"operator().exit538.i.1.i", label %._crit_edge480.i.1.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 122 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %tmp_93_i, label %"operator().exit538.i.2.i", label %._crit_edge480.i.2.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:471->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 123 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv"   --->   Operation 124 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_2_i, label %.preheader462.i.preheader.0.i, label %._crit_edge478.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:475->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 125 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.97ns)   --->   "%or_cond_i_i = and i1 %icmp, %icmp1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 126 'and' 'or_cond_i_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %or_cond_i_i, label %.preheader.0.i, label %._crit_edge485.i.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:512->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 127 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %exitcond460_i_i, label %5, label %.critedge.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_58_i = zext i32 %x to i64" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 129 'zext' 'tmp_58_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%k_buf_0_val_3_addr = getelementptr [1920 x i8]* %k_buf_0_val_3, i64 0, i64 %tmp_58_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 130 'getelementptr' 'k_buf_0_val_3_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 131 [2/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 131 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 132 [1/1] (1.56ns)   --->   "%col_assign_1_t_i = sub i2 %tmp_1, %tmp_32" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:501->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 132 'sub' 'col_assign_1_t_i' <Predicate = (!exitcond460_i_i)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%k_buf_0_val_4_addr = getelementptr [1920 x i8]* %k_buf_0_val_4, i64 0, i64 %tmp_58_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 133 'getelementptr' 'k_buf_0_val_4_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 134 [2/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 134 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%k_buf_0_val_5_addr = getelementptr [1920 x i8]* %k_buf_0_val_5, i64 0, i64 %tmp_58_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:835->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:843->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 135 'getelementptr' 'k_buf_0_val_5_addr' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 136 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i_i & brmerge_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>

State 5 <SV = 4> <Delay = 7.52>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%right_border_buf_0_6 = load i8* %right_border_buf_0_5"   --->   Operation 137 'load' 'right_border_buf_0_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 1922, i64 0)"   --->   Operation 138 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%right_border_buf_0_7 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 139 'load' 'right_border_buf_0_7' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%right_border_buf_0_8 = load i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 140 'load' 'right_border_buf_0_8' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%right_border_buf_0_9 = load i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 141 'load' 'right_border_buf_0_9' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%right_border_buf_0_10 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 142 'load' 'right_border_buf_0_10' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%right_border_buf_0_11 = load i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 143 'load' 'right_border_buf_0_11' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str33) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 144 'specloopname' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str33)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 145 'specregionbegin' 'tmp_5_i' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:448->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 146 'specpipeline' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str34) nounwind" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:450->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 147 'specloopname' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_5 : Operation 148 [1/2] (3.25ns)   --->   "%k_buf_0_val_3_load = load i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 148 'load' 'k_buf_0_val_3_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 149 [1/1] (1.77ns)   --->   "%tmp_15 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_7, i8 %right_border_buf_0_8, i8 undef, i2 %col_assign_1_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 149 'mux' 'tmp_15' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.24ns)   --->   "%col_buf_0_val_0_0 = select i1 %brmerge_i, i8 %k_buf_0_val_3_load, i8 %tmp_15" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 150 'select' 'col_buf_0_val_0_0' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/2] (3.25ns)   --->   "%k_buf_0_val_4_load = load i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 151 'load' 'k_buf_0_val_4_load' <Predicate = (!exitcond460_i_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 152 [1/1] (1.77ns)   --->   "%tmp_16 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_10, i8 %right_border_buf_0_11, i8 undef, i2 %col_assign_1_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 152 'mux' 'tmp_16' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (1.24ns)   --->   "%col_buf_0_val_1_0 = select i1 %brmerge_i, i8 %k_buf_0_val_4_load, i8 %tmp_16" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 153 'select' 'col_buf_0_val_1_0' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%k_buf_0_val_5_load = load i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:460->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 154 'load' 'k_buf_0_val_5_load' <Predicate = (!exitcond460_i_i & brmerge_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 155 [1/1] (1.77ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %right_border_buf_0_6, i8 %right_border_buf_0_9, i8 undef, i2 %col_assign_1_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 155 'mux' 'tmp_17' <Predicate = (!exitcond460_i_i & !brmerge_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (1.24ns)   --->   "%col_buf_0_val_2_0 = select i1 %brmerge_i, i8 %k_buf_0_val_5_load, i8 %tmp_17" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 156 'select' 'col_buf_0_val_2_0' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (3.63ns)   --->   "%tmp_39 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:468->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 157 'read' 'tmp_39' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 158 [1/1] (3.25ns)   --->   "store i8 %tmp_39, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 158 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.0.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 159 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (3.25ns)   --->   "store i8 %tmp_39, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 160 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_1_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.1.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 161 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_1_i)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (3.25ns)   --->   "store i8 %tmp_39, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:472->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 162 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge480.i.2.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:473->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 163 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & !icmp & tmp_93_i)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%right_border_buf_0_12 = load i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 164 'load' 'right_border_buf_0_12' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%right_border_buf_0_13 = load i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 165 'load' 'right_border_buf_0_13' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_4_load, i8* %k_buf_0_val_5_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 166 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 167 [1/1] (3.25ns)   --->   "store i8 %k_buf_0_val_3_load, i8* %k_buf_0_val_4_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:489->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 167 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 168 [1/1] (3.63ns)   --->   "%tmp_34 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_src_data_stream_V)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 168 'read' 'tmp_34' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 169 [1/1] (3.25ns)   --->   "store i8 %tmp_34, i8* %k_buf_0_val_3_addr, align 1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:493->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 169 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1920> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_2_0, i8* %right_border_buf_0_5" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 170 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_13, i8* %right_border_buf_0_4" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 171 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_1_0, i8* %right_border_buf_0_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 172 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_6, i8* %right_border_buf_0_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 173 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "store i8 %right_border_buf_0_12, i8* %right_border_buf_0_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:481->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 174 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "store i8 %col_buf_0_val_0_0, i8* %right_border_buf_0_s" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:484->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 175 'store' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "br label %._crit_edge478.i.i_ifconv" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:495->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 176 'br' <Predicate = (!exitcond460_i_i & or_cond_i_i_i & icmp & tmp_2_i)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.77ns)   --->   "%tmp_19 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_0_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 177 'mux' 'tmp_19' <Predicate = (!exitcond460_i_i & tmp_115_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_4 = select i1 %tmp_115_i, i8 %tmp_19, i8 %col_buf_0_val_0_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 178 'select' 'src_kernel_win_0_va_4' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (1.77ns)   --->   "%tmp_20 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %col_buf_0_val_0_0, i8 %col_buf_0_val_1_0, i8 %col_buf_0_val_2_0, i2 %row_assign_8_2_t_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 179 'mux' 'tmp_20' <Predicate = (!exitcond460_i_i & tmp_115_i)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (1.24ns)   --->   "%src_kernel_win_0_va_5 = select i1 %tmp_115_i, i8 %tmp_20, i8 %col_buf_0_val_2_0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:458->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 180 'select' 'src_kernel_win_0_va_5' <Predicate = (!exitcond460_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_6 = load i8* %src_kernel_win_0_va"   --->   Operation 181 'load' 'src_kernel_win_0_va_6' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_7 = load i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 182 'load' 'src_kernel_win_0_va_7' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_8 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 183 'load' 'src_kernel_win_0_va_8' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_9 = load i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 184 'load' 'src_kernel_win_0_va_9' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_0_cast_i_cast = zext i8 %src_kernel_win_0_va_9 to i9" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 185 'zext' 'r_V_0_cast_i_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_8, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 186 'bitconcatenate' 'p_shl_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i9 %p_shl_i to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 187 'zext' 'p_shl_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%r_V_0_2_cast_i_cast = zext i8 %src_kernel_win_0_va_5 to i9" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 188 'zext' 'r_V_0_2_cast_i_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (1.91ns)   --->   "%tmp5 = add i9 %r_V_0_2_cast_i_cast, %r_V_0_cast_i_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 189 'add' 'tmp5' <Predicate = (or_cond_i_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp20_cast = zext i9 %tmp5 to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 190 'zext' 'tmp20_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.82ns)   --->   "%sum9_i = add i10 %p_shl_cast_i, %tmp20_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 191 'add' 'sum9_i' <Predicate = (or_cond_i_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%sum9_cast_i = zext i10 %sum9_i to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 192 'zext' 'sum9_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_138_2_cast_i = zext i8 %src_kernel_win_0_va_7 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 193 'zext' 'tmp_138_2_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (1.73ns)   --->   "%sum_V_2_i = sub i11 %tmp_138_2_cast_i, %sum9_cast_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 194 'sub' 'sum_V_2_i' <Predicate = (or_cond_i_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%r_V_2_2_1_i = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %src_kernel_win_0_va_6, i1 false)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 195 'bitconcatenate' 'r_V_2_2_1_i' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_138_2_cast_i_ca = zext i9 %r_V_2_2_1_i to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:289->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 196 'zext' 'tmp_138_2_cast_i_ca' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i11 %sum_V_2_i to i8" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 197 'trunc' 'tmp_35' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_138_2_2_cast_i_c = zext i8 %src_kernel_win_0_va_4 to i10" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 198 'zext' 'tmp_138_2_2_cast_i_c' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (1.82ns)   --->   "%tmp21 = add i10 %tmp_138_2_2_cast_i_c, %tmp_138_2_cast_i_ca" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 199 'add' 'tmp21' <Predicate = (or_cond_i_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%tmp21_cast = zext i10 %tmp21 to i11" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 200 'zext' 'tmp21_cast' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (1.63ns)   --->   "%p_Val2_s = add i11 %sum_V_2_i, %tmp21_cast" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:290->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:303->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 201 'add' 'p_Val2_s' <Predicate = (or_cond_i_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 202 'bitselect' 'p_Result_s' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_21 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %p_Val2_s, i32 8, i32 10)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 203 'partselect' 'tmp_21' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (1.13ns)   --->   "%not_i_i_i = icmp ne i3 %tmp_21, 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 204 'icmp' 'not_i_i_i' <Predicate = (or_cond_i_i)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_10 = load i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 205 'load' 'src_kernel_win_0_va_10' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%src_kernel_win_0_va_11 = load i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 206 'load' 'src_kernel_win_0_va_11' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str33, i32 %tmp_5_i)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:518->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 207 'specregionend' 'empty_48' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_11, i8* %src_kernel_win_0_va_3" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 208 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_5, i8* %src_kernel_win_0_va_2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 209 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_10, i8* %src_kernel_win_0_va_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:165->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:543->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:499->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 210 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "store i8 %src_kernel_win_0_va_4, i8* %src_kernel_win_0_va" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:507->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 211 'store' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "br label %2" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:444->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 212 'br' <Predicate = (!exitcond460_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.55>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_36 = shl i8 %src_kernel_win_0_va_6, 1"   --->   Operation 213 'shl' 'tmp_36' <Predicate = (or_cond_i_i)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i8 %src_kernel_win_0_va_4, %tmp_36" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 214 'add' 'tmp22' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 215 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%p_Val2_1 = add i8 %tmp_35, %tmp22" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 215 'add' 'p_Val2_1' <Predicate = (or_cond_i_i)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 216 [1/1] (0.97ns)   --->   "%tmp_i_i_i = xor i1 %p_Result_s, true" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 216 'xor' 'tmp_i_i_i' <Predicate = (or_cond_i_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%overflow = and i1 %not_i_i_i, %tmp_i_i_i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 217 'and' 'overflow' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_mux_i_i_cast_i = select i1 %tmp_i_i_i, i8 -1, i8 0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 218 'select' 'p_mux_i_i_cast_i' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_1_i_i_i = or i1 %p_Result_s, %overflow" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 219 'or' 'tmp_1_i_i_i' <Predicate = (or_cond_i_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (1.24ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_1_i_i_i, i8 %p_mux_i_i_cast_i, i8 %p_Val2_1" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:409->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_types.h:500->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:304->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:514->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 220 'select' 'p_Val2_3' <Predicate = (or_cond_i_i)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %p_dst_data_stream_V, i8 %p_Val2_3)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:515->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 221 'write' <Predicate = (or_cond_i_i)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 222 [1/1] (0.00ns)   --->   "br label %._crit_edge485.i.i" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:516->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 222 'br' <Predicate = (or_cond_i_i)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str32, i32 %tmp_i_46)" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:519->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 223 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:443->D:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_imgproc.h:1305]   --->   Operation 224 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_rows_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_cols_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_dst_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
src_kernel_win_0_va    (alloca           ) [ 001111111]
src_kernel_win_0_va_1  (alloca           ) [ 001111111]
src_kernel_win_0_va_2  (alloca           ) [ 001111111]
src_kernel_win_0_va_3  (alloca           ) [ 001111111]
right_border_buf_0_s   (alloca           ) [ 001111111]
right_border_buf_0_1   (alloca           ) [ 001111111]
right_border_buf_0_2   (alloca           ) [ 001111111]
right_border_buf_0_3   (alloca           ) [ 001111111]
right_border_buf_0_4   (alloca           ) [ 001111111]
right_border_buf_0_5   (alloca           ) [ 001111111]
StgValue_19            (specinterface    ) [ 000000000]
StgValue_20            (specinterface    ) [ 000000000]
k_buf_0_val_3          (alloca           ) [ 001111111]
k_buf_0_val_4          (alloca           ) [ 001111111]
k_buf_0_val_5          (alloca           ) [ 001111111]
StgValue_24            (specinterface    ) [ 000000000]
StgValue_25            (specinterface    ) [ 000000000]
p_src_rows_V_read      (read             ) [ 000000000]
rows                   (sext             ) [ 001111111]
extLd_cast_i           (sext             ) [ 000000000]
p_src_cols_V_read      (read             ) [ 000000000]
cols                   (sext             ) [ 001111111]
extLd14_cast_i         (sext             ) [ 000000000]
rbegin_i_i_i           (specregionbegin  ) [ 000000000]
rend_i_i_0_i           (specregionend    ) [ 000000000]
tmp_i                  (add              ) [ 000000000]
tmp_cast_i             (sext             ) [ 001111111]
tmp_1_i                (add              ) [ 000000000]
tmp_1_cast_i           (sext             ) [ 001111111]
tmp_4                  (trunc            ) [ 000000000]
tmp_5                  (trunc            ) [ 000000000]
tmp                    (add              ) [ 001111111]
tmp_6                  (trunc            ) [ 000000000]
tmp_132_cast_i1        (bitconcatenate   ) [ 000000000]
tmp_133_i              (xor              ) [ 001111111]
tmp_9_i                (bitconcatenate   ) [ 000000000]
tmp_9_cast_i           (sext             ) [ 000000000]
tmp_10_i               (add              ) [ 000000000]
tmp_10_cast_i          (sext             ) [ 001111111]
tmp_1                  (add              ) [ 001111111]
StgValue_49            (br               ) [ 011111111]
t_V                    (phi              ) [ 001000000]
exitcond461_i_i        (icmp             ) [ 001111111]
empty                  (speclooptripcount) [ 000000000]
i_V                    (add              ) [ 011111111]
StgValue_54            (br               ) [ 000000000]
StgValue_55            (specloopname     ) [ 000000000]
tmp_i_46               (specregionbegin  ) [ 000111111]
tmp_2_i                (icmp             ) [ 000111110]
tmp_48_0_not_i         (xor              ) [ 000111110]
tmp_7                  (partselect       ) [ 000000000]
icmp                   (icmp             ) [ 000111110]
tmp_93_i               (icmp             ) [ 000111110]
tmp_93_1_i             (icmp             ) [ 000111110]
tmp_115_i              (icmp             ) [ 000111110]
tmp_8                  (trunc            ) [ 000000000]
tmp_118_i              (add              ) [ 000000000]
tmp_9                  (bitselect        ) [ 000000000]
rev                    (xor              ) [ 000000000]
tmp_120_i              (icmp             ) [ 000000000]
or_cond_i496_i_i       (and              ) [ 000000000]
tmp_18                 (bitselect        ) [ 000000000]
p_assign_7_i           (sub              ) [ 000000000]
p_p2_i497_i_i          (select           ) [ 000000000]
tmp_131_i              (icmp             ) [ 000000000]
tmp_24                 (trunc            ) [ 000000000]
p_assign_6_2_i         (add              ) [ 000000000]
tmp_25                 (bitselect        ) [ 000000000]
rev1                   (xor              ) [ 000000000]
tmp_120_2_i            (icmp             ) [ 000000000]
or_cond_i496_i_2_i     (and              ) [ 000000000]
tmp_26                 (bitselect        ) [ 000000000]
p_assign_7_2_i         (sub              ) [ 000000000]
p_p2_i497_i_2_i        (select           ) [ 000000000]
tmp_131_2_i            (icmp             ) [ 000000000]
tmp_28                 (trunc            ) [ 000000000]
tmp_s                  (sub              ) [ 000000000]
tmp_2                  (select           ) [ 000000000]
tmp_3                  (add              ) [ 000000000]
tmp_10                 (select           ) [ 000000000]
row_assign_8_0_t_i     (sub              ) [ 000111110]
tmp_11                 (sub              ) [ 000000000]
tmp_12                 (select           ) [ 000000000]
tmp_13                 (add              ) [ 000000000]
tmp_14                 (select           ) [ 000000000]
row_assign_8_2_t_i     (sub              ) [ 000111110]
StgValue_95            (br               ) [ 001111111]
StgValue_96            (ret              ) [ 000000000]
t_V_2                  (phi              ) [ 000100010]
exitcond460_i_i        (icmp             ) [ 001111111]
j_V                    (add              ) [ 001111111]
tmp_29                 (partselect       ) [ 000000000]
icmp1                  (icmp             ) [ 000000000]
ImagLoc_x              (add              ) [ 000000000]
tmp_30                 (bitselect        ) [ 000000000]
rev2                   (xor              ) [ 000000000]
tmp_6_i                (icmp             ) [ 000000000]
or_cond_i_i_i          (and              ) [ 001111111]
tmp_31                 (bitselect        ) [ 000000000]
p_assign_1             (sub              ) [ 000000000]
p_p2_i_i_i             (select           ) [ 000000000]
tmp_8_i                (icmp             ) [ 000000000]
p_assign_2             (sub              ) [ 000000000]
p_assign_3             (select           ) [ 000000000]
tmp_6_i_not            (xor              ) [ 000000000]
sel_tmp7               (or               ) [ 000000000]
sel_tmp8               (and              ) [ 000000000]
x                      (select           ) [ 000110000]
tmp_32                 (trunc            ) [ 000110000]
brmerge_i              (or               ) [ 000111000]
StgValue_119           (br               ) [ 000000000]
StgValue_120           (br               ) [ 000000000]
StgValue_121           (br               ) [ 000000000]
StgValue_122           (br               ) [ 000000000]
StgValue_123           (br               ) [ 000000000]
StgValue_124           (br               ) [ 000000000]
StgValue_125           (br               ) [ 000000000]
or_cond_i_i            (and              ) [ 000111110]
StgValue_127           (br               ) [ 000000000]
StgValue_128           (br               ) [ 000000000]
tmp_58_i               (zext             ) [ 000000000]
k_buf_0_val_3_addr     (getelementptr    ) [ 000101000]
col_assign_1_t_i       (sub              ) [ 000101000]
k_buf_0_val_4_addr     (getelementptr    ) [ 000101000]
k_buf_0_val_5_addr     (getelementptr    ) [ 000101000]
right_border_buf_0_6   (load             ) [ 000000000]
empty_47               (speclooptripcount) [ 000000000]
right_border_buf_0_7   (load             ) [ 000000000]
right_border_buf_0_8   (load             ) [ 000000000]
right_border_buf_0_9   (load             ) [ 000000000]
right_border_buf_0_10  (load             ) [ 000000000]
right_border_buf_0_11  (load             ) [ 000000000]
StgValue_144           (specloopname     ) [ 000000000]
tmp_5_i                (specregionbegin  ) [ 000100100]
StgValue_146           (specpipeline     ) [ 000000000]
StgValue_147           (specloopname     ) [ 000000000]
k_buf_0_val_3_load     (load             ) [ 000000000]
tmp_15                 (mux              ) [ 000000000]
col_buf_0_val_0_0      (select           ) [ 000000000]
k_buf_0_val_4_load     (load             ) [ 000000000]
tmp_16                 (mux              ) [ 000000000]
col_buf_0_val_1_0      (select           ) [ 000000000]
k_buf_0_val_5_load     (load             ) [ 000000000]
tmp_17                 (mux              ) [ 000000000]
col_buf_0_val_2_0      (select           ) [ 000000000]
tmp_39                 (read             ) [ 000000000]
StgValue_158           (store            ) [ 000000000]
StgValue_159           (br               ) [ 000000000]
StgValue_160           (store            ) [ 000000000]
StgValue_161           (br               ) [ 000000000]
StgValue_162           (store            ) [ 000000000]
StgValue_163           (br               ) [ 000000000]
right_border_buf_0_12  (load             ) [ 000000000]
right_border_buf_0_13  (load             ) [ 000000000]
StgValue_166           (store            ) [ 000000000]
StgValue_167           (store            ) [ 000000000]
tmp_34                 (read             ) [ 000000000]
StgValue_169           (store            ) [ 000000000]
StgValue_170           (store            ) [ 000000000]
StgValue_171           (store            ) [ 000000000]
StgValue_172           (store            ) [ 000000000]
StgValue_173           (store            ) [ 000000000]
StgValue_174           (store            ) [ 000000000]
StgValue_175           (store            ) [ 000000000]
StgValue_176           (br               ) [ 000000000]
tmp_19                 (mux              ) [ 000000000]
src_kernel_win_0_va_4  (select           ) [ 000100110]
tmp_20                 (mux              ) [ 000000000]
src_kernel_win_0_va_5  (select           ) [ 000100100]
src_kernel_win_0_va_6  (load             ) [ 000100010]
src_kernel_win_0_va_7  (load             ) [ 000000000]
src_kernel_win_0_va_8  (load             ) [ 000000000]
src_kernel_win_0_va_9  (load             ) [ 000000000]
r_V_0_cast_i_cast      (zext             ) [ 000000000]
p_shl_i                (bitconcatenate   ) [ 000000000]
p_shl_cast_i           (zext             ) [ 000000000]
r_V_0_2_cast_i_cast    (zext             ) [ 000000000]
tmp5                   (add              ) [ 000000000]
tmp20_cast             (zext             ) [ 000000000]
sum9_i                 (add              ) [ 000000000]
sum9_cast_i            (zext             ) [ 000000000]
tmp_138_2_cast_i       (zext             ) [ 000000000]
sum_V_2_i              (sub              ) [ 000000000]
r_V_2_2_1_i            (bitconcatenate   ) [ 000000000]
tmp_138_2_cast_i_ca    (zext             ) [ 000000000]
tmp_35                 (trunc            ) [ 000100010]
tmp_138_2_2_cast_i_c   (zext             ) [ 000000000]
tmp21                  (add              ) [ 000000000]
tmp21_cast             (zext             ) [ 000000000]
p_Val2_s               (add              ) [ 000000000]
p_Result_s             (bitselect        ) [ 000100010]
tmp_21                 (partselect       ) [ 000000000]
not_i_i_i              (icmp             ) [ 000100010]
src_kernel_win_0_va_10 (load             ) [ 000000000]
src_kernel_win_0_va_11 (load             ) [ 000000000]
empty_48               (specregionend    ) [ 000000000]
StgValue_208           (store            ) [ 000000000]
StgValue_209           (store            ) [ 000000000]
StgValue_210           (store            ) [ 000000000]
StgValue_211           (store            ) [ 000000000]
StgValue_212           (br               ) [ 001111111]
tmp_36                 (shl              ) [ 000000000]
tmp22                  (add              ) [ 000000000]
p_Val2_1               (add              ) [ 000000000]
tmp_i_i_i              (xor              ) [ 000000000]
overflow               (and              ) [ 000000000]
p_mux_i_i_cast_i       (select           ) [ 000000000]
tmp_1_i_i_i            (or               ) [ 000000000]
p_Val2_3               (select           ) [ 000000000]
StgValue_221           (write            ) [ 000000000]
StgValue_222           (br               ) [ 000000000]
empty_49               (specregionend    ) [ 000000000]
StgValue_224           (br               ) [ 011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_rows_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_rows_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_cols_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_cols_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_data_stream_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_data_stream_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str84"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str85"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str88"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str89"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str153"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str154"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str155"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str156"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str157"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_KD_KD_LineBuffe"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str33"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1004" name="src_kernel_win_0_va_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="src_kernel_win_0_va_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="src_kernel_win_0_va_2_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_2/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="src_kernel_win_0_va_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="src_kernel_win_0_va_3/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="right_border_buf_0_s_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_s/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="right_border_buf_0_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="right_border_buf_0_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="right_border_buf_0_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_3/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="right_border_buf_0_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_4/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="right_border_buf_0_5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="right_border_buf_0_5/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="k_buf_0_val_3_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="k_buf_0_val_4_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_4/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="k_buf_0_val_5_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_buf_0_val_5/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_src_rows_V_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_rows_V_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_src_cols_V_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="12" slack="0"/>
<pin id="219" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_cols_V_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_39/5 tmp_34/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="StgValue_221_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_221/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="k_buf_0_val_3_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_3_addr/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="1"/>
<pin id="281" dir="0" index="4" bw="11" slack="0"/>
<pin id="282" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
<pin id="284" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_3_load/4 StgValue_162/5 StgValue_169/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="k_buf_0_val_4_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="0"/>
<pin id="251" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_4_addr/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="1"/>
<pin id="276" dir="0" index="4" bw="11" slack="0"/>
<pin id="277" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="8" slack="0"/>
<pin id="279" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_4_load/4 StgValue_160/5 StgValue_167/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="k_buf_0_val_5_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_buf_0_val_5_addr/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="0"/>
<pin id="267" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="1"/>
<pin id="271" dir="0" index="4" bw="11" slack="0"/>
<pin id="272" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
<pin id="274" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="k_buf_0_val_5_load/4 StgValue_158/5 StgValue_166/5 "/>
</bind>
</comp>

<comp id="288" class="1005" name="t_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="292" class="1004" name="t_V_phi_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="297" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="t_V_2_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="303" class="1004" name="t_V_2_phi_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="1"/>
<pin id="305" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="306" dir="0" index="2" bw="32" slack="0"/>
<pin id="307" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="rows_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="extLd_cast_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="12" slack="0"/>
<pin id="316" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd_cast_i/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="cols_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="extLd14_cast_i_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="12" slack="0"/>
<pin id="324" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd14_cast_i/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_i_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="12" slack="0"/>
<pin id="329" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_cast_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="13" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast_i/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_1_i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="12" slack="0"/>
<pin id="339" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_1_cast_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="13" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast_i/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="0"/>
<pin id="348" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_5_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_6_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_132_cast_i1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_132_cast_i1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_133_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="0" index="1" bw="2" slack="0"/>
<pin id="375" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_133_i/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_9_i_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="0"/>
<pin id="380" dir="0" index="1" bw="12" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_i/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_9_cast_i_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="13" slack="0"/>
<pin id="388" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast_i/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_10_i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="0" index="1" bw="13" slack="0"/>
<pin id="393" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10_i/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_10_cast_i_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="0"/>
<pin id="398" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast_i/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="exitcond461_i_i_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond461_i_i/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="i_V_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_2_i_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="1"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_48_0_not_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_48_0_not_i/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="31" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="icmp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="31" slack="0"/>
<pin id="440" dir="0" index="1" bw="31" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_93_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_93_i/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_93_1_i_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_93_1_i/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_115_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="1"/>
<pin id="459" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_115_i/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_8_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_118_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_118_i/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_9_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="rev_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_120_i_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="1"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_120_i/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="or_cond_i496_i_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i_i/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_18_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="32" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="p_assign_7_i_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_i/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="p_p2_i497_i_i_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="0"/>
<pin id="513" dir="0" index="2" bw="32" slack="0"/>
<pin id="514" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_i/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_131_i_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="1"/>
<pin id="521" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_131_i/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_24_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="p_assign_6_2_i_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_assign_6_2_i/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_25_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="rev1_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_120_2_i_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="1"/>
<pin id="550" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_120_2_i/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="or_cond_i496_i_2_i_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i496_i_2_i/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_26_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_assign_7_2_i_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="32" slack="0"/>
<pin id="569" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_7_2_i/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="p_p2_i497_i_2_i_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="0" index="2" bw="32" slack="0"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i497_i_2_i/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_131_2_i_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_131_2_i/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_28_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="tmp_s_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="1"/>
<pin id="591" dir="0" index="1" bw="2" slack="0"/>
<pin id="592" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="2" slack="0"/>
<pin id="597" dir="0" index="2" bw="2" slack="0"/>
<pin id="598" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="1" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_10_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="2" slack="0"/>
<pin id="611" dir="0" index="2" bw="2" slack="0"/>
<pin id="612" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="row_assign_8_0_t_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="2" slack="1"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_8_0_t_i/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp_11_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="0" index="1" bw="2" slack="0"/>
<pin id="624" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_12_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="2" slack="0"/>
<pin id="629" dir="0" index="2" bw="2" slack="0"/>
<pin id="630" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_13_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="2" slack="0"/>
<pin id="637" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_14_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="2" slack="0"/>
<pin id="643" dir="0" index="2" bw="2" slack="0"/>
<pin id="644" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="row_assign_8_2_t_i_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="1"/>
<pin id="650" dir="0" index="1" bw="2" slack="0"/>
<pin id="651" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="row_assign_8_2_t_i/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="exitcond460_i_i_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="2"/>
<pin id="656" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond460_i_i/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="j_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_29_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="1" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="31" slack="0"/>
<pin id="676" dir="0" index="1" bw="31" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="ImagLoc_x_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="32" slack="0"/>
<pin id="683" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ImagLoc_x/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_30_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="rev2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_6_i_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="0" index="1" bw="32" slack="2"/>
<pin id="703" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="or_cond_i_i_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i_i/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_31_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="0" index="2" bw="6" slack="0"/>
<pin id="715" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_assign_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="0"/>
<pin id="722" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_1/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_p2_i_i_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="32" slack="0"/>
<pin id="729" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_p2_i_i_i/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_8_i_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="0"/>
<pin id="735" dir="0" index="1" bw="32" slack="2"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8_i/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_assign_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="14" slack="2"/>
<pin id="740" dir="0" index="1" bw="32" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_assign_2/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_assign_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="32" slack="0"/>
<pin id="746" dir="0" index="2" bw="32" slack="0"/>
<pin id="747" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_assign_3/3 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_6_i_not_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_6_i_not/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="sel_tmp7_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="sel_tmp8_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="x_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_32_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="brmerge_i_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="1"/>
<pin id="784" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_cond_i_i_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="1"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i_i/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="tmp_58_i_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_58_i/4 "/>
</bind>
</comp>

<comp id="797" class="1004" name="col_assign_1_t_i_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="2" slack="3"/>
<pin id="799" dir="0" index="1" bw="2" slack="1"/>
<pin id="800" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="col_assign_1_t_i/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="right_border_buf_0_6_load_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="8" slack="4"/>
<pin id="803" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_6/5 "/>
</bind>
</comp>

<comp id="804" class="1004" name="right_border_buf_0_7_load_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="4"/>
<pin id="806" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_7/5 "/>
</bind>
</comp>

<comp id="807" class="1004" name="right_border_buf_0_8_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="8" slack="4"/>
<pin id="809" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_8/5 "/>
</bind>
</comp>

<comp id="810" class="1004" name="right_border_buf_0_9_load_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="8" slack="4"/>
<pin id="812" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_9/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="right_border_buf_0_10_load_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="4"/>
<pin id="815" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_10/5 "/>
</bind>
</comp>

<comp id="816" class="1004" name="right_border_buf_0_11_load_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="8" slack="4"/>
<pin id="818" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_11/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_15_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="8" slack="0"/>
<pin id="822" dir="0" index="2" bw="8" slack="0"/>
<pin id="823" dir="0" index="3" bw="1" slack="0"/>
<pin id="824" dir="0" index="4" bw="2" slack="1"/>
<pin id="825" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="col_buf_0_val_0_0_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="2"/>
<pin id="832" dir="0" index="1" bw="8" slack="0"/>
<pin id="833" dir="0" index="2" bw="8" slack="0"/>
<pin id="834" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_0_0/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_16_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="8" slack="0"/>
<pin id="840" dir="0" index="2" bw="8" slack="0"/>
<pin id="841" dir="0" index="3" bw="1" slack="0"/>
<pin id="842" dir="0" index="4" bw="2" slack="1"/>
<pin id="843" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="848" class="1004" name="col_buf_0_val_1_0_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="0" index="1" bw="8" slack="0"/>
<pin id="851" dir="0" index="2" bw="8" slack="0"/>
<pin id="852" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_1_0/5 "/>
</bind>
</comp>

<comp id="855" class="1004" name="tmp_17_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="0"/>
<pin id="857" dir="0" index="1" bw="8" slack="0"/>
<pin id="858" dir="0" index="2" bw="8" slack="0"/>
<pin id="859" dir="0" index="3" bw="1" slack="0"/>
<pin id="860" dir="0" index="4" bw="2" slack="1"/>
<pin id="861" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="866" class="1004" name="col_buf_0_val_2_0_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="2"/>
<pin id="868" dir="0" index="1" bw="8" slack="0"/>
<pin id="869" dir="0" index="2" bw="8" slack="0"/>
<pin id="870" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_buf_0_val_2_0/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="right_border_buf_0_12_load_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="4"/>
<pin id="875" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_12/5 "/>
</bind>
</comp>

<comp id="876" class="1004" name="right_border_buf_0_13_load_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="4"/>
<pin id="878" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="right_border_buf_0_13/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="StgValue_170_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="0" index="1" bw="8" slack="4"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_170/5 "/>
</bind>
</comp>

<comp id="884" class="1004" name="StgValue_171_store_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="8" slack="0"/>
<pin id="886" dir="0" index="1" bw="8" slack="4"/>
<pin id="887" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_171/5 "/>
</bind>
</comp>

<comp id="889" class="1004" name="StgValue_172_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="8" slack="0"/>
<pin id="891" dir="0" index="1" bw="8" slack="4"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_172/5 "/>
</bind>
</comp>

<comp id="894" class="1004" name="StgValue_173_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="8" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="4"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_173/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="StgValue_174_store_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="8" slack="0"/>
<pin id="901" dir="0" index="1" bw="8" slack="4"/>
<pin id="902" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_174/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="StgValue_175_store_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="8" slack="4"/>
<pin id="907" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_175/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_19_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="8" slack="0"/>
<pin id="911" dir="0" index="1" bw="8" slack="0"/>
<pin id="912" dir="0" index="2" bw="8" slack="0"/>
<pin id="913" dir="0" index="3" bw="8" slack="0"/>
<pin id="914" dir="0" index="4" bw="2" slack="3"/>
<pin id="915" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="src_kernel_win_0_va_4_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="3"/>
<pin id="922" dir="0" index="1" bw="8" slack="0"/>
<pin id="923" dir="0" index="2" bw="8" slack="0"/>
<pin id="924" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_4/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_20_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="8" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="0" index="2" bw="8" slack="0"/>
<pin id="931" dir="0" index="3" bw="8" slack="0"/>
<pin id="932" dir="0" index="4" bw="2" slack="3"/>
<pin id="933" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="src_kernel_win_0_va_5_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="3"/>
<pin id="940" dir="0" index="1" bw="8" slack="0"/>
<pin id="941" dir="0" index="2" bw="8" slack="0"/>
<pin id="942" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="src_kernel_win_0_va_5/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="src_kernel_win_0_va_6_load_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="5"/>
<pin id="947" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_6/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="src_kernel_win_0_va_7_load_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="8" slack="5"/>
<pin id="950" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_7/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="src_kernel_win_0_va_8_load_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="5"/>
<pin id="953" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_8/6 "/>
</bind>
</comp>

<comp id="954" class="1004" name="src_kernel_win_0_va_9_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="8" slack="5"/>
<pin id="956" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_9/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="r_V_0_cast_i_cast_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_cast_i_cast/6 "/>
</bind>
</comp>

<comp id="961" class="1004" name="p_shl_i_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="0"/>
<pin id="963" dir="0" index="1" bw="8" slack="0"/>
<pin id="964" dir="0" index="2" bw="1" slack="0"/>
<pin id="965" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/6 "/>
</bind>
</comp>

<comp id="969" class="1004" name="p_shl_cast_i_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="9" slack="0"/>
<pin id="971" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_i/6 "/>
</bind>
</comp>

<comp id="973" class="1004" name="r_V_0_2_cast_i_cast_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="8" slack="1"/>
<pin id="975" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0_2_cast_i_cast/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp5_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="8" slack="0"/>
<pin id="978" dir="0" index="1" bw="8" slack="0"/>
<pin id="979" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/6 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp20_cast_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="9" slack="0"/>
<pin id="984" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp20_cast/6 "/>
</bind>
</comp>

<comp id="986" class="1004" name="sum9_i_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="9" slack="0"/>
<pin id="988" dir="0" index="1" bw="9" slack="0"/>
<pin id="989" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9_i/6 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sum9_cast_i_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="10" slack="0"/>
<pin id="994" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast_i/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_138_2_cast_i_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="0"/>
<pin id="998" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_2_cast_i/6 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="sum_V_2_i_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="10" slack="0"/>
<pin id="1003" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum_V_2_i/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="r_V_2_2_1_i_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="9" slack="0"/>
<pin id="1008" dir="0" index="1" bw="8" slack="0"/>
<pin id="1009" dir="0" index="2" bw="1" slack="0"/>
<pin id="1010" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_2_2_1_i/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_138_2_cast_i_ca_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="0"/>
<pin id="1016" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_2_cast_i_ca/6 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_35_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="11" slack="0"/>
<pin id="1020" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_138_2_2_cast_i_c_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="8" slack="1"/>
<pin id="1024" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_138_2_2_cast_i_c/6 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp21_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="8" slack="0"/>
<pin id="1027" dir="0" index="1" bw="9" slack="0"/>
<pin id="1028" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp21/6 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp21_cast_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="10" slack="0"/>
<pin id="1033" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp21_cast/6 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="p_Val2_s_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="11" slack="0"/>
<pin id="1037" dir="0" index="1" bw="10" slack="0"/>
<pin id="1038" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_Result_s_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="0"/>
<pin id="1043" dir="0" index="1" bw="11" slack="0"/>
<pin id="1044" dir="0" index="2" bw="5" slack="0"/>
<pin id="1045" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="tmp_21_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="3" slack="0"/>
<pin id="1051" dir="0" index="1" bw="11" slack="0"/>
<pin id="1052" dir="0" index="2" bw="5" slack="0"/>
<pin id="1053" dir="0" index="3" bw="5" slack="0"/>
<pin id="1054" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="not_i_i_i_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="3" slack="0"/>
<pin id="1061" dir="0" index="1" bw="3" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_i_i_i/6 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="src_kernel_win_0_va_10_load_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="5"/>
<pin id="1067" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_10/6 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="src_kernel_win_0_va_11_load_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="8" slack="5"/>
<pin id="1070" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_kernel_win_0_va_11/6 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="StgValue_208_store_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="8" slack="0"/>
<pin id="1073" dir="0" index="1" bw="8" slack="5"/>
<pin id="1074" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_208/6 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="StgValue_209_store_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="8" slack="1"/>
<pin id="1078" dir="0" index="1" bw="8" slack="5"/>
<pin id="1079" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_209/6 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="StgValue_210_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="8" slack="0"/>
<pin id="1082" dir="0" index="1" bw="8" slack="5"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_210/6 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="StgValue_211_store_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="1"/>
<pin id="1087" dir="0" index="1" bw="8" slack="5"/>
<pin id="1088" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_211/6 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_36_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="8" slack="1"/>
<pin id="1091" dir="0" index="1" bw="1" slack="0"/>
<pin id="1092" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_36/7 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="tmp22_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="8" slack="2"/>
<pin id="1096" dir="0" index="1" bw="8" slack="0"/>
<pin id="1097" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/7 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="p_Val2_1_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="8" slack="1"/>
<pin id="1101" dir="0" index="1" bw="8" slack="0"/>
<pin id="1102" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/7 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="tmp_i_i_i_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="0" index="1" bw="1" slack="0"/>
<pin id="1107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i_i_i/7 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="overflow_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="0" index="1" bw="1" slack="0"/>
<pin id="1112" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/7 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="p_mux_i_i_cast_i_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="0"/>
<pin id="1116" dir="0" index="1" bw="8" slack="0"/>
<pin id="1117" dir="0" index="2" bw="8" slack="0"/>
<pin id="1118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mux_i_i_cast_i/7 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="tmp_1_i_i_i_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="1" slack="1"/>
<pin id="1124" dir="0" index="1" bw="1" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1_i_i_i/7 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="p_Val2_3_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="1" slack="0"/>
<pin id="1129" dir="0" index="1" bw="8" slack="0"/>
<pin id="1130" dir="0" index="2" bw="8" slack="0"/>
<pin id="1131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/7 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="src_kernel_win_0_va_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="8" slack="5"/>
<pin id="1138" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va "/>
</bind>
</comp>

<comp id="1143" class="1005" name="src_kernel_win_0_va_1_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="8" slack="5"/>
<pin id="1145" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_1 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="src_kernel_win_0_va_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="8" slack="5"/>
<pin id="1151" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_2 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="src_kernel_win_0_va_3_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="5"/>
<pin id="1158" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_3 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="right_border_buf_0_s_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="8" slack="4"/>
<pin id="1164" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_s "/>
</bind>
</comp>

<comp id="1169" class="1005" name="right_border_buf_0_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="4"/>
<pin id="1171" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_1 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="right_border_buf_0_2_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="8" slack="4"/>
<pin id="1177" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_2 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="right_border_buf_0_3_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="4"/>
<pin id="1183" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_3 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="right_border_buf_0_4_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="8" slack="4"/>
<pin id="1190" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_4 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="right_border_buf_0_5_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="8" slack="4"/>
<pin id="1196" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="right_border_buf_0_5 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="rows_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="1210" class="1005" name="cols_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="2"/>
<pin id="1212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="1216" class="1005" name="tmp_cast_i_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="2"/>
<pin id="1218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_i "/>
</bind>
</comp>

<comp id="1221" class="1005" name="tmp_1_cast_i_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="32" slack="1"/>
<pin id="1223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast_i "/>
</bind>
</comp>

<comp id="1226" class="1005" name="tmp_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="2" slack="1"/>
<pin id="1228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1232" class="1005" name="tmp_133_i_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="2" slack="1"/>
<pin id="1234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_133_i "/>
</bind>
</comp>

<comp id="1238" class="1005" name="tmp_10_cast_i_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="32" slack="2"/>
<pin id="1240" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10_cast_i "/>
</bind>
</comp>

<comp id="1243" class="1005" name="tmp_1_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="2" slack="3"/>
<pin id="1245" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="exitcond461_i_i_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="1"/>
<pin id="1250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond461_i_i "/>
</bind>
</comp>

<comp id="1252" class="1005" name="i_V_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="0"/>
<pin id="1254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_2_i_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="1261" class="1005" name="tmp_48_0_not_i_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="1"/>
<pin id="1263" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48_0_not_i "/>
</bind>
</comp>

<comp id="1266" class="1005" name="icmp_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="1"/>
<pin id="1268" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_93_i_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="1" slack="1"/>
<pin id="1273" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_93_i "/>
</bind>
</comp>

<comp id="1275" class="1005" name="tmp_93_1_i_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="1" slack="1"/>
<pin id="1277" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_93_1_i "/>
</bind>
</comp>

<comp id="1279" class="1005" name="tmp_115_i_reg_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="1" slack="3"/>
<pin id="1281" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_115_i "/>
</bind>
</comp>

<comp id="1285" class="1005" name="row_assign_8_0_t_i_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="2" slack="3"/>
<pin id="1287" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8_0_t_i "/>
</bind>
</comp>

<comp id="1290" class="1005" name="row_assign_8_2_t_i_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="2" slack="3"/>
<pin id="1292" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="row_assign_8_2_t_i "/>
</bind>
</comp>

<comp id="1295" class="1005" name="exitcond460_i_i_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond460_i_i "/>
</bind>
</comp>

<comp id="1299" class="1005" name="j_V_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="0"/>
<pin id="1301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="1304" class="1005" name="or_cond_i_i_i_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="1" slack="2"/>
<pin id="1306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i_i "/>
</bind>
</comp>

<comp id="1308" class="1005" name="x_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="32" slack="1"/>
<pin id="1310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1313" class="1005" name="tmp_32_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="2" slack="1"/>
<pin id="1315" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="brmerge_i_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="1" slack="1"/>
<pin id="1320" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="brmerge_i "/>
</bind>
</comp>

<comp id="1325" class="1005" name="or_cond_i_i_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="1" slack="3"/>
<pin id="1327" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond_i_i "/>
</bind>
</comp>

<comp id="1329" class="1005" name="k_buf_0_val_3_addr_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="11" slack="1"/>
<pin id="1331" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_3_addr "/>
</bind>
</comp>

<comp id="1335" class="1005" name="col_assign_1_t_i_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="2" slack="1"/>
<pin id="1337" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_assign_1_t_i "/>
</bind>
</comp>

<comp id="1342" class="1005" name="k_buf_0_val_4_addr_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="11" slack="1"/>
<pin id="1344" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_4_addr "/>
</bind>
</comp>

<comp id="1348" class="1005" name="k_buf_0_val_5_addr_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="11" slack="1"/>
<pin id="1350" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="k_buf_0_val_5_addr "/>
</bind>
</comp>

<comp id="1354" class="1005" name="src_kernel_win_0_va_4_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="8" slack="1"/>
<pin id="1356" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_4 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="src_kernel_win_0_va_5_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_5 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="src_kernel_win_0_va_6_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="8" slack="1"/>
<pin id="1369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="src_kernel_win_0_va_6 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="tmp_35_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="8" slack="1"/>
<pin id="1374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1377" class="1005" name="p_Result_s_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="1" slack="1"/>
<pin id="1379" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1383" class="1005" name="not_i_i_i_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="1" slack="1"/>
<pin id="1385" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_i_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="161"><net_src comp="8" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="8" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="136" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="156" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="96" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="96" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="222" pin="2"/><net_sink comp="265" pin=4"/></net>

<net id="280"><net_src comp="222" pin="2"/><net_sink comp="253" pin=4"/></net>

<net id="285"><net_src comp="222" pin="2"/><net_sink comp="241" pin=4"/></net>

<net id="286"><net_src comp="253" pin="3"/><net_sink comp="265" pin=4"/></net>

<net id="287"><net_src comp="241" pin="3"/><net_sink comp="253" pin=4"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="210" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="210" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="216" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="216" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="76" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="76" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="314" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="210" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="216" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="78" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="346" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="210" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="80" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="82" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="84" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="86" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="216" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="82" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="88" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="78" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="350" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="292" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="292" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="8" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="292" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="102" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="104" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="292" pin="4"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="8" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="106" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="442"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="108" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="292" pin="4"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="8" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="292" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="14" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="292" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="292" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="110" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="292" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="112" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="106" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="102" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="465" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="479" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="501"><net_src comp="112" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="465" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="503"><net_src comp="106" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="508"><net_src comp="8" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="292" pin="4"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="496" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="465" pin="2"/><net_sink comp="510" pin=2"/></net>

<net id="522"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="510" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="114" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="292" pin="4"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="112" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="106" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="527" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="541" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="112" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="527" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="106" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="570"><net_src comp="116" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="292" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="558" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="566" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="527" pin="2"/><net_sink comp="572" pin=2"/></net>

<net id="584"><net_src comp="572" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="588"><net_src comp="572" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="523" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="518" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="523" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="601"><net_src comp="589" pin="2"/><net_sink comp="594" pin=2"/></net>

<net id="606"><net_src comp="78" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="461" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="613"><net_src comp="490" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="602" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="594" pin="3"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="625"><net_src comp="585" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="580" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="585" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="621" pin="2"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="118" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="461" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="552" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="634" pin="2"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="626" pin="3"/><net_sink comp="640" pin=2"/></net>

<net id="652"><net_src comp="640" pin="3"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="303" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="662"><net_src comp="303" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="8" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="104" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="303" pin="4"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="8" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="106" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="678"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="108" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="110" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="303" pin="4"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="112" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="106" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="698"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="102" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="680" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="694" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="716"><net_src comp="112" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="680" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="106" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="8" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="303" pin="4"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="711" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="680" pin="2"/><net_sink comp="725" pin=2"/></net>

<net id="737"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="742"><net_src comp="725" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="705" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="680" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="738" pin="2"/><net_sink comp="743" pin=2"/></net>

<net id="755"><net_src comp="700" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="102" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="686" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="733" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="725" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="776"><net_src comp="743" pin="3"/><net_sink comp="769" pin=2"/></net>

<net id="780"><net_src comp="769" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="700" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="674" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="794"><net_src comp="791" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="826"><net_src comp="132" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="827"><net_src comp="804" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="807" pin="1"/><net_sink comp="819" pin=2"/></net>

<net id="829"><net_src comp="134" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="835"><net_src comp="241" pin="3"/><net_sink comp="830" pin=1"/></net>

<net id="836"><net_src comp="819" pin="5"/><net_sink comp="830" pin=2"/></net>

<net id="844"><net_src comp="132" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="845"><net_src comp="813" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="846"><net_src comp="816" pin="1"/><net_sink comp="837" pin=2"/></net>

<net id="847"><net_src comp="134" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="853"><net_src comp="253" pin="3"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="837" pin="5"/><net_sink comp="848" pin=2"/></net>

<net id="862"><net_src comp="132" pin="0"/><net_sink comp="855" pin=0"/></net>

<net id="863"><net_src comp="801" pin="1"/><net_sink comp="855" pin=1"/></net>

<net id="864"><net_src comp="810" pin="1"/><net_sink comp="855" pin=2"/></net>

<net id="865"><net_src comp="134" pin="0"/><net_sink comp="855" pin=3"/></net>

<net id="871"><net_src comp="265" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="872"><net_src comp="855" pin="5"/><net_sink comp="866" pin=2"/></net>

<net id="883"><net_src comp="866" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="876" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="848" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="801" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="903"><net_src comp="873" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="908"><net_src comp="830" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="916"><net_src comp="132" pin="0"/><net_sink comp="909" pin=0"/></net>

<net id="917"><net_src comp="830" pin="3"/><net_sink comp="909" pin=1"/></net>

<net id="918"><net_src comp="848" pin="3"/><net_sink comp="909" pin=2"/></net>

<net id="919"><net_src comp="866" pin="3"/><net_sink comp="909" pin=3"/></net>

<net id="925"><net_src comp="909" pin="5"/><net_sink comp="920" pin=1"/></net>

<net id="926"><net_src comp="830" pin="3"/><net_sink comp="920" pin=2"/></net>

<net id="934"><net_src comp="132" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="830" pin="3"/><net_sink comp="927" pin=1"/></net>

<net id="936"><net_src comp="848" pin="3"/><net_sink comp="927" pin=2"/></net>

<net id="937"><net_src comp="866" pin="3"/><net_sink comp="927" pin=3"/></net>

<net id="943"><net_src comp="927" pin="5"/><net_sink comp="938" pin=1"/></net>

<net id="944"><net_src comp="866" pin="3"/><net_sink comp="938" pin=2"/></net>

<net id="960"><net_src comp="954" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="966"><net_src comp="138" pin="0"/><net_sink comp="961" pin=0"/></net>

<net id="967"><net_src comp="951" pin="1"/><net_sink comp="961" pin=1"/></net>

<net id="968"><net_src comp="82" pin="0"/><net_sink comp="961" pin=2"/></net>

<net id="972"><net_src comp="961" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="980"><net_src comp="973" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="957" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="969" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="995"><net_src comp="986" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="948" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="992" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1011"><net_src comp="138" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1012"><net_src comp="945" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1013"><net_src comp="82" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1017"><net_src comp="1006" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="1000" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1014" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1034"><net_src comp="1025" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1000" pin="2"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1046"><net_src comp="140" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="1035" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1048"><net_src comp="142" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1055"><net_src comp="144" pin="0"/><net_sink comp="1049" pin=0"/></net>

<net id="1056"><net_src comp="1035" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1057"><net_src comp="146" pin="0"/><net_sink comp="1049" pin=2"/></net>

<net id="1058"><net_src comp="142" pin="0"/><net_sink comp="1049" pin=3"/></net>

<net id="1063"><net_src comp="1049" pin="4"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="148" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1075"><net_src comp="1068" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1084"><net_src comp="1065" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1093"><net_src comp="150" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1098"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=1"/></net>

<net id="1103"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="102" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1113"><net_src comp="1104" pin="2"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1104" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1120"><net_src comp="152" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1121"><net_src comp="154" pin="0"/><net_sink comp="1114" pin=2"/></net>

<net id="1126"><net_src comp="1109" pin="2"/><net_sink comp="1122" pin=1"/></net>

<net id="1132"><net_src comp="1122" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1133"><net_src comp="1114" pin="3"/><net_sink comp="1127" pin=1"/></net>

<net id="1134"><net_src comp="1099" pin="2"/><net_sink comp="1127" pin=2"/></net>

<net id="1135"><net_src comp="1127" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="1139"><net_src comp="158" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1142"><net_src comp="1136" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1146"><net_src comp="162" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1152"><net_src comp="166" pin="1"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1154"><net_src comp="1149" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1155"><net_src comp="1149" pin="1"/><net_sink comp="1076" pin=1"/></net>

<net id="1159"><net_src comp="170" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1161"><net_src comp="1156" pin="1"/><net_sink comp="1071" pin=1"/></net>

<net id="1165"><net_src comp="174" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1168"><net_src comp="1162" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1172"><net_src comp="178" pin="1"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1174"><net_src comp="1169" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1178"><net_src comp="182" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1184"><net_src comp="186" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1186"><net_src comp="1181" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1187"><net_src comp="1181" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1191"><net_src comp="190" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1197"><net_src comp="194" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1203"><net_src comp="310" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="1207"><net_src comp="1200" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1209"><net_src comp="1200" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1213"><net_src comp="318" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1219"><net_src comp="332" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1224"><net_src comp="342" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1229"><net_src comp="354" pin="2"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1235"><net_src comp="372" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="1241"><net_src comp="396" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1246"><net_src comp="400" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1251"><net_src comp="406" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1255"><net_src comp="411" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="1260"><net_src comp="417" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1264"><net_src comp="422" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1269"><net_src comp="438" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1274"><net_src comp="444" pin="2"/><net_sink comp="1271" pin=0"/></net>

<net id="1278"><net_src comp="450" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1282"><net_src comp="456" pin="2"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1284"><net_src comp="1279" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1288"><net_src comp="616" pin="2"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="909" pin=4"/></net>

<net id="1293"><net_src comp="648" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="927" pin=4"/></net>

<net id="1298"><net_src comp="653" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="658" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1307"><net_src comp="705" pin="2"/><net_sink comp="1304" pin=0"/></net>

<net id="1311"><net_src comp="769" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1316"><net_src comp="777" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="1321"><net_src comp="781" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1324"><net_src comp="1318" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1328"><net_src comp="786" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1332"><net_src comp="235" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1334"><net_src comp="1329" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1338"><net_src comp="797" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="819" pin=4"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="837" pin=4"/></net>

<net id="1341"><net_src comp="1335" pin="1"/><net_sink comp="855" pin=4"/></net>

<net id="1345"><net_src comp="247" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1347"><net_src comp="1342" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1351"><net_src comp="259" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1353"><net_src comp="1348" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="1357"><net_src comp="920" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1359"><net_src comp="1354" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1360"><net_src comp="1354" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1364"><net_src comp="938" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1370"><net_src comp="945" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1375"><net_src comp="1018" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1380"><net_src comp="1041" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1382"><net_src comp="1377" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1386"><net_src comp="1059" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="1109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_data_stream_V | {7 }
 - Input state : 
	Port: Filter2D : p_src_rows_V | {1 }
	Port: Filter2D : p_src_cols_V | {1 }
	Port: Filter2D : p_src_data_stream_V | {5 }
  - Chain level:
	State 1
		rend_i_i_0_i : 1
		tmp_i : 1
		tmp_cast_i : 2
		tmp_1_i : 1
		tmp_1_cast_i : 2
		tmp : 1
		tmp_132_cast_i1 : 1
		tmp_133_i : 2
		tmp_9_cast_i : 1
		tmp_10_i : 2
		tmp_10_cast_i : 3
		tmp_1 : 1
	State 2
		exitcond461_i_i : 1
		i_V : 1
		StgValue_54 : 2
		tmp_2_i : 1
		tmp_48_0_not_i : 2
		tmp_7 : 1
		icmp : 2
		tmp_93_i : 1
		tmp_93_1_i : 1
		tmp_115_i : 1
		tmp_8 : 1
		tmp_118_i : 1
		tmp_9 : 2
		rev : 3
		tmp_120_i : 2
		or_cond_i496_i_i : 3
		tmp_18 : 2
		p_assign_7_i : 1
		p_p2_i497_i_i : 3
		tmp_131_i : 4
		tmp_24 : 4
		p_assign_6_2_i : 1
		tmp_25 : 2
		rev1 : 3
		tmp_120_2_i : 2
		or_cond_i496_i_2_i : 3
		tmp_26 : 2
		p_assign_7_2_i : 1
		p_p2_i497_i_2_i : 3
		tmp_131_2_i : 4
		tmp_28 : 4
		tmp_s : 5
		tmp_2 : 6
		tmp_3 : 2
		tmp_10 : 7
		row_assign_8_0_t_i : 8
		tmp_11 : 5
		tmp_12 : 6
		tmp_13 : 2
		tmp_14 : 7
		row_assign_8_2_t_i : 8
	State 3
		exitcond460_i_i : 1
		j_V : 1
		tmp_29 : 1
		icmp1 : 2
		ImagLoc_x : 1
		tmp_30 : 2
		rev2 : 3
		tmp_6_i : 2
		or_cond_i_i_i : 3
		tmp_31 : 2
		p_assign_1 : 1
		p_p2_i_i_i : 3
		tmp_8_i : 4
		p_assign_2 : 4
		p_assign_3 : 5
		tmp_6_i_not : 3
		sel_tmp7 : 3
		sel_tmp8 : 5
		x : 6
		tmp_32 : 7
		brmerge_i : 3
		StgValue_119 : 3
		or_cond_i_i : 3
		StgValue_127 : 3
	State 4
		k_buf_0_val_3_addr : 1
		k_buf_0_val_3_load : 2
		k_buf_0_val_4_addr : 1
		k_buf_0_val_4_load : 2
		k_buf_0_val_5_addr : 1
		k_buf_0_val_5_load : 2
	State 5
		tmp_15 : 1
		col_buf_0_val_0_0 : 2
		tmp_16 : 1
		col_buf_0_val_1_0 : 2
		tmp_17 : 1
		col_buf_0_val_2_0 : 2
		StgValue_166 : 1
		StgValue_167 : 1
		StgValue_170 : 3
		StgValue_171 : 1
		StgValue_172 : 3
		StgValue_173 : 1
		StgValue_174 : 1
		StgValue_175 : 3
		tmp_19 : 3
		src_kernel_win_0_va_4 : 4
		tmp_20 : 3
		src_kernel_win_0_va_5 : 4
	State 6
		r_V_0_cast_i_cast : 1
		p_shl_i : 1
		p_shl_cast_i : 2
		tmp5 : 2
		tmp20_cast : 3
		sum9_i : 4
		sum9_cast_i : 5
		tmp_138_2_cast_i : 1
		sum_V_2_i : 6
		r_V_2_2_1_i : 1
		tmp_138_2_cast_i_ca : 2
		tmp_35 : 7
		tmp21 : 3
		tmp21_cast : 4
		p_Val2_s : 7
		p_Result_s : 8
		tmp_21 : 8
		not_i_i_i : 9
		StgValue_208 : 1
		StgValue_210 : 1
	State 7
		p_Val2_1 : 1
		StgValue_221 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |          tmp_i_fu_326         |    0    |    12   |
|          |         tmp_1_i_fu_336        |    0    |    12   |
|          |           tmp_fu_354          |    0    |    10   |
|          |        tmp_10_i_fu_390        |    0    |    17   |
|          |          tmp_1_fu_400         |    0    |    10   |
|          |           i_V_fu_411          |    0    |    39   |
|          |        tmp_118_i_fu_465       |    0    |    39   |
|          |     p_assign_6_2_i_fu_527     |    0    |    39   |
|    add   |          tmp_3_fu_602         |    0    |    10   |
|          |         tmp_13_fu_634         |    0    |    10   |
|          |           j_V_fu_658          |    0    |    39   |
|          |        ImagLoc_x_fu_680       |    0    |    39   |
|          |          tmp5_fu_976          |    0    |    15   |
|          |         sum9_i_fu_986         |    0    |    15   |
|          |         tmp21_fu_1025         |    0    |    15   |
|          |        p_Val2_s_fu_1035       |    0    |    13   |
|          |         tmp22_fu_1094         |    0    |    8    |
|          |        p_Val2_1_fu_1099       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |     exitcond461_i_i_fu_406    |    0    |    18   |
|          |         tmp_2_i_fu_417        |    0    |    18   |
|          |          icmp_fu_438          |    0    |    18   |
|          |        tmp_93_i_fu_444        |    0    |    18   |
|          |       tmp_93_1_i_fu_450       |    0    |    18   |
|          |        tmp_115_i_fu_456       |    0    |    18   |
|          |        tmp_120_i_fu_485       |    0    |    18   |
|   icmp   |        tmp_131_i_fu_518       |    0    |    18   |
|          |       tmp_120_2_i_fu_547      |    0    |    18   |
|          |       tmp_131_2_i_fu_580      |    0    |    18   |
|          |     exitcond460_i_i_fu_653    |    0    |    18   |
|          |          icmp1_fu_674         |    0    |    18   |
|          |         tmp_6_i_fu_700        |    0    |    18   |
|          |         tmp_8_i_fu_733        |    0    |    18   |
|          |       not_i_i_i_fu_1059       |    0    |    9    |
|----------|-------------------------------|---------|---------|
|          |      p_p2_i497_i_i_fu_510     |    0    |    32   |
|          |     p_p2_i497_i_2_i_fu_572    |    0    |    32   |
|          |          tmp_2_fu_594         |    0    |    2    |
|          |         tmp_10_fu_608         |    0    |    2    |
|          |         tmp_12_fu_626         |    0    |    2    |
|          |         tmp_14_fu_640         |    0    |    2    |
|          |       p_p2_i_i_i_fu_725       |    0    |    32   |
|  select  |       p_assign_3_fu_743       |    0    |    32   |
|          |            x_fu_769           |    0    |    32   |
|          |    col_buf_0_val_0_0_fu_830   |    0    |    8    |
|          |    col_buf_0_val_1_0_fu_848   |    0    |    8    |
|          |    col_buf_0_val_2_0_fu_866   |    0    |    8    |
|          |  src_kernel_win_0_va_4_fu_920 |    0    |    8    |
|          |  src_kernel_win_0_va_5_fu_938 |    0    |    8    |
|          |    p_mux_i_i_cast_i_fu_1114   |    0    |    8    |
|          |        p_Val2_3_fu_1127       |    0    |    8    |
|----------|-------------------------------|---------|---------|
|          |      p_assign_7_i_fu_504      |    0    |    39   |
|          |     p_assign_7_2_i_fu_566     |    0    |    39   |
|          |          tmp_s_fu_589         |    0    |    10   |
|          |   row_assign_8_0_t_i_fu_616   |    0    |    10   |
|    sub   |         tmp_11_fu_621         |    0    |    10   |
|          |   row_assign_8_2_t_i_fu_648   |    0    |    10   |
|          |       p_assign_1_fu_719       |    0    |    39   |
|          |       p_assign_2_fu_738       |    0    |    39   |
|          |    col_assign_1_t_i_fu_797    |    0    |    10   |
|          |       sum_V_2_i_fu_1000       |    0    |    14   |
|----------|-------------------------------|---------|---------|
|          |         tmp_15_fu_819         |    0    |    15   |
|          |         tmp_16_fu_837         |    0    |    15   |
|    mux   |         tmp_17_fu_855         |    0    |    15   |
|          |         tmp_19_fu_909         |    0    |    15   |
|          |         tmp_20_fu_927         |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          |        tmp_133_i_fu_372       |    0    |    2    |
|          |     tmp_48_0_not_i_fu_422     |    0    |    2    |
|          |           rev_fu_479          |    0    |    2    |
|    xor   |          rev1_fu_541          |    0    |    2    |
|          |          rev2_fu_694          |    0    |    2    |
|          |       tmp_6_i_not_fu_751      |    0    |    2    |
|          |       tmp_i_i_i_fu_1104       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |    or_cond_i496_i_i_fu_490    |    0    |    2    |
|          |   or_cond_i496_i_2_i_fu_552   |    0    |    2    |
|    and   |      or_cond_i_i_i_fu_705     |    0    |    2    |
|          |        sel_tmp8_fu_763        |    0    |    2    |
|          |       or_cond_i_i_fu_786      |    0    |    2    |
|          |        overflow_fu_1109       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        sel_tmp7_fu_757        |    0    |    2    |
|    or    |        brmerge_i_fu_781       |    0    |    2    |
|          |      tmp_1_i_i_i_fu_1122      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          | p_src_rows_V_read_read_fu_210 |    0    |    0    |
|   read   | p_src_cols_V_read_read_fu_216 |    0    |    0    |
|          |        grp_read_fu_222        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |   StgValue_221_write_fu_228   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          rows_fu_310          |    0    |    0    |
|          |      extLd_cast_i_fu_314      |    0    |    0    |
|          |          cols_fu_318          |    0    |    0    |
|   sext   |     extLd14_cast_i_fu_322     |    0    |    0    |
|          |       tmp_cast_i_fu_332       |    0    |    0    |
|          |      tmp_1_cast_i_fu_342      |    0    |    0    |
|          |      tmp_9_cast_i_fu_386      |    0    |    0    |
|          |      tmp_10_cast_i_fu_396     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_4_fu_346         |    0    |    0    |
|          |          tmp_5_fu_350         |    0    |    0    |
|          |          tmp_6_fu_360         |    0    |    0    |
|   trunc  |          tmp_8_fu_461         |    0    |    0    |
|          |         tmp_24_fu_523         |    0    |    0    |
|          |         tmp_28_fu_585         |    0    |    0    |
|          |         tmp_32_fu_777         |    0    |    0    |
|          |         tmp_35_fu_1018        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |     tmp_132_cast_i1_fu_364    |    0    |    0    |
|bitconcatenate|         tmp_9_i_fu_378        |    0    |    0    |
|          |         p_shl_i_fu_961        |    0    |    0    |
|          |      r_V_2_2_1_i_fu_1006      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_7_fu_428         |    0    |    0    |
|partselect|         tmp_29_fu_664         |    0    |    0    |
|          |         tmp_21_fu_1049        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |          tmp_9_fu_471         |    0    |    0    |
|          |         tmp_18_fu_496         |    0    |    0    |
|          |         tmp_25_fu_533         |    0    |    0    |
| bitselect|         tmp_26_fu_558         |    0    |    0    |
|          |         tmp_30_fu_686         |    0    |    0    |
|          |         tmp_31_fu_711         |    0    |    0    |
|          |       p_Result_s_fu_1041      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        tmp_58_i_fu_791        |    0    |    0    |
|          |    r_V_0_cast_i_cast_fu_957   |    0    |    0    |
|          |      p_shl_cast_i_fu_969      |    0    |    0    |
|          |   r_V_0_2_cast_i_cast_fu_973  |    0    |    0    |
|   zext   |       tmp20_cast_fu_982       |    0    |    0    |
|          |       sum9_cast_i_fu_992      |    0    |    0    |
|          |    tmp_138_2_cast_i_fu_996    |    0    |    0    |
|          |  tmp_138_2_cast_i_ca_fu_1014  |    0    |    0    |
|          |  tmp_138_2_2_cast_i_c_fu_1022 |    0    |    0    |
|          |       tmp21_cast_fu_1031      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|    shl   |         tmp_36_fu_1089        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   1162  |
|----------|-------------------------------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|k_buf_0_val_3|    1   |    0   |    0   |
|k_buf_0_val_4|    1   |    0   |    0   |
|k_buf_0_val_5|    1   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |    3   |    0   |    0   |
+-------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      brmerge_i_reg_1318      |    1   |
|   col_assign_1_t_i_reg_1335  |    2   |
|         cols_reg_1210        |   32   |
|   exitcond460_i_i_reg_1295   |    1   |
|   exitcond461_i_i_reg_1248   |    1   |
|         i_V_reg_1252         |   32   |
|         icmp_reg_1266        |    1   |
|         j_V_reg_1299         |   32   |
|  k_buf_0_val_3_addr_reg_1329 |   11   |
|  k_buf_0_val_4_addr_reg_1342 |   11   |
|  k_buf_0_val_5_addr_reg_1348 |   11   |
|      not_i_i_i_reg_1383      |    1   |
|    or_cond_i_i_i_reg_1304    |    1   |
|     or_cond_i_i_reg_1325     |    1   |
|      p_Result_s_reg_1377     |    1   |
| right_border_buf_0_1_reg_1169|    8   |
| right_border_buf_0_2_reg_1175|    8   |
| right_border_buf_0_3_reg_1181|    8   |
| right_border_buf_0_4_reg_1188|    8   |
| right_border_buf_0_5_reg_1194|    8   |
| right_border_buf_0_s_reg_1162|    8   |
|  row_assign_8_0_t_i_reg_1285 |    2   |
|  row_assign_8_2_t_i_reg_1290 |    2   |
|         rows_reg_1200        |   32   |
|src_kernel_win_0_va_1_reg_1143|    8   |
|src_kernel_win_0_va_2_reg_1149|    8   |
|src_kernel_win_0_va_3_reg_1156|    8   |
|src_kernel_win_0_va_4_reg_1354|    8   |
|src_kernel_win_0_va_5_reg_1361|    8   |
|src_kernel_win_0_va_6_reg_1367|    8   |
| src_kernel_win_0_va_reg_1136 |    8   |
|         t_V_2_reg_299        |   32   |
|          t_V_reg_288         |   32   |
|    tmp_10_cast_i_reg_1238    |   32   |
|      tmp_115_i_reg_1279      |    1   |
|      tmp_133_i_reg_1232      |    2   |
|     tmp_1_cast_i_reg_1221    |   32   |
|        tmp_1_reg_1243        |    2   |
|       tmp_2_i_reg_1257       |    1   |
|        tmp_32_reg_1313       |    2   |
|        tmp_35_reg_1372       |    8   |
|    tmp_48_0_not_i_reg_1261   |    1   |
|      tmp_93_1_i_reg_1275     |    1   |
|       tmp_93_i_reg_1271      |    1   |
|      tmp_cast_i_reg_1216     |   32   |
|         tmp_reg_1226         |    2   |
|          x_reg_1308          |   32   |
+------------------------------+--------+
|             Total            |   492  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_241 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_253 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_253 |  p4  |   2  |  11  |   22   ||    9    |
| grp_access_fu_265 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_265 |  p4  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1162  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   492  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   492  |  1207  |
+-----------+--------+--------+--------+--------+
