
C_AVANCE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5f0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ad4  0800a700  0800a700  0001a700  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b1d4  0800b1d4  0001b1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800b1dc  0800b1dc  0001b1dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b1e4  0800b1e4  0001b1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a00  20000000  0800b1e8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000520  20000a00  0800bbe8  00020a00  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000f20  0800bbe8  00020f20  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020a00  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000f72a  00000000  00000000  00020a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003184  00000000  00000000  00030153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000d40  00000000  00000000  000332d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000c18  00000000  00000000  00034018  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00019259  00000000  00000000  00034c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f123  00000000  00000000  0004de89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00080a56  00000000  00000000  0005cfac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000dda02  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004b10  00000000  00000000  000dda58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a00 	.word	0x20000a00
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a6e8 	.word	0x0800a6e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a04 	.word	0x20000a04
 800014c:	0800a6e8 	.word	0x0800a6e8

08000150 <sleep_asm>:
.text

.global sleep_asm
sleep_asm:
	@no parameters
	LDR R0, =SYSTICK_STCSR	@ Loading Systick control register address
 8000150:	4804      	ldr	r0, [pc, #16]	; (8000164 <sleep_asm+0x14>)
	LDR R1, [R0]						@ Fetching register content
 8000152:	6801      	ldr	r1, [r0, #0]
	BIC R1, R1, #1						@ Disabling SYSTICK
 8000154:	f021 0101 	bic.w	r1, r1, #1
	STR R1, [R0]						@ Storing to peripheral register (effective disable)
 8000158:	6001      	str	r1, [r0, #0]

	WFI						@ Entering SLEEP mode with interrupt wake up
 800015a:	bf30      	wfi

	ORR R1, R1, #1						@ Enabling SYSTICK
 800015c:	f041 0101 	orr.w	r1, r1, #1
	STR R1, [R0]						@ Storing to peripheral register (effective enable)
 8000160:	6001      	str	r1, [r0, #0]
	BX LR
 8000162:	4770      	bx	lr
	LDR R0, =SYSTICK_STCSR	@ Loading Systick control register address
 8000164:	e000e010 	.word	0xe000e010

08000168 <strlen>:
 8000168:	4603      	mov	r3, r0
 800016a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016e:	2a00      	cmp	r2, #0
 8000170:	d1fb      	bne.n	800016a <strlen+0x2>
 8000172:	1a18      	subs	r0, r3, r0
 8000174:	3801      	subs	r0, #1
 8000176:	4770      	bx	lr

08000178 <__aeabi_drsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800017c:	e002      	b.n	8000184 <__adddf3>
 800017e:	bf00      	nop

08000180 <__aeabi_dsub>:
 8000180:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000184 <__adddf3>:
 8000184:	b530      	push	{r4, r5, lr}
 8000186:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800018a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018e:	ea94 0f05 	teq	r4, r5
 8000192:	bf08      	it	eq
 8000194:	ea90 0f02 	teqeq	r0, r2
 8000198:	bf1f      	itttt	ne
 800019a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001aa:	f000 80e2 	beq.w	8000372 <__adddf3+0x1ee>
 80001ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b6:	bfb8      	it	lt
 80001b8:	426d      	neglt	r5, r5
 80001ba:	dd0c      	ble.n	80001d6 <__adddf3+0x52>
 80001bc:	442c      	add	r4, r5
 80001be:	ea80 0202 	eor.w	r2, r0, r2
 80001c2:	ea81 0303 	eor.w	r3, r1, r3
 80001c6:	ea82 0000 	eor.w	r0, r2, r0
 80001ca:	ea83 0101 	eor.w	r1, r3, r1
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	2d36      	cmp	r5, #54	; 0x36
 80001d8:	bf88      	it	hi
 80001da:	bd30      	pophi	{r4, r5, pc}
 80001dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001ec:	d002      	beq.n	80001f4 <__adddf3+0x70>
 80001ee:	4240      	negs	r0, r0
 80001f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000200:	d002      	beq.n	8000208 <__adddf3+0x84>
 8000202:	4252      	negs	r2, r2
 8000204:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000208:	ea94 0f05 	teq	r4, r5
 800020c:	f000 80a7 	beq.w	800035e <__adddf3+0x1da>
 8000210:	f1a4 0401 	sub.w	r4, r4, #1
 8000214:	f1d5 0e20 	rsbs	lr, r5, #32
 8000218:	db0d      	blt.n	8000236 <__adddf3+0xb2>
 800021a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021e:	fa22 f205 	lsr.w	r2, r2, r5
 8000222:	1880      	adds	r0, r0, r2
 8000224:	f141 0100 	adc.w	r1, r1, #0
 8000228:	fa03 f20e 	lsl.w	r2, r3, lr
 800022c:	1880      	adds	r0, r0, r2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	4159      	adcs	r1, r3
 8000234:	e00e      	b.n	8000254 <__adddf3+0xd0>
 8000236:	f1a5 0520 	sub.w	r5, r5, #32
 800023a:	f10e 0e20 	add.w	lr, lr, #32
 800023e:	2a01      	cmp	r2, #1
 8000240:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000244:	bf28      	it	cs
 8000246:	f04c 0c02 	orrcs.w	ip, ip, #2
 800024a:	fa43 f305 	asr.w	r3, r3, r5
 800024e:	18c0      	adds	r0, r0, r3
 8000250:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000254:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000258:	d507      	bpl.n	800026a <__adddf3+0xe6>
 800025a:	f04f 0e00 	mov.w	lr, #0
 800025e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000262:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000266:	eb6e 0101 	sbc.w	r1, lr, r1
 800026a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026e:	d31b      	bcc.n	80002a8 <__adddf3+0x124>
 8000270:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000274:	d30c      	bcc.n	8000290 <__adddf3+0x10c>
 8000276:	0849      	lsrs	r1, r1, #1
 8000278:	ea5f 0030 	movs.w	r0, r0, rrx
 800027c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000280:	f104 0401 	add.w	r4, r4, #1
 8000284:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000288:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800028c:	f080 809a 	bcs.w	80003c4 <__adddf3+0x240>
 8000290:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000294:	bf08      	it	eq
 8000296:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800029a:	f150 0000 	adcs.w	r0, r0, #0
 800029e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002a2:	ea41 0105 	orr.w	r1, r1, r5
 80002a6:	bd30      	pop	{r4, r5, pc}
 80002a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002ac:	4140      	adcs	r0, r0
 80002ae:	eb41 0101 	adc.w	r1, r1, r1
 80002b2:	3c01      	subs	r4, #1
 80002b4:	bf28      	it	cs
 80002b6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ba:	d2e9      	bcs.n	8000290 <__adddf3+0x10c>
 80002bc:	f091 0f00 	teq	r1, #0
 80002c0:	bf04      	itt	eq
 80002c2:	4601      	moveq	r1, r0
 80002c4:	2000      	moveq	r0, #0
 80002c6:	fab1 f381 	clz	r3, r1
 80002ca:	bf08      	it	eq
 80002cc:	3320      	addeq	r3, #32
 80002ce:	f1a3 030b 	sub.w	r3, r3, #11
 80002d2:	f1b3 0220 	subs.w	r2, r3, #32
 80002d6:	da0c      	bge.n	80002f2 <__adddf3+0x16e>
 80002d8:	320c      	adds	r2, #12
 80002da:	dd08      	ble.n	80002ee <__adddf3+0x16a>
 80002dc:	f102 0c14 	add.w	ip, r2, #20
 80002e0:	f1c2 020c 	rsb	r2, r2, #12
 80002e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e8:	fa21 f102 	lsr.w	r1, r1, r2
 80002ec:	e00c      	b.n	8000308 <__adddf3+0x184>
 80002ee:	f102 0214 	add.w	r2, r2, #20
 80002f2:	bfd8      	it	le
 80002f4:	f1c2 0c20 	rsble	ip, r2, #32
 80002f8:	fa01 f102 	lsl.w	r1, r1, r2
 80002fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000300:	bfdc      	itt	le
 8000302:	ea41 010c 	orrle.w	r1, r1, ip
 8000306:	4090      	lslle	r0, r2
 8000308:	1ae4      	subs	r4, r4, r3
 800030a:	bfa2      	ittt	ge
 800030c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000310:	4329      	orrge	r1, r5
 8000312:	bd30      	popge	{r4, r5, pc}
 8000314:	ea6f 0404 	mvn.w	r4, r4
 8000318:	3c1f      	subs	r4, #31
 800031a:	da1c      	bge.n	8000356 <__adddf3+0x1d2>
 800031c:	340c      	adds	r4, #12
 800031e:	dc0e      	bgt.n	800033e <__adddf3+0x1ba>
 8000320:	f104 0414 	add.w	r4, r4, #20
 8000324:	f1c4 0220 	rsb	r2, r4, #32
 8000328:	fa20 f004 	lsr.w	r0, r0, r4
 800032c:	fa01 f302 	lsl.w	r3, r1, r2
 8000330:	ea40 0003 	orr.w	r0, r0, r3
 8000334:	fa21 f304 	lsr.w	r3, r1, r4
 8000338:	ea45 0103 	orr.w	r1, r5, r3
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	f1c4 040c 	rsb	r4, r4, #12
 8000342:	f1c4 0220 	rsb	r2, r4, #32
 8000346:	fa20 f002 	lsr.w	r0, r0, r2
 800034a:	fa01 f304 	lsl.w	r3, r1, r4
 800034e:	ea40 0003 	orr.w	r0, r0, r3
 8000352:	4629      	mov	r1, r5
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	fa21 f004 	lsr.w	r0, r1, r4
 800035a:	4629      	mov	r1, r5
 800035c:	bd30      	pop	{r4, r5, pc}
 800035e:	f094 0f00 	teq	r4, #0
 8000362:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000366:	bf06      	itte	eq
 8000368:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800036c:	3401      	addeq	r4, #1
 800036e:	3d01      	subne	r5, #1
 8000370:	e74e      	b.n	8000210 <__adddf3+0x8c>
 8000372:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000376:	bf18      	it	ne
 8000378:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800037c:	d029      	beq.n	80003d2 <__adddf3+0x24e>
 800037e:	ea94 0f05 	teq	r4, r5
 8000382:	bf08      	it	eq
 8000384:	ea90 0f02 	teqeq	r0, r2
 8000388:	d005      	beq.n	8000396 <__adddf3+0x212>
 800038a:	ea54 0c00 	orrs.w	ip, r4, r0
 800038e:	bf04      	itt	eq
 8000390:	4619      	moveq	r1, r3
 8000392:	4610      	moveq	r0, r2
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	ea91 0f03 	teq	r1, r3
 800039a:	bf1e      	ittt	ne
 800039c:	2100      	movne	r1, #0
 800039e:	2000      	movne	r0, #0
 80003a0:	bd30      	popne	{r4, r5, pc}
 80003a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a6:	d105      	bne.n	80003b4 <__adddf3+0x230>
 80003a8:	0040      	lsls	r0, r0, #1
 80003aa:	4149      	adcs	r1, r1
 80003ac:	bf28      	it	cs
 80003ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003b2:	bd30      	pop	{r4, r5, pc}
 80003b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b8:	bf3c      	itt	cc
 80003ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003be:	bd30      	popcc	{r4, r5, pc}
 80003c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003cc:	f04f 0000 	mov.w	r0, #0
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf1a      	itte	ne
 80003d8:	4619      	movne	r1, r3
 80003da:	4610      	movne	r0, r2
 80003dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003e0:	bf1c      	itt	ne
 80003e2:	460b      	movne	r3, r1
 80003e4:	4602      	movne	r2, r0
 80003e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ea:	bf06      	itte	eq
 80003ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003f0:	ea91 0f03 	teqeq	r1, r3
 80003f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f8:	bd30      	pop	{r4, r5, pc}
 80003fa:	bf00      	nop

080003fc <__aeabi_ui2d>:
 80003fc:	f090 0f00 	teq	r0, #0
 8000400:	bf04      	itt	eq
 8000402:	2100      	moveq	r1, #0
 8000404:	4770      	bxeq	lr
 8000406:	b530      	push	{r4, r5, lr}
 8000408:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800040c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000410:	f04f 0500 	mov.w	r5, #0
 8000414:	f04f 0100 	mov.w	r1, #0
 8000418:	e750      	b.n	80002bc <__adddf3+0x138>
 800041a:	bf00      	nop

0800041c <__aeabi_i2d>:
 800041c:	f090 0f00 	teq	r0, #0
 8000420:	bf04      	itt	eq
 8000422:	2100      	moveq	r1, #0
 8000424:	4770      	bxeq	lr
 8000426:	b530      	push	{r4, r5, lr}
 8000428:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800042c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000430:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000434:	bf48      	it	mi
 8000436:	4240      	negmi	r0, r0
 8000438:	f04f 0100 	mov.w	r1, #0
 800043c:	e73e      	b.n	80002bc <__adddf3+0x138>
 800043e:	bf00      	nop

08000440 <__aeabi_f2d>:
 8000440:	0042      	lsls	r2, r0, #1
 8000442:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000446:	ea4f 0131 	mov.w	r1, r1, rrx
 800044a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044e:	bf1f      	itttt	ne
 8000450:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000454:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000458:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800045c:	4770      	bxne	lr
 800045e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000462:	bf08      	it	eq
 8000464:	4770      	bxeq	lr
 8000466:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800046a:	bf04      	itt	eq
 800046c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000470:	4770      	bxeq	lr
 8000472:	b530      	push	{r4, r5, lr}
 8000474:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000480:	e71c      	b.n	80002bc <__adddf3+0x138>
 8000482:	bf00      	nop

08000484 <__aeabi_ul2d>:
 8000484:	ea50 0201 	orrs.w	r2, r0, r1
 8000488:	bf08      	it	eq
 800048a:	4770      	bxeq	lr
 800048c:	b530      	push	{r4, r5, lr}
 800048e:	f04f 0500 	mov.w	r5, #0
 8000492:	e00a      	b.n	80004aa <__aeabi_l2d+0x16>

08000494 <__aeabi_l2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004a2:	d502      	bpl.n	80004aa <__aeabi_l2d+0x16>
 80004a4:	4240      	negs	r0, r0
 80004a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b6:	f43f aed8 	beq.w	800026a <__adddf3+0xe6>
 80004ba:	f04f 0203 	mov.w	r2, #3
 80004be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c2:	bf18      	it	ne
 80004c4:	3203      	addne	r2, #3
 80004c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ca:	bf18      	it	ne
 80004cc:	3203      	addne	r2, #3
 80004ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004d2:	f1c2 0320 	rsb	r3, r2, #32
 80004d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004da:	fa20 f002 	lsr.w	r0, r0, r2
 80004de:	fa01 fe03 	lsl.w	lr, r1, r3
 80004e2:	ea40 000e 	orr.w	r0, r0, lr
 80004e6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ea:	4414      	add	r4, r2
 80004ec:	e6bd      	b.n	800026a <__adddf3+0xe6>
 80004ee:	bf00      	nop

080004f0 <__aeabi_dmul>:
 80004f0:	b570      	push	{r4, r5, r6, lr}
 80004f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fe:	bf1d      	ittte	ne
 8000500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000504:	ea94 0f0c 	teqne	r4, ip
 8000508:	ea95 0f0c 	teqne	r5, ip
 800050c:	f000 f8de 	bleq	80006cc <__aeabi_dmul+0x1dc>
 8000510:	442c      	add	r4, r5
 8000512:	ea81 0603 	eor.w	r6, r1, r3
 8000516:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800051a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000522:	bf18      	it	ne
 8000524:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000528:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800052c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000530:	d038      	beq.n	80005a4 <__aeabi_dmul+0xb4>
 8000532:	fba0 ce02 	umull	ip, lr, r0, r2
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000542:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000546:	f04f 0600 	mov.w	r6, #0
 800054a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054e:	f09c 0f00 	teq	ip, #0
 8000552:	bf18      	it	ne
 8000554:	f04e 0e01 	orrne.w	lr, lr, #1
 8000558:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800055c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000560:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000564:	d204      	bcs.n	8000570 <__aeabi_dmul+0x80>
 8000566:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800056a:	416d      	adcs	r5, r5
 800056c:	eb46 0606 	adc.w	r6, r6, r6
 8000570:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000574:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000578:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800057c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000580:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000584:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000588:	bf88      	it	hi
 800058a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058e:	d81e      	bhi.n	80005ce <__aeabi_dmul+0xde>
 8000590:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000594:	bf08      	it	eq
 8000596:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800059a:	f150 0000 	adcs.w	r0, r0, #0
 800059e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	pop	{r4, r5, r6, pc}
 80005a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a8:	ea46 0101 	orr.w	r1, r6, r1
 80005ac:	ea40 0002 	orr.w	r0, r0, r2
 80005b0:	ea81 0103 	eor.w	r1, r1, r3
 80005b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b8:	bfc2      	ittt	gt
 80005ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005c2:	bd70      	popgt	{r4, r5, r6, pc}
 80005c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c8:	f04f 0e00 	mov.w	lr, #0
 80005cc:	3c01      	subs	r4, #1
 80005ce:	f300 80ab 	bgt.w	8000728 <__aeabi_dmul+0x238>
 80005d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d6:	bfde      	ittt	le
 80005d8:	2000      	movle	r0, #0
 80005da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005de:	bd70      	pople	{r4, r5, r6, pc}
 80005e0:	f1c4 0400 	rsb	r4, r4, #0
 80005e4:	3c20      	subs	r4, #32
 80005e6:	da35      	bge.n	8000654 <__aeabi_dmul+0x164>
 80005e8:	340c      	adds	r4, #12
 80005ea:	dc1b      	bgt.n	8000624 <__aeabi_dmul+0x134>
 80005ec:	f104 0414 	add.w	r4, r4, #20
 80005f0:	f1c4 0520 	rsb	r5, r4, #32
 80005f4:	fa00 f305 	lsl.w	r3, r0, r5
 80005f8:	fa20 f004 	lsr.w	r0, r0, r4
 80005fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000600:	ea40 0002 	orr.w	r0, r0, r2
 8000604:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000608:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800060c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000610:	fa21 f604 	lsr.w	r6, r1, r4
 8000614:	eb42 0106 	adc.w	r1, r2, r6
 8000618:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800061c:	bf08      	it	eq
 800061e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000622:	bd70      	pop	{r4, r5, r6, pc}
 8000624:	f1c4 040c 	rsb	r4, r4, #12
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f304 	lsl.w	r3, r0, r4
 8000630:	fa20 f005 	lsr.w	r0, r0, r5
 8000634:	fa01 f204 	lsl.w	r2, r1, r4
 8000638:	ea40 0002 	orr.w	r0, r0, r2
 800063c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000640:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000644:	f141 0100 	adc.w	r1, r1, #0
 8000648:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800064c:	bf08      	it	eq
 800064e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000652:	bd70      	pop	{r4, r5, r6, pc}
 8000654:	f1c4 0520 	rsb	r5, r4, #32
 8000658:	fa00 f205 	lsl.w	r2, r0, r5
 800065c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000660:	fa20 f304 	lsr.w	r3, r0, r4
 8000664:	fa01 f205 	lsl.w	r2, r1, r5
 8000668:	ea43 0302 	orr.w	r3, r3, r2
 800066c:	fa21 f004 	lsr.w	r0, r1, r4
 8000670:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000674:	fa21 f204 	lsr.w	r2, r1, r4
 8000678:	ea20 0002 	bic.w	r0, r0, r2
 800067c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000680:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000684:	bf08      	it	eq
 8000686:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800068a:	bd70      	pop	{r4, r5, r6, pc}
 800068c:	f094 0f00 	teq	r4, #0
 8000690:	d10f      	bne.n	80006b2 <__aeabi_dmul+0x1c2>
 8000692:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000696:	0040      	lsls	r0, r0, #1
 8000698:	eb41 0101 	adc.w	r1, r1, r1
 800069c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3c01      	subeq	r4, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1a6>
 80006a6:	ea41 0106 	orr.w	r1, r1, r6
 80006aa:	f095 0f00 	teq	r5, #0
 80006ae:	bf18      	it	ne
 80006b0:	4770      	bxne	lr
 80006b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b6:	0052      	lsls	r2, r2, #1
 80006b8:	eb43 0303 	adc.w	r3, r3, r3
 80006bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006c0:	bf08      	it	eq
 80006c2:	3d01      	subeq	r5, #1
 80006c4:	d0f7      	beq.n	80006b6 <__aeabi_dmul+0x1c6>
 80006c6:	ea43 0306 	orr.w	r3, r3, r6
 80006ca:	4770      	bx	lr
 80006cc:	ea94 0f0c 	teq	r4, ip
 80006d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d4:	bf18      	it	ne
 80006d6:	ea95 0f0c 	teqne	r5, ip
 80006da:	d00c      	beq.n	80006f6 <__aeabi_dmul+0x206>
 80006dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e0:	bf18      	it	ne
 80006e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e6:	d1d1      	bne.n	800068c <__aeabi_dmul+0x19c>
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f0:	f04f 0000 	mov.w	r0, #0
 80006f4:	bd70      	pop	{r4, r5, r6, pc}
 80006f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006fa:	bf06      	itte	eq
 80006fc:	4610      	moveq	r0, r2
 80006fe:	4619      	moveq	r1, r3
 8000700:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000704:	d019      	beq.n	800073a <__aeabi_dmul+0x24a>
 8000706:	ea94 0f0c 	teq	r4, ip
 800070a:	d102      	bne.n	8000712 <__aeabi_dmul+0x222>
 800070c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000710:	d113      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000712:	ea95 0f0c 	teq	r5, ip
 8000716:	d105      	bne.n	8000724 <__aeabi_dmul+0x234>
 8000718:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800071c:	bf1c      	itt	ne
 800071e:	4610      	movne	r0, r2
 8000720:	4619      	movne	r1, r3
 8000722:	d10a      	bne.n	800073a <__aeabi_dmul+0x24a>
 8000724:	ea81 0103 	eor.w	r1, r1, r3
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000730:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000734:	f04f 0000 	mov.w	r0, #0
 8000738:	bd70      	pop	{r4, r5, r6, pc}
 800073a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000742:	bd70      	pop	{r4, r5, r6, pc}

08000744 <__aeabi_ddiv>:
 8000744:	b570      	push	{r4, r5, r6, lr}
 8000746:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800074a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000752:	bf1d      	ittte	ne
 8000754:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000758:	ea94 0f0c 	teqne	r4, ip
 800075c:	ea95 0f0c 	teqne	r5, ip
 8000760:	f000 f8a7 	bleq	80008b2 <__aeabi_ddiv+0x16e>
 8000764:	eba4 0405 	sub.w	r4, r4, r5
 8000768:	ea81 0e03 	eor.w	lr, r1, r3
 800076c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000770:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000774:	f000 8088 	beq.w	8000888 <__aeabi_ddiv+0x144>
 8000778:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800077c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000780:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000784:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000788:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800078c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000790:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000794:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000798:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800079c:	429d      	cmp	r5, r3
 800079e:	bf08      	it	eq
 80007a0:	4296      	cmpeq	r6, r2
 80007a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007aa:	d202      	bcs.n	80007b2 <__aeabi_ddiv+0x6e>
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	1ab6      	subs	r6, r6, r2
 80007b4:	eb65 0503 	sbc.w	r5, r5, r3
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000820:	ea55 0e06 	orrs.w	lr, r5, r6
 8000824:	d018      	beq.n	8000858 <__aeabi_ddiv+0x114>
 8000826:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800082a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000832:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000836:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800083a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000842:	d1c0      	bne.n	80007c6 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000848:	d10b      	bne.n	8000862 <__aeabi_ddiv+0x11e>
 800084a:	ea41 0100 	orr.w	r1, r1, r0
 800084e:	f04f 0000 	mov.w	r0, #0
 8000852:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000856:	e7b6      	b.n	80007c6 <__aeabi_ddiv+0x82>
 8000858:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800085c:	bf04      	itt	eq
 800085e:	4301      	orreq	r1, r0
 8000860:	2000      	moveq	r0, #0
 8000862:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000866:	bf88      	it	hi
 8000868:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800086c:	f63f aeaf 	bhi.w	80005ce <__aeabi_dmul+0xde>
 8000870:	ebb5 0c03 	subs.w	ip, r5, r3
 8000874:	bf04      	itt	eq
 8000876:	ebb6 0c02 	subseq.w	ip, r6, r2
 800087a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087e:	f150 0000 	adcs.w	r0, r0, #0
 8000882:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800088c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000890:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000894:	bfc2      	ittt	gt
 8000896:	ebd4 050c 	rsbsgt	r5, r4, ip
 800089a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089e:	bd70      	popgt	{r4, r5, r6, pc}
 80008a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a4:	f04f 0e00 	mov.w	lr, #0
 80008a8:	3c01      	subs	r4, #1
 80008aa:	e690      	b.n	80005ce <__aeabi_dmul+0xde>
 80008ac:	ea45 0e06 	orr.w	lr, r5, r6
 80008b0:	e68d      	b.n	80005ce <__aeabi_dmul+0xde>
 80008b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b6:	ea94 0f0c 	teq	r4, ip
 80008ba:	bf08      	it	eq
 80008bc:	ea95 0f0c 	teqeq	r5, ip
 80008c0:	f43f af3b 	beq.w	800073a <__aeabi_dmul+0x24a>
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	d10a      	bne.n	80008e0 <__aeabi_ddiv+0x19c>
 80008ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ce:	f47f af34 	bne.w	800073a <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	f47f af25 	bne.w	8000724 <__aeabi_dmul+0x234>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e72c      	b.n	800073a <__aeabi_dmul+0x24a>
 80008e0:	ea95 0f0c 	teq	r5, ip
 80008e4:	d106      	bne.n	80008f4 <__aeabi_ddiv+0x1b0>
 80008e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ea:	f43f aefd 	beq.w	80006e8 <__aeabi_dmul+0x1f8>
 80008ee:	4610      	mov	r0, r2
 80008f0:	4619      	mov	r1, r3
 80008f2:	e722      	b.n	800073a <__aeabi_dmul+0x24a>
 80008f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f8:	bf18      	it	ne
 80008fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fe:	f47f aec5 	bne.w	800068c <__aeabi_dmul+0x19c>
 8000902:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000906:	f47f af0d 	bne.w	8000724 <__aeabi_dmul+0x234>
 800090a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090e:	f47f aeeb 	bne.w	80006e8 <__aeabi_dmul+0x1f8>
 8000912:	e712      	b.n	800073a <__aeabi_dmul+0x24a>

08000914 <__gedf2>:
 8000914:	f04f 3cff 	mov.w	ip, #4294967295
 8000918:	e006      	b.n	8000928 <__cmpdf2+0x4>
 800091a:	bf00      	nop

0800091c <__ledf2>:
 800091c:	f04f 0c01 	mov.w	ip, #1
 8000920:	e002      	b.n	8000928 <__cmpdf2+0x4>
 8000922:	bf00      	nop

08000924 <__cmpdf2>:
 8000924:	f04f 0c01 	mov.w	ip, #1
 8000928:	f84d cd04 	str.w	ip, [sp, #-4]!
 800092c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000930:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000934:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000938:	bf18      	it	ne
 800093a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093e:	d01b      	beq.n	8000978 <__cmpdf2+0x54>
 8000940:	b001      	add	sp, #4
 8000942:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000946:	bf0c      	ite	eq
 8000948:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800094c:	ea91 0f03 	teqne	r1, r3
 8000950:	bf02      	ittt	eq
 8000952:	ea90 0f02 	teqeq	r0, r2
 8000956:	2000      	moveq	r0, #0
 8000958:	4770      	bxeq	lr
 800095a:	f110 0f00 	cmn.w	r0, #0
 800095e:	ea91 0f03 	teq	r1, r3
 8000962:	bf58      	it	pl
 8000964:	4299      	cmppl	r1, r3
 8000966:	bf08      	it	eq
 8000968:	4290      	cmpeq	r0, r2
 800096a:	bf2c      	ite	cs
 800096c:	17d8      	asrcs	r0, r3, #31
 800096e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000972:	f040 0001 	orr.w	r0, r0, #1
 8000976:	4770      	bx	lr
 8000978:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800097c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000980:	d102      	bne.n	8000988 <__cmpdf2+0x64>
 8000982:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000986:	d107      	bne.n	8000998 <__cmpdf2+0x74>
 8000988:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800098c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000990:	d1d6      	bne.n	8000940 <__cmpdf2+0x1c>
 8000992:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000996:	d0d3      	beq.n	8000940 <__cmpdf2+0x1c>
 8000998:	f85d 0b04 	ldr.w	r0, [sp], #4
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop

080009a0 <__aeabi_cdrcmple>:
 80009a0:	4684      	mov	ip, r0
 80009a2:	4610      	mov	r0, r2
 80009a4:	4662      	mov	r2, ip
 80009a6:	468c      	mov	ip, r1
 80009a8:	4619      	mov	r1, r3
 80009aa:	4663      	mov	r3, ip
 80009ac:	e000      	b.n	80009b0 <__aeabi_cdcmpeq>
 80009ae:	bf00      	nop

080009b0 <__aeabi_cdcmpeq>:
 80009b0:	b501      	push	{r0, lr}
 80009b2:	f7ff ffb7 	bl	8000924 <__cmpdf2>
 80009b6:	2800      	cmp	r0, #0
 80009b8:	bf48      	it	mi
 80009ba:	f110 0f00 	cmnmi.w	r0, #0
 80009be:	bd01      	pop	{r0, pc}

080009c0 <__aeabi_dcmpeq>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff fff4 	bl	80009b0 <__aeabi_cdcmpeq>
 80009c8:	bf0c      	ite	eq
 80009ca:	2001      	moveq	r0, #1
 80009cc:	2000      	movne	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmplt>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffea 	bl	80009b0 <__aeabi_cdcmpeq>
 80009dc:	bf34      	ite	cc
 80009de:	2001      	movcc	r0, #1
 80009e0:	2000      	movcs	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmple>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffe0 	bl	80009b0 <__aeabi_cdcmpeq>
 80009f0:	bf94      	ite	ls
 80009f2:	2001      	movls	r0, #1
 80009f4:	2000      	movhi	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpge>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffce 	bl	80009a0 <__aeabi_cdrcmple>
 8000a04:	bf94      	ite	ls
 8000a06:	2001      	movls	r0, #1
 8000a08:	2000      	movhi	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dcmpgt>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff ffc4 	bl	80009a0 <__aeabi_cdrcmple>
 8000a18:	bf34      	ite	cc
 8000a1a:	2001      	movcc	r0, #1
 8000a1c:	2000      	movcs	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmpun>:
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	d102      	bne.n	8000a34 <__aeabi_dcmpun+0x10>
 8000a2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a32:	d10a      	bne.n	8000a4a <__aeabi_dcmpun+0x26>
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	d102      	bne.n	8000a44 <__aeabi_dcmpun+0x20>
 8000a3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a42:	d102      	bne.n	8000a4a <__aeabi_dcmpun+0x26>
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	f04f 0001 	mov.w	r0, #1
 8000a4e:	4770      	bx	lr

08000a50 <__aeabi_d2iz>:
 8000a50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a58:	d215      	bcs.n	8000a86 <__aeabi_d2iz+0x36>
 8000a5a:	d511      	bpl.n	8000a80 <__aeabi_d2iz+0x30>
 8000a5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a64:	d912      	bls.n	8000a8c <__aeabi_d2iz+0x3c>
 8000a66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a76:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7a:	bf18      	it	ne
 8000a7c:	4240      	negne	r0, r0
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8a:	d105      	bne.n	8000a98 <__aeabi_d2iz+0x48>
 8000a8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a90:	bf08      	it	eq
 8000a92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_uldivmod>:
 8000aa0:	b953      	cbnz	r3, 8000ab8 <__aeabi_uldivmod+0x18>
 8000aa2:	b94a      	cbnz	r2, 8000ab8 <__aeabi_uldivmod+0x18>
 8000aa4:	2900      	cmp	r1, #0
 8000aa6:	bf08      	it	eq
 8000aa8:	2800      	cmpeq	r0, #0
 8000aaa:	bf1c      	itt	ne
 8000aac:	f04f 31ff 	movne.w	r1, #4294967295
 8000ab0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab4:	f000 b96e 	b.w	8000d94 <__aeabi_idiv0>
 8000ab8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000abc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ac0:	f000 f806 	bl	8000ad0 <__udivmoddi4>
 8000ac4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000acc:	b004      	add	sp, #16
 8000ace:	4770      	bx	lr

08000ad0 <__udivmoddi4>:
 8000ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad4:	9e08      	ldr	r6, [sp, #32]
 8000ad6:	460d      	mov	r5, r1
 8000ad8:	4604      	mov	r4, r0
 8000ada:	468e      	mov	lr, r1
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	f040 8083 	bne.w	8000be8 <__udivmoddi4+0x118>
 8000ae2:	428a      	cmp	r2, r1
 8000ae4:	4617      	mov	r7, r2
 8000ae6:	d947      	bls.n	8000b78 <__udivmoddi4+0xa8>
 8000ae8:	fab2 f382 	clz	r3, r2
 8000aec:	b14b      	cbz	r3, 8000b02 <__udivmoddi4+0x32>
 8000aee:	f1c3 0120 	rsb	r1, r3, #32
 8000af2:	fa05 fe03 	lsl.w	lr, r5, r3
 8000af6:	fa20 f101 	lsr.w	r1, r0, r1
 8000afa:	409f      	lsls	r7, r3
 8000afc:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b00:	409c      	lsls	r4, r3
 8000b02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b06:	fbbe fcf8 	udiv	ip, lr, r8
 8000b0a:	fa1f f987 	uxth.w	r9, r7
 8000b0e:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b12:	fb0c f009 	mul.w	r0, ip, r9
 8000b16:	0c21      	lsrs	r1, r4, #16
 8000b18:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000b1c:	4290      	cmp	r0, r2
 8000b1e:	d90a      	bls.n	8000b36 <__udivmoddi4+0x66>
 8000b20:	18ba      	adds	r2, r7, r2
 8000b22:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000b26:	f080 8118 	bcs.w	8000d5a <__udivmoddi4+0x28a>
 8000b2a:	4290      	cmp	r0, r2
 8000b2c:	f240 8115 	bls.w	8000d5a <__udivmoddi4+0x28a>
 8000b30:	f1ac 0c02 	sub.w	ip, ip, #2
 8000b34:	443a      	add	r2, r7
 8000b36:	1a12      	subs	r2, r2, r0
 8000b38:	fbb2 f0f8 	udiv	r0, r2, r8
 8000b3c:	fb08 2210 	mls	r2, r8, r0, r2
 8000b40:	fb00 f109 	mul.w	r1, r0, r9
 8000b44:	b2a4      	uxth	r4, r4
 8000b46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b4a:	42a1      	cmp	r1, r4
 8000b4c:	d909      	bls.n	8000b62 <__udivmoddi4+0x92>
 8000b4e:	193c      	adds	r4, r7, r4
 8000b50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b54:	f080 8103 	bcs.w	8000d5e <__udivmoddi4+0x28e>
 8000b58:	42a1      	cmp	r1, r4
 8000b5a:	f240 8100 	bls.w	8000d5e <__udivmoddi4+0x28e>
 8000b5e:	3802      	subs	r0, #2
 8000b60:	443c      	add	r4, r7
 8000b62:	1a64      	subs	r4, r4, r1
 8000b64:	2100      	movs	r1, #0
 8000b66:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b6a:	b11e      	cbz	r6, 8000b74 <__udivmoddi4+0xa4>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	40dc      	lsrs	r4, r3
 8000b70:	e9c6 4200 	strd	r4, r2, [r6]
 8000b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b78:	b902      	cbnz	r2, 8000b7c <__udivmoddi4+0xac>
 8000b7a:	deff      	udf	#255	; 0xff
 8000b7c:	fab2 f382 	clz	r3, r2
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d14f      	bne.n	8000c24 <__udivmoddi4+0x154>
 8000b84:	1a8d      	subs	r5, r1, r2
 8000b86:	2101      	movs	r1, #1
 8000b88:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000b8c:	fa1f f882 	uxth.w	r8, r2
 8000b90:	fbb5 fcfe 	udiv	ip, r5, lr
 8000b94:	fb0e 551c 	mls	r5, lr, ip, r5
 8000b98:	fb08 f00c 	mul.w	r0, r8, ip
 8000b9c:	0c22      	lsrs	r2, r4, #16
 8000b9e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000ba2:	42a8      	cmp	r0, r5
 8000ba4:	d907      	bls.n	8000bb6 <__udivmoddi4+0xe6>
 8000ba6:	197d      	adds	r5, r7, r5
 8000ba8:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000bac:	d202      	bcs.n	8000bb4 <__udivmoddi4+0xe4>
 8000bae:	42a8      	cmp	r0, r5
 8000bb0:	f200 80e9 	bhi.w	8000d86 <__udivmoddi4+0x2b6>
 8000bb4:	4694      	mov	ip, r2
 8000bb6:	1a2d      	subs	r5, r5, r0
 8000bb8:	fbb5 f0fe 	udiv	r0, r5, lr
 8000bbc:	fb0e 5510 	mls	r5, lr, r0, r5
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	b2a4      	uxth	r4, r4
 8000bc6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bca:	45a0      	cmp	r8, r4
 8000bcc:	d907      	bls.n	8000bde <__udivmoddi4+0x10e>
 8000bce:	193c      	adds	r4, r7, r4
 8000bd0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bd4:	d202      	bcs.n	8000bdc <__udivmoddi4+0x10c>
 8000bd6:	45a0      	cmp	r8, r4
 8000bd8:	f200 80d9 	bhi.w	8000d8e <__udivmoddi4+0x2be>
 8000bdc:	4610      	mov	r0, r2
 8000bde:	eba4 0408 	sub.w	r4, r4, r8
 8000be2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be6:	e7c0      	b.n	8000b6a <__udivmoddi4+0x9a>
 8000be8:	428b      	cmp	r3, r1
 8000bea:	d908      	bls.n	8000bfe <__udivmoddi4+0x12e>
 8000bec:	2e00      	cmp	r6, #0
 8000bee:	f000 80b1 	beq.w	8000d54 <__udivmoddi4+0x284>
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	e9c6 0500 	strd	r0, r5, [r6]
 8000bf8:	4608      	mov	r0, r1
 8000bfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bfe:	fab3 f183 	clz	r1, r3
 8000c02:	2900      	cmp	r1, #0
 8000c04:	d14b      	bne.n	8000c9e <__udivmoddi4+0x1ce>
 8000c06:	42ab      	cmp	r3, r5
 8000c08:	d302      	bcc.n	8000c10 <__udivmoddi4+0x140>
 8000c0a:	4282      	cmp	r2, r0
 8000c0c:	f200 80b9 	bhi.w	8000d82 <__udivmoddi4+0x2b2>
 8000c10:	1a84      	subs	r4, r0, r2
 8000c12:	eb65 0303 	sbc.w	r3, r5, r3
 8000c16:	2001      	movs	r0, #1
 8000c18:	469e      	mov	lr, r3
 8000c1a:	2e00      	cmp	r6, #0
 8000c1c:	d0aa      	beq.n	8000b74 <__udivmoddi4+0xa4>
 8000c1e:	e9c6 4e00 	strd	r4, lr, [r6]
 8000c22:	e7a7      	b.n	8000b74 <__udivmoddi4+0xa4>
 8000c24:	409f      	lsls	r7, r3
 8000c26:	f1c3 0220 	rsb	r2, r3, #32
 8000c2a:	40d1      	lsrs	r1, r2
 8000c2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c30:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c34:	fa1f f887 	uxth.w	r8, r7
 8000c38:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c3c:	fa24 f202 	lsr.w	r2, r4, r2
 8000c40:	409d      	lsls	r5, r3
 8000c42:	fb00 fc08 	mul.w	ip, r0, r8
 8000c46:	432a      	orrs	r2, r5
 8000c48:	0c15      	lsrs	r5, r2, #16
 8000c4a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000c4e:	45ac      	cmp	ip, r5
 8000c50:	fa04 f403 	lsl.w	r4, r4, r3
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x19a>
 8000c56:	197d      	adds	r5, r7, r5
 8000c58:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5c:	f080 808f 	bcs.w	8000d7e <__udivmoddi4+0x2ae>
 8000c60:	45ac      	cmp	ip, r5
 8000c62:	f240 808c 	bls.w	8000d7e <__udivmoddi4+0x2ae>
 8000c66:	3802      	subs	r0, #2
 8000c68:	443d      	add	r5, r7
 8000c6a:	eba5 050c 	sub.w	r5, r5, ip
 8000c6e:	fbb5 f1fe 	udiv	r1, r5, lr
 8000c72:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000c76:	fb01 f908 	mul.w	r9, r1, r8
 8000c7a:	b295      	uxth	r5, r2
 8000c7c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c80:	45a9      	cmp	r9, r5
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x1c4>
 8000c84:	197d      	adds	r5, r7, r5
 8000c86:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c8a:	d274      	bcs.n	8000d76 <__udivmoddi4+0x2a6>
 8000c8c:	45a9      	cmp	r9, r5
 8000c8e:	d972      	bls.n	8000d76 <__udivmoddi4+0x2a6>
 8000c90:	3902      	subs	r1, #2
 8000c92:	443d      	add	r5, r7
 8000c94:	eba5 0509 	sub.w	r5, r5, r9
 8000c98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c9c:	e778      	b.n	8000b90 <__udivmoddi4+0xc0>
 8000c9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ca2:	408b      	lsls	r3, r1
 8000ca4:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ca8:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cac:	fa25 f407 	lsr.w	r4, r5, r7
 8000cb0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cb4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cb8:	fa1f f88c 	uxth.w	r8, ip
 8000cbc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000cc0:	fa20 f307 	lsr.w	r3, r0, r7
 8000cc4:	fb09 fa08 	mul.w	sl, r9, r8
 8000cc8:	408d      	lsls	r5, r1
 8000cca:	431d      	orrs	r5, r3
 8000ccc:	0c2b      	lsrs	r3, r5, #16
 8000cce:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd2:	45a2      	cmp	sl, r4
 8000cd4:	fa02 f201 	lsl.w	r2, r2, r1
 8000cd8:	fa00 f301 	lsl.w	r3, r0, r1
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x222>
 8000cde:	eb1c 0404 	adds.w	r4, ip, r4
 8000ce2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce6:	d248      	bcs.n	8000d7a <__udivmoddi4+0x2aa>
 8000ce8:	45a2      	cmp	sl, r4
 8000cea:	d946      	bls.n	8000d7a <__udivmoddi4+0x2aa>
 8000cec:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf0:	4464      	add	r4, ip
 8000cf2:	eba4 040a 	sub.w	r4, r4, sl
 8000cf6:	fbb4 f0fe 	udiv	r0, r4, lr
 8000cfa:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cfe:	fb00 fa08 	mul.w	sl, r0, r8
 8000d02:	b2ad      	uxth	r5, r5
 8000d04:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d08:	45a2      	cmp	sl, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x24e>
 8000d0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d10:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d14:	d22d      	bcs.n	8000d72 <__udivmoddi4+0x2a2>
 8000d16:	45a2      	cmp	sl, r4
 8000d18:	d92b      	bls.n	8000d72 <__udivmoddi4+0x2a2>
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	4464      	add	r4, ip
 8000d1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d22:	fba0 8902 	umull	r8, r9, r0, r2
 8000d26:	eba4 040a 	sub.w	r4, r4, sl
 8000d2a:	454c      	cmp	r4, r9
 8000d2c:	46c6      	mov	lr, r8
 8000d2e:	464d      	mov	r5, r9
 8000d30:	d319      	bcc.n	8000d66 <__udivmoddi4+0x296>
 8000d32:	d016      	beq.n	8000d62 <__udivmoddi4+0x292>
 8000d34:	b15e      	cbz	r6, 8000d4e <__udivmoddi4+0x27e>
 8000d36:	ebb3 020e 	subs.w	r2, r3, lr
 8000d3a:	eb64 0405 	sbc.w	r4, r4, r5
 8000d3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000d42:	fa22 f301 	lsr.w	r3, r2, r1
 8000d46:	431f      	orrs	r7, r3
 8000d48:	40cc      	lsrs	r4, r1
 8000d4a:	e9c6 7400 	strd	r7, r4, [r6]
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	4631      	mov	r1, r6
 8000d56:	4630      	mov	r0, r6
 8000d58:	e70c      	b.n	8000b74 <__udivmoddi4+0xa4>
 8000d5a:	468c      	mov	ip, r1
 8000d5c:	e6eb      	b.n	8000b36 <__udivmoddi4+0x66>
 8000d5e:	4610      	mov	r0, r2
 8000d60:	e6ff      	b.n	8000b62 <__udivmoddi4+0x92>
 8000d62:	4543      	cmp	r3, r8
 8000d64:	d2e6      	bcs.n	8000d34 <__udivmoddi4+0x264>
 8000d66:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d6a:	eb69 050c 	sbc.w	r5, r9, ip
 8000d6e:	3801      	subs	r0, #1
 8000d70:	e7e0      	b.n	8000d34 <__udivmoddi4+0x264>
 8000d72:	4628      	mov	r0, r5
 8000d74:	e7d3      	b.n	8000d1e <__udivmoddi4+0x24e>
 8000d76:	4611      	mov	r1, r2
 8000d78:	e78c      	b.n	8000c94 <__udivmoddi4+0x1c4>
 8000d7a:	4681      	mov	r9, r0
 8000d7c:	e7b9      	b.n	8000cf2 <__udivmoddi4+0x222>
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e773      	b.n	8000c6a <__udivmoddi4+0x19a>
 8000d82:	4608      	mov	r0, r1
 8000d84:	e749      	b.n	8000c1a <__udivmoddi4+0x14a>
 8000d86:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	e713      	b.n	8000bb6 <__udivmoddi4+0xe6>
 8000d8e:	3802      	subs	r0, #2
 8000d90:	443c      	add	r4, r7
 8000d92:	e724      	b.n	8000bde <__udivmoddi4+0x10e>

08000d94 <__aeabi_idiv0>:
 8000d94:	4770      	bx	lr
 8000d96:	bf00      	nop

08000d98 <Tag_Nop>:
												&temp};


// PRIVATE FUNCTIONS DEFINITIONS -----------------------------------------------

void Tag_Nop(void){} // Do Nothing
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <printSerial>:
void printSerial(Tag *this){
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b082      	sub	sp, #8
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	printf("Serial Number: %d", (int)this->serialNumber);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	4619      	mov	r1, r3
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <printSerial+0x28>)
 8000db4:	f003 fd6a 	bl	800488c <printf>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,1);
 8000db8:	2201      	movs	r2, #1
 8000dba:	2120      	movs	r1, #32
 8000dbc:	4804      	ldr	r0, [pc, #16]	; (8000dd0 <printSerial+0x2c>)
 8000dbe:	f002 fa4b 	bl	8003258 <HAL_GPIO_WritePin>
}
 8000dc2:	bf00      	nop
 8000dc4:	3708      	adds	r7, #8
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	0800a700 	.word	0x0800a700
 8000dd0:	40010800 	.word	0x40010800

08000dd4 <setSerial>:

void setSerial(Tag *this){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
	printf("New serial number: %d",(int)this->serialNumber);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	68db      	ldr	r3, [r3, #12]
 8000de0:	4619      	mov	r1, r3
 8000de2:	4806      	ldr	r0, [pc, #24]	; (8000dfc <setSerial+0x28>)
 8000de4:	f003 fd52 	bl	800488c <printf>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,1);
 8000de8:	2201      	movs	r2, #1
 8000dea:	2120      	movs	r1, #32
 8000dec:	4804      	ldr	r0, [pc, #16]	; (8000e00 <setSerial+0x2c>)
 8000dee:	f002 fa33 	bl	8003258 <HAL_GPIO_WritePin>
}
 8000df2:	bf00      	nop
 8000df4:	3708      	adds	r7, #8
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	0800a714 	.word	0x0800a714
 8000e00:	40010800 	.word	0x40010800

08000e04 <sleep>:

void sleep(Tag *this){
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
	/*HAL_SuspendTick();
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
	HAL_ResumeTick();*/
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,0);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	2120      	movs	r1, #32
 8000e10:	4804      	ldr	r0, [pc, #16]	; (8000e24 <sleep+0x20>)
 8000e12:	f002 fa21 	bl	8003258 <HAL_GPIO_WritePin>
	sleep_asm();
 8000e16:	f7ff f99b 	bl	8000150 <sleep_asm>

}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40010800 	.word	0x40010800

08000e28 <storeMem>:

void storeMem(Tag *this){
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	printf("Store Serial %d at %d",(int)this->serialNumber,(int)this->flash_address);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	68db      	ldr	r3, [r3, #12]
 8000e34:	4619      	mov	r1, r3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4809      	ldr	r0, [pc, #36]	; (8000e64 <storeMem+0x3c>)
 8000e3e:	f003 fd25 	bl	800488c <printf>
	FLASH_set_word(this->flash_address, this->serialNumber);
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4610      	mov	r0, r2
 8000e4e:	f000 fa81 	bl	8001354 <FLASH_set_word>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,1);
 8000e52:	2201      	movs	r2, #1
 8000e54:	2120      	movs	r1, #32
 8000e56:	4804      	ldr	r0, [pc, #16]	; (8000e68 <storeMem+0x40>)
 8000e58:	f002 f9fe 	bl	8003258 <HAL_GPIO_WritePin>
}
 8000e5c:	bf00      	nop
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	0800a72c 	.word	0x0800a72c
 8000e68:	40010800 	.word	0x40010800

08000e6c <loadMem>:

void loadMem(Tag *this){
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
	printf("Load Serial Number at %d",(int) this->flash_address);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4619      	mov	r1, r3
 8000e7a:	480a      	ldr	r0, [pc, #40]	; (8000ea4 <loadMem+0x38>)
 8000e7c:	f003 fd06 	bl	800488c <printf>
	this->serialNumber = FLASH_read_word(this->flash_address);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	4618      	mov	r0, r3
 8000e86:	f000 fa8d 	bl	80013a4 <FLASH_read_word>
 8000e8a:	4602      	mov	r2, r0
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,1);
 8000e90:	2201      	movs	r2, #1
 8000e92:	2120      	movs	r1, #32
 8000e94:	4804      	ldr	r0, [pc, #16]	; (8000ea8 <loadMem+0x3c>)
 8000e96:	f002 f9df 	bl	8003258 <HAL_GPIO_WritePin>
}
 8000e9a:	bf00      	nop
 8000e9c:	3708      	adds	r7, #8
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	0800a744 	.word	0x0800a744
 8000ea8:	40010800 	.word	0x40010800

08000eac <stop>:

void stop(Tag *this){
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	printf("Goodbye !");
 8000eb4:	4805      	ldr	r0, [pc, #20]	; (8000ecc <stop+0x20>)
 8000eb6:	f003 fce9 	bl	800488c <printf>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5,0);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2120      	movs	r1, #32
 8000ebe:	4804      	ldr	r0, [pc, #16]	; (8000ed0 <stop+0x24>)
 8000ec0:	f002 f9ca 	bl	8003258 <HAL_GPIO_WritePin>
}
 8000ec4:	bf00      	nop
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	0800a760 	.word	0x0800a760
 8000ed0:	40010800 	.word	0x40010800

08000ed4 <temp>:

void temp(Tag *this){
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b084      	sub	sp, #16
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
	uint32_t r = rand() % 20;
 8000edc:	f003 fce8 	bl	80048b0 <rand>
 8000ee0:	4601      	mov	r1, r0
 8000ee2:	4b0a      	ldr	r3, [pc, #40]	; (8000f0c <temp+0x38>)
 8000ee4:	fb83 2301 	smull	r2, r3, r3, r1
 8000ee8:	10da      	asrs	r2, r3, #3
 8000eea:	17cb      	asrs	r3, r1, #31
 8000eec:	1ad2      	subs	r2, r2, r3
 8000eee:	4613      	mov	r3, r2
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	4413      	add	r3, r2
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	1aca      	subs	r2, r1, r3
 8000ef8:	60fa      	str	r2, [r7, #12]
	printf("La temprature est de : %d C", r);
 8000efa:	68f9      	ldr	r1, [r7, #12]
 8000efc:	4804      	ldr	r0, [pc, #16]	; (8000f10 <temp+0x3c>)
 8000efe:	f003 fcc5 	bl	800488c <printf>
}
 8000f02:	bf00      	nop
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	66666667 	.word	0x66666667
 8000f10:	0800a76c 	.word	0x0800a76c

08000f14 <Tag_new>:

// PUBLIC FUNCTIONS DEFINITIONS ------------------------------------------------

extern Tag* Tag_new(uint32_t mem_address)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
	Tag* this;
	this=(Tag* )malloc(sizeof(Tag));
 8000f1c:	2010      	movs	r0, #16
 8000f1e:	f003 fa4f 	bl	80043c0 <malloc>
 8000f22:	4603      	mov	r3, r0
 8000f24:	60fb      	str	r3, [r7, #12]


	this->state = S_EMPTY;
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	2201      	movs	r2, #1
 8000f2a:	721a      	strb	r2, [r3, #8]
	this->flash_address = mem_address;
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	687a      	ldr	r2, [r7, #4]
 8000f30:	601a      	str	r2, [r3, #0]
	this->serialNumber = 0;
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	2200      	movs	r2, #0
 8000f36:	60da      	str	r2, [r3, #12]
	return this;
 8000f38:	68fb      	ldr	r3, [r7, #12]
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3710      	adds	r7, #16
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <Tag_start>:

extern void Tag_start(Tag *this){
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
	printf("Saisissez votre commande :");
 8000f4c:	4803      	ldr	r0, [pc, #12]	; (8000f5c <Tag_start+0x18>)
 8000f4e:	f003 fc9d 	bl	800488c <printf>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	0800a78c 	.word	0x0800a78c

08000f60 <Tag_setSerial>:

extern void Tag_setSerial(Tag *this, uint32_t serial){
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b082      	sub	sp, #8
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	6039      	str	r1, [r7, #0]
	this->serialNumber = serial;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	60da      	str	r2, [r3, #12]
	Tag_run(this, E_SET);
 8000f70:	2100      	movs	r1, #0
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f000 f85a 	bl	800102c <Tag_run>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}

08000f80 <Tag_printSerial>:

extern void Tag_printSerial(Tag* this){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_PRINT);
 8000f88:	2102      	movs	r1, #2
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f000 f84e 	bl	800102c <Tag_run>
}
 8000f90:	bf00      	nop
 8000f92:	3708      	adds	r7, #8
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <Tag_sleep>:

extern void Tag_sleep(Tag *this){
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_SLEEP);
 8000fa0:	2103      	movs	r1, #3
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f000 f842 	bl	800102c <Tag_run>
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}

08000fb0 <Tag_storeMem>:

extern void Tag_storeMem(Tag* this){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_STORE);
 8000fb8:	2104      	movs	r1, #4
 8000fba:	6878      	ldr	r0, [r7, #4]
 8000fbc:	f000 f836 	bl	800102c <Tag_run>
}
 8000fc0:	bf00      	nop
 8000fc2:	3708      	adds	r7, #8
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <Tag_loadMem>:

extern void Tag_loadMem(Tag* this){
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_LOAD);
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	6878      	ldr	r0, [r7, #4]
 8000fd4:	f000 f82a 	bl	800102c <Tag_run>
}
 8000fd8:	bf00      	nop
 8000fda:	3708      	adds	r7, #8
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}

08000fe0 <Tag_stop>:

extern void Tag_stop(Tag *this){
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_STOP);
 8000fe8:	2105      	movs	r1, #5
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 f81e 	bl	800102c <Tag_run>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <Tag_temp>:

extern void Tag_temp(Tag *this){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	Tag_run(this, E_TEMP);
 8001000:	2106      	movs	r1, #6
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f000 f812 	bl	800102c <Tag_run>
}
 8001008:	bf00      	nop
 800100a:	3708      	adds	r7, #8
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <Tag_free>:

extern void Tag_free(Tag *this){
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
	if(this != NULL){
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d002      	beq.n	8001024 <Tag_free+0x14>
		free(this);
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f003 f9d6 	bl	80043d0 <free>
	}
}
 8001024:	bf00      	nop
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}

0800102c <Tag_run>:

//Machine  tat
extern void Tag_run(Tag *this, Event anEvent){
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	460b      	mov	r3, r1
 8001036:	70fb      	strb	r3, [r7, #3]
	Action anAction;
	State aState;

	anAction = mySm[this->state][anEvent].action;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	7a1b      	ldrb	r3, [r3, #8]
 800103c:	4618      	mov	r0, r3
 800103e:	78fa      	ldrb	r2, [r7, #3]
 8001040:	4912      	ldr	r1, [pc, #72]	; (800108c <Tag_run+0x60>)
 8001042:	4603      	mov	r3, r0
 8001044:	00db      	lsls	r3, r3, #3
 8001046:	1a1b      	subs	r3, r3, r0
 8001048:	4413      	add	r3, r2
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	440b      	add	r3, r1
 800104e:	785b      	ldrb	r3, [r3, #1]
 8001050:	73fb      	strb	r3, [r7, #15]
	aState = mySm[this->state][anEvent].destinationState;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	7a1b      	ldrb	r3, [r3, #8]
 8001056:	4618      	mov	r0, r3
 8001058:	78fa      	ldrb	r2, [r7, #3]
 800105a:	490c      	ldr	r1, [pc, #48]	; (800108c <Tag_run+0x60>)
 800105c:	4603      	mov	r3, r0
 800105e:	00db      	lsls	r3, r3, #3
 8001060:	1a1b      	subs	r3, r3, r0
 8001062:	4413      	add	r3, r2
 8001064:	f811 3013 	ldrb.w	r3, [r1, r3, lsl #1]
 8001068:	73bb      	strb	r3, [r7, #14]

	if(aState != S_FORGET){
 800106a:	7bbb      	ldrb	r3, [r7, #14]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d008      	beq.n	8001082 <Tag_run+0x56>
		actionsTab[anAction](this);
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	4a07      	ldr	r2, [pc, #28]	; (8001090 <Tag_run+0x64>)
 8001074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	4798      	blx	r3
		this->state = aState;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	7bba      	ldrb	r2, [r7, #14]
 8001080:	721a      	strb	r2, [r3, #8]
	}
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	20000000 	.word	0x20000000
 8001090:	0800add8 	.word	0x0800add8

08001094 <main>:
#include "Tag_module/tag.h"

int getIntFromUART();

int main(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	; 0x28
 8001098:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 800109a:	f001 fbef 	bl	800287c <HAL_Init>

	//Initialisation UART2
	UART_init(UART2_ID,115200);
 800109e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80010a2:	2001      	movs	r0, #1
 80010a4:	f000 fe38 	bl	8001d18 <UART_init>

	//Redirection stdin stdout stderr
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2101      	movs	r1, #1
 80010ac:	2001      	movs	r0, #1
 80010ae:	f000 fb9d 	bl	80017ec <SYS_set_std_usart>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80010b2:	2303      	movs	r3, #3
 80010b4:	9300      	str	r3, [sp, #0]
 80010b6:	2301      	movs	r3, #1
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010be:	483d      	ldr	r0, [pc, #244]	; (80011b4 <main+0x120>)
 80010c0:	f000 fa9c 	bl	80015fc <BSP_GPIO_PinCfg>

	// Cration du tag
	uint32_t memory_address = 49;
 80010c4:	2331      	movs	r3, #49	; 0x31
 80010c6:	61fb      	str	r3, [r7, #28]
	Tag *eco_tag = Tag_new(memory_address);
 80010c8:	69f8      	ldr	r0, [r7, #28]
 80010ca:	f7ff ff23 	bl	8000f14 <Tag_new>
 80010ce:	61b8      	str	r0, [r7, #24]


	__HAL_RCC_GPIOC_CLK_ENABLE();
 80010d0:	4b39      	ldr	r3, [pc, #228]	; (80011b8 <main+0x124>)
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	4a38      	ldr	r2, [pc, #224]	; (80011b8 <main+0x124>)
 80010d6:	f043 0310 	orr.w	r3, r3, #16
 80010da:	6193      	str	r3, [r2, #24]
 80010dc:	4b36      	ldr	r3, [pc, #216]	; (80011b8 <main+0x124>)
 80010de:	699b      	ldr	r3, [r3, #24]
 80010e0:	f003 0310 	and.w	r3, r3, #16
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e8:	f107 0308 	add.w	r3, r7, #8
 80010ec:	2200      	movs	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	609a      	str	r2, [r3, #8]
 80010f4:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80010f6:	2320      	movs	r3, #32
 80010f8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010fa:	2301      	movs	r3, #1
 80010fc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010fe:	2303      	movs	r3, #3
 8001100:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	f107 0308 	add.w	r3, r7, #8
 8001106:	4619      	mov	r1, r3
 8001108:	482c      	ldr	r0, [pc, #176]	; (80011bc <main+0x128>)
 800110a:	f001 ff21 	bl	8002f50 <HAL_GPIO_Init>


	// Dmarrage du tag

	Tag_start(eco_tag);
 800110e:	69b8      	ldr	r0, [r7, #24]
 8001110:	f7ff ff18 	bl	8000f44 <Tag_start>

	while(1)
	{
		//Si on reoit une donne
		if( UART_data_ready(UART2_ID) )
 8001114:	2001      	movs	r0, #1
 8001116:	f000 fecf 	bl	8001eb8 <UART_data_ready>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d040      	beq.n	80011a2 <main+0x10e>
		{
			// TODO:  Remove useless comment
		 switch(UART_get_next_byte(UART2_ID))
 8001120:	2001      	movs	r0, #1
 8001122:	f000 fee7 	bl	8001ef4 <UART_get_next_byte>
 8001126:	4603      	mov	r3, r0
 8001128:	2b74      	cmp	r3, #116	; 0x74
 800112a:	d02e      	beq.n	800118a <main+0xf6>
 800112c:	2b74      	cmp	r3, #116	; 0x74
 800112e:	dc3a      	bgt.n	80011a6 <main+0x112>
 8001130:	2b73      	cmp	r3, #115	; 0x73
 8001132:	d016      	beq.n	8001162 <main+0xce>
 8001134:	2b73      	cmp	r3, #115	; 0x73
 8001136:	dc36      	bgt.n	80011a6 <main+0x112>
 8001138:	2b53      	cmp	r3, #83	; 0x53
 800113a:	d01e      	beq.n	800117a <main+0xe6>
 800113c:	2b53      	cmp	r3, #83	; 0x53
 800113e:	dc32      	bgt.n	80011a6 <main+0x112>
 8001140:	2b4c      	cmp	r3, #76	; 0x4c
 8001142:	d016      	beq.n	8001172 <main+0xde>
 8001144:	2b4c      	cmp	r3, #76	; 0x4c
 8001146:	dc2e      	bgt.n	80011a6 <main+0x112>
 8001148:	2b3f      	cmp	r3, #63	; 0x3f
 800114a:	d006      	beq.n	800115a <main+0xc6>
 800114c:	2b3f      	cmp	r3, #63	; 0x3f
 800114e:	dc2a      	bgt.n	80011a6 <main+0x112>
 8001150:	2b1b      	cmp	r3, #27
 8001152:	d01e      	beq.n	8001192 <main+0xfe>
 8001154:	2b2e      	cmp	r3, #46	; 0x2e
 8001156:	d014      	beq.n	8001182 <main+0xee>
				Tag_stop(eco_tag);
				Tag_free(eco_tag);
				return 0;
				break;
			default:
			 	break;
 8001158:	e025      	b.n	80011a6 <main+0x112>
				 Tag_printSerial(eco_tag);
 800115a:	69b8      	ldr	r0, [r7, #24]
 800115c:	f7ff ff10 	bl	8000f80 <Tag_printSerial>
			 	break;
 8001160:	e022      	b.n	80011a8 <main+0x114>
				Tag_setSerial(eco_tag,(uint32_t) getIntFromUART());
 8001162:	f000 f82d 	bl	80011c0 <getIntFromUART>
 8001166:	4603      	mov	r3, r0
 8001168:	4619      	mov	r1, r3
 800116a:	69b8      	ldr	r0, [r7, #24]
 800116c:	f7ff fef8 	bl	8000f60 <Tag_setSerial>
				break;
 8001170:	e01a      	b.n	80011a8 <main+0x114>
				Tag_loadMem(eco_tag);
 8001172:	69b8      	ldr	r0, [r7, #24]
 8001174:	f7ff ff28 	bl	8000fc8 <Tag_loadMem>
				break;
 8001178:	e016      	b.n	80011a8 <main+0x114>
				Tag_storeMem(eco_tag);
 800117a:	69b8      	ldr	r0, [r7, #24]
 800117c:	f7ff ff18 	bl	8000fb0 <Tag_storeMem>
			 	break;
 8001180:	e012      	b.n	80011a8 <main+0x114>
				Tag_sleep(eco_tag);
 8001182:	69b8      	ldr	r0, [r7, #24]
 8001184:	f7ff ff08 	bl	8000f98 <Tag_sleep>
				break;
 8001188:	e00e      	b.n	80011a8 <main+0x114>
				 Tag_temp(eco_tag);
 800118a:	69b8      	ldr	r0, [r7, #24]
 800118c:	f7ff ff34 	bl	8000ff8 <Tag_temp>
				 break;
 8001190:	e00a      	b.n	80011a8 <main+0x114>
				Tag_stop(eco_tag);
 8001192:	69b8      	ldr	r0, [r7, #24]
 8001194:	f7ff ff24 	bl	8000fe0 <Tag_stop>
				Tag_free(eco_tag);
 8001198:	69b8      	ldr	r0, [r7, #24]
 800119a:	f7ff ff39 	bl	8001010 <Tag_free>
				return 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	e003      	b.n	80011aa <main+0x116>
			}
		}
 80011a2:	bf00      	nop
 80011a4:	e7b6      	b.n	8001114 <main+0x80>
			 	break;
 80011a6:	bf00      	nop
		if( UART_data_ready(UART2_ID) )
 80011a8:	e7b4      	b.n	8001114 <main+0x80>
	}
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	3720      	adds	r7, #32
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	40011000 	.word	0x40011000
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40010800 	.word	0x40010800

080011c0 <getIntFromUART>:

int getIntFromUART() {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
    char buffer[16];
    int num = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
    printf("\n ENTER SERIAL NUMBER :");
 80011ca:	4817      	ldr	r0, [pc, #92]	; (8001228 <getIntFromUART+0x68>)
 80011cc:	f003 fb5e 	bl	800488c <printf>

    while (1) {
        char c = UART_getc_blocking(UART2_ID,30000);
 80011d0:	f247 5130 	movw	r1, #30000	; 0x7530
 80011d4:	2001      	movs	r0, #1
 80011d6:	f000 fee9 	bl	8001fac <UART_getc_blocking>
 80011da:	4603      	mov	r3, r0
 80011dc:	74fb      	strb	r3, [r7, #19]


        if (c >= '0' && c <= '9') {
 80011de:	7cfb      	ldrb	r3, [r7, #19]
 80011e0:	2b2f      	cmp	r3, #47	; 0x2f
 80011e2:	d90c      	bls.n	80011fe <getIntFromUART+0x3e>
 80011e4:	7cfb      	ldrb	r3, [r7, #19]
 80011e6:	2b39      	cmp	r3, #57	; 0x39
 80011e8:	d809      	bhi.n	80011fe <getIntFromUART+0x3e>
            buffer[num++] = c;
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	1c5a      	adds	r2, r3, #1
 80011ee:	617a      	str	r2, [r7, #20]
 80011f0:	f107 0218 	add.w	r2, r7, #24
 80011f4:	4413      	add	r3, r2
 80011f6:	7cfa      	ldrb	r2, [r7, #19]
 80011f8:	f803 2c18 	strb.w	r2, [r3, #-24]
 80011fc:	e005      	b.n	800120a <getIntFromUART+0x4a>
        } else if (c == '\n' || c == '\r') {
 80011fe:	7cfb      	ldrb	r3, [r7, #19]
 8001200:	2b0a      	cmp	r3, #10
 8001202:	d003      	beq.n	800120c <getIntFromUART+0x4c>
 8001204:	7cfb      	ldrb	r3, [r7, #19]
 8001206:	2b0d      	cmp	r3, #13
 8001208:	d000      	beq.n	800120c <getIntFromUART+0x4c>
    while (1) {
 800120a:	e7e1      	b.n	80011d0 <getIntFromUART+0x10>
            break;
        }
    }

    buffer[num] = '\0';
 800120c:	463a      	mov	r2, r7
 800120e:	697b      	ldr	r3, [r7, #20]
 8001210:	4413      	add	r3, r2
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]


    return atoi(buffer);
 8001216:	463b      	mov	r3, r7
 8001218:	4618      	mov	r0, r3
 800121a:	f003 f8a2 	bl	8004362 <atoi>
 800121e:	4603      	mov	r3, r0
}
 8001220:	4618      	mov	r0, r3
 8001222:	3718      	adds	r7, #24
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	0800a7a8 	.word	0x0800a7a8

0800122c <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	2201      	movs	r2, #1
 800123a:	fa02 f303 	lsl.w	r3, r2, r3
 800123e:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001240:	4b10      	ldr	r3, [pc, #64]	; (8001284 <EXTI_call+0x58>)
 8001242:	695a      	ldr	r2, [r3, #20]
 8001244:	89fb      	ldrh	r3, [r7, #14]
 8001246:	4013      	ands	r3, r2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d016      	beq.n	800127a <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 800124c:	4a0d      	ldr	r2, [pc, #52]	; (8001284 <EXTI_call+0x58>)
 800124e:	89fb      	ldrh	r3, [r7, #14]
 8001250:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8001252:	4b0d      	ldr	r3, [pc, #52]	; (8001288 <EXTI_call+0x5c>)
 8001254:	881a      	ldrh	r2, [r3, #0]
 8001256:	89fb      	ldrh	r3, [r7, #14]
 8001258:	4013      	ands	r3, r2
 800125a:	b29b      	uxth	r3, r3
 800125c:	2b00      	cmp	r3, #0
 800125e:	d00c      	beq.n	800127a <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8001260:	79fb      	ldrb	r3, [r7, #7]
 8001262:	4a0a      	ldr	r2, [pc, #40]	; (800128c <EXTI_call+0x60>)
 8001264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d006      	beq.n	800127a <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	4a07      	ldr	r2, [pc, #28]	; (800128c <EXTI_call+0x60>)
 8001270:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001274:	89fa      	ldrh	r2, [r7, #14]
 8001276:	4610      	mov	r0, r2
 8001278:	4798      	blx	r3
		}
	}
}
 800127a:	bf00      	nop
 800127c:	3710      	adds	r7, #16
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40010400 	.word	0x40010400
 8001288:	20000a5c 	.word	0x20000a5c
 800128c:	20000a1c 	.word	0x20000a1c

08001290 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001294:	2000      	movs	r0, #0
 8001296:	f7ff ffc9 	bl	800122c <EXTI_call>
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}

0800129e <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80012a2:	2001      	movs	r0, #1
 80012a4:	f7ff ffc2 	bl	800122c <EXTI_call>
}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}

080012ac <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80012b0:	2002      	movs	r0, #2
 80012b2:	f7ff ffbb 	bl	800122c <EXTI_call>
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}

080012ba <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	af00      	add	r7, sp, #0
	EXTI_call(3);
 80012be:	2003      	movs	r0, #3
 80012c0:	f7ff ffb4 	bl	800122c <EXTI_call>
}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
	EXTI_call(4);
 80012cc:	2004      	movs	r0, #4
 80012ce:	f7ff ffad 	bl	800122c <EXTI_call>
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	af00      	add	r7, sp, #0
	EXTI_call(5);
 80012da:	2005      	movs	r0, #5
 80012dc:	f7ff ffa6 	bl	800122c <EXTI_call>
	EXTI_call(6);
 80012e0:	2006      	movs	r0, #6
 80012e2:	f7ff ffa3 	bl	800122c <EXTI_call>
	EXTI_call(7);
 80012e6:	2007      	movs	r0, #7
 80012e8:	f7ff ffa0 	bl	800122c <EXTI_call>
	EXTI_call(8);
 80012ec:	2008      	movs	r0, #8
 80012ee:	f7ff ff9d 	bl	800122c <EXTI_call>
	EXTI_call(9);
 80012f2:	2009      	movs	r0, #9
 80012f4:	f7ff ff9a 	bl	800122c <EXTI_call>
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}

080012fc <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001300:	200a      	movs	r0, #10
 8001302:	f7ff ff93 	bl	800122c <EXTI_call>
	EXTI_call(11);
 8001306:	200b      	movs	r0, #11
 8001308:	f7ff ff90 	bl	800122c <EXTI_call>
	EXTI_call(12);
 800130c:	200c      	movs	r0, #12
 800130e:	f7ff ff8d 	bl	800122c <EXTI_call>
	EXTI_call(13);
 8001312:	200d      	movs	r0, #13
 8001314:	f7ff ff8a 	bl	800122c <EXTI_call>
	EXTI_call(14);
 8001318:	200e      	movs	r0, #14
 800131a:	f7ff ff87 	bl	800122c <EXTI_call>
	EXTI_call(15);
 800131e:	200f      	movs	r0, #15
 8001320:	f7ff ff84 	bl	800122c <EXTI_call>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}

08001328 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800132c:	f3bf 8f4f 	dsb	sy
}
 8001330:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001332:	4b06      	ldr	r3, [pc, #24]	; (800134c <__NVIC_SystemReset+0x24>)
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800133a:	4904      	ldr	r1, [pc, #16]	; (800134c <__NVIC_SystemReset+0x24>)
 800133c:	4b04      	ldr	r3, [pc, #16]	; (8001350 <__NVIC_SystemReset+0x28>)
 800133e:	4313      	orrs	r3, r2
 8001340:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001342:	f3bf 8f4f 	dsb	sy
}
 8001346:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001348:	bf00      	nop
 800134a:	e7fd      	b.n	8001348 <__NVIC_SystemReset+0x20>
 800134c:	e000ed00 	.word	0xe000ed00
 8001350:	05fa0004 	.word	0x05fa0004

08001354 <FLASH_set_word>:
 * @post  	ATTENTION : si la case est dj occupe par une donne diffrente de 0xFFFFFFFF (valeur par dfaut aprs effacement), une sauvegarde complte du secteur est faite, puis un effacement, puis une restitution !
 * @post  	le temps d'excution de cette fonction peut nettement varier !
 * @pre		//ATTENTION : ne pas appeler cette fonction trop frquemment. Risque d'endommager la flash en cas d'critures trop nombreuses. (>10000 sur le cycle de vie complet du produit)
 */
void FLASH_set_word(uint32_t index, uint32_t data)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
 800135c:	6039      	str	r1, [r7, #0]
	uint32_t current_word;
	assert(index < SIZE_SECTOR);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2bff      	cmp	r3, #255	; 0xff
 8001362:	d906      	bls.n	8001372 <FLASH_set_word+0x1e>
 8001364:	4a0d      	ldr	r2, [pc, #52]	; (800139c <FLASH_set_word+0x48>)
 8001366:	2142      	movs	r1, #66	; 0x42
 8001368:	480d      	ldr	r0, [pc, #52]	; (80013a0 <FLASH_set_word+0x4c>)
 800136a:	f003 fa8f 	bl	800488c <printf>
 800136e:	f7ff ffdb 	bl	8001328 <__NVIC_SystemReset>
	current_word = FLASH_read_word(index);
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f000 f816 	bl	80013a4 <FLASH_read_word>
 8001378:	60f8      	str	r0, [r7, #12]
	if((current_word & data) != data)	//il n'est pas possible d'crire le mot sans tre pollu par des zros qui seraient dj crit ici
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	4013      	ands	r3, r2
 8001380:	683a      	ldr	r2, [r7, #0]
 8001382:	429a      	cmp	r2, r3
 8001384:	d002      	beq.n	800138c <FLASH_set_word+0x38>
		FLASH_erase_everything_else(index);
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f000 f838 	bl	80013fc <FLASH_erase_everything_else>

	FLASH_write_word(index, data);
 800138c:	6839      	ldr	r1, [r7, #0]
 800138e:	6878      	ldr	r0, [r7, #4]
 8001390:	f000 f8aa 	bl	80014e8 <FLASH_write_word>
}
 8001394:	bf00      	nop
 8001396:	3710      	adds	r7, #16
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	0800a82c 	.word	0x0800a82c
 80013a0:	0800a840 	.word	0x0800a840

080013a4 <FLASH_read_word>:
/*
 * @brief	Lit une donne situe dans la case souhaite.
 * @param	index : Numro de la case (de 0  255).
 */
uint32_t FLASH_read_word(uint32_t index)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
	uint32_t res = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
	assert(index < SIZE_SECTOR);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2bff      	cmp	r3, #255	; 0xff
 80013b4:	d906      	bls.n	80013c4 <FLASH_read_word+0x20>
 80013b6:	4a0f      	ldr	r2, [pc, #60]	; (80013f4 <FLASH_read_word+0x50>)
 80013b8:	2151      	movs	r1, #81	; 0x51
 80013ba:	480f      	ldr	r0, [pc, #60]	; (80013f8 <FLASH_read_word+0x54>)
 80013bc:	f003 fa66 	bl	800488c <printf>
 80013c0:	f7ff ffb2 	bl	8001328 <__NVIC_SystemReset>

	uint16_t * p;
	p = (uint16_t *)(BASE_ADDRESS + 4*index);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 80013ca:	f503 43fe 	add.w	r3, r3, #32512	; 0x7f00
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	60bb      	str	r3, [r7, #8]
	res = (uint32_t)(*p);
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	881b      	ldrh	r3, [r3, #0]
 80013d6:	60fb      	str	r3, [r7, #12]
	p++;
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	3302      	adds	r3, #2
 80013dc:	60bb      	str	r3, [r7, #8]
	res |= ((uint32_t)(*p))<<16;
 80013de:	68bb      	ldr	r3, [r7, #8]
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	041b      	lsls	r3, r3, #16
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	60fb      	str	r3, [r7, #12]

	return res;
 80013ea:	68fb      	ldr	r3, [r7, #12]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	0800a82c 	.word	0x0800a82c
 80013f8:	0800a840 	.word	0x0800a840

080013fc <FLASH_erase_everything_else>:

//______________________________________________________________________/
//___Fonctions prives__________________________________________________/

static void FLASH_erase_everything_else(uint32_t index)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 8001402:	af00      	add	r7, sp, #0
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	6018      	str	r0, [r3, #0]
	uint32_t saved_values[SIZE_SECTOR];
	uint32_t i;
	assert(index < SIZE_SECTOR);
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2bff      	cmp	r3, #255	; 0xff
 800140e:	d906      	bls.n	800141e <FLASH_erase_everything_else+0x22>
 8001410:	4a26      	ldr	r2, [pc, #152]	; (80014ac <FLASH_erase_everything_else+0xb0>)
 8001412:	2174      	movs	r1, #116	; 0x74
 8001414:	4826      	ldr	r0, [pc, #152]	; (80014b0 <FLASH_erase_everything_else+0xb4>)
 8001416:	f003 fa39 	bl	800488c <printf>
 800141a:	f7ff ff85 	bl	8001328 <__NVIC_SystemReset>
	for(i=0; i<SIZE_SECTOR; i++)
 800141e:	2300      	movs	r3, #0
 8001420:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8001424:	e00f      	b.n	8001446 <FLASH_erase_everything_else+0x4a>
		saved_values[i] = FLASH_read_word(i);
 8001426:	f8d7 040c 	ldr.w	r0, [r7, #1036]	; 0x40c
 800142a:	f7ff ffbb 	bl	80013a4 <FLASH_read_word>
 800142e:	4601      	mov	r1, r0
 8001430:	f107 030c 	add.w	r3, r7, #12
 8001434:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for(i=0; i<SIZE_SECTOR; i++)
 800143c:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001440:	3301      	adds	r3, #1
 8001442:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8001446:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800144a:	2bff      	cmp	r3, #255	; 0xff
 800144c:	d9eb      	bls.n	8001426 <FLASH_erase_everything_else+0x2a>
	FLASH_erase();
 800144e:	f000 f831 	bl	80014b4 <FLASH_erase>
	for(i=0; i<SIZE_SECTOR; i++)
 8001452:	2300      	movs	r3, #0
 8001454:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8001458:	e01e      	b.n	8001498 <FLASH_erase_everything_else+0x9c>
	{
		if(i!=index && saved_values[i]!=0xFFFFFFFF)
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	429a      	cmp	r2, r3
 8001464:	d013      	beq.n	800148e <FLASH_erase_everything_else+0x92>
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 800146e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001476:	d00a      	beq.n	800148e <FLASH_erase_everything_else+0x92>
			FLASH_write_word(i, saved_values[i]);	//on rcrit tout sauf le mot
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	f8d7 240c 	ldr.w	r2, [r7, #1036]	; 0x40c
 8001480:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001484:	4619      	mov	r1, r3
 8001486:	f8d7 040c 	ldr.w	r0, [r7, #1036]	; 0x40c
 800148a:	f000 f82d 	bl	80014e8 <FLASH_write_word>
	for(i=0; i<SIZE_SECTOR; i++)
 800148e:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8001492:	3301      	adds	r3, #1
 8001494:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8001498:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800149c:	2bff      	cmp	r3, #255	; 0xff
 800149e:	d9dc      	bls.n	800145a <FLASH_erase_everything_else+0x5e>
	}
}
 80014a0:	bf00      	nop
 80014a2:	bf00      	nop
 80014a4:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	0800a82c 	.word	0x0800a82c
 80014b0:	0800a840 	.word	0x0800a840

080014b4 <FLASH_erase>:

static void FLASH_erase(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 80014b8:	f001 fc42 	bl	8002d40 <HAL_FLASH_Unlock>
	FLASH_PageErase(BASE_ADDRESS);
 80014bc:	4808      	ldr	r0, [pc, #32]	; (80014e0 <FLASH_erase+0x2c>)
 80014be:	f001 fd27 	bl	8002f10 <FLASH_PageErase>
	 /* Wait for last operation to be completed */
	FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80014c2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80014c6:	f001 fc8d 	bl	8002de4 <FLASH_WaitForLastOperation>

	/* If the erase operation is completed, disable the PER Bit */
	CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80014ca:	4b06      	ldr	r3, [pc, #24]	; (80014e4 <FLASH_erase+0x30>)
 80014cc:	691b      	ldr	r3, [r3, #16]
 80014ce:	4a05      	ldr	r2, [pc, #20]	; (80014e4 <FLASH_erase+0x30>)
 80014d0:	f023 0302 	bic.w	r3, r3, #2
 80014d4:	6113      	str	r3, [r2, #16]
	HAL_FLASH_Lock();
 80014d6:	f001 fc59 	bl	8002d8c <HAL_FLASH_Lock>
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	0801fc00 	.word	0x0801fc00
 80014e4:	40022000 	.word	0x40022000

080014e8 <FLASH_write_word>:


static void FLASH_write_word(uint32_t index, uint32_t data)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
	assert(index < SIZE_SECTOR);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2bff      	cmp	r3, #255	; 0xff
 80014f6:	d906      	bls.n	8001506 <FLASH_write_word+0x1e>
 80014f8:	4a0d      	ldr	r2, [pc, #52]	; (8001530 <FLASH_write_word+0x48>)
 80014fa:	218e      	movs	r1, #142	; 0x8e
 80014fc:	480d      	ldr	r0, [pc, #52]	; (8001534 <FLASH_write_word+0x4c>)
 80014fe:	f003 f9c5 	bl	800488c <printf>
 8001502:	f7ff ff11 	bl	8001328 <__NVIC_SystemReset>
	HAL_FLASH_Unlock();
 8001506:	f001 fc1b 	bl	8002d40 <HAL_FLASH_Unlock>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, BASE_ADDRESS+4*index, (uint64_t)(data));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8001510:	f503 43fe 	add.w	r3, r3, #32512	; 0x7f00
 8001514:	0099      	lsls	r1, r3, #2
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	461a      	mov	r2, r3
 800151a:	f04f 0300 	mov.w	r3, #0
 800151e:	2002      	movs	r0, #2
 8001520:	f001 fb9e 	bl	8002c60 <HAL_FLASH_Program>
	HAL_FLASH_Lock();
 8001524:	f001 fc32 	bl	8002d8c <HAL_FLASH_Lock>
}
 8001528:	bf00      	nop
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	0800a82c 	.word	0x0800a82c
 8001534:	0800a840 	.word	0x0800a840

08001538 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8001538:	b480      	push	{r7}
 800153a:	b089      	sub	sp, #36	; 0x24
 800153c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800153e:	4b2d      	ldr	r3, [pc, #180]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	4a2c      	ldr	r2, [pc, #176]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001544:	f043 0304 	orr.w	r3, r3, #4
 8001548:	6193      	str	r3, [r2, #24]
 800154a:	4b2a      	ldr	r3, [pc, #168]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f003 0304 	and.w	r3, r3, #4
 8001552:	61bb      	str	r3, [r7, #24]
 8001554:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001556:	4b27      	ldr	r3, [pc, #156]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001558:	699b      	ldr	r3, [r3, #24]
 800155a:	4a26      	ldr	r2, [pc, #152]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	6193      	str	r3, [r2, #24]
 8001562:	4b24      	ldr	r3, [pc, #144]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001564:	699b      	ldr	r3, [r3, #24]
 8001566:	f003 0308 	and.w	r3, r3, #8
 800156a:	617b      	str	r3, [r7, #20]
 800156c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800156e:	4b21      	ldr	r3, [pc, #132]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001570:	699b      	ldr	r3, [r3, #24]
 8001572:	4a20      	ldr	r2, [pc, #128]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001574:	f043 0310 	orr.w	r3, r3, #16
 8001578:	6193      	str	r3, [r2, #24]
 800157a:	4b1e      	ldr	r3, [pc, #120]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	f003 0310 	and.w	r3, r3, #16
 8001582:	613b      	str	r3, [r7, #16]
 8001584:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001586:	4b1b      	ldr	r3, [pc, #108]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	4a1a      	ldr	r2, [pc, #104]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 800158c:	f043 0320 	orr.w	r3, r3, #32
 8001590:	6193      	str	r3, [r2, #24]
 8001592:	4b18      	ldr	r3, [pc, #96]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	f003 0320 	and.w	r3, r3, #32
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800159e:	4b15      	ldr	r3, [pc, #84]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	4a14      	ldr	r2, [pc, #80]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 80015a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015a8:	6193      	str	r3, [r2, #24]
 80015aa:	4b12      	ldr	r3, [pc, #72]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 80015ac:	699b      	ldr	r3, [r3, #24]
 80015ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80015b2:	60bb      	str	r3, [r7, #8]
 80015b4:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80015b6:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	4a0e      	ldr	r2, [pc, #56]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 80015bc:	f043 0301 	orr.w	r3, r3, #1
 80015c0:	6193      	str	r3, [r2, #24]
 80015c2:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <BSP_GPIO_Enable+0xbc>)
 80015c4:	699b      	ldr	r3, [r3, #24]
 80015c6:	f003 0301 	and.w	r3, r3, #1
 80015ca:	607b      	str	r3, [r7, #4]
 80015cc:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 80015ce:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <BSP_GPIO_Enable+0xc0>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	61fb      	str	r3, [r7, #28]
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80015da:	61fb      	str	r3, [r7, #28]
 80015dc:	69fb      	ldr	r3, [r7, #28]
 80015de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80015e2:	61fb      	str	r3, [r7, #28]
 80015e4:	4a04      	ldr	r2, [pc, #16]	; (80015f8 <BSP_GPIO_Enable+0xc0>)
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	6053      	str	r3, [r2, #4]
#endif
}
 80015ea:	bf00      	nop
 80015ec:	3724      	adds	r7, #36	; 0x24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	40021000 	.word	0x40021000
 80015f8:	40010000 	.word	0x40010000

080015fc <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b088      	sub	sp, #32
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001618:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	4619      	mov	r1, r3
 8001620:	68f8      	ldr	r0, [r7, #12]
 8001622:	f001 fc95 	bl	8002f50 <HAL_GPIO_Init>
}
 8001626:	bf00      	nop
 8001628:	3720      	adds	r7, #32
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <__NVIC_SystemReset>:
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001634:	f3bf 8f4f 	dsb	sy
}
 8001638:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800163a:	4b06      	ldr	r3, [pc, #24]	; (8001654 <__NVIC_SystemReset+0x24>)
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001642:	4904      	ldr	r1, [pc, #16]	; (8001654 <__NVIC_SystemReset+0x24>)
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <__NVIC_SystemReset+0x28>)
 8001646:	4313      	orrs	r3, r2
 8001648:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800164a:	f3bf 8f4f 	dsb	sy
}
 800164e:	bf00      	nop
    __NOP();
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <__NVIC_SystemReset+0x20>
 8001654:	e000ed00 	.word	0xe000ed00
 8001658:	05fa0004 	.word	0x05fa0004

0800165c <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001660:	f7ff ff6a 	bl	8001538 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001664:	f000 f809 	bl	800167a <SYS_ClockConfig>
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}

0800166c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001670:	2003      	movs	r0, #3
 8001672:	f001 fa31 	bl	8002ad8 <HAL_NVIC_SetPriorityGrouping>
}
 8001676:	bf00      	nop
 8001678:	bd80      	pop	{r7, pc}

0800167a <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 800167a:	b580      	push	{r7, lr}
 800167c:	b090      	sub	sp, #64	; 0x40
 800167e:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001680:	f107 0318 	add.w	r3, r7, #24
 8001684:	2228      	movs	r2, #40	; 0x28
 8001686:	2100      	movs	r1, #0
 8001688:	4618      	mov	r0, r3
 800168a:	f003 f8eb 	bl	8004864 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 800168e:	2302      	movs	r3, #2
 8001690:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001692:	2300      	movs	r3, #0
 8001694:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001696:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800169a:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800169c:	2302      	movs	r3, #2
 800169e:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016a0:	2310      	movs	r3, #16
 80016a2:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80016a4:	2301      	movs	r3, #1
 80016a6:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80016a8:	2300      	movs	r3, #0
 80016aa:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80016ac:	2300      	movs	r3, #0
 80016ae:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80016b0:	f107 0318 	add.w	r3, r7, #24
 80016b4:	4618      	mov	r0, r3
 80016b6:	f001 fde7 	bl	8003288 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80016be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80016c2:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016c8:	2302      	movs	r3, #2
 80016ca:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80016cc:	230f      	movs	r3, #15
 80016ce:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80016d0:	1d3b      	adds	r3, r7, #4
 80016d2:	2102      	movs	r1, #2
 80016d4:	4618      	mov	r0, r3
 80016d6:	f002 f857 	bl	8003788 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80016da:	f001 f811 	bl	8002700 <SystemCoreClockUpdate>
}
 80016de:	bf00      	nop
 80016e0:	3740      	adds	r7, #64	; 0x40
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 80016f0:	2204      	movs	r2, #4
 80016f2:	4902      	ldr	r1, [pc, #8]	; (80016fc <_exit+0x14>)
 80016f4:	2001      	movs	r0, #1
 80016f6:	f000 f8db 	bl	80018b0 <_write>
	while (1) {
 80016fa:	e7fe      	b.n	80016fa <_exit+0x12>
 80016fc:	0800a950 	.word	0x0800a950

08001700 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001710:	605a      	str	r2, [r3, #4]
	return 0;
 8001712:	2300      	movs	r3, #0
}
 8001714:	4618      	mov	r0, r3
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	bc80      	pop	{r7}
 800171c:	4770      	bx	lr

0800171e <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0
	return 1;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001736:	f002 fe19 	bl	800436c <__errno>
 800173a:	4603      	mov	r3, r0
 800173c:	2216      	movs	r2, #22
 800173e:	601a      	str	r2, [r3, #0]
	return (-1);
 8001740:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001754:	4b11      	ldr	r3, [pc, #68]	; (800179c <_sbrk+0x50>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d102      	bne.n	8001762 <_sbrk+0x16>
		heap_end = &end;
 800175c:	4b0f      	ldr	r3, [pc, #60]	; (800179c <_sbrk+0x50>)
 800175e:	4a10      	ldr	r2, [pc, #64]	; (80017a0 <_sbrk+0x54>)
 8001760:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001762:	4b0e      	ldr	r3, [pc, #56]	; (800179c <_sbrk+0x50>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001768:	4b0c      	ldr	r3, [pc, #48]	; (800179c <_sbrk+0x50>)
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	466a      	mov	r2, sp
 8001772:	4293      	cmp	r3, r2
 8001774:	d907      	bls.n	8001786 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001776:	f002 fdf9 	bl	800436c <__errno>
 800177a:	4603      	mov	r3, r0
 800177c:	220c      	movs	r2, #12
 800177e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001780:	f04f 33ff 	mov.w	r3, #4294967295
 8001784:	e006      	b.n	8001794 <_sbrk+0x48>
	}

	heap_end += incr;
 8001786:	4b05      	ldr	r3, [pc, #20]	; (800179c <_sbrk+0x50>)
 8001788:	681a      	ldr	r2, [r3, #0]
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	4413      	add	r3, r2
 800178e:	4a03      	ldr	r2, [pc, #12]	; (800179c <_sbrk+0x50>)
 8001790:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001792:	68fb      	ldr	r3, [r7, #12]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3710      	adds	r7, #16
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	20000a68 	.word	0x20000a68
 80017a0:	20000f20 	.word	0x20000f20

080017a4 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80017ae:	f002 fddd 	bl	800436c <__errno>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80017b8:	6838      	ldr	r0, [r7, #0]
 80017ba:	f7ff ffc7 	bl	800174c <_sbrk>
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017c6:	d10b      	bne.n	80017e0 <_sbrk_r+0x3c>
 80017c8:	f002 fdd0 	bl	800436c <__errno>
 80017cc:	4603      	mov	r3, r0
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d005      	beq.n	80017e0 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80017d4:	f002 fdca 	bl	800436c <__errno>
 80017d8:	4603      	mov	r3, r0
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	601a      	str	r2, [r3, #0]
  return ret;
 80017e0:	68fb      	ldr	r3, [r7, #12]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3710      	adds	r7, #16
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
	...

080017ec <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 80017ec:	b480      	push	{r7}
 80017ee:	b083      	sub	sp, #12
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
 80017f6:	460b      	mov	r3, r1
 80017f8:	71bb      	strb	r3, [r7, #6]
 80017fa:	4613      	mov	r3, r2
 80017fc:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 80017fe:	4b08      	ldr	r3, [pc, #32]	; (8001820 <SYS_set_std_usart+0x34>)
 8001800:	4a08      	ldr	r2, [pc, #32]	; (8001824 <SYS_set_std_usart+0x38>)
 8001802:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001804:	4a08      	ldr	r2, [pc, #32]	; (8001828 <SYS_set_std_usart+0x3c>)
 8001806:	79fb      	ldrb	r3, [r7, #7]
 8001808:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800180a:	4a08      	ldr	r2, [pc, #32]	; (800182c <SYS_set_std_usart+0x40>)
 800180c:	79bb      	ldrb	r3, [r7, #6]
 800180e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001810:	4a07      	ldr	r2, [pc, #28]	; (8001830 <SYS_set_std_usart+0x44>)
 8001812:	797b      	ldrb	r3, [r7, #5]
 8001814:	7013      	strb	r3, [r2, #0]
}
 8001816:	bf00      	nop
 8001818:	370c      	adds	r7, #12
 800181a:	46bd      	mov	sp, r7
 800181c:	bc80      	pop	{r7}
 800181e:	4770      	bx	lr
 8001820:	20000a64 	.word	0x20000a64
 8001824:	e5e0e5e0 	.word	0xe5e0e5e0
 8001828:	20000a60 	.word	0x20000a60
 800182c:	20000a5e 	.word	0x20000a5e
 8001830:	20000a5f 	.word	0x20000a5f

08001834 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b088      	sub	sp, #32
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d122      	bne.n	8001890 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800184a:	2300      	movs	r3, #0
 800184c:	61fb      	str	r3, [r7, #28]
 800184e:	e01a      	b.n	8001886 <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001850:	bf00      	nop
 8001852:	4b16      	ldr	r3, [pc, #88]	; (80018ac <_read+0x78>)
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f000 fb2e 	bl	8001eb8 <UART_data_ready>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d0f7      	beq.n	8001852 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001862:	4b12      	ldr	r3, [pc, #72]	; (80018ac <_read+0x78>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f000 fb44 	bl	8001ef4 <UART_get_next_byte>
 800186c:	4603      	mov	r3, r0
 800186e:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	1c5a      	adds	r2, r3, #1
 8001874:	60ba      	str	r2, [r7, #8]
 8001876:	7dfa      	ldrb	r2, [r7, #23]
 8001878:	701a      	strb	r2, [r3, #0]
				num++;
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	3301      	adds	r3, #1
 800187e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	3301      	adds	r3, #1
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	69fa      	ldr	r2, [r7, #28]
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	429a      	cmp	r2, r3
 800188c:	dbe0      	blt.n	8001850 <_read+0x1c>
			}
			break;
 800188e:	e007      	b.n	80018a0 <_read+0x6c>
		default:
			errno = EBADF;
 8001890:	f002 fd6c 	bl	800436c <__errno>
 8001894:	4603      	mov	r3, r0
 8001896:	2209      	movs	r2, #9
 8001898:	601a      	str	r2, [r3, #0]
			return -1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295
 800189e:	e000      	b.n	80018a2 <_read+0x6e>
	}
	return num;
 80018a0:	69bb      	ldr	r3, [r7, #24]
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	3720      	adds	r7, #32
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000a60 	.word	0x20000a60

080018b0 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	60f8      	str	r0, [r7, #12]
 80018b8:	60b9      	str	r1, [r7, #8]
 80018ba:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d003      	beq.n	80018ca <_write+0x1a>
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d014      	beq.n	80018f2 <_write+0x42>
 80018c8:	e027      	b.n	800191a <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	e00b      	b.n	80018e8 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80018d0:	4b18      	ldr	r3, [pc, #96]	; (8001934 <_write+0x84>)
 80018d2:	7818      	ldrb	r0, [r3, #0]
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	1c5a      	adds	r2, r3, #1
 80018d8:	60ba      	str	r2, [r7, #8]
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	4619      	mov	r1, r3
 80018de:	f000 fb8f 	bl	8002000 <UART_putc>
			for (n = 0; n < len; n++)
 80018e2:	697b      	ldr	r3, [r7, #20]
 80018e4:	3301      	adds	r3, #1
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697a      	ldr	r2, [r7, #20]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	dbef      	blt.n	80018d0 <_write+0x20>
#endif
			}
			break;
 80018f0:	e01b      	b.n	800192a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 80018f2:	2300      	movs	r3, #0
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	e00b      	b.n	8001910 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 80018f8:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <_write+0x88>)
 80018fa:	7818      	ldrb	r0, [r3, #0]
 80018fc:	68bb      	ldr	r3, [r7, #8]
 80018fe:	1c5a      	adds	r2, r3, #1
 8001900:	60ba      	str	r2, [r7, #8]
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	4619      	mov	r1, r3
 8001906:	f000 fb7b 	bl	8002000 <UART_putc>
			for (n = 0; n < len; n++)
 800190a:	697b      	ldr	r3, [r7, #20]
 800190c:	3301      	adds	r3, #1
 800190e:	617b      	str	r3, [r7, #20]
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	429a      	cmp	r2, r3
 8001916:	dbef      	blt.n	80018f8 <_write+0x48>
#endif
			}
			break;
 8001918:	e007      	b.n	800192a <_write+0x7a>
		default:
			errno = EBADF;
 800191a:	f002 fd27 	bl	800436c <__errno>
 800191e:	4603      	mov	r3, r0
 8001920:	2209      	movs	r2, #9
 8001922:	601a      	str	r2, [r3, #0]
			return -1;
 8001924:	f04f 33ff 	mov.w	r3, #4294967295
 8001928:	e000      	b.n	800192c <_write+0x7c>
	}
	return len;
 800192a:	687b      	ldr	r3, [r7, #4]
}
 800192c:	4618      	mov	r0, r3
 800192e:	3718      	adds	r7, #24
 8001930:	46bd      	mov	sp, r7
 8001932:	bd80      	pop	{r7, pc}
 8001934:	20000a5e 	.word	0x20000a5e
 8001938:	20000a5f 	.word	0x20000a5f

0800193c <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 800193c:	b40f      	push	{r0, r1, r2, r3}
 800193e:	b580      	push	{r7, lr}
 8001940:	b0c2      	sub	sp, #264	; 0x108
 8001942:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001944:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001948:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 800194c:	4638      	mov	r0, r7
 800194e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001952:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001956:	f44f 7180 	mov.w	r1, #256	; 0x100
 800195a:	f004 fba9 	bl	80060b0 <vsnprintf>
 800195e:	4603      	mov	r3, r0
 8001960:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001964:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001968:	2bff      	cmp	r3, #255	; 0xff
 800196a:	d902      	bls.n	8001972 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 800196c:	23ff      	movs	r3, #255	; 0xff
 800196e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001972:	463b      	mov	r3, r7
 8001974:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001978:	4619      	mov	r1, r3
 800197a:	2001      	movs	r0, #1
 800197c:	f000 fb82 	bl	8002084 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001980:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001984:	4618      	mov	r0, r3
 8001986:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800198a:	46bd      	mov	sp, r7
 800198c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001990:	b004      	add	sp, #16
 8001992:	4770      	bx	lr

08001994 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b086      	sub	sp, #24
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 800199e:	4b52      	ldr	r3, [pc, #328]	; (8001ae8 <dump_trap_info+0x154>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a52      	ldr	r2, [pc, #328]	; (8001aec <dump_trap_info+0x158>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d001      	beq.n	80019ac <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80019a8:	f7ff fe42 	bl	8001630 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80019ac:	f3ef 8305 	mrs	r3, IPSR
 80019b0:	60fb      	str	r3, [r7, #12]
  return(result);
 80019b2:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	4619      	mov	r1, r3
 80019b8:	484d      	ldr	r0, [pc, #308]	; (8001af0 <dump_trap_info+0x15c>)
 80019ba:	f7ff ffbf 	bl	800193c <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	f003 0308 	and.w	r3, r3, #8
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80019c8:	484a      	ldr	r0, [pc, #296]	; (8001af4 <dump_trap_info+0x160>)
 80019ca:	f7ff ffb7 	bl	800193c <dump_printf>
 80019ce:	e002      	b.n	80019d6 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80019d0:	4849      	ldr	r0, [pc, #292]	; (8001af8 <dump_trap_info+0x164>)
 80019d2:	f7ff ffb3 	bl	800193c <dump_printf>

	int offset, i;
	offset = 0;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80019da:	4848      	ldr	r0, [pc, #288]	; (8001afc <dump_trap_info+0x168>)
 80019dc:	f7ff ffae 	bl	800193c <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	4413      	add	r3, r2
 80019e8:	6819      	ldr	r1, [r3, #0]
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	3301      	adds	r3, #1
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	461a      	mov	r2, r3
 80019f8:	4841      	ldr	r0, [pc, #260]	; (8001b00 <dump_trap_info+0x16c>)
 80019fa:	f7ff ff9f 	bl	800193c <dump_printf>
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	3302      	adds	r3, #2
 8001a02:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	687a      	ldr	r2, [r7, #4]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	6819      	ldr	r1, [r3, #0]
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	3301      	adds	r3, #1
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	4839      	ldr	r0, [pc, #228]	; (8001b04 <dump_trap_info+0x170>)
 8001a1e:	f7ff ff8d 	bl	800193c <dump_printf>
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	3302      	adds	r3, #2
 8001a26:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	1c5a      	adds	r2, r3, #1
 8001a2c:	617a      	str	r2, [r7, #20]
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	4413      	add	r3, r2
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4619      	mov	r1, r3
 8001a38:	4833      	ldr	r0, [pc, #204]	; (8001b08 <dump_trap_info+0x174>)
 8001a3a:	f7ff ff7f 	bl	800193c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001a3e:	697b      	ldr	r3, [r7, #20]
 8001a40:	1c5a      	adds	r2, r3, #1
 8001a42:	617a      	str	r2, [r7, #20]
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	687a      	ldr	r2, [r7, #4]
 8001a48:	4413      	add	r3, r2
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	482f      	ldr	r0, [pc, #188]	; (8001b0c <dump_trap_info+0x178>)
 8001a50:	f7ff ff74 	bl	800193c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	1c5a      	adds	r2, r3, #1
 8001a58:	617a      	str	r2, [r7, #20]
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	687a      	ldr	r2, [r7, #4]
 8001a5e:	4413      	add	r3, r2
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4619      	mov	r1, r3
 8001a64:	482a      	ldr	r0, [pc, #168]	; (8001b10 <dump_trap_info+0x17c>)
 8001a66:	f7ff ff69 	bl	800193c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	1c5a      	adds	r2, r3, #1
 8001a6e:	617a      	str	r2, [r7, #20]
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	4413      	add	r3, r2
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4826      	ldr	r0, [pc, #152]	; (8001b14 <dump_trap_info+0x180>)
 8001a7c:	f7ff ff5e 	bl	800193c <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001a80:	4825      	ldr	r0, [pc, #148]	; (8001b18 <dump_trap_info+0x184>)
 8001a82:	f7ff ff5b 	bl	800193c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	e019      	b.n	8001ac0 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	f003 0303 	and.w	r3, r3, #3
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d105      	bne.n	8001aa4 <dump_trap_info+0x110>
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d002      	beq.n	8001aa4 <dump_trap_info+0x110>
			dump_printf("\n");
 8001a9e:	481f      	ldr	r0, [pc, #124]	; (8001b1c <dump_trap_info+0x188>)
 8001aa0:	f7ff ff4c 	bl	800193c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	1c5a      	adds	r2, r3, #1
 8001aa8:	617a      	str	r2, [r7, #20]
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	4413      	add	r3, r2
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	481a      	ldr	r0, [pc, #104]	; (8001b20 <dump_trap_info+0x18c>)
 8001ab6:	f7ff ff41 	bl	800193c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	3301      	adds	r3, #1
 8001abe:	613b      	str	r3, [r7, #16]
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	2b1f      	cmp	r3, #31
 8001ac4:	dc06      	bgt.n	8001ad4 <dump_trap_info+0x140>
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	687a      	ldr	r2, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	4a15      	ldr	r2, [pc, #84]	; (8001b24 <dump_trap_info+0x190>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d3db      	bcc.n	8001a8c <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001ad4:	4811      	ldr	r0, [pc, #68]	; (8001b1c <dump_trap_info+0x188>)
 8001ad6:	f7ff ff31 	bl	800193c <dump_printf>


	dump_printf("END of Fault Handler\n");
 8001ada:	4813      	ldr	r0, [pc, #76]	; (8001b28 <dump_trap_info+0x194>)
 8001adc:	f7ff ff2e 	bl	800193c <dump_printf>
}
 8001ae0:	bf00      	nop
 8001ae2:	3718      	adds	r7, #24
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}
 8001ae8:	20000a64 	.word	0x20000a64
 8001aec:	e5e0e5e0 	.word	0xe5e0e5e0
 8001af0:	0800a994 	.word	0x0800a994
 8001af4:	0800a9b4 	.word	0x0800a9b4
 8001af8:	0800a9cc 	.word	0x0800a9cc
 8001afc:	0800a9e8 	.word	0x0800a9e8
 8001b00:	0800a9fc 	.word	0x0800a9fc
 8001b04:	0800aa1c 	.word	0x0800aa1c
 8001b08:	0800aa3c 	.word	0x0800aa3c
 8001b0c:	0800aa4c 	.word	0x0800aa4c
 8001b10:	0800aa60 	.word	0x0800aa60
 8001b14:	0800aa74 	.word	0x0800aa74
 8001b18:	0800aa88 	.word	0x0800aa88
 8001b1c:	0800aa98 	.word	0x0800aa98
 8001b20:	0800aa9c 	.word	0x0800aa9c
 8001b24:	20005000 	.word	0x20005000
 8001b28:	0800aaa8 	.word	0x0800aaa8

08001b2c <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8001b2c:	f01e 0f04 	tst.w	lr, #4
 8001b30:	bf0c      	ite	eq
 8001b32:	f3ef 8008 	mrseq	r0, MSP
 8001b36:	f3ef 8009 	mrsne	r0, PSP
 8001b3a:	4671      	mov	r1, lr
 8001b3c:	f7ff bf2a 	b.w	8001994 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001b40:	bf00      	nop
	...

08001b44 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001b48:	4802      	ldr	r0, [pc, #8]	; (8001b54 <NMI_Handler+0x10>)
 8001b4a:	f7ff fef7 	bl	800193c <dump_printf>
}
 8001b4e:	bf00      	nop
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	0800aac0 	.word	0x0800aac0

08001b58 <SVC_Handler>:

void SVC_Handler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001b5c:	4802      	ldr	r0, [pc, #8]	; (8001b68 <SVC_Handler+0x10>)
 8001b5e:	f7ff feed 	bl	800193c <dump_printf>
}
 8001b62:	bf00      	nop
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	0800aad4 	.word	0x0800aad4

08001b6c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001b70:	4802      	ldr	r0, [pc, #8]	; (8001b7c <DebugMon_Handler+0x10>)
 8001b72:	f7ff fee3 	bl	800193c <dump_printf>
}
 8001b76:	bf00      	nop
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	0800aaf4 	.word	0x0800aaf4

08001b80 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001b84:	4802      	ldr	r0, [pc, #8]	; (8001b90 <PendSV_Handler+0x10>)
 8001b86:	f7ff fed9 	bl	800193c <dump_printf>
}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	0800ab10 	.word	0x0800ab10

08001b94 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0

}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr

08001bac <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0

}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001bc8:	4b07      	ldr	r3, [pc, #28]	; (8001be8 <TIM1_UP_IRQHandler+0x24>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	f003 0301 	and.w	r3, r3, #1
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d106      	bne.n	8001be4 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001bd6:	4b04      	ldr	r3, [pc, #16]	; (8001be8 <TIM1_UP_IRQHandler+0x24>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f06f 0201 	mvn.w	r2, #1
 8001bde:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001be0:	f7ff ffd8 	bl	8001b94 <TIMER1_user_handler_it>
	}
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	20000a6c 	.word	0x20000a6c

08001bec <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001bf0:	4b07      	ldr	r3, [pc, #28]	; (8001c10 <TIM2_IRQHandler+0x24>)
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d106      	bne.n	8001c0c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001bfe:	4b04      	ldr	r3, [pc, #16]	; (8001c10 <TIM2_IRQHandler+0x24>)
 8001c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c02:	f06f 0201 	mvn.w	r2, #1
 8001c06:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001c08:	f7ff ffca 	bl	8001ba0 <TIMER2_user_handler_it>
	}
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000a6c 	.word	0x20000a6c

08001c14 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001c18:	4b08      	ldr	r3, [pc, #32]	; (8001c3c <TIM3_IRQHandler+0x28>)
 8001c1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f003 0301 	and.w	r3, r3, #1
 8001c24:	2b01      	cmp	r3, #1
 8001c26:	d107      	bne.n	8001c38 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001c28:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <TIM3_IRQHandler+0x28>)
 8001c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001c2e:	f06f 0201 	mvn.w	r2, #1
 8001c32:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001c34:	f7ff ffba 	bl	8001bac <TIMER3_user_handler_it>
	}
}
 8001c38:	bf00      	nop
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	20000a6c 	.word	0x20000a6c

08001c40 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8001c44:	4b08      	ldr	r3, [pc, #32]	; (8001c68 <TIM4_IRQHandler+0x28>)
 8001c46:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d107      	bne.n	8001c64 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8001c54:	4b04      	ldr	r3, [pc, #16]	; (8001c68 <TIM4_IRQHandler+0x28>)
 8001c56:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001c5a:	f06f 0201 	mvn.w	r2, #1
 8001c5e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8001c60:	f7ff ffaa 	bl	8001bb8 <TIMER4_user_handler_it>
	}
}
 8001c64:	bf00      	nop
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000a6c 	.word	0x20000a6c

08001c6c <__NVIC_EnableIRQ>:
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	4603      	mov	r3, r0
 8001c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	db0b      	blt.n	8001c96 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c7e:	79fb      	ldrb	r3, [r7, #7]
 8001c80:	f003 021f 	and.w	r2, r3, #31
 8001c84:	4906      	ldr	r1, [pc, #24]	; (8001ca0 <__NVIC_EnableIRQ+0x34>)
 8001c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c8a:	095b      	lsrs	r3, r3, #5
 8001c8c:	2001      	movs	r0, #1
 8001c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c96:	bf00      	nop
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bc80      	pop	{r7}
 8001c9e:	4770      	bx	lr
 8001ca0:	e000e100 	.word	0xe000e100

08001ca4 <__NVIC_DisableIRQ>:
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	db12      	blt.n	8001cdc <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	f003 021f 	and.w	r2, r3, #31
 8001cbc:	490a      	ldr	r1, [pc, #40]	; (8001ce8 <__NVIC_DisableIRQ+0x44>)
 8001cbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cc2:	095b      	lsrs	r3, r3, #5
 8001cc4:	2001      	movs	r0, #1
 8001cc6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cca:	3320      	adds	r3, #32
 8001ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd0:	f3bf 8f4f 	dsb	sy
}
 8001cd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001cd6:	f3bf 8f6f 	isb	sy
}
 8001cda:	bf00      	nop
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bc80      	pop	{r7}
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	e000e100 	.word	0xe000e100

08001cec <__NVIC_SystemReset>:
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001cf0:	f3bf 8f4f 	dsb	sy
}
 8001cf4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001cf6:	4b06      	ldr	r3, [pc, #24]	; (8001d10 <__NVIC_SystemReset+0x24>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001cfe:	4904      	ldr	r1, [pc, #16]	; (8001d10 <__NVIC_SystemReset+0x24>)
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <__NVIC_SystemReset+0x28>)
 8001d02:	4313      	orrs	r3, r2
 8001d04:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d06:	f3bf 8f4f 	dsb	sy
}
 8001d0a:	bf00      	nop
    __NOP();
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <__NVIC_SystemReset+0x20>
 8001d10:	e000ed00 	.word	0xe000ed00
 8001d14:	05fa0004 	.word	0x05fa0004

08001d18 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	4603      	mov	r3, r0
 8001d20:	6039      	str	r1, [r7, #0]
 8001d22:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001d2a:	d806      	bhi.n	8001d3a <UART_init+0x22>
 8001d2c:	4a56      	ldr	r2, [pc, #344]	; (8001e88 <UART_init+0x170>)
 8001d2e:	218a      	movs	r1, #138	; 0x8a
 8001d30:	4856      	ldr	r0, [pc, #344]	; (8001e8c <UART_init+0x174>)
 8001d32:	f002 fdab 	bl	800488c <printf>
 8001d36:	f7ff ffd9 	bl	8001cec <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8001d3a:	79fb      	ldrb	r3, [r7, #7]
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	d906      	bls.n	8001d4e <UART_init+0x36>
 8001d40:	4a53      	ldr	r2, [pc, #332]	; (8001e90 <UART_init+0x178>)
 8001d42:	218b      	movs	r1, #139	; 0x8b
 8001d44:	4851      	ldr	r0, [pc, #324]	; (8001e8c <UART_init+0x174>)
 8001d46:	f002 fda1 	bl	800488c <printf>
 8001d4a:	f7ff ffcf 	bl	8001cec <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	4a50      	ldr	r2, [pc, #320]	; (8001e94 <UART_init+0x17c>)
 8001d52:	2100      	movs	r1, #0
 8001d54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	4a4f      	ldr	r2, [pc, #316]	; (8001e98 <UART_init+0x180>)
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8001d60:	79fb      	ldrb	r3, [r7, #7]
 8001d62:	4a4e      	ldr	r2, [pc, #312]	; (8001e9c <UART_init+0x184>)
 8001d64:	2100      	movs	r1, #0
 8001d66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8001d6a:	79fa      	ldrb	r2, [r7, #7]
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	494c      	ldr	r1, [pc, #304]	; (8001ea0 <UART_init+0x188>)
 8001d70:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001d74:	494b      	ldr	r1, [pc, #300]	; (8001ea4 <UART_init+0x18c>)
 8001d76:	019b      	lsls	r3, r3, #6
 8001d78:	440b      	add	r3, r1
 8001d7a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	4a49      	ldr	r2, [pc, #292]	; (8001ea4 <UART_init+0x18c>)
 8001d80:	019b      	lsls	r3, r3, #6
 8001d82:	4413      	add	r3, r2
 8001d84:	3304      	adds	r3, #4
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8001d8a:	79fb      	ldrb	r3, [r7, #7]
 8001d8c:	4a45      	ldr	r2, [pc, #276]	; (8001ea4 <UART_init+0x18c>)
 8001d8e:	019b      	lsls	r3, r3, #6
 8001d90:	4413      	add	r3, r2
 8001d92:	3308      	adds	r3, #8
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8001d98:	79fb      	ldrb	r3, [r7, #7]
 8001d9a:	4a42      	ldr	r2, [pc, #264]	; (8001ea4 <UART_init+0x18c>)
 8001d9c:	019b      	lsls	r3, r3, #6
 8001d9e:	4413      	add	r3, r2
 8001da0:	330c      	adds	r3, #12
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	4a3e      	ldr	r2, [pc, #248]	; (8001ea4 <UART_init+0x18c>)
 8001daa:	019b      	lsls	r3, r3, #6
 8001dac:	4413      	add	r3, r2
 8001dae:	3310      	adds	r3, #16
 8001db0:	2200      	movs	r2, #0
 8001db2:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	4a3b      	ldr	r2, [pc, #236]	; (8001ea4 <UART_init+0x18c>)
 8001db8:	019b      	lsls	r3, r3, #6
 8001dba:	4413      	add	r3, r2
 8001dbc:	3318      	adds	r3, #24
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8001dc2:	79fb      	ldrb	r3, [r7, #7]
 8001dc4:	4a37      	ldr	r2, [pc, #220]	; (8001ea4 <UART_init+0x18c>)
 8001dc6:	019b      	lsls	r3, r3, #6
 8001dc8:	4413      	add	r3, r2
 8001dca:	3314      	adds	r3, #20
 8001dcc:	220c      	movs	r2, #12
 8001dce:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4a34      	ldr	r2, [pc, #208]	; (8001ea4 <UART_init+0x18c>)
 8001dd4:	019b      	lsls	r3, r3, #6
 8001dd6:	4413      	add	r3, r2
 8001dd8:	331c      	adds	r3, #28
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8001dde:	79fb      	ldrb	r3, [r7, #7]
 8001de0:	019b      	lsls	r3, r3, #6
 8001de2:	4a30      	ldr	r2, [pc, #192]	; (8001ea4 <UART_init+0x18c>)
 8001de4:	4413      	add	r3, r2
 8001de6:	4618      	mov	r0, r3
 8001de8:	f001 fe68 	bl	8003abc <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8001dec:	79fb      	ldrb	r3, [r7, #7]
 8001dee:	4a2d      	ldr	r2, [pc, #180]	; (8001ea4 <UART_init+0x18c>)
 8001df0:	019b      	lsls	r3, r3, #6
 8001df2:	4413      	add	r3, r2
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68da      	ldr	r2, [r3, #12]
 8001df8:	79fb      	ldrb	r3, [r7, #7]
 8001dfa:	492a      	ldr	r1, [pc, #168]	; (8001ea4 <UART_init+0x18c>)
 8001dfc:	019b      	lsls	r3, r3, #6
 8001dfe:	440b      	add	r3, r1
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e06:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	4a27      	ldr	r2, [pc, #156]	; (8001ea8 <UART_init+0x190>)
 8001e0c:	56d3      	ldrsb	r3, [r2, r3]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	2101      	movs	r1, #1
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 fe6b 	bl	8002aee <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001e18:	79fb      	ldrb	r3, [r7, #7]
 8001e1a:	4a23      	ldr	r2, [pc, #140]	; (8001ea8 <UART_init+0x190>)
 8001e1c:	56d3      	ldrsb	r3, [r2, r3]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f000 fe81 	bl	8002b26 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8001e24:	79fb      	ldrb	r3, [r7, #7]
 8001e26:	019b      	lsls	r3, r3, #6
 8001e28:	4a1e      	ldr	r2, [pc, #120]	; (8001ea4 <UART_init+0x18c>)
 8001e2a:	1898      	adds	r0, r3, r2
 8001e2c:	79fb      	ldrb	r3, [r7, #7]
 8001e2e:	79fa      	ldrb	r2, [r7, #7]
 8001e30:	4919      	ldr	r1, [pc, #100]	; (8001e98 <UART_init+0x180>)
 8001e32:	5c8a      	ldrb	r2, [r1, r2]
 8001e34:	01db      	lsls	r3, r3, #7
 8001e36:	4413      	add	r3, r2
 8001e38:	4a1c      	ldr	r2, [pc, #112]	; (8001eac <UART_init+0x194>)
 8001e3a:	4413      	add	r3, r2
 8001e3c:	2201      	movs	r2, #1
 8001e3e:	4619      	mov	r1, r3
 8001e40:	f001 fecd 	bl	8003bde <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8001e44:	4b1a      	ldr	r3, [pc, #104]	; (8001eb0 <UART_init+0x198>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	6898      	ldr	r0, [r3, #8]
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	2202      	movs	r2, #2
 8001e4e:	2100      	movs	r1, #0
 8001e50:	f002 fd4c 	bl	80048ec <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8001e54:	4b16      	ldr	r3, [pc, #88]	; (8001eb0 <UART_init+0x198>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68d8      	ldr	r0, [r3, #12]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	2100      	movs	r1, #0
 8001e60:	f002 fd44 	bl	80048ec <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8001e64:	4b12      	ldr	r3, [pc, #72]	; (8001eb0 <UART_init+0x198>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	6858      	ldr	r0, [r3, #4]
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	2100      	movs	r1, #0
 8001e70:	f002 fd3c 	bl	80048ec <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	4a0f      	ldr	r2, [pc, #60]	; (8001eb4 <UART_init+0x19c>)
 8001e78:	2101      	movs	r1, #1
 8001e7a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001e7e:	bf00      	nop
 8001e80:	3708      	adds	r7, #8
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	0800ab38 	.word	0x0800ab38
 8001e8c:	0800ab48 	.word	0x0800ab48
 8001e90:	0800ab84 	.word	0x0800ab84
 8001e94:	20000db0 	.word	0x20000db0
 8001e98:	20000dac 	.word	0x20000dac
 8001e9c:	20000dbc 	.word	0x20000dbc
 8001ea0:	20000038 	.word	0x20000038
 8001ea4:	20000b6c 	.word	0x20000b6c
 8001ea8:	0800adf8 	.word	0x0800adf8
 8001eac:	20000c2c 	.word	0x20000c2c
 8001eb0:	20000054 	.word	0x20000054
 8001eb4:	20000dc8 	.word	0x20000dc8

08001eb8 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b082      	sub	sp, #8
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2b02      	cmp	r3, #2
 8001ec6:	d906      	bls.n	8001ed6 <UART_data_ready+0x1e>
 8001ec8:	4a07      	ldr	r2, [pc, #28]	; (8001ee8 <UART_data_ready+0x30>)
 8001eca:	21c8      	movs	r1, #200	; 0xc8
 8001ecc:	4807      	ldr	r0, [pc, #28]	; (8001eec <UART_data_ready+0x34>)
 8001ece:	f002 fcdd 	bl	800488c <printf>
 8001ed2:	f7ff ff0b 	bl	8001cec <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8001ed6:	79fb      	ldrb	r3, [r7, #7]
 8001ed8:	4a05      	ldr	r2, [pc, #20]	; (8001ef0 <UART_data_ready+0x38>)
 8001eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001ede:	4618      	mov	r0, r3
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	0800ab84 	.word	0x0800ab84
 8001eec:	0800ab48 	.word	0x0800ab48
 8001ef0:	20000dbc 	.word	0x20000dbc

08001ef4 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	4603      	mov	r3, r0
 8001efc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8001efe:	79fb      	ldrb	r3, [r7, #7]
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d906      	bls.n	8001f12 <UART_get_next_byte+0x1e>
 8001f04:	4a22      	ldr	r2, [pc, #136]	; (8001f90 <UART_get_next_byte+0x9c>)
 8001f06:	21d4      	movs	r1, #212	; 0xd4
 8001f08:	4822      	ldr	r0, [pc, #136]	; (8001f94 <UART_get_next_byte+0xa0>)
 8001f0a:	f002 fcbf 	bl	800488c <printf>
 8001f0e:	f7ff feed 	bl	8001cec <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	4a20      	ldr	r2, [pc, #128]	; (8001f98 <UART_get_next_byte+0xa4>)
 8001f16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d101      	bne.n	8001f22 <UART_get_next_byte+0x2e>
		return 0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	e031      	b.n	8001f86 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8001f22:	79fa      	ldrb	r2, [r7, #7]
 8001f24:	79fb      	ldrb	r3, [r7, #7]
 8001f26:	491d      	ldr	r1, [pc, #116]	; (8001f9c <UART_get_next_byte+0xa8>)
 8001f28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001f2c:	491c      	ldr	r1, [pc, #112]	; (8001fa0 <UART_get_next_byte+0xac>)
 8001f2e:	01d2      	lsls	r2, r2, #7
 8001f30:	440a      	add	r2, r1
 8001f32:	4413      	add	r3, r2
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	4a18      	ldr	r2, [pc, #96]	; (8001f9c <UART_get_next_byte+0xa8>)
 8001f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	79fb      	ldrb	r3, [r7, #7]
 8001f44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f48:	4914      	ldr	r1, [pc, #80]	; (8001f9c <UART_get_next_byte+0xa8>)
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8001f4e:	79fb      	ldrb	r3, [r7, #7]
 8001f50:	4a14      	ldr	r2, [pc, #80]	; (8001fa4 <UART_get_next_byte+0xb0>)
 8001f52:	56d3      	ldrsb	r3, [r2, r3]
 8001f54:	4618      	mov	r0, r3
 8001f56:	f7ff fea5 	bl	8001ca4 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	4a12      	ldr	r2, [pc, #72]	; (8001fa8 <UART_get_next_byte+0xb4>)
 8001f5e:	5cd3      	ldrb	r3, [r2, r3]
 8001f60:	4619      	mov	r1, r3
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	4a0d      	ldr	r2, [pc, #52]	; (8001f9c <UART_get_next_byte+0xa8>)
 8001f66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f6a:	4299      	cmp	r1, r3
 8001f6c:	d104      	bne.n	8001f78 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8001f6e:	79fb      	ldrb	r3, [r7, #7]
 8001f70:	4a09      	ldr	r2, [pc, #36]	; (8001f98 <UART_get_next_byte+0xa4>)
 8001f72:	2100      	movs	r1, #0
 8001f74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8001f78:	79fb      	ldrb	r3, [r7, #7]
 8001f7a:	4a0a      	ldr	r2, [pc, #40]	; (8001fa4 <UART_get_next_byte+0xb0>)
 8001f7c:	56d3      	ldrsb	r3, [r2, r3]
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7ff fe74 	bl	8001c6c <__NVIC_EnableIRQ>
	return ret;
 8001f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	0800ab84 	.word	0x0800ab84
 8001f94:	0800ab48 	.word	0x0800ab48
 8001f98:	20000dbc 	.word	0x20000dbc
 8001f9c:	20000db0 	.word	0x20000db0
 8001fa0:	20000c2c 	.word	0x20000c2c
 8001fa4:	0800adf8 	.word	0x0800adf8
 8001fa8:	20000dac 	.word	0x20000dac

08001fac <UART_getc_blocking>:
 * @param	timeout au del duquel on abandonne le blocage, sauf si timeout vaut 0 (attente infinie)
 * @post	Si le caractere reu est 0, il n'est pas possible de faire la difference avec le cas o aucun caractere n'est reu.
 * @ret		Le caractere reu, sur 8 bits.
 */
uint8_t UART_getc_blocking(uart_id_e uart_id, uint32_t timeout)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b084      	sub	sp, #16
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	6039      	str	r1, [r7, #0]
 8001fb6:	71fb      	strb	r3, [r7, #7]
	uint32_t initial = HAL_GetTick();
 8001fb8:	f000 fcb8 	bl	800292c <HAL_GetTick>
 8001fbc:	60b8      	str	r0, [r7, #8]
	uint8_t c = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	73fb      	strb	r3, [r7, #15]
	do
	{
		if(UART_data_ready(uart_id))
 8001fc2:	79fb      	ldrb	r3, [r7, #7]
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	f7ff ff77 	bl	8001eb8 <UART_data_ready>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d006      	beq.n	8001fde <UART_getc_blocking+0x32>
		{
			c = UART_get_next_byte(uart_id);
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7ff ff8e 	bl	8001ef4 <UART_get_next_byte>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	73fb      	strb	r3, [r7, #15]
			break;
 8001fdc:	e00a      	b.n	8001ff4 <UART_getc_blocking+0x48>
		}
	}while(timeout==0 || HAL_GetTick() - initial < timeout);
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d0ee      	beq.n	8001fc2 <UART_getc_blocking+0x16>
 8001fe4:	f000 fca2 	bl	800292c <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	683a      	ldr	r2, [r7, #0]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d8e6      	bhi.n	8001fc2 <UART_getc_blocking+0x16>
	return c;
 8001ff4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
	...

08002000 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	4603      	mov	r3, r0
 8002008:	460a      	mov	r2, r1
 800200a:	71fb      	strb	r3, [r7, #7]
 800200c:	4613      	mov	r3, r2
 800200e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	2b02      	cmp	r3, #2
 8002014:	d907      	bls.n	8002026 <UART_putc+0x26>
 8002016:	4a16      	ldr	r2, [pc, #88]	; (8002070 <UART_putc+0x70>)
 8002018:	f240 113d 	movw	r1, #317	; 0x13d
 800201c:	4815      	ldr	r0, [pc, #84]	; (8002074 <UART_putc+0x74>)
 800201e:	f002 fc35 	bl	800488c <printf>
 8002022:	f7ff fe63 	bl	8001cec <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	4a13      	ldr	r2, [pc, #76]	; (8002078 <UART_putc+0x78>)
 800202a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d019      	beq.n	8002066 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002032:	79fb      	ldrb	r3, [r7, #7]
 8002034:	4a11      	ldr	r2, [pc, #68]	; (800207c <UART_putc+0x7c>)
 8002036:	56d3      	ldrsb	r3, [r2, r3]
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fe33 	bl	8001ca4 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800203e:	79fb      	ldrb	r3, [r7, #7]
 8002040:	019b      	lsls	r3, r3, #6
 8002042:	4a0f      	ldr	r2, [pc, #60]	; (8002080 <UART_putc+0x80>)
 8002044:	4413      	add	r3, r2
 8002046:	1db9      	adds	r1, r7, #6
 8002048:	2201      	movs	r2, #1
 800204a:	4618      	mov	r0, r3
 800204c:	f001 fd83 	bl	8003b56 <HAL_UART_Transmit_IT>
 8002050:	4603      	mov	r3, r0
 8002052:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	4a09      	ldr	r2, [pc, #36]	; (800207c <UART_putc+0x7c>)
 8002058:	56d3      	ldrsb	r3, [r2, r3]
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff fe06 	bl	8001c6c <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8002060:	7bfb      	ldrb	r3, [r7, #15]
 8002062:	2b02      	cmp	r3, #2
 8002064:	d0e5      	beq.n	8002032 <UART_putc+0x32>
	}
}
 8002066:	bf00      	nop
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	0800ab84 	.word	0x0800ab84
 8002074:	0800ab48 	.word	0x0800ab48
 8002078:	20000dc8 	.word	0x20000dc8
 800207c:	0800adf8 	.word	0x0800adf8
 8002080:	20000b6c 	.word	0x20000b6c

08002084 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8002084:	b480      	push	{r7}
 8002086:	b087      	sub	sp, #28
 8002088:	af00      	add	r7, sp, #0
 800208a:	4603      	mov	r3, r0
 800208c:	60b9      	str	r1, [r7, #8]
 800208e:	607a      	str	r2, [r7, #4]
 8002090:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8002092:	7bfb      	ldrb	r3, [r7, #15]
 8002094:	4a13      	ldr	r2, [pc, #76]	; (80020e4 <UART_impolite_force_puts_on_uart+0x60>)
 8002096:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d01d      	beq.n	80020da <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800209e:	7bfb      	ldrb	r3, [r7, #15]
 80020a0:	4a11      	ldr	r2, [pc, #68]	; (80020e8 <UART_impolite_force_puts_on_uart+0x64>)
 80020a2:	019b      	lsls	r3, r3, #6
 80020a4:	4413      	add	r3, r2
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	e010      	b.n	80020d2 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80020b0:	bf00      	nop
 80020b2:	693b      	ldr	r3, [r7, #16]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d0f9      	beq.n	80020b2 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	4413      	add	r3, r2
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	461a      	mov	r2, r3
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	3301      	adds	r3, #1
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	697a      	ldr	r2, [r7, #20]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d3ea      	bcc.n	80020b0 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80020da:	bf00      	nop
 80020dc:	371c      	adds	r7, #28
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr
 80020e4:	20000dc8 	.word	0x20000dc8
 80020e8:	20000b6c 	.word	0x20000b6c

080020ec <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80020f0:	4802      	ldr	r0, [pc, #8]	; (80020fc <USART1_IRQHandler+0x10>)
 80020f2:	f001 fdc9 	bl	8003c88 <HAL_UART_IRQHandler>
}
 80020f6:	bf00      	nop
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000b6c 	.word	0x20000b6c

08002100 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002104:	4802      	ldr	r0, [pc, #8]	; (8002110 <USART2_IRQHandler+0x10>)
 8002106:	f001 fdbf 	bl	8003c88 <HAL_UART_IRQHandler>
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	20000bac 	.word	0x20000bac

08002114 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002118:	4802      	ldr	r0, [pc, #8]	; (8002124 <USART3_IRQHandler+0x10>)
 800211a:	f001 fdb5 	bl	8003c88 <HAL_UART_IRQHandler>
}
 800211e:	bf00      	nop
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000bec 	.word	0x20000bec

08002128 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a1e      	ldr	r2, [pc, #120]	; (80021b0 <HAL_UART_RxCpltCallback+0x88>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d102      	bne.n	8002140 <HAL_UART_RxCpltCallback+0x18>
 800213a:	2300      	movs	r3, #0
 800213c:	73fb      	strb	r3, [r7, #15]
 800213e:	e00e      	b.n	800215e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a1b      	ldr	r2, [pc, #108]	; (80021b4 <HAL_UART_RxCpltCallback+0x8c>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d102      	bne.n	8002150 <HAL_UART_RxCpltCallback+0x28>
 800214a:	2301      	movs	r3, #1
 800214c:	73fb      	strb	r3, [r7, #15]
 800214e:	e006      	b.n	800215e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a18      	ldr	r2, [pc, #96]	; (80021b8 <HAL_UART_RxCpltCallback+0x90>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d126      	bne.n	80021a8 <HAL_UART_RxCpltCallback+0x80>
 800215a:	2302      	movs	r3, #2
 800215c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800215e:	7bfb      	ldrb	r3, [r7, #15]
 8002160:	4a16      	ldr	r2, [pc, #88]	; (80021bc <HAL_UART_RxCpltCallback+0x94>)
 8002162:	2101      	movs	r1, #1
 8002164:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8002168:	7bfb      	ldrb	r3, [r7, #15]
 800216a:	4a15      	ldr	r2, [pc, #84]	; (80021c0 <HAL_UART_RxCpltCallback+0x98>)
 800216c:	5cd3      	ldrb	r3, [r2, r3]
 800216e:	3301      	adds	r3, #1
 8002170:	425a      	negs	r2, r3
 8002172:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002176:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800217a:	bf58      	it	pl
 800217c:	4253      	negpl	r3, r2
 800217e:	7bfa      	ldrb	r2, [r7, #15]
 8002180:	b2d9      	uxtb	r1, r3
 8002182:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <HAL_UART_RxCpltCallback+0x98>)
 8002184:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002186:	7bfb      	ldrb	r3, [r7, #15]
 8002188:	019b      	lsls	r3, r3, #6
 800218a:	4a0e      	ldr	r2, [pc, #56]	; (80021c4 <HAL_UART_RxCpltCallback+0x9c>)
 800218c:	1898      	adds	r0, r3, r2
 800218e:	7bfb      	ldrb	r3, [r7, #15]
 8002190:	7bfa      	ldrb	r2, [r7, #15]
 8002192:	490b      	ldr	r1, [pc, #44]	; (80021c0 <HAL_UART_RxCpltCallback+0x98>)
 8002194:	5c8a      	ldrb	r2, [r1, r2]
 8002196:	01db      	lsls	r3, r3, #7
 8002198:	4413      	add	r3, r2
 800219a:	4a0b      	ldr	r2, [pc, #44]	; (80021c8 <HAL_UART_RxCpltCallback+0xa0>)
 800219c:	4413      	add	r3, r2
 800219e:	2201      	movs	r2, #1
 80021a0:	4619      	mov	r1, r3
 80021a2:	f001 fd1c 	bl	8003bde <HAL_UART_Receive_IT>
 80021a6:	e000      	b.n	80021aa <HAL_UART_RxCpltCallback+0x82>
	else return;
 80021a8:	bf00      	nop
}
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	40013800 	.word	0x40013800
 80021b4:	40004400 	.word	0x40004400
 80021b8:	40004800 	.word	0x40004800
 80021bc:	20000dbc 	.word	0x20000dbc
 80021c0:	20000dac 	.word	0x20000dac
 80021c4:	20000b6c 	.word	0x20000b6c
 80021c8:	20000c2c 	.word	0x20000c2c

080021cc <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08c      	sub	sp, #48	; 0x30
 80021d0:	af02      	add	r7, sp, #8
 80021d2:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a53      	ldr	r2, [pc, #332]	; (8002328 <HAL_UART_MspInit+0x15c>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d142      	bne.n	8002264 <HAL_UART_MspInit+0x98>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 80021de:	4b53      	ldr	r3, [pc, #332]	; (800232c <HAL_UART_MspInit+0x160>)
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	4a52      	ldr	r2, [pc, #328]	; (800232c <HAL_UART_MspInit+0x160>)
 80021e4:	f043 0301 	orr.w	r3, r3, #1
 80021e8:	6193      	str	r3, [r2, #24]
 80021ea:	4b50      	ldr	r3, [pc, #320]	; (800232c <HAL_UART_MspInit+0x160>)
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	623b      	str	r3, [r7, #32]
 80021f4:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80021f6:	4b4d      	ldr	r3, [pc, #308]	; (800232c <HAL_UART_MspInit+0x160>)
 80021f8:	699b      	ldr	r3, [r3, #24]
 80021fa:	4a4c      	ldr	r2, [pc, #304]	; (800232c <HAL_UART_MspInit+0x160>)
 80021fc:	f043 0308 	orr.w	r3, r3, #8
 8002200:	6193      	str	r3, [r2, #24]
 8002202:	4b4a      	ldr	r3, [pc, #296]	; (800232c <HAL_UART_MspInit+0x160>)
 8002204:	699b      	ldr	r3, [r3, #24]
 8002206:	f003 0308 	and.w	r3, r3, #8
 800220a:	61fb      	str	r3, [r7, #28]
 800220c:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 800220e:	2303      	movs	r3, #3
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	2301      	movs	r3, #1
 8002214:	2202      	movs	r2, #2
 8002216:	2140      	movs	r1, #64	; 0x40
 8002218:	4845      	ldr	r0, [pc, #276]	; (8002330 <HAL_UART_MspInit+0x164>)
 800221a:	f7ff f9ef 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800221e:	2303      	movs	r3, #3
 8002220:	9300      	str	r3, [sp, #0]
 8002222:	2301      	movs	r3, #1
 8002224:	2200      	movs	r2, #0
 8002226:	2180      	movs	r1, #128	; 0x80
 8002228:	4841      	ldr	r0, [pc, #260]	; (8002330 <HAL_UART_MspInit+0x164>)
 800222a:	f7ff f9e7 	bl	80015fc <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 800222e:	4b41      	ldr	r3, [pc, #260]	; (8002334 <HAL_UART_MspInit+0x168>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	627b      	str	r3, [r7, #36]	; 0x24
 8002234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002236:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	f043 0304 	orr.w	r3, r3, #4
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
 8002244:	4a3b      	ldr	r2, [pc, #236]	; (8002334 <HAL_UART_MspInit+0x168>)
 8002246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002248:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800224a:	4b38      	ldr	r3, [pc, #224]	; (800232c <HAL_UART_MspInit+0x160>)
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	4a37      	ldr	r2, [pc, #220]	; (800232c <HAL_UART_MspInit+0x160>)
 8002250:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002254:	6193      	str	r3, [r2, #24]
 8002256:	4b35      	ldr	r3, [pc, #212]	; (800232c <HAL_UART_MspInit+0x160>)
 8002258:	699b      	ldr	r3, [r3, #24]
 800225a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800225e:	61bb      	str	r3, [r7, #24]
 8002260:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8002262:	e05c      	b.n	800231e <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a33      	ldr	r2, [pc, #204]	; (8002338 <HAL_UART_MspInit+0x16c>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d128      	bne.n	80022c0 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800226e:	4b2f      	ldr	r3, [pc, #188]	; (800232c <HAL_UART_MspInit+0x160>)
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	4a2e      	ldr	r2, [pc, #184]	; (800232c <HAL_UART_MspInit+0x160>)
 8002274:	f043 0304 	orr.w	r3, r3, #4
 8002278:	6193      	str	r3, [r2, #24]
 800227a:	4b2c      	ldr	r3, [pc, #176]	; (800232c <HAL_UART_MspInit+0x160>)
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002286:	2303      	movs	r3, #3
 8002288:	9300      	str	r3, [sp, #0]
 800228a:	2301      	movs	r3, #1
 800228c:	2202      	movs	r2, #2
 800228e:	2104      	movs	r1, #4
 8002290:	482a      	ldr	r0, [pc, #168]	; (800233c <HAL_UART_MspInit+0x170>)
 8002292:	f7ff f9b3 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002296:	2303      	movs	r3, #3
 8002298:	9300      	str	r3, [sp, #0]
 800229a:	2301      	movs	r3, #1
 800229c:	2200      	movs	r2, #0
 800229e:	2108      	movs	r1, #8
 80022a0:	4826      	ldr	r0, [pc, #152]	; (800233c <HAL_UART_MspInit+0x170>)
 80022a2:	f7ff f9ab 	bl	80015fc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 80022a6:	4b21      	ldr	r3, [pc, #132]	; (800232c <HAL_UART_MspInit+0x160>)
 80022a8:	69db      	ldr	r3, [r3, #28]
 80022aa:	4a20      	ldr	r2, [pc, #128]	; (800232c <HAL_UART_MspInit+0x160>)
 80022ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80022b0:	61d3      	str	r3, [r2, #28]
 80022b2:	4b1e      	ldr	r3, [pc, #120]	; (800232c <HAL_UART_MspInit+0x160>)
 80022b4:	69db      	ldr	r3, [r3, #28]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ba:	613b      	str	r3, [r7, #16]
 80022bc:	693b      	ldr	r3, [r7, #16]
}
 80022be:	e02e      	b.n	800231e <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a1e      	ldr	r2, [pc, #120]	; (8002340 <HAL_UART_MspInit+0x174>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d129      	bne.n	800231e <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80022ca:	4b18      	ldr	r3, [pc, #96]	; (800232c <HAL_UART_MspInit+0x160>)
 80022cc:	699b      	ldr	r3, [r3, #24]
 80022ce:	4a17      	ldr	r2, [pc, #92]	; (800232c <HAL_UART_MspInit+0x160>)
 80022d0:	f043 0308 	orr.w	r3, r3, #8
 80022d4:	6193      	str	r3, [r2, #24]
 80022d6:	4b15      	ldr	r3, [pc, #84]	; (800232c <HAL_UART_MspInit+0x160>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80022e2:	2303      	movs	r3, #3
 80022e4:	9300      	str	r3, [sp, #0]
 80022e6:	2301      	movs	r3, #1
 80022e8:	2202      	movs	r2, #2
 80022ea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80022ee:	4810      	ldr	r0, [pc, #64]	; (8002330 <HAL_UART_MspInit+0x164>)
 80022f0:	f7ff f984 	bl	80015fc <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80022f4:	2303      	movs	r3, #3
 80022f6:	9300      	str	r3, [sp, #0]
 80022f8:	2301      	movs	r3, #1
 80022fa:	2200      	movs	r2, #0
 80022fc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002300:	480b      	ldr	r0, [pc, #44]	; (8002330 <HAL_UART_MspInit+0x164>)
 8002302:	f7ff f97b 	bl	80015fc <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002306:	4b09      	ldr	r3, [pc, #36]	; (800232c <HAL_UART_MspInit+0x160>)
 8002308:	69db      	ldr	r3, [r3, #28]
 800230a:	4a08      	ldr	r2, [pc, #32]	; (800232c <HAL_UART_MspInit+0x160>)
 800230c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002310:	61d3      	str	r3, [r2, #28]
 8002312:	4b06      	ldr	r3, [pc, #24]	; (800232c <HAL_UART_MspInit+0x160>)
 8002314:	69db      	ldr	r3, [r3, #28]
 8002316:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800231a:	60bb      	str	r3, [r7, #8]
 800231c:	68bb      	ldr	r3, [r7, #8]
}
 800231e:	bf00      	nop
 8002320:	3728      	adds	r7, #40	; 0x28
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	40013800 	.word	0x40013800
 800232c:	40021000 	.word	0x40021000
 8002330:	40010c00 	.word	0x40010c00
 8002334:	40010000 	.word	0x40010000
 8002338:	40004400 	.word	0x40004400
 800233c:	40010800 	.word	0x40010800
 8002340:	40004800 	.word	0x40004800

08002344 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002350:	2b08      	cmp	r3, #8
 8002352:	d106      	bne.n	8002362 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2222      	movs	r2, #34	; 0x22
 800235e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr

0800236c <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002370:	4b03      	ldr	r3, [pc, #12]	; (8002380 <WWDG_IRQHandler+0x14>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4903      	ldr	r1, [pc, #12]	; (8002384 <WWDG_IRQHandler+0x18>)
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff fae0 	bl	800193c <dump_printf>
	while(1);
 800237c:	e7fe      	b.n	800237c <WWDG_IRQHandler+0x10>
 800237e:	bf00      	nop
 8002380:	20000044 	.word	0x20000044
 8002384:	0800ac14 	.word	0x0800ac14

08002388 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 800238c:	4b03      	ldr	r3, [pc, #12]	; (800239c <PVD_IRQHandler+0x14>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4903      	ldr	r1, [pc, #12]	; (80023a0 <PVD_IRQHandler+0x18>)
 8002392:	4618      	mov	r0, r3
 8002394:	f7ff fad2 	bl	800193c <dump_printf>
	while(1);
 8002398:	e7fe      	b.n	8002398 <PVD_IRQHandler+0x10>
 800239a:	bf00      	nop
 800239c:	20000044 	.word	0x20000044
 80023a0:	0800ac1c 	.word	0x0800ac1c

080023a4 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 80023a8:	4b03      	ldr	r3, [pc, #12]	; (80023b8 <TAMPER_IRQHandler+0x14>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4903      	ldr	r1, [pc, #12]	; (80023bc <TAMPER_IRQHandler+0x18>)
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7ff fac4 	bl	800193c <dump_printf>
	while(1);
 80023b4:	e7fe      	b.n	80023b4 <TAMPER_IRQHandler+0x10>
 80023b6:	bf00      	nop
 80023b8:	20000044 	.word	0x20000044
 80023bc:	0800ac20 	.word	0x0800ac20

080023c0 <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 80023c4:	4b03      	ldr	r3, [pc, #12]	; (80023d4 <RTC_IRQHandler+0x14>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4903      	ldr	r1, [pc, #12]	; (80023d8 <RTC_IRQHandler+0x18>)
 80023ca:	4618      	mov	r0, r3
 80023cc:	f7ff fab6 	bl	800193c <dump_printf>
	while(1);
 80023d0:	e7fe      	b.n	80023d0 <RTC_IRQHandler+0x10>
 80023d2:	bf00      	nop
 80023d4:	20000044 	.word	0x20000044
 80023d8:	0800ac28 	.word	0x0800ac28

080023dc <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <FLASH_IRQHandler+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4903      	ldr	r1, [pc, #12]	; (80023f4 <FLASH_IRQHandler+0x18>)
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7ff faa8 	bl	800193c <dump_printf>
	while(1);
 80023ec:	e7fe      	b.n	80023ec <FLASH_IRQHandler+0x10>
 80023ee:	bf00      	nop
 80023f0:	20000044 	.word	0x20000044
 80023f4:	0800ac2c 	.word	0x0800ac2c

080023f8 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80023fc:	4b03      	ldr	r3, [pc, #12]	; (800240c <RCC_IRQHandler+0x14>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4903      	ldr	r1, [pc, #12]	; (8002410 <RCC_IRQHandler+0x18>)
 8002402:	4618      	mov	r0, r3
 8002404:	f7ff fa9a 	bl	800193c <dump_printf>
	while(1);
 8002408:	e7fe      	b.n	8002408 <RCC_IRQHandler+0x10>
 800240a:	bf00      	nop
 800240c:	20000044 	.word	0x20000044
 8002410:	0800ac34 	.word	0x0800ac34

08002414 <DMA1_Channel1_IRQHandler>:
	dump_printf(msg, "EXTI4");
	while(1);
}

__weak void DMA1_Channel1_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel1");
 8002418:	4b03      	ldr	r3, [pc, #12]	; (8002428 <DMA1_Channel1_IRQHandler+0x14>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4903      	ldr	r1, [pc, #12]	; (800242c <DMA1_Channel1_IRQHandler+0x18>)
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff fa8c 	bl	800193c <dump_printf>
	while(1);
 8002424:	e7fe      	b.n	8002424 <DMA1_Channel1_IRQHandler+0x10>
 8002426:	bf00      	nop
 8002428:	20000044 	.word	0x20000044
 800242c:	0800ac60 	.word	0x0800ac60

08002430 <DMA1_Channel2_IRQHandler>:
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002434:	4b03      	ldr	r3, [pc, #12]	; (8002444 <DMA1_Channel2_IRQHandler+0x14>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4903      	ldr	r1, [pc, #12]	; (8002448 <DMA1_Channel2_IRQHandler+0x18>)
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff fa7e 	bl	800193c <dump_printf>
	while(1);
 8002440:	e7fe      	b.n	8002440 <DMA1_Channel2_IRQHandler+0x10>
 8002442:	bf00      	nop
 8002444:	20000044 	.word	0x20000044
 8002448:	0800ac70 	.word	0x0800ac70

0800244c <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002450:	4b03      	ldr	r3, [pc, #12]	; (8002460 <DMA1_Channel3_IRQHandler+0x14>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4903      	ldr	r1, [pc, #12]	; (8002464 <DMA1_Channel3_IRQHandler+0x18>)
 8002456:	4618      	mov	r0, r3
 8002458:	f7ff fa70 	bl	800193c <dump_printf>
	while(1);
 800245c:	e7fe      	b.n	800245c <DMA1_Channel3_IRQHandler+0x10>
 800245e:	bf00      	nop
 8002460:	20000044 	.word	0x20000044
 8002464:	0800ac80 	.word	0x0800ac80

08002468 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800246c:	4b03      	ldr	r3, [pc, #12]	; (800247c <DMA1_Channel4_IRQHandler+0x14>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4903      	ldr	r1, [pc, #12]	; (8002480 <DMA1_Channel4_IRQHandler+0x18>)
 8002472:	4618      	mov	r0, r3
 8002474:	f7ff fa62 	bl	800193c <dump_printf>
	while(1);
 8002478:	e7fe      	b.n	8002478 <DMA1_Channel4_IRQHandler+0x10>
 800247a:	bf00      	nop
 800247c:	20000044 	.word	0x20000044
 8002480:	0800ac90 	.word	0x0800ac90

08002484 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002488:	4b03      	ldr	r3, [pc, #12]	; (8002498 <DMA1_Channel5_IRQHandler+0x14>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4903      	ldr	r1, [pc, #12]	; (800249c <DMA1_Channel5_IRQHandler+0x18>)
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fa54 	bl	800193c <dump_printf>
	while(1);
 8002494:	e7fe      	b.n	8002494 <DMA1_Channel5_IRQHandler+0x10>
 8002496:	bf00      	nop
 8002498:	20000044 	.word	0x20000044
 800249c:	0800aca0 	.word	0x0800aca0

080024a0 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 80024a4:	4b03      	ldr	r3, [pc, #12]	; (80024b4 <DMA1_Channel6_IRQHandler+0x14>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4903      	ldr	r1, [pc, #12]	; (80024b8 <DMA1_Channel6_IRQHandler+0x18>)
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fa46 	bl	800193c <dump_printf>
	while(1);
 80024b0:	e7fe      	b.n	80024b0 <DMA1_Channel6_IRQHandler+0x10>
 80024b2:	bf00      	nop
 80024b4:	20000044 	.word	0x20000044
 80024b8:	0800acb0 	.word	0x0800acb0

080024bc <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <DMA1_Channel7_IRQHandler+0x14>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	4903      	ldr	r1, [pc, #12]	; (80024d4 <DMA1_Channel7_IRQHandler+0x18>)
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff fa38 	bl	800193c <dump_printf>
	while(1);
 80024cc:	e7fe      	b.n	80024cc <DMA1_Channel7_IRQHandler+0x10>
 80024ce:	bf00      	nop
 80024d0:	20000044 	.word	0x20000044
 80024d4:	0800acc0 	.word	0x0800acc0

080024d8 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 80024dc:	4b03      	ldr	r3, [pc, #12]	; (80024ec <ADC1_2_IRQHandler+0x14>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4903      	ldr	r1, [pc, #12]	; (80024f0 <ADC1_2_IRQHandler+0x18>)
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff fa2a 	bl	800193c <dump_printf>
	while(1);
 80024e8:	e7fe      	b.n	80024e8 <ADC1_2_IRQHandler+0x10>
 80024ea:	bf00      	nop
 80024ec:	20000044 	.word	0x20000044
 80024f0:	0800acd0 	.word	0x0800acd0

080024f4 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 80024f8:	4b03      	ldr	r3, [pc, #12]	; (8002508 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4903      	ldr	r1, [pc, #12]	; (800250c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff fa1c 	bl	800193c <dump_printf>
	while(1);
 8002504:	e7fe      	b.n	8002504 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002506:	bf00      	nop
 8002508:	20000044 	.word	0x20000044
 800250c:	0800acd8 	.word	0x0800acd8

08002510 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4903      	ldr	r1, [pc, #12]	; (8002528 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff fa0e 	bl	800193c <dump_printf>
	while(1);
 8002520:	e7fe      	b.n	8002520 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002522:	bf00      	nop
 8002524:	20000044 	.word	0x20000044
 8002528:	0800ace8 	.word	0x0800ace8

0800252c <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002530:	4b03      	ldr	r3, [pc, #12]	; (8002540 <CAN1_RX1_IRQHandler+0x14>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4903      	ldr	r1, [pc, #12]	; (8002544 <CAN1_RX1_IRQHandler+0x18>)
 8002536:	4618      	mov	r0, r3
 8002538:	f7ff fa00 	bl	800193c <dump_printf>
	while(1);
 800253c:	e7fe      	b.n	800253c <CAN1_RX1_IRQHandler+0x10>
 800253e:	bf00      	nop
 8002540:	20000044 	.word	0x20000044
 8002544:	0800acf8 	.word	0x0800acf8

08002548 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 800254c:	4b03      	ldr	r3, [pc, #12]	; (800255c <CAN1_SCE_IRQHandler+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4903      	ldr	r1, [pc, #12]	; (8002560 <CAN1_SCE_IRQHandler+0x18>)
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff f9f2 	bl	800193c <dump_printf>
	while(1);
 8002558:	e7fe      	b.n	8002558 <CAN1_SCE_IRQHandler+0x10>
 800255a:	bf00      	nop
 800255c:	20000044 	.word	0x20000044
 8002560:	0800ad04 	.word	0x0800ad04

08002564 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002568:	4b03      	ldr	r3, [pc, #12]	; (8002578 <TIM1_BRK_IRQHandler+0x14>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4903      	ldr	r1, [pc, #12]	; (800257c <TIM1_BRK_IRQHandler+0x18>)
 800256e:	4618      	mov	r0, r3
 8002570:	f7ff f9e4 	bl	800193c <dump_printf>
	while(1);
 8002574:	e7fe      	b.n	8002574 <TIM1_BRK_IRQHandler+0x10>
 8002576:	bf00      	nop
 8002578:	20000044 	.word	0x20000044
 800257c:	0800ad18 	.word	0x0800ad18

08002580 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002584:	4b03      	ldr	r3, [pc, #12]	; (8002594 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4903      	ldr	r1, [pc, #12]	; (8002598 <TIM1_TRG_COM_IRQHandler+0x18>)
 800258a:	4618      	mov	r0, r3
 800258c:	f7ff f9d6 	bl	800193c <dump_printf>
	while(1);
 8002590:	e7fe      	b.n	8002590 <TIM1_TRG_COM_IRQHandler+0x10>
 8002592:	bf00      	nop
 8002594:	20000044 	.word	0x20000044
 8002598:	0800ad2c 	.word	0x0800ad2c

0800259c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 80025a0:	4b03      	ldr	r3, [pc, #12]	; (80025b0 <TIM1_CC_IRQHandler+0x14>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4903      	ldr	r1, [pc, #12]	; (80025b4 <TIM1_CC_IRQHandler+0x18>)
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff f9c8 	bl	800193c <dump_printf>
	while(1);
 80025ac:	e7fe      	b.n	80025ac <TIM1_CC_IRQHandler+0x10>
 80025ae:	bf00      	nop
 80025b0:	20000044 	.word	0x20000044
 80025b4:	0800ad3c 	.word	0x0800ad3c

080025b8 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 80025bc:	4b03      	ldr	r3, [pc, #12]	; (80025cc <I2C1_EV_IRQHandler+0x14>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4903      	ldr	r1, [pc, #12]	; (80025d0 <I2C1_EV_IRQHandler+0x18>)
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff f9ba 	bl	800193c <dump_printf>
	while(1);
 80025c8:	e7fe      	b.n	80025c8 <I2C1_EV_IRQHandler+0x10>
 80025ca:	bf00      	nop
 80025cc:	20000044 	.word	0x20000044
 80025d0:	0800ad5c 	.word	0x0800ad5c

080025d4 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 80025d8:	4b03      	ldr	r3, [pc, #12]	; (80025e8 <I2C1_ER_IRQHandler+0x14>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4903      	ldr	r1, [pc, #12]	; (80025ec <I2C1_ER_IRQHandler+0x18>)
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff f9ac 	bl	800193c <dump_printf>
	while(1);
 80025e4:	e7fe      	b.n	80025e4 <I2C1_ER_IRQHandler+0x10>
 80025e6:	bf00      	nop
 80025e8:	20000044 	.word	0x20000044
 80025ec:	0800ad64 	.word	0x0800ad64

080025f0 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 80025f4:	4b03      	ldr	r3, [pc, #12]	; (8002604 <I2C2_EV_IRQHandler+0x14>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4903      	ldr	r1, [pc, #12]	; (8002608 <I2C2_EV_IRQHandler+0x18>)
 80025fa:	4618      	mov	r0, r3
 80025fc:	f7ff f99e 	bl	800193c <dump_printf>
	while(1);
 8002600:	e7fe      	b.n	8002600 <I2C2_EV_IRQHandler+0x10>
 8002602:	bf00      	nop
 8002604:	20000044 	.word	0x20000044
 8002608:	0800ad6c 	.word	0x0800ad6c

0800260c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002610:	4b03      	ldr	r3, [pc, #12]	; (8002620 <I2C2_ER_IRQHandler+0x14>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4903      	ldr	r1, [pc, #12]	; (8002624 <I2C2_ER_IRQHandler+0x18>)
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff f990 	bl	800193c <dump_printf>
	while(1);
 800261c:	e7fe      	b.n	800261c <I2C2_ER_IRQHandler+0x10>
 800261e:	bf00      	nop
 8002620:	20000044 	.word	0x20000044
 8002624:	0800ad74 	.word	0x0800ad74

08002628 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 800262c:	4b03      	ldr	r3, [pc, #12]	; (800263c <SPI1_IRQHandler+0x14>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4903      	ldr	r1, [pc, #12]	; (8002640 <SPI1_IRQHandler+0x18>)
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff f982 	bl	800193c <dump_printf>
	while(1);
 8002638:	e7fe      	b.n	8002638 <SPI1_IRQHandler+0x10>
 800263a:	bf00      	nop
 800263c:	20000044 	.word	0x20000044
 8002640:	0800ad7c 	.word	0x0800ad7c

08002644 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002648:	4b03      	ldr	r3, [pc, #12]	; (8002658 <SPI2_IRQHandler+0x14>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4903      	ldr	r1, [pc, #12]	; (800265c <SPI2_IRQHandler+0x18>)
 800264e:	4618      	mov	r0, r3
 8002650:	f7ff f974 	bl	800193c <dump_printf>
	while(1);
 8002654:	e7fe      	b.n	8002654 <SPI2_IRQHandler+0x10>
 8002656:	bf00      	nop
 8002658:	20000044 	.word	0x20000044
 800265c:	0800ad84 	.word	0x0800ad84

08002660 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002664:	4b03      	ldr	r3, [pc, #12]	; (8002674 <RTC_Alarm_IRQHandler+0x14>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4903      	ldr	r1, [pc, #12]	; (8002678 <RTC_Alarm_IRQHandler+0x18>)
 800266a:	4618      	mov	r0, r3
 800266c:	f7ff f966 	bl	800193c <dump_printf>
	while(1);
 8002670:	e7fe      	b.n	8002670 <RTC_Alarm_IRQHandler+0x10>
 8002672:	bf00      	nop
 8002674:	20000044 	.word	0x20000044
 8002678:	0800adb0 	.word	0x0800adb0

0800267c <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002680:	4b03      	ldr	r3, [pc, #12]	; (8002690 <USBWakeUp_IRQHandler+0x14>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4903      	ldr	r1, [pc, #12]	; (8002694 <USBWakeUp_IRQHandler+0x18>)
 8002686:	4618      	mov	r0, r3
 8002688:	f7ff f958 	bl	800193c <dump_printf>
}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000044 	.word	0x20000044
 8002694:	0800adbc 	.word	0x0800adbc

08002698 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800269c:	4b15      	ldr	r3, [pc, #84]	; (80026f4 <SystemInit+0x5c>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a14      	ldr	r2, [pc, #80]	; (80026f4 <SystemInit+0x5c>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80026a8:	4b12      	ldr	r3, [pc, #72]	; (80026f4 <SystemInit+0x5c>)
 80026aa:	685a      	ldr	r2, [r3, #4]
 80026ac:	4911      	ldr	r1, [pc, #68]	; (80026f4 <SystemInit+0x5c>)
 80026ae:	4b12      	ldr	r3, [pc, #72]	; (80026f8 <SystemInit+0x60>)
 80026b0:	4013      	ands	r3, r2
 80026b2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80026b4:	4b0f      	ldr	r3, [pc, #60]	; (80026f4 <SystemInit+0x5c>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a0e      	ldr	r2, [pc, #56]	; (80026f4 <SystemInit+0x5c>)
 80026ba:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80026be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80026c2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80026c4:	4b0b      	ldr	r3, [pc, #44]	; (80026f4 <SystemInit+0x5c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a0a      	ldr	r2, [pc, #40]	; (80026f4 <SystemInit+0x5c>)
 80026ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80026ce:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80026d0:	4b08      	ldr	r3, [pc, #32]	; (80026f4 <SystemInit+0x5c>)
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	4a07      	ldr	r2, [pc, #28]	; (80026f4 <SystemInit+0x5c>)
 80026d6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80026da:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80026dc:	4b05      	ldr	r3, [pc, #20]	; (80026f4 <SystemInit+0x5c>)
 80026de:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80026e2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80026e4:	4b05      	ldr	r3, [pc, #20]	; (80026fc <SystemInit+0x64>)
 80026e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026ea:	609a      	str	r2, [r3, #8]
#endif 
}
 80026ec:	bf00      	nop
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bc80      	pop	{r7}
 80026f2:	4770      	bx	lr
 80026f4:	40021000 	.word	0x40021000
 80026f8:	f8ff0000 	.word	0xf8ff0000
 80026fc:	e000ed00 	.word	0xe000ed00

08002700 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	60fb      	str	r3, [r7, #12]
 800270a:	2300      	movs	r3, #0
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	2300      	movs	r3, #0
 8002710:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002712:	4b2f      	ldr	r3, [pc, #188]	; (80027d0 <SystemCoreClockUpdate+0xd0>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	f003 030c 	and.w	r3, r3, #12
 800271a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2b08      	cmp	r3, #8
 8002720:	d011      	beq.n	8002746 <SystemCoreClockUpdate+0x46>
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2b08      	cmp	r3, #8
 8002726:	d83a      	bhi.n	800279e <SystemCoreClockUpdate+0x9e>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <SystemCoreClockUpdate+0x36>
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2b04      	cmp	r3, #4
 8002732:	d004      	beq.n	800273e <SystemCoreClockUpdate+0x3e>
 8002734:	e033      	b.n	800279e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002736:	4b27      	ldr	r3, [pc, #156]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 8002738:	4a27      	ldr	r2, [pc, #156]	; (80027d8 <SystemCoreClockUpdate+0xd8>)
 800273a:	601a      	str	r2, [r3, #0]
      break;
 800273c:	e033      	b.n	80027a6 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 800273e:	4b25      	ldr	r3, [pc, #148]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 8002740:	4a25      	ldr	r2, [pc, #148]	; (80027d8 <SystemCoreClockUpdate+0xd8>)
 8002742:	601a      	str	r2, [r3, #0]
      break;
 8002744:	e02f      	b.n	80027a6 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002746:	4b22      	ldr	r3, [pc, #136]	; (80027d0 <SystemCoreClockUpdate+0xd0>)
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800274e:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002750:	4b1f      	ldr	r3, [pc, #124]	; (80027d0 <SystemCoreClockUpdate+0xd0>)
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002758:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	0c9b      	lsrs	r3, r3, #18
 800275e:	3302      	adds	r3, #2
 8002760:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d106      	bne.n	8002776 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	4a1c      	ldr	r2, [pc, #112]	; (80027dc <SystemCoreClockUpdate+0xdc>)
 800276c:	fb02 f303 	mul.w	r3, r2, r3
 8002770:	4a18      	ldr	r2, [pc, #96]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 8002772:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002774:	e017      	b.n	80027a6 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002776:	4b16      	ldr	r3, [pc, #88]	; (80027d0 <SystemCoreClockUpdate+0xd0>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800277e:	2b00      	cmp	r3, #0
 8002780:	d006      	beq.n	8002790 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	4a15      	ldr	r2, [pc, #84]	; (80027dc <SystemCoreClockUpdate+0xdc>)
 8002786:	fb02 f303 	mul.w	r3, r2, r3
 800278a:	4a12      	ldr	r2, [pc, #72]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 800278c:	6013      	str	r3, [r2, #0]
      break;
 800278e:	e00a      	b.n	80027a6 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	4a11      	ldr	r2, [pc, #68]	; (80027d8 <SystemCoreClockUpdate+0xd8>)
 8002794:	fb02 f303 	mul.w	r3, r2, r3
 8002798:	4a0e      	ldr	r2, [pc, #56]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 800279a:	6013      	str	r3, [r2, #0]
      break;
 800279c:	e003      	b.n	80027a6 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 800279e:	4b0d      	ldr	r3, [pc, #52]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 80027a0:	4a0d      	ldr	r2, [pc, #52]	; (80027d8 <SystemCoreClockUpdate+0xd8>)
 80027a2:	601a      	str	r2, [r3, #0]
      break;
 80027a4:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80027a6:	4b0a      	ldr	r3, [pc, #40]	; (80027d0 <SystemCoreClockUpdate+0xd0>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	f003 030f 	and.w	r3, r3, #15
 80027b0:	4a0b      	ldr	r2, [pc, #44]	; (80027e0 <SystemCoreClockUpdate+0xe0>)
 80027b2:	5cd3      	ldrb	r3, [r2, r3]
 80027b4:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80027b6:	4b07      	ldr	r3, [pc, #28]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	fa22 f303 	lsr.w	r3, r2, r3
 80027c0:	4a04      	ldr	r2, [pc, #16]	; (80027d4 <SystemCoreClockUpdate+0xd4>)
 80027c2:	6013      	str	r3, [r2, #0]
}
 80027c4:	bf00      	nop
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40021000 	.word	0x40021000
 80027d4:	20000048 	.word	0x20000048
 80027d8:	007a1200 	.word	0x007a1200
 80027dc:	003d0900 	.word	0x003d0900
 80027e0:	0800adfc 	.word	0x0800adfc

080027e4 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80027ea:	2300      	movs	r3, #0
 80027ec:	71fb      	strb	r3, [r7, #7]
 80027ee:	e007      	b.n	8002800 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 80027f0:	79fb      	ldrb	r3, [r7, #7]
 80027f2:	4a0b      	ldr	r2, [pc, #44]	; (8002820 <Systick_init+0x3c>)
 80027f4:	2100      	movs	r1, #0
 80027f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	3301      	adds	r3, #1
 80027fe:	71fb      	strb	r3, [r7, #7]
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	2b0f      	cmp	r3, #15
 8002804:	d9f4      	bls.n	80027f0 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002806:	2200      	movs	r2, #0
 8002808:	2100      	movs	r1, #0
 800280a:	f04f 30ff 	mov.w	r0, #4294967295
 800280e:	f000 f96e 	bl	8002aee <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002812:	4b04      	ldr	r3, [pc, #16]	; (8002824 <Systick_init+0x40>)
 8002814:	2201      	movs	r2, #1
 8002816:	601a      	str	r2, [r3, #0]
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20000dd4 	.word	0x20000dd4
 8002824:	20000e14 	.word	0x20000e14

08002828 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 800282e:	f000 f86b 	bl	8002908 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002832:	f000 f992 	bl	8002b5a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002836:	4b0f      	ldr	r3, [pc, #60]	; (8002874 <SysTick_Handler+0x4c>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <SysTick_Handler+0x1a>
		Systick_init();
 800283e:	f7ff ffd1 	bl	80027e4 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002842:	2300      	movs	r3, #0
 8002844:	71fb      	strb	r3, [r7, #7]
 8002846:	e00d      	b.n	8002864 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	4a0b      	ldr	r2, [pc, #44]	; (8002878 <SysTick_Handler+0x50>)
 800284c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d004      	beq.n	800285e <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	4a08      	ldr	r2, [pc, #32]	; (8002878 <SysTick_Handler+0x50>)
 8002858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800285c:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 800285e:	79fb      	ldrb	r3, [r7, #7]
 8002860:	3301      	adds	r3, #1
 8002862:	71fb      	strb	r3, [r7, #7]
 8002864:	79fb      	ldrb	r3, [r7, #7]
 8002866:	2b0f      	cmp	r3, #15
 8002868:	d9ee      	bls.n	8002848 <SysTick_Handler+0x20>
	}
}
 800286a:	bf00      	nop
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20000e14 	.word	0x20000e14
 8002878:	20000dd4 	.word	0x20000dd4

0800287c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002880:	4b08      	ldr	r3, [pc, #32]	; (80028a4 <HAL_Init+0x28>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a07      	ldr	r2, [pc, #28]	; (80028a4 <HAL_Init+0x28>)
 8002886:	f043 0310 	orr.w	r3, r3, #16
 800288a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800288c:	2003      	movs	r0, #3
 800288e:	f000 f923 	bl	8002ad8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002892:	200f      	movs	r0, #15
 8002894:	f000 f808 	bl	80028a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002898:	f7fe fee0 	bl	800165c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800289c:	2300      	movs	r3, #0
}
 800289e:	4618      	mov	r0, r3
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40022000 	.word	0x40022000

080028a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b082      	sub	sp, #8
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028b0:	4b12      	ldr	r3, [pc, #72]	; (80028fc <HAL_InitTick+0x54>)
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	4b12      	ldr	r3, [pc, #72]	; (8002900 <HAL_InitTick+0x58>)
 80028b6:	781b      	ldrb	r3, [r3, #0]
 80028b8:	4619      	mov	r1, r3
 80028ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028be:	fbb3 f3f1 	udiv	r3, r3, r1
 80028c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c6:	4618      	mov	r0, r3
 80028c8:	f000 f93b 	bl	8002b42 <HAL_SYSTICK_Config>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e00e      	b.n	80028f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2b0f      	cmp	r3, #15
 80028da:	d80a      	bhi.n	80028f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028dc:	2200      	movs	r2, #0
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	f04f 30ff 	mov.w	r0, #4294967295
 80028e4:	f000 f903 	bl	8002aee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028e8:	4a06      	ldr	r2, [pc, #24]	; (8002904 <HAL_InitTick+0x5c>)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
 80028f0:	e000      	b.n	80028f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3708      	adds	r7, #8
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	20000048 	.word	0x20000048
 8002900:	20000050 	.word	0x20000050
 8002904:	2000004c 	.word	0x2000004c

08002908 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800290c:	4b05      	ldr	r3, [pc, #20]	; (8002924 <HAL_IncTick+0x1c>)
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	461a      	mov	r2, r3
 8002912:	4b05      	ldr	r3, [pc, #20]	; (8002928 <HAL_IncTick+0x20>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4413      	add	r3, r2
 8002918:	4a03      	ldr	r2, [pc, #12]	; (8002928 <HAL_IncTick+0x20>)
 800291a:	6013      	str	r3, [r2, #0]
}
 800291c:	bf00      	nop
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	20000050 	.word	0x20000050
 8002928:	20000eec 	.word	0x20000eec

0800292c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800292c:	b480      	push	{r7}
 800292e:	af00      	add	r7, sp, #0
  return uwTick;
 8002930:	4b02      	ldr	r3, [pc, #8]	; (800293c <HAL_GetTick+0x10>)
 8002932:	681b      	ldr	r3, [r3, #0]
}
 8002934:	4618      	mov	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	bc80      	pop	{r7}
 800293a:	4770      	bx	lr
 800293c:	20000eec 	.word	0x20000eec

08002940 <__NVIC_SetPriorityGrouping>:
{
 8002940:	b480      	push	{r7}
 8002942:	b085      	sub	sp, #20
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f003 0307 	and.w	r3, r3, #7
 800294e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002950:	4b0c      	ldr	r3, [pc, #48]	; (8002984 <__NVIC_SetPriorityGrouping+0x44>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800295c:	4013      	ands	r3, r2
 800295e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002964:	68bb      	ldr	r3, [r7, #8]
 8002966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002968:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800296c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002972:	4a04      	ldr	r2, [pc, #16]	; (8002984 <__NVIC_SetPriorityGrouping+0x44>)
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	60d3      	str	r3, [r2, #12]
}
 8002978:	bf00      	nop
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	bc80      	pop	{r7}
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	e000ed00 	.word	0xe000ed00

08002988 <__NVIC_GetPriorityGrouping>:
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800298c:	4b04      	ldr	r3, [pc, #16]	; (80029a0 <__NVIC_GetPriorityGrouping+0x18>)
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	0a1b      	lsrs	r3, r3, #8
 8002992:	f003 0307 	and.w	r3, r3, #7
}
 8002996:	4618      	mov	r0, r3
 8002998:	46bd      	mov	sp, r7
 800299a:	bc80      	pop	{r7}
 800299c:	4770      	bx	lr
 800299e:	bf00      	nop
 80029a0:	e000ed00 	.word	0xe000ed00

080029a4 <__NVIC_EnableIRQ>:
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	4603      	mov	r3, r0
 80029ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	db0b      	blt.n	80029ce <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	f003 021f 	and.w	r2, r3, #31
 80029bc:	4906      	ldr	r1, [pc, #24]	; (80029d8 <__NVIC_EnableIRQ+0x34>)
 80029be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c2:	095b      	lsrs	r3, r3, #5
 80029c4:	2001      	movs	r0, #1
 80029c6:	fa00 f202 	lsl.w	r2, r0, r2
 80029ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr
 80029d8:	e000e100 	.word	0xe000e100

080029dc <__NVIC_SetPriority>:
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	6039      	str	r1, [r7, #0]
 80029e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	db0a      	blt.n	8002a06 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	b2da      	uxtb	r2, r3
 80029f4:	490c      	ldr	r1, [pc, #48]	; (8002a28 <__NVIC_SetPriority+0x4c>)
 80029f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fa:	0112      	lsls	r2, r2, #4
 80029fc:	b2d2      	uxtb	r2, r2
 80029fe:	440b      	add	r3, r1
 8002a00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002a04:	e00a      	b.n	8002a1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	b2da      	uxtb	r2, r3
 8002a0a:	4908      	ldr	r1, [pc, #32]	; (8002a2c <__NVIC_SetPriority+0x50>)
 8002a0c:	79fb      	ldrb	r3, [r7, #7]
 8002a0e:	f003 030f 	and.w	r3, r3, #15
 8002a12:	3b04      	subs	r3, #4
 8002a14:	0112      	lsls	r2, r2, #4
 8002a16:	b2d2      	uxtb	r2, r2
 8002a18:	440b      	add	r3, r1
 8002a1a:	761a      	strb	r2, [r3, #24]
}
 8002a1c:	bf00      	nop
 8002a1e:	370c      	adds	r7, #12
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bc80      	pop	{r7}
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	e000e100 	.word	0xe000e100
 8002a2c:	e000ed00 	.word	0xe000ed00

08002a30 <NVIC_EncodePriority>:
{
 8002a30:	b480      	push	{r7}
 8002a32:	b089      	sub	sp, #36	; 0x24
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	f1c3 0307 	rsb	r3, r3, #7
 8002a4a:	2b04      	cmp	r3, #4
 8002a4c:	bf28      	it	cs
 8002a4e:	2304      	movcs	r3, #4
 8002a50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	3304      	adds	r3, #4
 8002a56:	2b06      	cmp	r3, #6
 8002a58:	d902      	bls.n	8002a60 <NVIC_EncodePriority+0x30>
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	3b03      	subs	r3, #3
 8002a5e:	e000      	b.n	8002a62 <NVIC_EncodePriority+0x32>
 8002a60:	2300      	movs	r3, #0
 8002a62:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a64:	f04f 32ff 	mov.w	r2, #4294967295
 8002a68:	69bb      	ldr	r3, [r7, #24]
 8002a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6e:	43da      	mvns	r2, r3
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	401a      	ands	r2, r3
 8002a74:	697b      	ldr	r3, [r7, #20]
 8002a76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a78:	f04f 31ff 	mov.w	r1, #4294967295
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a82:	43d9      	mvns	r1, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a88:	4313      	orrs	r3, r2
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3724      	adds	r7, #36	; 0x24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bc80      	pop	{r7}
 8002a92:	4770      	bx	lr

08002a94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b082      	sub	sp, #8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002aa4:	d301      	bcc.n	8002aaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	e00f      	b.n	8002aca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002aaa:	4a0a      	ldr	r2, [pc, #40]	; (8002ad4 <SysTick_Config+0x40>)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002ab2:	210f      	movs	r1, #15
 8002ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ab8:	f7ff ff90 	bl	80029dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002abc:	4b05      	ldr	r3, [pc, #20]	; (8002ad4 <SysTick_Config+0x40>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ac2:	4b04      	ldr	r3, [pc, #16]	; (8002ad4 <SysTick_Config+0x40>)
 8002ac4:	2207      	movs	r2, #7
 8002ac6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ac8:	2300      	movs	r3, #0
}
 8002aca:	4618      	mov	r0, r3
 8002acc:	3708      	adds	r7, #8
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}
 8002ad2:	bf00      	nop
 8002ad4:	e000e010 	.word	0xe000e010

08002ad8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ae0:	6878      	ldr	r0, [r7, #4]
 8002ae2:	f7ff ff2d 	bl	8002940 <__NVIC_SetPriorityGrouping>
}
 8002ae6:	bf00      	nop
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b086      	sub	sp, #24
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	4603      	mov	r3, r0
 8002af6:	60b9      	str	r1, [r7, #8]
 8002af8:	607a      	str	r2, [r7, #4]
 8002afa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b00:	f7ff ff42 	bl	8002988 <__NVIC_GetPriorityGrouping>
 8002b04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	68b9      	ldr	r1, [r7, #8]
 8002b0a:	6978      	ldr	r0, [r7, #20]
 8002b0c:	f7ff ff90 	bl	8002a30 <NVIC_EncodePriority>
 8002b10:	4602      	mov	r2, r0
 8002b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff ff5f 	bl	80029dc <__NVIC_SetPriority>
}
 8002b1e:	bf00      	nop
 8002b20:	3718      	adds	r7, #24
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}

08002b26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b26:	b580      	push	{r7, lr}
 8002b28:	b082      	sub	sp, #8
 8002b2a:	af00      	add	r7, sp, #0
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b34:	4618      	mov	r0, r3
 8002b36:	f7ff ff35 	bl	80029a4 <__NVIC_EnableIRQ>
}
 8002b3a:	bf00      	nop
 8002b3c:	3708      	adds	r7, #8
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	bd80      	pop	{r7, pc}

08002b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b42:	b580      	push	{r7, lr}
 8002b44:	b082      	sub	sp, #8
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f7ff ffa2 	bl	8002a94 <SysTick_Config>
 8002b50:	4603      	mov	r3, r0
}
 8002b52:	4618      	mov	r0, r3
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}

08002b5a <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002b5a:	b580      	push	{r7, lr}
 8002b5c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002b5e:	f000 f802 	bl	8002b66 <HAL_SYSTICK_Callback>
}
 8002b62:	bf00      	nop
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002b66:	b480      	push	{r7}
 8002b68:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bc80      	pop	{r7}
 8002b70:	4770      	bx	lr
	...

08002b74 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d005      	beq.n	8002b96 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002b90:	2301      	movs	r3, #1
 8002b92:	73fb      	strb	r3, [r7, #15]
 8002b94:	e051      	b.n	8002c3a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 020e 	bic.w	r2, r2, #14
 8002ba4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 0201 	bic.w	r2, r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4a22      	ldr	r2, [pc, #136]	; (8002c44 <HAL_DMA_Abort_IT+0xd0>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d029      	beq.n	8002c14 <HAL_DMA_Abort_IT+0xa0>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4a20      	ldr	r2, [pc, #128]	; (8002c48 <HAL_DMA_Abort_IT+0xd4>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d022      	beq.n	8002c10 <HAL_DMA_Abort_IT+0x9c>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a1f      	ldr	r2, [pc, #124]	; (8002c4c <HAL_DMA_Abort_IT+0xd8>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d01a      	beq.n	8002c0a <HAL_DMA_Abort_IT+0x96>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a1d      	ldr	r2, [pc, #116]	; (8002c50 <HAL_DMA_Abort_IT+0xdc>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d012      	beq.n	8002c04 <HAL_DMA_Abort_IT+0x90>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a1c      	ldr	r2, [pc, #112]	; (8002c54 <HAL_DMA_Abort_IT+0xe0>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d00a      	beq.n	8002bfe <HAL_DMA_Abort_IT+0x8a>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a1a      	ldr	r2, [pc, #104]	; (8002c58 <HAL_DMA_Abort_IT+0xe4>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d102      	bne.n	8002bf8 <HAL_DMA_Abort_IT+0x84>
 8002bf2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002bf6:	e00e      	b.n	8002c16 <HAL_DMA_Abort_IT+0xa2>
 8002bf8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002bfc:	e00b      	b.n	8002c16 <HAL_DMA_Abort_IT+0xa2>
 8002bfe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c02:	e008      	b.n	8002c16 <HAL_DMA_Abort_IT+0xa2>
 8002c04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c08:	e005      	b.n	8002c16 <HAL_DMA_Abort_IT+0xa2>
 8002c0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c0e:	e002      	b.n	8002c16 <HAL_DMA_Abort_IT+0xa2>
 8002c10:	2310      	movs	r3, #16
 8002c12:	e000      	b.n	8002c16 <HAL_DMA_Abort_IT+0xa2>
 8002c14:	2301      	movs	r3, #1
 8002c16:	4a11      	ldr	r2, [pc, #68]	; (8002c5c <HAL_DMA_Abort_IT+0xe8>)
 8002c18:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d003      	beq.n	8002c3a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	4798      	blx	r3
    } 
  }
  return status;
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3710      	adds	r7, #16
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40020008 	.word	0x40020008
 8002c48:	4002001c 	.word	0x4002001c
 8002c4c:	40020030 	.word	0x40020030
 8002c50:	40020044 	.word	0x40020044
 8002c54:	40020058 	.word	0x40020058
 8002c58:	4002006c 	.word	0x4002006c
 8002c5c:	40020000 	.word	0x40020000

08002c60 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c62:	b087      	sub	sp, #28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	60f8      	str	r0, [r7, #12]
 8002c68:	60b9      	str	r1, [r7, #8]
 8002c6a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002c72:	2300      	movs	r3, #0
 8002c74:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002c76:	2300      	movs	r3, #0
 8002c78:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c7a:	4b2f      	ldr	r3, [pc, #188]	; (8002d38 <HAL_FLASH_Program+0xd8>)
 8002c7c:	7e1b      	ldrb	r3, [r3, #24]
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_FLASH_Program+0x26>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e054      	b.n	8002d30 <HAL_FLASH_Program+0xd0>
 8002c86:	4b2c      	ldr	r3, [pc, #176]	; (8002d38 <HAL_FLASH_Program+0xd8>)
 8002c88:	2201      	movs	r2, #1
 8002c8a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c8c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002c90:	f000 f8a8 	bl	8002de4 <FLASH_WaitForLastOperation>
 8002c94:	4603      	mov	r3, r0
 8002c96:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002c98:	7dfb      	ldrb	r3, [r7, #23]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d144      	bne.n	8002d28 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2b01      	cmp	r3, #1
 8002ca2:	d102      	bne.n	8002caa <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	757b      	strb	r3, [r7, #21]
 8002ca8:	e007      	b.n	8002cba <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d102      	bne.n	8002cb6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002cb0:	2302      	movs	r3, #2
 8002cb2:	757b      	strb	r3, [r7, #21]
 8002cb4:	e001      	b.n	8002cba <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002cb6:	2304      	movs	r3, #4
 8002cb8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	75bb      	strb	r3, [r7, #22]
 8002cbe:	e02d      	b.n	8002d1c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002cc0:	7dbb      	ldrb	r3, [r7, #22]
 8002cc2:	005a      	lsls	r2, r3, #1
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	eb02 0c03 	add.w	ip, r2, r3
 8002cca:	7dbb      	ldrb	r3, [r7, #22]
 8002ccc:	0119      	lsls	r1, r3, #4
 8002cce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cd2:	f1c1 0620 	rsb	r6, r1, #32
 8002cd6:	f1a1 0020 	sub.w	r0, r1, #32
 8002cda:	fa22 f401 	lsr.w	r4, r2, r1
 8002cde:	fa03 f606 	lsl.w	r6, r3, r6
 8002ce2:	4334      	orrs	r4, r6
 8002ce4:	fa23 f000 	lsr.w	r0, r3, r0
 8002ce8:	4304      	orrs	r4, r0
 8002cea:	fa23 f501 	lsr.w	r5, r3, r1
 8002cee:	b2a3      	uxth	r3, r4
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4660      	mov	r0, ip
 8002cf4:	f000 f85a 	bl	8002dac <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002cf8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cfc:	f000 f872 	bl	8002de4 <FLASH_WaitForLastOperation>
 8002d00:	4603      	mov	r3, r0
 8002d02:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002d04:	4b0d      	ldr	r3, [pc, #52]	; (8002d3c <HAL_FLASH_Program+0xdc>)
 8002d06:	691b      	ldr	r3, [r3, #16]
 8002d08:	4a0c      	ldr	r2, [pc, #48]	; (8002d3c <HAL_FLASH_Program+0xdc>)
 8002d0a:	f023 0301 	bic.w	r3, r3, #1
 8002d0e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002d10:	7dfb      	ldrb	r3, [r7, #23]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d107      	bne.n	8002d26 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002d16:	7dbb      	ldrb	r3, [r7, #22]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	75bb      	strb	r3, [r7, #22]
 8002d1c:	7dba      	ldrb	r2, [r7, #22]
 8002d1e:	7d7b      	ldrb	r3, [r7, #21]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d3cd      	bcc.n	8002cc0 <HAL_FLASH_Program+0x60>
 8002d24:	e000      	b.n	8002d28 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002d26:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d28:	4b03      	ldr	r3, [pc, #12]	; (8002d38 <HAL_FLASH_Program+0xd8>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	761a      	strb	r2, [r3, #24]

  return status;
 8002d2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	371c      	adds	r7, #28
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d38:	20000ef0 	.word	0x20000ef0
 8002d3c:	40022000 	.word	0x40022000

08002d40 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002d46:	2300      	movs	r3, #0
 8002d48:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d4a:	4b0d      	ldr	r3, [pc, #52]	; (8002d80 <HAL_FLASH_Unlock+0x40>)
 8002d4c:	691b      	ldr	r3, [r3, #16]
 8002d4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00d      	beq.n	8002d72 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002d56:	4b0a      	ldr	r3, [pc, #40]	; (8002d80 <HAL_FLASH_Unlock+0x40>)
 8002d58:	4a0a      	ldr	r2, [pc, #40]	; (8002d84 <HAL_FLASH_Unlock+0x44>)
 8002d5a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002d5c:	4b08      	ldr	r3, [pc, #32]	; (8002d80 <HAL_FLASH_Unlock+0x40>)
 8002d5e:	4a0a      	ldr	r2, [pc, #40]	; (8002d88 <HAL_FLASH_Unlock+0x48>)
 8002d60:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d62:	4b07      	ldr	r3, [pc, #28]	; (8002d80 <HAL_FLASH_Unlock+0x40>)
 8002d64:	691b      	ldr	r3, [r3, #16]
 8002d66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002d72:	79fb      	ldrb	r3, [r7, #7]
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	370c      	adds	r7, #12
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	40022000 	.word	0x40022000
 8002d84:	45670123 	.word	0x45670123
 8002d88:	cdef89ab 	.word	0xcdef89ab

08002d8c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002d90:	4b05      	ldr	r3, [pc, #20]	; (8002da8 <HAL_FLASH_Lock+0x1c>)
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	4a04      	ldr	r2, [pc, #16]	; (8002da8 <HAL_FLASH_Lock+0x1c>)
 8002d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d9a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	46bd      	mov	sp, r7
 8002da2:	bc80      	pop	{r7}
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40022000 	.word	0x40022000

08002dac <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	460b      	mov	r3, r1
 8002db6:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002db8:	4b08      	ldr	r3, [pc, #32]	; (8002ddc <FLASH_Program_HalfWord+0x30>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002dbe:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <FLASH_Program_HalfWord+0x34>)
 8002dc0:	691b      	ldr	r3, [r3, #16]
 8002dc2:	4a07      	ldr	r2, [pc, #28]	; (8002de0 <FLASH_Program_HalfWord+0x34>)
 8002dc4:	f043 0301 	orr.w	r3, r3, #1
 8002dc8:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	887a      	ldrh	r2, [r7, #2]
 8002dce:	801a      	strh	r2, [r3, #0]
}
 8002dd0:	bf00      	nop
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr
 8002dda:	bf00      	nop
 8002ddc:	20000ef0 	.word	0x20000ef0
 8002de0:	40022000 	.word	0x40022000

08002de4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002dec:	f7ff fd9e 	bl	800292c <HAL_GetTick>
 8002df0:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002df2:	e010      	b.n	8002e16 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dfa:	d00c      	beq.n	8002e16 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d007      	beq.n	8002e12 <FLASH_WaitForLastOperation+0x2e>
 8002e02:	f7ff fd93 	bl	800292c <HAL_GetTick>
 8002e06:	4602      	mov	r2, r0
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	1ad3      	subs	r3, r2, r3
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d201      	bcs.n	8002e16 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e025      	b.n	8002e62 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002e16:	4b15      	ldr	r3, [pc, #84]	; (8002e6c <FLASH_WaitForLastOperation+0x88>)
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	f003 0301 	and.w	r3, r3, #1
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1e8      	bne.n	8002df4 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002e22:	4b12      	ldr	r3, [pc, #72]	; (8002e6c <FLASH_WaitForLastOperation+0x88>)
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	f003 0320 	and.w	r3, r3, #32
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d002      	beq.n	8002e34 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	; (8002e6c <FLASH_WaitForLastOperation+0x88>)
 8002e30:	2220      	movs	r2, #32
 8002e32:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002e34:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <FLASH_WaitForLastOperation+0x88>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f003 0310 	and.w	r3, r3, #16
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10b      	bne.n	8002e58 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002e40:	4b0a      	ldr	r3, [pc, #40]	; (8002e6c <FLASH_WaitForLastOperation+0x88>)
 8002e42:	69db      	ldr	r3, [r3, #28]
 8002e44:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d105      	bne.n	8002e58 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002e4c:	4b07      	ldr	r3, [pc, #28]	; (8002e6c <FLASH_WaitForLastOperation+0x88>)
 8002e4e:	68db      	ldr	r3, [r3, #12]
 8002e50:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d003      	beq.n	8002e60 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002e58:	f000 f80a 	bl	8002e70 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e000      	b.n	8002e62 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3710      	adds	r7, #16
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	40022000 	.word	0x40022000

08002e70 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002e76:	2300      	movs	r3, #0
 8002e78:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002e7a:	4b23      	ldr	r3, [pc, #140]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	f003 0310 	and.w	r3, r3, #16
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d009      	beq.n	8002e9a <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002e86:	4b21      	ldr	r3, [pc, #132]	; (8002f0c <FLASH_SetErrorCode+0x9c>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	f043 0302 	orr.w	r3, r3, #2
 8002e8e:	4a1f      	ldr	r2, [pc, #124]	; (8002f0c <FLASH_SetErrorCode+0x9c>)
 8002e90:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f043 0310 	orr.w	r3, r3, #16
 8002e98:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002e9a:	4b1b      	ldr	r3, [pc, #108]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d009      	beq.n	8002eba <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002ea6:	4b19      	ldr	r3, [pc, #100]	; (8002f0c <FLASH_SetErrorCode+0x9c>)
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	f043 0301 	orr.w	r3, r3, #1
 8002eae:	4a17      	ldr	r2, [pc, #92]	; (8002f0c <FLASH_SetErrorCode+0x9c>)
 8002eb0:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f043 0304 	orr.w	r3, r3, #4
 8002eb8:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002eba:	4b13      	ldr	r3, [pc, #76]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d00b      	beq.n	8002ede <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002ec6:	4b11      	ldr	r3, [pc, #68]	; (8002f0c <FLASH_SetErrorCode+0x9c>)
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	f043 0304 	orr.w	r3, r3, #4
 8002ece:	4a0f      	ldr	r2, [pc, #60]	; (8002f0c <FLASH_SetErrorCode+0x9c>)
 8002ed0:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002ed2:	4b0d      	ldr	r3, [pc, #52]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002ed4:	69db      	ldr	r3, [r3, #28]
 8002ed6:	4a0c      	ldr	r2, [pc, #48]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002ed8:	f023 0301 	bic.w	r3, r3, #1
 8002edc:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f240 1201 	movw	r2, #257	; 0x101
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d106      	bne.n	8002ef6 <FLASH_SetErrorCode+0x86>
 8002ee8:	4b07      	ldr	r3, [pc, #28]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002eea:	69db      	ldr	r3, [r3, #28]
 8002eec:	4a06      	ldr	r2, [pc, #24]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002eee:	f023 0301 	bic.w	r3, r3, #1
 8002ef2:	61d3      	str	r3, [r2, #28]
}  
 8002ef4:	e002      	b.n	8002efc <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002ef6:	4a04      	ldr	r2, [pc, #16]	; (8002f08 <FLASH_SetErrorCode+0x98>)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	60d3      	str	r3, [r2, #12]
}  
 8002efc:	bf00      	nop
 8002efe:	370c      	adds	r7, #12
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	40022000 	.word	0x40022000
 8002f0c:	20000ef0 	.word	0x20000ef0

08002f10 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002f10:	b480      	push	{r7}
 8002f12:	b083      	sub	sp, #12
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002f18:	4b0b      	ldr	r3, [pc, #44]	; (8002f48 <FLASH_PageErase+0x38>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002f1e:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <FLASH_PageErase+0x3c>)
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	4a0a      	ldr	r2, [pc, #40]	; (8002f4c <FLASH_PageErase+0x3c>)
 8002f24:	f043 0302 	orr.w	r3, r3, #2
 8002f28:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002f2a:	4a08      	ldr	r2, [pc, #32]	; (8002f4c <FLASH_PageErase+0x3c>)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002f30:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <FLASH_PageErase+0x3c>)
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	4a05      	ldr	r2, [pc, #20]	; (8002f4c <FLASH_PageErase+0x3c>)
 8002f36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f3a:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	20000ef0 	.word	0x20000ef0
 8002f4c:	40022000 	.word	0x40022000

08002f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b08b      	sub	sp, #44	; 0x2c
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f62:	e169      	b.n	8003238 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002f64:	2201      	movs	r2, #1
 8002f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f68:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	69fa      	ldr	r2, [r7, #28]
 8002f74:	4013      	ands	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002f78:	69ba      	ldr	r2, [r7, #24]
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	429a      	cmp	r2, r3
 8002f7e:	f040 8158 	bne.w	8003232 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	4a9a      	ldr	r2, [pc, #616]	; (80031f0 <HAL_GPIO_Init+0x2a0>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d05e      	beq.n	800304a <HAL_GPIO_Init+0xfa>
 8002f8c:	4a98      	ldr	r2, [pc, #608]	; (80031f0 <HAL_GPIO_Init+0x2a0>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d875      	bhi.n	800307e <HAL_GPIO_Init+0x12e>
 8002f92:	4a98      	ldr	r2, [pc, #608]	; (80031f4 <HAL_GPIO_Init+0x2a4>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d058      	beq.n	800304a <HAL_GPIO_Init+0xfa>
 8002f98:	4a96      	ldr	r2, [pc, #600]	; (80031f4 <HAL_GPIO_Init+0x2a4>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d86f      	bhi.n	800307e <HAL_GPIO_Init+0x12e>
 8002f9e:	4a96      	ldr	r2, [pc, #600]	; (80031f8 <HAL_GPIO_Init+0x2a8>)
 8002fa0:	4293      	cmp	r3, r2
 8002fa2:	d052      	beq.n	800304a <HAL_GPIO_Init+0xfa>
 8002fa4:	4a94      	ldr	r2, [pc, #592]	; (80031f8 <HAL_GPIO_Init+0x2a8>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d869      	bhi.n	800307e <HAL_GPIO_Init+0x12e>
 8002faa:	4a94      	ldr	r2, [pc, #592]	; (80031fc <HAL_GPIO_Init+0x2ac>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d04c      	beq.n	800304a <HAL_GPIO_Init+0xfa>
 8002fb0:	4a92      	ldr	r2, [pc, #584]	; (80031fc <HAL_GPIO_Init+0x2ac>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d863      	bhi.n	800307e <HAL_GPIO_Init+0x12e>
 8002fb6:	4a92      	ldr	r2, [pc, #584]	; (8003200 <HAL_GPIO_Init+0x2b0>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d046      	beq.n	800304a <HAL_GPIO_Init+0xfa>
 8002fbc:	4a90      	ldr	r2, [pc, #576]	; (8003200 <HAL_GPIO_Init+0x2b0>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d85d      	bhi.n	800307e <HAL_GPIO_Init+0x12e>
 8002fc2:	2b12      	cmp	r3, #18
 8002fc4:	d82a      	bhi.n	800301c <HAL_GPIO_Init+0xcc>
 8002fc6:	2b12      	cmp	r3, #18
 8002fc8:	d859      	bhi.n	800307e <HAL_GPIO_Init+0x12e>
 8002fca:	a201      	add	r2, pc, #4	; (adr r2, 8002fd0 <HAL_GPIO_Init+0x80>)
 8002fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd0:	0800304b 	.word	0x0800304b
 8002fd4:	08003025 	.word	0x08003025
 8002fd8:	08003037 	.word	0x08003037
 8002fdc:	08003079 	.word	0x08003079
 8002fe0:	0800307f 	.word	0x0800307f
 8002fe4:	0800307f 	.word	0x0800307f
 8002fe8:	0800307f 	.word	0x0800307f
 8002fec:	0800307f 	.word	0x0800307f
 8002ff0:	0800307f 	.word	0x0800307f
 8002ff4:	0800307f 	.word	0x0800307f
 8002ff8:	0800307f 	.word	0x0800307f
 8002ffc:	0800307f 	.word	0x0800307f
 8003000:	0800307f 	.word	0x0800307f
 8003004:	0800307f 	.word	0x0800307f
 8003008:	0800307f 	.word	0x0800307f
 800300c:	0800307f 	.word	0x0800307f
 8003010:	0800307f 	.word	0x0800307f
 8003014:	0800302d 	.word	0x0800302d
 8003018:	08003041 	.word	0x08003041
 800301c:	4a79      	ldr	r2, [pc, #484]	; (8003204 <HAL_GPIO_Init+0x2b4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d013      	beq.n	800304a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003022:	e02c      	b.n	800307e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	623b      	str	r3, [r7, #32]
          break;
 800302a:	e029      	b.n	8003080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	3304      	adds	r3, #4
 8003032:	623b      	str	r3, [r7, #32]
          break;
 8003034:	e024      	b.n	8003080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	68db      	ldr	r3, [r3, #12]
 800303a:	3308      	adds	r3, #8
 800303c:	623b      	str	r3, [r7, #32]
          break;
 800303e:	e01f      	b.n	8003080 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	330c      	adds	r3, #12
 8003046:	623b      	str	r3, [r7, #32]
          break;
 8003048:	e01a      	b.n	8003080 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d102      	bne.n	8003058 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003052:	2304      	movs	r3, #4
 8003054:	623b      	str	r3, [r7, #32]
          break;
 8003056:	e013      	b.n	8003080 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d105      	bne.n	800306c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003060:	2308      	movs	r3, #8
 8003062:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	69fa      	ldr	r2, [r7, #28]
 8003068:	611a      	str	r2, [r3, #16]
          break;
 800306a:	e009      	b.n	8003080 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800306c:	2308      	movs	r3, #8
 800306e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	69fa      	ldr	r2, [r7, #28]
 8003074:	615a      	str	r2, [r3, #20]
          break;
 8003076:	e003      	b.n	8003080 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003078:	2300      	movs	r3, #0
 800307a:	623b      	str	r3, [r7, #32]
          break;
 800307c:	e000      	b.n	8003080 <HAL_GPIO_Init+0x130>
          break;
 800307e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003080:	69bb      	ldr	r3, [r7, #24]
 8003082:	2bff      	cmp	r3, #255	; 0xff
 8003084:	d801      	bhi.n	800308a <HAL_GPIO_Init+0x13a>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	e001      	b.n	800308e <HAL_GPIO_Init+0x13e>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	3304      	adds	r3, #4
 800308e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	2bff      	cmp	r3, #255	; 0xff
 8003094:	d802      	bhi.n	800309c <HAL_GPIO_Init+0x14c>
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	e002      	b.n	80030a2 <HAL_GPIO_Init+0x152>
 800309c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309e:	3b08      	subs	r3, #8
 80030a0:	009b      	lsls	r3, r3, #2
 80030a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	210f      	movs	r1, #15
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	fa01 f303 	lsl.w	r3, r1, r3
 80030b0:	43db      	mvns	r3, r3
 80030b2:	401a      	ands	r2, r3
 80030b4:	6a39      	ldr	r1, [r7, #32]
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	fa01 f303 	lsl.w	r3, r1, r3
 80030bc:	431a      	orrs	r2, r3
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	f000 80b1 	beq.w	8003232 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80030d0:	4b4d      	ldr	r3, [pc, #308]	; (8003208 <HAL_GPIO_Init+0x2b8>)
 80030d2:	699b      	ldr	r3, [r3, #24]
 80030d4:	4a4c      	ldr	r2, [pc, #304]	; (8003208 <HAL_GPIO_Init+0x2b8>)
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	6193      	str	r3, [r2, #24]
 80030dc:	4b4a      	ldr	r3, [pc, #296]	; (8003208 <HAL_GPIO_Init+0x2b8>)
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	60bb      	str	r3, [r7, #8]
 80030e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80030e8:	4a48      	ldr	r2, [pc, #288]	; (800320c <HAL_GPIO_Init+0x2bc>)
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	089b      	lsrs	r3, r3, #2
 80030ee:	3302      	adds	r3, #2
 80030f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f8:	f003 0303 	and.w	r3, r3, #3
 80030fc:	009b      	lsls	r3, r3, #2
 80030fe:	220f      	movs	r2, #15
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	43db      	mvns	r3, r3
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4013      	ands	r3, r2
 800310a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	4a40      	ldr	r2, [pc, #256]	; (8003210 <HAL_GPIO_Init+0x2c0>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d013      	beq.n	800313c <HAL_GPIO_Init+0x1ec>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a3f      	ldr	r2, [pc, #252]	; (8003214 <HAL_GPIO_Init+0x2c4>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d00d      	beq.n	8003138 <HAL_GPIO_Init+0x1e8>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a3e      	ldr	r2, [pc, #248]	; (8003218 <HAL_GPIO_Init+0x2c8>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d007      	beq.n	8003134 <HAL_GPIO_Init+0x1e4>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a3d      	ldr	r2, [pc, #244]	; (800321c <HAL_GPIO_Init+0x2cc>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d101      	bne.n	8003130 <HAL_GPIO_Init+0x1e0>
 800312c:	2303      	movs	r3, #3
 800312e:	e006      	b.n	800313e <HAL_GPIO_Init+0x1ee>
 8003130:	2304      	movs	r3, #4
 8003132:	e004      	b.n	800313e <HAL_GPIO_Init+0x1ee>
 8003134:	2302      	movs	r3, #2
 8003136:	e002      	b.n	800313e <HAL_GPIO_Init+0x1ee>
 8003138:	2301      	movs	r3, #1
 800313a:	e000      	b.n	800313e <HAL_GPIO_Init+0x1ee>
 800313c:	2300      	movs	r3, #0
 800313e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003140:	f002 0203 	and.w	r2, r2, #3
 8003144:	0092      	lsls	r2, r2, #2
 8003146:	4093      	lsls	r3, r2
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	4313      	orrs	r3, r2
 800314c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800314e:	492f      	ldr	r1, [pc, #188]	; (800320c <HAL_GPIO_Init+0x2bc>)
 8003150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003152:	089b      	lsrs	r3, r3, #2
 8003154:	3302      	adds	r3, #2
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003164:	2b00      	cmp	r3, #0
 8003166:	d006      	beq.n	8003176 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003168:	4b2d      	ldr	r3, [pc, #180]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	492c      	ldr	r1, [pc, #176]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 800316e:	69bb      	ldr	r3, [r7, #24]
 8003170:	4313      	orrs	r3, r2
 8003172:	600b      	str	r3, [r1, #0]
 8003174:	e006      	b.n	8003184 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003176:	4b2a      	ldr	r3, [pc, #168]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	43db      	mvns	r3, r3
 800317e:	4928      	ldr	r1, [pc, #160]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 8003180:	4013      	ands	r3, r2
 8003182:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003184:	683b      	ldr	r3, [r7, #0]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318c:	2b00      	cmp	r3, #0
 800318e:	d006      	beq.n	800319e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003190:	4b23      	ldr	r3, [pc, #140]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	4922      	ldr	r1, [pc, #136]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	4313      	orrs	r3, r2
 800319a:	604b      	str	r3, [r1, #4]
 800319c:	e006      	b.n	80031ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800319e:	4b20      	ldr	r3, [pc, #128]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031a0:	685a      	ldr	r2, [r3, #4]
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	43db      	mvns	r3, r3
 80031a6:	491e      	ldr	r1, [pc, #120]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031a8:	4013      	ands	r3, r2
 80031aa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d006      	beq.n	80031c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80031b8:	4b19      	ldr	r3, [pc, #100]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031ba:	689a      	ldr	r2, [r3, #8]
 80031bc:	4918      	ldr	r1, [pc, #96]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031be:	69bb      	ldr	r3, [r7, #24]
 80031c0:	4313      	orrs	r3, r2
 80031c2:	608b      	str	r3, [r1, #8]
 80031c4:	e006      	b.n	80031d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80031c6:	4b16      	ldr	r3, [pc, #88]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031c8:	689a      	ldr	r2, [r3, #8]
 80031ca:	69bb      	ldr	r3, [r7, #24]
 80031cc:	43db      	mvns	r3, r3
 80031ce:	4914      	ldr	r1, [pc, #80]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d021      	beq.n	8003224 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80031e0:	4b0f      	ldr	r3, [pc, #60]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	490e      	ldr	r1, [pc, #56]	; (8003220 <HAL_GPIO_Init+0x2d0>)
 80031e6:	69bb      	ldr	r3, [r7, #24]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	60cb      	str	r3, [r1, #12]
 80031ec:	e021      	b.n	8003232 <HAL_GPIO_Init+0x2e2>
 80031ee:	bf00      	nop
 80031f0:	10320000 	.word	0x10320000
 80031f4:	10310000 	.word	0x10310000
 80031f8:	10220000 	.word	0x10220000
 80031fc:	10210000 	.word	0x10210000
 8003200:	10120000 	.word	0x10120000
 8003204:	10110000 	.word	0x10110000
 8003208:	40021000 	.word	0x40021000
 800320c:	40010000 	.word	0x40010000
 8003210:	40010800 	.word	0x40010800
 8003214:	40010c00 	.word	0x40010c00
 8003218:	40011000 	.word	0x40011000
 800321c:	40011400 	.word	0x40011400
 8003220:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003224:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <HAL_GPIO_Init+0x304>)
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	69bb      	ldr	r3, [r7, #24]
 800322a:	43db      	mvns	r3, r3
 800322c:	4909      	ldr	r1, [pc, #36]	; (8003254 <HAL_GPIO_Init+0x304>)
 800322e:	4013      	ands	r3, r2
 8003230:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003234:	3301      	adds	r3, #1
 8003236:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800323e:	fa22 f303 	lsr.w	r3, r2, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	f47f ae8e 	bne.w	8002f64 <HAL_GPIO_Init+0x14>
  }
}
 8003248:	bf00      	nop
 800324a:	bf00      	nop
 800324c:	372c      	adds	r7, #44	; 0x2c
 800324e:	46bd      	mov	sp, r7
 8003250:	bc80      	pop	{r7}
 8003252:	4770      	bx	lr
 8003254:	40010400 	.word	0x40010400

08003258 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
 8003260:	460b      	mov	r3, r1
 8003262:	807b      	strh	r3, [r7, #2]
 8003264:	4613      	mov	r3, r2
 8003266:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003268:	787b      	ldrb	r3, [r7, #1]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d003      	beq.n	8003276 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800326e:	887a      	ldrh	r2, [r7, #2]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003274:	e003      	b.n	800327e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003276:	887b      	ldrh	r3, [r7, #2]
 8003278:	041a      	lsls	r2, r3, #16
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	611a      	str	r2, [r3, #16]
}
 800327e:	bf00      	nop
 8003280:	370c      	adds	r7, #12
 8003282:	46bd      	mov	sp, r7
 8003284:	bc80      	pop	{r7}
 8003286:	4770      	bx	lr

08003288 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b086      	sub	sp, #24
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e26c      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 0301 	and.w	r3, r3, #1
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	f000 8087 	beq.w	80033b6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80032a8:	4b92      	ldr	r3, [pc, #584]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	f003 030c 	and.w	r3, r3, #12
 80032b0:	2b04      	cmp	r3, #4
 80032b2:	d00c      	beq.n	80032ce <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80032b4:	4b8f      	ldr	r3, [pc, #572]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f003 030c 	and.w	r3, r3, #12
 80032bc:	2b08      	cmp	r3, #8
 80032be:	d112      	bne.n	80032e6 <HAL_RCC_OscConfig+0x5e>
 80032c0:	4b8c      	ldr	r3, [pc, #560]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032cc:	d10b      	bne.n	80032e6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032ce:	4b89      	ldr	r3, [pc, #548]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d06c      	beq.n	80033b4 <HAL_RCC_OscConfig+0x12c>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d168      	bne.n	80033b4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e246      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032ee:	d106      	bne.n	80032fe <HAL_RCC_OscConfig+0x76>
 80032f0:	4b80      	ldr	r3, [pc, #512]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a7f      	ldr	r2, [pc, #508]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80032f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032fa:	6013      	str	r3, [r2, #0]
 80032fc:	e02e      	b.n	800335c <HAL_RCC_OscConfig+0xd4>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10c      	bne.n	8003320 <HAL_RCC_OscConfig+0x98>
 8003306:	4b7b      	ldr	r3, [pc, #492]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a7a      	ldr	r2, [pc, #488]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 800330c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003310:	6013      	str	r3, [r2, #0]
 8003312:	4b78      	ldr	r3, [pc, #480]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	4a77      	ldr	r2, [pc, #476]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003318:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800331c:	6013      	str	r3, [r2, #0]
 800331e:	e01d      	b.n	800335c <HAL_RCC_OscConfig+0xd4>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003328:	d10c      	bne.n	8003344 <HAL_RCC_OscConfig+0xbc>
 800332a:	4b72      	ldr	r3, [pc, #456]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a71      	ldr	r2, [pc, #452]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003330:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003334:	6013      	str	r3, [r2, #0]
 8003336:	4b6f      	ldr	r3, [pc, #444]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a6e      	ldr	r2, [pc, #440]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 800333c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003340:	6013      	str	r3, [r2, #0]
 8003342:	e00b      	b.n	800335c <HAL_RCC_OscConfig+0xd4>
 8003344:	4b6b      	ldr	r3, [pc, #428]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	4a6a      	ldr	r2, [pc, #424]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 800334a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800334e:	6013      	str	r3, [r2, #0]
 8003350:	4b68      	ldr	r3, [pc, #416]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a67      	ldr	r2, [pc, #412]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003356:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800335a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d013      	beq.n	800338c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003364:	f7ff fae2 	bl	800292c <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800336c:	f7ff fade 	bl	800292c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b64      	cmp	r3, #100	; 0x64
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e1fa      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800337e:	4b5d      	ldr	r3, [pc, #372]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d0f0      	beq.n	800336c <HAL_RCC_OscConfig+0xe4>
 800338a:	e014      	b.n	80033b6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338c:	f7ff face 	bl	800292c <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003394:	f7ff faca 	bl	800292c <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b64      	cmp	r3, #100	; 0x64
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e1e6      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033a6:	4b53      	ldr	r3, [pc, #332]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1f0      	bne.n	8003394 <HAL_RCC_OscConfig+0x10c>
 80033b2:	e000      	b.n	80033b6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d063      	beq.n	800348a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80033c2:	4b4c      	ldr	r3, [pc, #304]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f003 030c 	and.w	r3, r3, #12
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00b      	beq.n	80033e6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80033ce:	4b49      	ldr	r3, [pc, #292]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	f003 030c 	and.w	r3, r3, #12
 80033d6:	2b08      	cmp	r3, #8
 80033d8:	d11c      	bne.n	8003414 <HAL_RCC_OscConfig+0x18c>
 80033da:	4b46      	ldr	r3, [pc, #280]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d116      	bne.n	8003414 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033e6:	4b43      	ldr	r3, [pc, #268]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d005      	beq.n	80033fe <HAL_RCC_OscConfig+0x176>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	2b01      	cmp	r3, #1
 80033f8:	d001      	beq.n	80033fe <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	e1ba      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033fe:	4b3d      	ldr	r3, [pc, #244]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	695b      	ldr	r3, [r3, #20]
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	4939      	ldr	r1, [pc, #228]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 800340e:	4313      	orrs	r3, r2
 8003410:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003412:	e03a      	b.n	800348a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	691b      	ldr	r3, [r3, #16]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d020      	beq.n	800345e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800341c:	4b36      	ldr	r3, [pc, #216]	; (80034f8 <HAL_RCC_OscConfig+0x270>)
 800341e:	2201      	movs	r2, #1
 8003420:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003422:	f7ff fa83 	bl	800292c <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003428:	e008      	b.n	800343c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800342a:	f7ff fa7f 	bl	800292c <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e19b      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800343c:	4b2d      	ldr	r3, [pc, #180]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0302 	and.w	r3, r3, #2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d0f0      	beq.n	800342a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003448:	4b2a      	ldr	r3, [pc, #168]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	695b      	ldr	r3, [r3, #20]
 8003454:	00db      	lsls	r3, r3, #3
 8003456:	4927      	ldr	r1, [pc, #156]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003458:	4313      	orrs	r3, r2
 800345a:	600b      	str	r3, [r1, #0]
 800345c:	e015      	b.n	800348a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800345e:	4b26      	ldr	r3, [pc, #152]	; (80034f8 <HAL_RCC_OscConfig+0x270>)
 8003460:	2200      	movs	r2, #0
 8003462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003464:	f7ff fa62 	bl	800292c <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800346c:	f7ff fa5e 	bl	800292c <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e17a      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800347e:	4b1d      	ldr	r3, [pc, #116]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f0      	bne.n	800346c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0308 	and.w	r3, r3, #8
 8003492:	2b00      	cmp	r3, #0
 8003494:	d03a      	beq.n	800350c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	699b      	ldr	r3, [r3, #24]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d019      	beq.n	80034d2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800349e:	4b17      	ldr	r3, [pc, #92]	; (80034fc <HAL_RCC_OscConfig+0x274>)
 80034a0:	2201      	movs	r2, #1
 80034a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034a4:	f7ff fa42 	bl	800292c <HAL_GetTick>
 80034a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034aa:	e008      	b.n	80034be <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ac:	f7ff fa3e 	bl	800292c <HAL_GetTick>
 80034b0:	4602      	mov	r2, r0
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	1ad3      	subs	r3, r2, r3
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d901      	bls.n	80034be <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80034ba:	2303      	movs	r3, #3
 80034bc:	e15a      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034be:	4b0d      	ldr	r3, [pc, #52]	; (80034f4 <HAL_RCC_OscConfig+0x26c>)
 80034c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c2:	f003 0302 	and.w	r3, r3, #2
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0f0      	beq.n	80034ac <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80034ca:	2001      	movs	r0, #1
 80034cc:	f000 fad8 	bl	8003a80 <RCC_Delay>
 80034d0:	e01c      	b.n	800350c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034d2:	4b0a      	ldr	r3, [pc, #40]	; (80034fc <HAL_RCC_OscConfig+0x274>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034d8:	f7ff fa28 	bl	800292c <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034de:	e00f      	b.n	8003500 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034e0:	f7ff fa24 	bl	800292c <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d908      	bls.n	8003500 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e140      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
 80034f2:	bf00      	nop
 80034f4:	40021000 	.word	0x40021000
 80034f8:	42420000 	.word	0x42420000
 80034fc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003500:	4b9e      	ldr	r3, [pc, #632]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d1e9      	bne.n	80034e0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0304 	and.w	r3, r3, #4
 8003514:	2b00      	cmp	r3, #0
 8003516:	f000 80a6 	beq.w	8003666 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800351a:	2300      	movs	r3, #0
 800351c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800351e:	4b97      	ldr	r3, [pc, #604]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10d      	bne.n	8003546 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800352a:	4b94      	ldr	r3, [pc, #592]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	4a93      	ldr	r2, [pc, #588]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003530:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003534:	61d3      	str	r3, [r2, #28]
 8003536:	4b91      	ldr	r3, [pc, #580]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003538:	69db      	ldr	r3, [r3, #28]
 800353a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800353e:	60bb      	str	r3, [r7, #8]
 8003540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003542:	2301      	movs	r3, #1
 8003544:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003546:	4b8e      	ldr	r3, [pc, #568]	; (8003780 <HAL_RCC_OscConfig+0x4f8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800354e:	2b00      	cmp	r3, #0
 8003550:	d118      	bne.n	8003584 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003552:	4b8b      	ldr	r3, [pc, #556]	; (8003780 <HAL_RCC_OscConfig+0x4f8>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a8a      	ldr	r2, [pc, #552]	; (8003780 <HAL_RCC_OscConfig+0x4f8>)
 8003558:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800355c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800355e:	f7ff f9e5 	bl	800292c <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003566:	f7ff f9e1 	bl	800292c <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b64      	cmp	r3, #100	; 0x64
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e0fd      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003578:	4b81      	ldr	r3, [pc, #516]	; (8003780 <HAL_RCC_OscConfig+0x4f8>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0f0      	beq.n	8003566 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	2b01      	cmp	r3, #1
 800358a:	d106      	bne.n	800359a <HAL_RCC_OscConfig+0x312>
 800358c:	4b7b      	ldr	r3, [pc, #492]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 800358e:	6a1b      	ldr	r3, [r3, #32]
 8003590:	4a7a      	ldr	r2, [pc, #488]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003592:	f043 0301 	orr.w	r3, r3, #1
 8003596:	6213      	str	r3, [r2, #32]
 8003598:	e02d      	b.n	80035f6 <HAL_RCC_OscConfig+0x36e>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d10c      	bne.n	80035bc <HAL_RCC_OscConfig+0x334>
 80035a2:	4b76      	ldr	r3, [pc, #472]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	4a75      	ldr	r2, [pc, #468]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035a8:	f023 0301 	bic.w	r3, r3, #1
 80035ac:	6213      	str	r3, [r2, #32]
 80035ae:	4b73      	ldr	r3, [pc, #460]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035b0:	6a1b      	ldr	r3, [r3, #32]
 80035b2:	4a72      	ldr	r2, [pc, #456]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035b4:	f023 0304 	bic.w	r3, r3, #4
 80035b8:	6213      	str	r3, [r2, #32]
 80035ba:	e01c      	b.n	80035f6 <HAL_RCC_OscConfig+0x36e>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	2b05      	cmp	r3, #5
 80035c2:	d10c      	bne.n	80035de <HAL_RCC_OscConfig+0x356>
 80035c4:	4b6d      	ldr	r3, [pc, #436]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	4a6c      	ldr	r2, [pc, #432]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035ca:	f043 0304 	orr.w	r3, r3, #4
 80035ce:	6213      	str	r3, [r2, #32]
 80035d0:	4b6a      	ldr	r3, [pc, #424]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	4a69      	ldr	r2, [pc, #420]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035d6:	f043 0301 	orr.w	r3, r3, #1
 80035da:	6213      	str	r3, [r2, #32]
 80035dc:	e00b      	b.n	80035f6 <HAL_RCC_OscConfig+0x36e>
 80035de:	4b67      	ldr	r3, [pc, #412]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035e0:	6a1b      	ldr	r3, [r3, #32]
 80035e2:	4a66      	ldr	r2, [pc, #408]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035e4:	f023 0301 	bic.w	r3, r3, #1
 80035e8:	6213      	str	r3, [r2, #32]
 80035ea:	4b64      	ldr	r3, [pc, #400]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	4a63      	ldr	r2, [pc, #396]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80035f0:	f023 0304 	bic.w	r3, r3, #4
 80035f4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d015      	beq.n	800362a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035fe:	f7ff f995 	bl	800292c <HAL_GetTick>
 8003602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003604:	e00a      	b.n	800361c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003606:	f7ff f991 	bl	800292c <HAL_GetTick>
 800360a:	4602      	mov	r2, r0
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	1ad3      	subs	r3, r2, r3
 8003610:	f241 3288 	movw	r2, #5000	; 0x1388
 8003614:	4293      	cmp	r3, r2
 8003616:	d901      	bls.n	800361c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003618:	2303      	movs	r3, #3
 800361a:	e0ab      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800361c:	4b57      	ldr	r3, [pc, #348]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 800361e:	6a1b      	ldr	r3, [r3, #32]
 8003620:	f003 0302 	and.w	r3, r3, #2
 8003624:	2b00      	cmp	r3, #0
 8003626:	d0ee      	beq.n	8003606 <HAL_RCC_OscConfig+0x37e>
 8003628:	e014      	b.n	8003654 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800362a:	f7ff f97f 	bl	800292c <HAL_GetTick>
 800362e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003630:	e00a      	b.n	8003648 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003632:	f7ff f97b 	bl	800292c <HAL_GetTick>
 8003636:	4602      	mov	r2, r0
 8003638:	693b      	ldr	r3, [r7, #16]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003640:	4293      	cmp	r3, r2
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e095      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003648:	4b4c      	ldr	r3, [pc, #304]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 800364a:	6a1b      	ldr	r3, [r3, #32]
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1ee      	bne.n	8003632 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003654:	7dfb      	ldrb	r3, [r7, #23]
 8003656:	2b01      	cmp	r3, #1
 8003658:	d105      	bne.n	8003666 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800365a:	4b48      	ldr	r3, [pc, #288]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	4a47      	ldr	r2, [pc, #284]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003660:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003664:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	2b00      	cmp	r3, #0
 800366c:	f000 8081 	beq.w	8003772 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003670:	4b42      	ldr	r3, [pc, #264]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f003 030c 	and.w	r3, r3, #12
 8003678:	2b08      	cmp	r3, #8
 800367a:	d061      	beq.n	8003740 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	69db      	ldr	r3, [r3, #28]
 8003680:	2b02      	cmp	r3, #2
 8003682:	d146      	bne.n	8003712 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003684:	4b3f      	ldr	r3, [pc, #252]	; (8003784 <HAL_RCC_OscConfig+0x4fc>)
 8003686:	2200      	movs	r2, #0
 8003688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800368a:	f7ff f94f 	bl	800292c <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003690:	e008      	b.n	80036a4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003692:	f7ff f94b 	bl	800292c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	2b02      	cmp	r3, #2
 800369e:	d901      	bls.n	80036a4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e067      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036a4:	4b35      	ldr	r3, [pc, #212]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d1f0      	bne.n	8003692 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a1b      	ldr	r3, [r3, #32]
 80036b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036b8:	d108      	bne.n	80036cc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80036ba:	4b30      	ldr	r3, [pc, #192]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	492d      	ldr	r1, [pc, #180]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80036cc:	4b2b      	ldr	r3, [pc, #172]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a19      	ldr	r1, [r3, #32]
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036dc:	430b      	orrs	r3, r1
 80036de:	4927      	ldr	r1, [pc, #156]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 80036e0:	4313      	orrs	r3, r2
 80036e2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80036e4:	4b27      	ldr	r3, [pc, #156]	; (8003784 <HAL_RCC_OscConfig+0x4fc>)
 80036e6:	2201      	movs	r2, #1
 80036e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ea:	f7ff f91f 	bl	800292c <HAL_GetTick>
 80036ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036f0:	e008      	b.n	8003704 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f2:	f7ff f91b 	bl	800292c <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d901      	bls.n	8003704 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e037      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003704:	4b1d      	ldr	r3, [pc, #116]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d0f0      	beq.n	80036f2 <HAL_RCC_OscConfig+0x46a>
 8003710:	e02f      	b.n	8003772 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003712:	4b1c      	ldr	r3, [pc, #112]	; (8003784 <HAL_RCC_OscConfig+0x4fc>)
 8003714:	2200      	movs	r2, #0
 8003716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003718:	f7ff f908 	bl	800292c <HAL_GetTick>
 800371c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800371e:	e008      	b.n	8003732 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003720:	f7ff f904 	bl	800292c <HAL_GetTick>
 8003724:	4602      	mov	r2, r0
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	1ad3      	subs	r3, r2, r3
 800372a:	2b02      	cmp	r3, #2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e020      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003732:	4b12      	ldr	r3, [pc, #72]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d1f0      	bne.n	8003720 <HAL_RCC_OscConfig+0x498>
 800373e:	e018      	b.n	8003772 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	69db      	ldr	r3, [r3, #28]
 8003744:	2b01      	cmp	r3, #1
 8003746:	d101      	bne.n	800374c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e013      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800374c:	4b0b      	ldr	r3, [pc, #44]	; (800377c <HAL_RCC_OscConfig+0x4f4>)
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	429a      	cmp	r2, r3
 800375e:	d106      	bne.n	800376e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800376a:	429a      	cmp	r2, r3
 800376c:	d001      	beq.n	8003772 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e000      	b.n	8003774 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3718      	adds	r7, #24
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	40021000 	.word	0x40021000
 8003780:	40007000 	.word	0x40007000
 8003784:	42420060 	.word	0x42420060

08003788 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b084      	sub	sp, #16
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d101      	bne.n	800379c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003798:	2301      	movs	r3, #1
 800379a:	e0d0      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800379c:	4b6a      	ldr	r3, [pc, #424]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0307 	and.w	r3, r3, #7
 80037a4:	683a      	ldr	r2, [r7, #0]
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d910      	bls.n	80037cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037aa:	4b67      	ldr	r3, [pc, #412]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f023 0207 	bic.w	r2, r3, #7
 80037b2:	4965      	ldr	r1, [pc, #404]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ba:	4b63      	ldr	r3, [pc, #396]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0307 	and.w	r3, r3, #7
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d001      	beq.n	80037cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e0b8      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0302 	and.w	r3, r3, #2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d020      	beq.n	800381a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f003 0304 	and.w	r3, r3, #4
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80037e4:	4b59      	ldr	r3, [pc, #356]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	4a58      	ldr	r2, [pc, #352]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80037ea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80037ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d005      	beq.n	8003808 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037fc:	4b53      	ldr	r3, [pc, #332]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	4a52      	ldr	r2, [pc, #328]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003802:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003806:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003808:	4b50      	ldr	r3, [pc, #320]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	494d      	ldr	r1, [pc, #308]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003816:	4313      	orrs	r3, r2
 8003818:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0301 	and.w	r3, r3, #1
 8003822:	2b00      	cmp	r3, #0
 8003824:	d040      	beq.n	80038a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	2b01      	cmp	r3, #1
 800382c:	d107      	bne.n	800383e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800382e:	4b47      	ldr	r3, [pc, #284]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d115      	bne.n	8003866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e07f      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	2b02      	cmp	r3, #2
 8003844:	d107      	bne.n	8003856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003846:	4b41      	ldr	r3, [pc, #260]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800384e:	2b00      	cmp	r3, #0
 8003850:	d109      	bne.n	8003866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e073      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003856:	4b3d      	ldr	r3, [pc, #244]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0302 	and.w	r3, r3, #2
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003862:	2301      	movs	r3, #1
 8003864:	e06b      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003866:	4b39      	ldr	r3, [pc, #228]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	f023 0203 	bic.w	r2, r3, #3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	4936      	ldr	r1, [pc, #216]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003874:	4313      	orrs	r3, r2
 8003876:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003878:	f7ff f858 	bl	800292c <HAL_GetTick>
 800387c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800387e:	e00a      	b.n	8003896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003880:	f7ff f854 	bl	800292c <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	f241 3288 	movw	r2, #5000	; 0x1388
 800388e:	4293      	cmp	r3, r2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e053      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003896:	4b2d      	ldr	r3, [pc, #180]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f003 020c 	and.w	r2, r3, #12
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d1eb      	bne.n	8003880 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038a8:	4b27      	ldr	r3, [pc, #156]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0307 	and.w	r3, r3, #7
 80038b0:	683a      	ldr	r2, [r7, #0]
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d210      	bcs.n	80038d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038b6:	4b24      	ldr	r3, [pc, #144]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f023 0207 	bic.w	r2, r3, #7
 80038be:	4922      	ldr	r1, [pc, #136]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038c6:	4b20      	ldr	r3, [pc, #128]	; (8003948 <HAL_RCC_ClockConfig+0x1c0>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0307 	and.w	r3, r3, #7
 80038ce:	683a      	ldr	r2, [r7, #0]
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d001      	beq.n	80038d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80038d4:	2301      	movs	r3, #1
 80038d6:	e032      	b.n	800393e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f003 0304 	and.w	r3, r3, #4
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d008      	beq.n	80038f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038e4:	4b19      	ldr	r3, [pc, #100]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80038e6:	685b      	ldr	r3, [r3, #4]
 80038e8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4916      	ldr	r1, [pc, #88]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f003 0308 	and.w	r3, r3, #8
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d009      	beq.n	8003916 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003902:	4b12      	ldr	r3, [pc, #72]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	00db      	lsls	r3, r3, #3
 8003910:	490e      	ldr	r1, [pc, #56]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 8003912:	4313      	orrs	r3, r2
 8003914:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003916:	f000 f821 	bl	800395c <HAL_RCC_GetSysClockFreq>
 800391a:	4602      	mov	r2, r0
 800391c:	4b0b      	ldr	r3, [pc, #44]	; (800394c <HAL_RCC_ClockConfig+0x1c4>)
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	091b      	lsrs	r3, r3, #4
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	490a      	ldr	r1, [pc, #40]	; (8003950 <HAL_RCC_ClockConfig+0x1c8>)
 8003928:	5ccb      	ldrb	r3, [r1, r3]
 800392a:	fa22 f303 	lsr.w	r3, r2, r3
 800392e:	4a09      	ldr	r2, [pc, #36]	; (8003954 <HAL_RCC_ClockConfig+0x1cc>)
 8003930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003932:	4b09      	ldr	r3, [pc, #36]	; (8003958 <HAL_RCC_ClockConfig+0x1d0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4618      	mov	r0, r3
 8003938:	f7fe ffb6 	bl	80028a8 <HAL_InitTick>

  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	3710      	adds	r7, #16
 8003942:	46bd      	mov	sp, r7
 8003944:	bd80      	pop	{r7, pc}
 8003946:	bf00      	nop
 8003948:	40022000 	.word	0x40022000
 800394c:	40021000 	.word	0x40021000
 8003950:	0800adfc 	.word	0x0800adfc
 8003954:	20000048 	.word	0x20000048
 8003958:	2000004c 	.word	0x2000004c

0800395c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800395c:	b490      	push	{r4, r7}
 800395e:	b08a      	sub	sp, #40	; 0x28
 8003960:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003962:	4b2a      	ldr	r3, [pc, #168]	; (8003a0c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003964:	1d3c      	adds	r4, r7, #4
 8003966:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003968:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800396c:	f240 2301 	movw	r3, #513	; 0x201
 8003970:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003972:	2300      	movs	r3, #0
 8003974:	61fb      	str	r3, [r7, #28]
 8003976:	2300      	movs	r3, #0
 8003978:	61bb      	str	r3, [r7, #24]
 800397a:	2300      	movs	r3, #0
 800397c:	627b      	str	r3, [r7, #36]	; 0x24
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003982:	2300      	movs	r3, #0
 8003984:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003986:	4b22      	ldr	r3, [pc, #136]	; (8003a10 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800398c:	69fb      	ldr	r3, [r7, #28]
 800398e:	f003 030c 	and.w	r3, r3, #12
 8003992:	2b04      	cmp	r3, #4
 8003994:	d002      	beq.n	800399c <HAL_RCC_GetSysClockFreq+0x40>
 8003996:	2b08      	cmp	r3, #8
 8003998:	d003      	beq.n	80039a2 <HAL_RCC_GetSysClockFreq+0x46>
 800399a:	e02d      	b.n	80039f8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800399c:	4b1d      	ldr	r3, [pc, #116]	; (8003a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 800399e:	623b      	str	r3, [r7, #32]
      break;
 80039a0:	e02d      	b.n	80039fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039a2:	69fb      	ldr	r3, [r7, #28]
 80039a4:	0c9b      	lsrs	r3, r3, #18
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039ae:	4413      	add	r3, r2
 80039b0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80039b4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d013      	beq.n	80039e8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039c0:	4b13      	ldr	r3, [pc, #76]	; (8003a10 <HAL_RCC_GetSysClockFreq+0xb4>)
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	0c5b      	lsrs	r3, r3, #17
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80039ce:	4413      	add	r3, r2
 80039d0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80039d4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	4a0e      	ldr	r2, [pc, #56]	; (8003a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039da:	fb02 f203 	mul.w	r2, r2, r3
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e4:	627b      	str	r3, [r7, #36]	; 0x24
 80039e6:	e004      	b.n	80039f2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	4a0b      	ldr	r2, [pc, #44]	; (8003a18 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039ec:	fb02 f303 	mul.w	r3, r2, r3
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	623b      	str	r3, [r7, #32]
      break;
 80039f6:	e002      	b.n	80039fe <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039f8:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039fa:	623b      	str	r3, [r7, #32]
      break;
 80039fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039fe:	6a3b      	ldr	r3, [r7, #32]
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3728      	adds	r7, #40	; 0x28
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bc90      	pop	{r4, r7}
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	0800adc8 	.word	0x0800adc8
 8003a10:	40021000 	.word	0x40021000
 8003a14:	007a1200 	.word	0x007a1200
 8003a18:	003d0900 	.word	0x003d0900

08003a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a20:	4b02      	ldr	r3, [pc, #8]	; (8003a2c <HAL_RCC_GetHCLKFreq+0x10>)
 8003a22:	681b      	ldr	r3, [r3, #0]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bc80      	pop	{r7}
 8003a2a:	4770      	bx	lr
 8003a2c:	20000048 	.word	0x20000048

08003a30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a34:	f7ff fff2 	bl	8003a1c <HAL_RCC_GetHCLKFreq>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	4b05      	ldr	r3, [pc, #20]	; (8003a50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	0a1b      	lsrs	r3, r3, #8
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	4903      	ldr	r1, [pc, #12]	; (8003a54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a46:	5ccb      	ldrb	r3, [r1, r3]
 8003a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40021000 	.word	0x40021000
 8003a54:	0800ae0c 	.word	0x0800ae0c

08003a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003a5c:	f7ff ffde 	bl	8003a1c <HAL_RCC_GetHCLKFreq>
 8003a60:	4602      	mov	r2, r0
 8003a62:	4b05      	ldr	r3, [pc, #20]	; (8003a78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	0adb      	lsrs	r3, r3, #11
 8003a68:	f003 0307 	and.w	r3, r3, #7
 8003a6c:	4903      	ldr	r1, [pc, #12]	; (8003a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a6e:	5ccb      	ldrb	r3, [r1, r3]
 8003a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	40021000 	.word	0x40021000
 8003a7c:	0800ae0c 	.word	0x0800ae0c

08003a80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b085      	sub	sp, #20
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a88:	4b0a      	ldr	r3, [pc, #40]	; (8003ab4 <RCC_Delay+0x34>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a0a      	ldr	r2, [pc, #40]	; (8003ab8 <RCC_Delay+0x38>)
 8003a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a92:	0a5b      	lsrs	r3, r3, #9
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	fb02 f303 	mul.w	r3, r2, r3
 8003a9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a9c:	bf00      	nop
  }
  while (Delay --);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1e5a      	subs	r2, r3, #1
 8003aa2:	60fa      	str	r2, [r7, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d1f9      	bne.n	8003a9c <RCC_Delay+0x1c>
}
 8003aa8:	bf00      	nop
 8003aaa:	bf00      	nop
 8003aac:	3714      	adds	r7, #20
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bc80      	pop	{r7}
 8003ab2:	4770      	bx	lr
 8003ab4:	20000048 	.word	0x20000048
 8003ab8:	10624dd3 	.word	0x10624dd3

08003abc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e03f      	b.n	8003b4e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d106      	bne.n	8003ae8 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7fe fb72 	bl	80021cc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2224      	movs	r2, #36	; 0x24
 8003aec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68da      	ldr	r2, [r3, #12]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003afe:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f000 fae3 	bl	80040cc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	691a      	ldr	r2, [r3, #16]
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003b14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	695a      	ldr	r2, [r3, #20]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003b24:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	68da      	ldr	r2, [r3, #12]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003b34:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2220      	movs	r2, #32
 8003b40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003b4c:	2300      	movs	r3, #0
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3708      	adds	r7, #8
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}

08003b56 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b56:	b480      	push	{r7}
 8003b58:	b085      	sub	sp, #20
 8003b5a:	af00      	add	r7, sp, #0
 8003b5c:	60f8      	str	r0, [r7, #12]
 8003b5e:	60b9      	str	r1, [r7, #8]
 8003b60:	4613      	mov	r3, r2
 8003b62:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b20      	cmp	r3, #32
 8003b6e:	d130      	bne.n	8003bd2 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d002      	beq.n	8003b7c <HAL_UART_Transmit_IT+0x26>
 8003b76:	88fb      	ldrh	r3, [r7, #6]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e029      	b.n	8003bd4 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d101      	bne.n	8003b8e <HAL_UART_Transmit_IT+0x38>
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	e022      	b.n	8003bd4 <HAL_UART_Transmit_IT+0x7e>
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	2201      	movs	r2, #1
 8003b92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	68ba      	ldr	r2, [r7, #8]
 8003b9a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	88fa      	ldrh	r2, [r7, #6]
 8003ba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	88fa      	ldrh	r2, [r7, #6]
 8003ba6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	2221      	movs	r2, #33	; 0x21
 8003bb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	68da      	ldr	r2, [r3, #12]
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003bcc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	e000      	b.n	8003bd4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8003bd2:	2302      	movs	r3, #2
  }
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	3714      	adds	r7, #20
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	bc80      	pop	{r7}
 8003bdc:	4770      	bx	lr

08003bde <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003bde:	b480      	push	{r7}
 8003be0:	b085      	sub	sp, #20
 8003be2:	af00      	add	r7, sp, #0
 8003be4:	60f8      	str	r0, [r7, #12]
 8003be6:	60b9      	str	r1, [r7, #8]
 8003be8:	4613      	mov	r3, r2
 8003bea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003bf2:	b2db      	uxtb	r3, r3
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	d140      	bne.n	8003c7a <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d002      	beq.n	8003c04 <HAL_UART_Receive_IT+0x26>
 8003bfe:	88fb      	ldrh	r3, [r7, #6]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e039      	b.n	8003c7c <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d101      	bne.n	8003c16 <HAL_UART_Receive_IT+0x38>
 8003c12:	2302      	movs	r3, #2
 8003c14:	e032      	b.n	8003c7c <HAL_UART_Receive_IT+0x9e>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	68ba      	ldr	r2, [r7, #8]
 8003c22:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	88fa      	ldrh	r2, [r7, #6]
 8003c28:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	88fa      	ldrh	r2, [r7, #6]
 8003c2e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2200      	movs	r2, #0
 8003c34:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2222      	movs	r2, #34	; 0x22
 8003c3a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2200      	movs	r2, #0
 8003c42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68da      	ldr	r2, [r3, #12]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c54:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	695a      	ldr	r2, [r3, #20]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f042 0201 	orr.w	r2, r2, #1
 8003c64:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68da      	ldr	r2, [r3, #12]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f042 0220 	orr.w	r2, r2, #32
 8003c74:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003c76:	2300      	movs	r3, #0
 8003c78:	e000      	b.n	8003c7c <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003c7a:	2302      	movs	r3, #2
  }
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3714      	adds	r7, #20
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bc80      	pop	{r7}
 8003c84:	4770      	bx	lr
	...

08003c88 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b088      	sub	sp, #32
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68db      	ldr	r3, [r3, #12]
 8003c9e:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003cac:	2300      	movs	r3, #0
 8003cae:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	f003 030f 	and.w	r3, r3, #15
 8003cb6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d10d      	bne.n	8003cda <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	f003 0320 	and.w	r3, r3, #32
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d008      	beq.n	8003cda <HAL_UART_IRQHandler+0x52>
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	f003 0320 	and.w	r3, r3, #32
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d003      	beq.n	8003cda <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f979 	bl	8003fca <UART_Receive_IT>
      return;
 8003cd8:	e0cb      	b.n	8003e72 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	f000 80ab 	beq.w	8003e38 <HAL_UART_IRQHandler+0x1b0>
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d105      	bne.n	8003cf8 <HAL_UART_IRQHandler+0x70>
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	f000 80a0 	beq.w	8003e38 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <HAL_UART_IRQHandler+0x90>
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d005      	beq.n	8003d18 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d10:	f043 0201 	orr.w	r2, r3, #1
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d18:	69fb      	ldr	r3, [r7, #28]
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <HAL_UART_IRQHandler+0xb0>
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	f003 0301 	and.w	r3, r3, #1
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d005      	beq.n	8003d38 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d30:	f043 0202 	orr.w	r2, r3, #2
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d00a      	beq.n	8003d58 <HAL_UART_IRQHandler+0xd0>
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d005      	beq.n	8003d58 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d50:	f043 0204 	orr.w	r2, r3, #4
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d00a      	beq.n	8003d78 <HAL_UART_IRQHandler+0xf0>
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	f003 0301 	and.w	r3, r3, #1
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d005      	beq.n	8003d78 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d70:	f043 0208 	orr.w	r2, r3, #8
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d077      	beq.n	8003e70 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d80:	69fb      	ldr	r3, [r7, #28]
 8003d82:	f003 0320 	and.w	r3, r3, #32
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d007      	beq.n	8003d9a <HAL_UART_IRQHandler+0x112>
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	f003 0320 	and.w	r3, r3, #32
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d002      	beq.n	8003d9a <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003d94:	6878      	ldr	r0, [r7, #4]
 8003d96:	f000 f918 	bl	8003fca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	bf14      	ite	ne
 8003da8:	2301      	movne	r3, #1
 8003daa:	2300      	moveq	r3, #0
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d102      	bne.n	8003dc2 <HAL_UART_IRQHandler+0x13a>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d031      	beq.n	8003e26 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f863 	bl	8003e8e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	695b      	ldr	r3, [r3, #20]
 8003dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d023      	beq.n	8003e1e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	695a      	ldr	r2, [r3, #20]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003de4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d013      	beq.n	8003e16 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df2:	4a21      	ldr	r2, [pc, #132]	; (8003e78 <HAL_UART_IRQHandler+0x1f0>)
 8003df4:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fe feba 	bl	8002b74 <HAL_DMA_Abort_IT>
 8003e00:	4603      	mov	r3, r0
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d016      	beq.n	8003e34 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e0c:	687a      	ldr	r2, [r7, #4]
 8003e0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e10:	4610      	mov	r0, r2
 8003e12:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e14:	e00e      	b.n	8003e34 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f7fe fa94 	bl	8002344 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e1c:	e00a      	b.n	8003e34 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f7fe fa90 	bl	8002344 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e24:	e006      	b.n	8003e34 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7fe fa8c 	bl	8002344 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003e32:	e01d      	b.n	8003e70 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e34:	bf00      	nop
    return;
 8003e36:	e01b      	b.n	8003e70 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d008      	beq.n	8003e54 <HAL_UART_IRQHandler+0x1cc>
 8003e42:	69bb      	ldr	r3, [r7, #24]
 8003e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d003      	beq.n	8003e54 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 f84f 	bl	8003ef0 <UART_Transmit_IT>
    return;
 8003e52:	e00e      	b.n	8003e72 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d009      	beq.n	8003e72 <HAL_UART_IRQHandler+0x1ea>
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d004      	beq.n	8003e72 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f000 f896 	bl	8003f9a <UART_EndTransmit_IT>
    return;
 8003e6e:	e000      	b.n	8003e72 <HAL_UART_IRQHandler+0x1ea>
    return;
 8003e70:	bf00      	nop
  }
}
 8003e72:	3720      	adds	r7, #32
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	08003ec9 	.word	0x08003ec9

08003e7c <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bc80      	pop	{r7}
 8003e8c:	4770      	bx	lr

08003e8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e8e:	b480      	push	{r7}
 8003e90:	b083      	sub	sp, #12
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68da      	ldr	r2, [r3, #12]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003ea4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695a      	ldr	r2, [r3, #20]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0201 	bic.w	r2, r2, #1
 8003eb4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2220      	movs	r2, #32
 8003eba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8003ebe:	bf00      	nop
 8003ec0:	370c      	adds	r7, #12
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bc80      	pop	{r7}
 8003ec6:	4770      	bx	lr

08003ec8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b084      	sub	sp, #16
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8003ee2:	68f8      	ldr	r0, [r7, #12]
 8003ee4:	f7fe fa2e 	bl	8002344 <HAL_UART_ErrorCallback>
}
 8003ee8:	bf00      	nop
 8003eea:	3710      	adds	r7, #16
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}

08003ef0 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b085      	sub	sp, #20
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003efe:	b2db      	uxtb	r3, r3
 8003f00:	2b21      	cmp	r3, #33	; 0x21
 8003f02:	d144      	bne.n	8003f8e <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f0c:	d11a      	bne.n	8003f44 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	881b      	ldrh	r3, [r3, #0]
 8003f18:	461a      	mov	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f22:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	691b      	ldr	r3, [r3, #16]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d105      	bne.n	8003f38 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6a1b      	ldr	r3, [r3, #32]
 8003f30:	1c9a      	adds	r2, r3, #2
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	621a      	str	r2, [r3, #32]
 8003f36:	e00e      	b.n	8003f56 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a1b      	ldr	r3, [r3, #32]
 8003f3c:	1c5a      	adds	r2, r3, #1
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	621a      	str	r2, [r3, #32]
 8003f42:	e008      	b.n	8003f56 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	1c59      	adds	r1, r3, #1
 8003f4a:	687a      	ldr	r2, [r7, #4]
 8003f4c:	6211      	str	r1, [r2, #32]
 8003f4e:	781a      	ldrb	r2, [r3, #0]
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	4619      	mov	r1, r3
 8003f64:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10f      	bne.n	8003f8a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	68da      	ldr	r2, [r3, #12]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f78:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	68da      	ldr	r2, [r3, #12]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f88:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	e000      	b.n	8003f90 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003f8e:	2302      	movs	r3, #2
  }
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	3714      	adds	r7, #20
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bc80      	pop	{r7}
 8003f98:	4770      	bx	lr

08003f9a <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f9a:	b580      	push	{r7, lr}
 8003f9c:	b082      	sub	sp, #8
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68da      	ldr	r2, [r3, #12]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fb0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2220      	movs	r2, #32
 8003fb6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7ff ff5e 	bl	8003e7c <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8003fc0:	2300      	movs	r3, #0
}
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b084      	sub	sp, #16
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b22      	cmp	r3, #34	; 0x22
 8003fdc:	d171      	bne.n	80040c2 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe6:	d123      	bne.n	8004030 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fec:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	691b      	ldr	r3, [r3, #16]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10e      	bne.n	8004014 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	b29b      	uxth	r3, r3
 8003ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004002:	b29a      	uxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800400c:	1c9a      	adds	r2, r3, #2
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	629a      	str	r2, [r3, #40]	; 0x28
 8004012:	e029      	b.n	8004068 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	b29b      	uxth	r3, r3
 800401c:	b2db      	uxtb	r3, r3
 800401e:	b29a      	uxth	r2, r3
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004028:	1c5a      	adds	r2, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	629a      	str	r2, [r3, #40]	; 0x28
 800402e:	e01b      	b.n	8004068 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10a      	bne.n	800404e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6858      	ldr	r0, [r3, #4]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004042:	1c59      	adds	r1, r3, #1
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	6291      	str	r1, [r2, #40]	; 0x28
 8004048:	b2c2      	uxtb	r2, r0
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	e00c      	b.n	8004068 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	b2da      	uxtb	r2, r3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405a:	1c58      	adds	r0, r3, #1
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	6288      	str	r0, [r1, #40]	; 0x28
 8004060:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004064:	b2d2      	uxtb	r2, r2
 8004066:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800406c:	b29b      	uxth	r3, r3
 800406e:	3b01      	subs	r3, #1
 8004070:	b29b      	uxth	r3, r3
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	4619      	mov	r1, r3
 8004076:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004078:	2b00      	cmp	r3, #0
 800407a:	d120      	bne.n	80040be <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68da      	ldr	r2, [r3, #12]
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f022 0220 	bic.w	r2, r2, #32
 800408a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800409a:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	695a      	ldr	r2, [r3, #20]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f022 0201 	bic.w	r2, r2, #1
 80040aa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80040b4:	6878      	ldr	r0, [r7, #4]
 80040b6:	f7fe f837 	bl	8002128 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80040ba:	2300      	movs	r3, #0
 80040bc:	e002      	b.n	80040c4 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80040be:	2300      	movs	r3, #0
 80040c0:	e000      	b.n	80040c4 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80040c2:	2302      	movs	r3, #2
  }
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3710      	adds	r7, #16
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040cc:	b5b0      	push	{r4, r5, r7, lr}
 80040ce:	b084      	sub	sp, #16
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80040d4:	2300      	movs	r3, #0
 80040d6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	68da      	ldr	r2, [r3, #12]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	430a      	orrs	r2, r1
 80040ec:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	689a      	ldr	r2, [r3, #8]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	4313      	orrs	r3, r2
 8004102:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800410e:	f023 030c 	bic.w	r3, r3, #12
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	6812      	ldr	r2, [r2, #0]
 8004116:	68f9      	ldr	r1, [r7, #12]
 8004118:	430b      	orrs	r3, r1
 800411a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	695b      	ldr	r3, [r3, #20]
 8004122:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699a      	ldr	r2, [r3, #24]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a6f      	ldr	r2, [pc, #444]	; (80042f4 <UART_SetConfig+0x228>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d16b      	bne.n	8004214 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800413c:	f7ff fc8c 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 8004140:	4602      	mov	r2, r0
 8004142:	4613      	mov	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	009a      	lsls	r2, r3, #2
 800414a:	441a      	add	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	009b      	lsls	r3, r3, #2
 8004152:	fbb2 f3f3 	udiv	r3, r2, r3
 8004156:	4a68      	ldr	r2, [pc, #416]	; (80042f8 <UART_SetConfig+0x22c>)
 8004158:	fba2 2303 	umull	r2, r3, r2, r3
 800415c:	095b      	lsrs	r3, r3, #5
 800415e:	011c      	lsls	r4, r3, #4
 8004160:	f7ff fc7a 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 8004164:	4602      	mov	r2, r0
 8004166:	4613      	mov	r3, r2
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	4413      	add	r3, r2
 800416c:	009a      	lsls	r2, r3, #2
 800416e:	441a      	add	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	fbb2 f5f3 	udiv	r5, r2, r3
 800417a:	f7ff fc6d 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 800417e:	4602      	mov	r2, r0
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009a      	lsls	r2, r3, #2
 8004188:	441a      	add	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	fbb2 f3f3 	udiv	r3, r2, r3
 8004194:	4a58      	ldr	r2, [pc, #352]	; (80042f8 <UART_SetConfig+0x22c>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	095b      	lsrs	r3, r3, #5
 800419c:	2264      	movs	r2, #100	; 0x64
 800419e:	fb02 f303 	mul.w	r3, r2, r3
 80041a2:	1aeb      	subs	r3, r5, r3
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	3332      	adds	r3, #50	; 0x32
 80041a8:	4a53      	ldr	r2, [pc, #332]	; (80042f8 <UART_SetConfig+0x22c>)
 80041aa:	fba2 2303 	umull	r2, r3, r2, r3
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041b4:	441c      	add	r4, r3
 80041b6:	f7ff fc4f 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 80041ba:	4602      	mov	r2, r0
 80041bc:	4613      	mov	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	009a      	lsls	r2, r3, #2
 80041c4:	441a      	add	r2, r3
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	fbb2 f5f3 	udiv	r5, r2, r3
 80041d0:	f7ff fc42 	bl	8003a58 <HAL_RCC_GetPCLK2Freq>
 80041d4:	4602      	mov	r2, r0
 80041d6:	4613      	mov	r3, r2
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	4413      	add	r3, r2
 80041dc:	009a      	lsls	r2, r3, #2
 80041de:	441a      	add	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ea:	4a43      	ldr	r2, [pc, #268]	; (80042f8 <UART_SetConfig+0x22c>)
 80041ec:	fba2 2303 	umull	r2, r3, r2, r3
 80041f0:	095b      	lsrs	r3, r3, #5
 80041f2:	2264      	movs	r2, #100	; 0x64
 80041f4:	fb02 f303 	mul.w	r3, r2, r3
 80041f8:	1aeb      	subs	r3, r5, r3
 80041fa:	011b      	lsls	r3, r3, #4
 80041fc:	3332      	adds	r3, #50	; 0x32
 80041fe:	4a3e      	ldr	r2, [pc, #248]	; (80042f8 <UART_SetConfig+0x22c>)
 8004200:	fba2 2303 	umull	r2, r3, r2, r3
 8004204:	095b      	lsrs	r3, r3, #5
 8004206:	f003 020f 	and.w	r2, r3, #15
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4422      	add	r2, r4
 8004210:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004212:	e06a      	b.n	80042ea <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004214:	f7ff fc0c 	bl	8003a30 <HAL_RCC_GetPCLK1Freq>
 8004218:	4602      	mov	r2, r0
 800421a:	4613      	mov	r3, r2
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	009a      	lsls	r2, r3, #2
 8004222:	441a      	add	r2, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	fbb2 f3f3 	udiv	r3, r2, r3
 800422e:	4a32      	ldr	r2, [pc, #200]	; (80042f8 <UART_SetConfig+0x22c>)
 8004230:	fba2 2303 	umull	r2, r3, r2, r3
 8004234:	095b      	lsrs	r3, r3, #5
 8004236:	011c      	lsls	r4, r3, #4
 8004238:	f7ff fbfa 	bl	8003a30 <HAL_RCC_GetPCLK1Freq>
 800423c:	4602      	mov	r2, r0
 800423e:	4613      	mov	r3, r2
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	4413      	add	r3, r2
 8004244:	009a      	lsls	r2, r3, #2
 8004246:	441a      	add	r2, r3
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004252:	f7ff fbed 	bl	8003a30 <HAL_RCC_GetPCLK1Freq>
 8004256:	4602      	mov	r2, r0
 8004258:	4613      	mov	r3, r2
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	4413      	add	r3, r2
 800425e:	009a      	lsls	r2, r3, #2
 8004260:	441a      	add	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	009b      	lsls	r3, r3, #2
 8004268:	fbb2 f3f3 	udiv	r3, r2, r3
 800426c:	4a22      	ldr	r2, [pc, #136]	; (80042f8 <UART_SetConfig+0x22c>)
 800426e:	fba2 2303 	umull	r2, r3, r2, r3
 8004272:	095b      	lsrs	r3, r3, #5
 8004274:	2264      	movs	r2, #100	; 0x64
 8004276:	fb02 f303 	mul.w	r3, r2, r3
 800427a:	1aeb      	subs	r3, r5, r3
 800427c:	011b      	lsls	r3, r3, #4
 800427e:	3332      	adds	r3, #50	; 0x32
 8004280:	4a1d      	ldr	r2, [pc, #116]	; (80042f8 <UART_SetConfig+0x22c>)
 8004282:	fba2 2303 	umull	r2, r3, r2, r3
 8004286:	095b      	lsrs	r3, r3, #5
 8004288:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800428c:	441c      	add	r4, r3
 800428e:	f7ff fbcf 	bl	8003a30 <HAL_RCC_GetPCLK1Freq>
 8004292:	4602      	mov	r2, r0
 8004294:	4613      	mov	r3, r2
 8004296:	009b      	lsls	r3, r3, #2
 8004298:	4413      	add	r3, r2
 800429a:	009a      	lsls	r2, r3, #2
 800429c:	441a      	add	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	fbb2 f5f3 	udiv	r5, r2, r3
 80042a8:	f7ff fbc2 	bl	8003a30 <HAL_RCC_GetPCLK1Freq>
 80042ac:	4602      	mov	r2, r0
 80042ae:	4613      	mov	r3, r2
 80042b0:	009b      	lsls	r3, r3, #2
 80042b2:	4413      	add	r3, r2
 80042b4:	009a      	lsls	r2, r3, #2
 80042b6:	441a      	add	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	fbb2 f3f3 	udiv	r3, r2, r3
 80042c2:	4a0d      	ldr	r2, [pc, #52]	; (80042f8 <UART_SetConfig+0x22c>)
 80042c4:	fba2 2303 	umull	r2, r3, r2, r3
 80042c8:	095b      	lsrs	r3, r3, #5
 80042ca:	2264      	movs	r2, #100	; 0x64
 80042cc:	fb02 f303 	mul.w	r3, r2, r3
 80042d0:	1aeb      	subs	r3, r5, r3
 80042d2:	011b      	lsls	r3, r3, #4
 80042d4:	3332      	adds	r3, #50	; 0x32
 80042d6:	4a08      	ldr	r2, [pc, #32]	; (80042f8 <UART_SetConfig+0x22c>)
 80042d8:	fba2 2303 	umull	r2, r3, r2, r3
 80042dc:	095b      	lsrs	r3, r3, #5
 80042de:	f003 020f 	and.w	r2, r3, #15
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4422      	add	r2, r4
 80042e8:	609a      	str	r2, [r3, #8]
}
 80042ea:	bf00      	nop
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bdb0      	pop	{r4, r5, r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40013800 	.word	0x40013800
 80042f8:	51eb851f 	.word	0x51eb851f

080042fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80042fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80042fe:	e003      	b.n	8004308 <LoopCopyDataInit>

08004300 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004300:	4b12      	ldr	r3, [pc, #72]	; (800434c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8004302:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004304:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004306:	3104      	adds	r1, #4

08004308 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004308:	4811      	ldr	r0, [pc, #68]	; (8004350 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 800430a:	4b12      	ldr	r3, [pc, #72]	; (8004354 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 800430c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800430e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004310:	d3f6      	bcc.n	8004300 <CopyDataInit>
  ldr r2, =_sbss
 8004312:	4a11      	ldr	r2, [pc, #68]	; (8004358 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8004314:	e002      	b.n	800431c <LoopFillZerobss>

08004316 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004316:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004318:	f842 3b04 	str.w	r3, [r2], #4

0800431c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800431c:	4b0f      	ldr	r3, [pc, #60]	; (800435c <LoopPaintStack+0x30>)
  cmp r2, r3
 800431e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004320:	d3f9      	bcc.n	8004316 <FillZerobss>

  ldr r3, =0x55555555
 8004322:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8004326:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 800432a:	4a0c      	ldr	r2, [pc, #48]	; (800435c <LoopPaintStack+0x30>)

0800432c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 800432c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8004330:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8004332:	d1fb      	bne.n	800432c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004334:	f7fe f9b0 	bl	8002698 <SystemInit>
    bl  SystemCoreClockUpdate
 8004338:	f7fe f9e2 	bl	8002700 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 800433c:	f7fd f996 	bl	800166c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8004340:	f000 f81a 	bl	8004378 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004344:	f7fc fea6 	bl	8001094 <main>
  b Infinite_Loop
 8004348:	f000 b80a 	b.w	8004360 <Default_Handler>
  ldr r3, =_sidata
 800434c:	0800b1e8 	.word	0x0800b1e8
  ldr r0, =_sdata
 8004350:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004354:	20000a00 	.word	0x20000a00
  ldr r2, =_sbss
 8004358:	20000a00 	.word	0x20000a00
  ldr r3, = _ebss
 800435c:	20000f20 	.word	0x20000f20

08004360 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004360:	e7fe      	b.n	8004360 <Default_Handler>

08004362 <atoi>:
 8004362:	220a      	movs	r2, #10
 8004364:	2100      	movs	r1, #0
 8004366:	f000 bbff 	b.w	8004b68 <strtol>
	...

0800436c <__errno>:
 800436c:	4b01      	ldr	r3, [pc, #4]	; (8004374 <__errno+0x8>)
 800436e:	6818      	ldr	r0, [r3, #0]
 8004370:	4770      	bx	lr
 8004372:	bf00      	nop
 8004374:	20000054 	.word	0x20000054

08004378 <__libc_init_array>:
 8004378:	b570      	push	{r4, r5, r6, lr}
 800437a:	2600      	movs	r6, #0
 800437c:	4d0c      	ldr	r5, [pc, #48]	; (80043b0 <__libc_init_array+0x38>)
 800437e:	4c0d      	ldr	r4, [pc, #52]	; (80043b4 <__libc_init_array+0x3c>)
 8004380:	1b64      	subs	r4, r4, r5
 8004382:	10a4      	asrs	r4, r4, #2
 8004384:	42a6      	cmp	r6, r4
 8004386:	d109      	bne.n	800439c <__libc_init_array+0x24>
 8004388:	f006 f9ae 	bl	800a6e8 <_init>
 800438c:	2600      	movs	r6, #0
 800438e:	4d0a      	ldr	r5, [pc, #40]	; (80043b8 <__libc_init_array+0x40>)
 8004390:	4c0a      	ldr	r4, [pc, #40]	; (80043bc <__libc_init_array+0x44>)
 8004392:	1b64      	subs	r4, r4, r5
 8004394:	10a4      	asrs	r4, r4, #2
 8004396:	42a6      	cmp	r6, r4
 8004398:	d105      	bne.n	80043a6 <__libc_init_array+0x2e>
 800439a:	bd70      	pop	{r4, r5, r6, pc}
 800439c:	f855 3b04 	ldr.w	r3, [r5], #4
 80043a0:	4798      	blx	r3
 80043a2:	3601      	adds	r6, #1
 80043a4:	e7ee      	b.n	8004384 <__libc_init_array+0xc>
 80043a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80043aa:	4798      	blx	r3
 80043ac:	3601      	adds	r6, #1
 80043ae:	e7f2      	b.n	8004396 <__libc_init_array+0x1e>
 80043b0:	0800b1dc 	.word	0x0800b1dc
 80043b4:	0800b1dc 	.word	0x0800b1dc
 80043b8:	0800b1dc 	.word	0x0800b1dc
 80043bc:	0800b1e4 	.word	0x0800b1e4

080043c0 <malloc>:
 80043c0:	4b02      	ldr	r3, [pc, #8]	; (80043cc <malloc+0xc>)
 80043c2:	4601      	mov	r1, r0
 80043c4:	6818      	ldr	r0, [r3, #0]
 80043c6:	f000 b80b 	b.w	80043e0 <_malloc_r>
 80043ca:	bf00      	nop
 80043cc:	20000054 	.word	0x20000054

080043d0 <free>:
 80043d0:	4b02      	ldr	r3, [pc, #8]	; (80043dc <free+0xc>)
 80043d2:	4601      	mov	r1, r0
 80043d4:	6818      	ldr	r0, [r3, #0]
 80043d6:	f002 beb7 	b.w	8007148 <_free_r>
 80043da:	bf00      	nop
 80043dc:	20000054 	.word	0x20000054

080043e0 <_malloc_r>:
 80043e0:	f101 030b 	add.w	r3, r1, #11
 80043e4:	2b16      	cmp	r3, #22
 80043e6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ea:	4605      	mov	r5, r0
 80043ec:	d906      	bls.n	80043fc <_malloc_r+0x1c>
 80043ee:	f033 0707 	bics.w	r7, r3, #7
 80043f2:	d504      	bpl.n	80043fe <_malloc_r+0x1e>
 80043f4:	230c      	movs	r3, #12
 80043f6:	602b      	str	r3, [r5, #0]
 80043f8:	2400      	movs	r4, #0
 80043fa:	e1ae      	b.n	800475a <_malloc_r+0x37a>
 80043fc:	2710      	movs	r7, #16
 80043fe:	42b9      	cmp	r1, r7
 8004400:	d8f8      	bhi.n	80043f4 <_malloc_r+0x14>
 8004402:	4628      	mov	r0, r5
 8004404:	f000 fa36 	bl	8004874 <__malloc_lock>
 8004408:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 800440c:	4ec3      	ldr	r6, [pc, #780]	; (800471c <_malloc_r+0x33c>)
 800440e:	d238      	bcs.n	8004482 <_malloc_r+0xa2>
 8004410:	f107 0208 	add.w	r2, r7, #8
 8004414:	4432      	add	r2, r6
 8004416:	6854      	ldr	r4, [r2, #4]
 8004418:	f1a2 0108 	sub.w	r1, r2, #8
 800441c:	428c      	cmp	r4, r1
 800441e:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8004422:	d102      	bne.n	800442a <_malloc_r+0x4a>
 8004424:	68d4      	ldr	r4, [r2, #12]
 8004426:	42a2      	cmp	r2, r4
 8004428:	d010      	beq.n	800444c <_malloc_r+0x6c>
 800442a:	6863      	ldr	r3, [r4, #4]
 800442c:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004430:	f023 0303 	bic.w	r3, r3, #3
 8004434:	60ca      	str	r2, [r1, #12]
 8004436:	4423      	add	r3, r4
 8004438:	6091      	str	r1, [r2, #8]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	f042 0201 	orr.w	r2, r2, #1
 8004440:	605a      	str	r2, [r3, #4]
 8004442:	4628      	mov	r0, r5
 8004444:	f000 fa1c 	bl	8004880 <__malloc_unlock>
 8004448:	3408      	adds	r4, #8
 800444a:	e186      	b.n	800475a <_malloc_r+0x37a>
 800444c:	3302      	adds	r3, #2
 800444e:	4ab4      	ldr	r2, [pc, #720]	; (8004720 <_malloc_r+0x340>)
 8004450:	6934      	ldr	r4, [r6, #16]
 8004452:	4611      	mov	r1, r2
 8004454:	4294      	cmp	r4, r2
 8004456:	d077      	beq.n	8004548 <_malloc_r+0x168>
 8004458:	6860      	ldr	r0, [r4, #4]
 800445a:	f020 0c03 	bic.w	ip, r0, #3
 800445e:	ebac 0007 	sub.w	r0, ip, r7
 8004462:	280f      	cmp	r0, #15
 8004464:	dd48      	ble.n	80044f8 <_malloc_r+0x118>
 8004466:	19e1      	adds	r1, r4, r7
 8004468:	f040 0301 	orr.w	r3, r0, #1
 800446c:	f047 0701 	orr.w	r7, r7, #1
 8004470:	6067      	str	r7, [r4, #4]
 8004472:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8004476:	e9c1 2202 	strd	r2, r2, [r1, #8]
 800447a:	604b      	str	r3, [r1, #4]
 800447c:	f844 000c 	str.w	r0, [r4, ip]
 8004480:	e7df      	b.n	8004442 <_malloc_r+0x62>
 8004482:	0a7b      	lsrs	r3, r7, #9
 8004484:	d02a      	beq.n	80044dc <_malloc_r+0xfc>
 8004486:	2b04      	cmp	r3, #4
 8004488:	d812      	bhi.n	80044b0 <_malloc_r+0xd0>
 800448a:	09bb      	lsrs	r3, r7, #6
 800448c:	3338      	adds	r3, #56	; 0x38
 800448e:	1c5a      	adds	r2, r3, #1
 8004490:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004494:	6854      	ldr	r4, [r2, #4]
 8004496:	f1a2 0c08 	sub.w	ip, r2, #8
 800449a:	4564      	cmp	r4, ip
 800449c:	d006      	beq.n	80044ac <_malloc_r+0xcc>
 800449e:	6862      	ldr	r2, [r4, #4]
 80044a0:	f022 0203 	bic.w	r2, r2, #3
 80044a4:	1bd0      	subs	r0, r2, r7
 80044a6:	280f      	cmp	r0, #15
 80044a8:	dd1c      	ble.n	80044e4 <_malloc_r+0x104>
 80044aa:	3b01      	subs	r3, #1
 80044ac:	3301      	adds	r3, #1
 80044ae:	e7ce      	b.n	800444e <_malloc_r+0x6e>
 80044b0:	2b14      	cmp	r3, #20
 80044b2:	d801      	bhi.n	80044b8 <_malloc_r+0xd8>
 80044b4:	335b      	adds	r3, #91	; 0x5b
 80044b6:	e7ea      	b.n	800448e <_malloc_r+0xae>
 80044b8:	2b54      	cmp	r3, #84	; 0x54
 80044ba:	d802      	bhi.n	80044c2 <_malloc_r+0xe2>
 80044bc:	0b3b      	lsrs	r3, r7, #12
 80044be:	336e      	adds	r3, #110	; 0x6e
 80044c0:	e7e5      	b.n	800448e <_malloc_r+0xae>
 80044c2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80044c6:	d802      	bhi.n	80044ce <_malloc_r+0xee>
 80044c8:	0bfb      	lsrs	r3, r7, #15
 80044ca:	3377      	adds	r3, #119	; 0x77
 80044cc:	e7df      	b.n	800448e <_malloc_r+0xae>
 80044ce:	f240 5254 	movw	r2, #1364	; 0x554
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d804      	bhi.n	80044e0 <_malloc_r+0x100>
 80044d6:	0cbb      	lsrs	r3, r7, #18
 80044d8:	337c      	adds	r3, #124	; 0x7c
 80044da:	e7d8      	b.n	800448e <_malloc_r+0xae>
 80044dc:	233f      	movs	r3, #63	; 0x3f
 80044de:	e7d6      	b.n	800448e <_malloc_r+0xae>
 80044e0:	237e      	movs	r3, #126	; 0x7e
 80044e2:	e7d4      	b.n	800448e <_malloc_r+0xae>
 80044e4:	2800      	cmp	r0, #0
 80044e6:	68e1      	ldr	r1, [r4, #12]
 80044e8:	db04      	blt.n	80044f4 <_malloc_r+0x114>
 80044ea:	68a3      	ldr	r3, [r4, #8]
 80044ec:	60d9      	str	r1, [r3, #12]
 80044ee:	608b      	str	r3, [r1, #8]
 80044f0:	18a3      	adds	r3, r4, r2
 80044f2:	e7a2      	b.n	800443a <_malloc_r+0x5a>
 80044f4:	460c      	mov	r4, r1
 80044f6:	e7d0      	b.n	800449a <_malloc_r+0xba>
 80044f8:	2800      	cmp	r0, #0
 80044fa:	e9c6 2204 	strd	r2, r2, [r6, #16]
 80044fe:	db07      	blt.n	8004510 <_malloc_r+0x130>
 8004500:	44a4      	add	ip, r4
 8004502:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004506:	f043 0301 	orr.w	r3, r3, #1
 800450a:	f8cc 3004 	str.w	r3, [ip, #4]
 800450e:	e798      	b.n	8004442 <_malloc_r+0x62>
 8004510:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004514:	6870      	ldr	r0, [r6, #4]
 8004516:	f080 809e 	bcs.w	8004656 <_malloc_r+0x276>
 800451a:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800451e:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8004522:	f04f 0c01 	mov.w	ip, #1
 8004526:	fa0c fc0e 	lsl.w	ip, ip, lr
 800452a:	ea4c 0000 	orr.w	r0, ip, r0
 800452e:	3201      	adds	r2, #1
 8004530:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8004534:	6070      	str	r0, [r6, #4]
 8004536:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800453a:	3808      	subs	r0, #8
 800453c:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004540:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004544:	f8cc 400c 	str.w	r4, [ip, #12]
 8004548:	2001      	movs	r0, #1
 800454a:	109a      	asrs	r2, r3, #2
 800454c:	fa00 f202 	lsl.w	r2, r0, r2
 8004550:	6870      	ldr	r0, [r6, #4]
 8004552:	4290      	cmp	r0, r2
 8004554:	d326      	bcc.n	80045a4 <_malloc_r+0x1c4>
 8004556:	4210      	tst	r0, r2
 8004558:	d106      	bne.n	8004568 <_malloc_r+0x188>
 800455a:	f023 0303 	bic.w	r3, r3, #3
 800455e:	0052      	lsls	r2, r2, #1
 8004560:	4210      	tst	r0, r2
 8004562:	f103 0304 	add.w	r3, r3, #4
 8004566:	d0fa      	beq.n	800455e <_malloc_r+0x17e>
 8004568:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800456c:	46c1      	mov	r9, r8
 800456e:	469e      	mov	lr, r3
 8004570:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004574:	454c      	cmp	r4, r9
 8004576:	f040 80b3 	bne.w	80046e0 <_malloc_r+0x300>
 800457a:	f10e 0e01 	add.w	lr, lr, #1
 800457e:	f01e 0f03 	tst.w	lr, #3
 8004582:	f109 0908 	add.w	r9, r9, #8
 8004586:	d1f3      	bne.n	8004570 <_malloc_r+0x190>
 8004588:	0798      	lsls	r0, r3, #30
 800458a:	f040 80ec 	bne.w	8004766 <_malloc_r+0x386>
 800458e:	6873      	ldr	r3, [r6, #4]
 8004590:	ea23 0302 	bic.w	r3, r3, r2
 8004594:	6073      	str	r3, [r6, #4]
 8004596:	6870      	ldr	r0, [r6, #4]
 8004598:	0052      	lsls	r2, r2, #1
 800459a:	4290      	cmp	r0, r2
 800459c:	d302      	bcc.n	80045a4 <_malloc_r+0x1c4>
 800459e:	2a00      	cmp	r2, #0
 80045a0:	f040 80ed 	bne.w	800477e <_malloc_r+0x39e>
 80045a4:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80045a8:	f8db 1004 	ldr.w	r1, [fp, #4]
 80045ac:	f021 0903 	bic.w	r9, r1, #3
 80045b0:	45b9      	cmp	r9, r7
 80045b2:	d304      	bcc.n	80045be <_malloc_r+0x1de>
 80045b4:	eba9 0207 	sub.w	r2, r9, r7
 80045b8:	2a0f      	cmp	r2, #15
 80045ba:	f300 8148 	bgt.w	800484e <_malloc_r+0x46e>
 80045be:	4a59      	ldr	r2, [pc, #356]	; (8004724 <_malloc_r+0x344>)
 80045c0:	eb0b 0309 	add.w	r3, fp, r9
 80045c4:	6811      	ldr	r1, [r2, #0]
 80045c6:	2008      	movs	r0, #8
 80045c8:	3110      	adds	r1, #16
 80045ca:	4439      	add	r1, r7
 80045cc:	9301      	str	r3, [sp, #4]
 80045ce:	9100      	str	r1, [sp, #0]
 80045d0:	f000 fad4 	bl	8004b7c <sysconf>
 80045d4:	e9dd 1300 	ldrd	r1, r3, [sp]
 80045d8:	4680      	mov	r8, r0
 80045da:	4a53      	ldr	r2, [pc, #332]	; (8004728 <_malloc_r+0x348>)
 80045dc:	6810      	ldr	r0, [r2, #0]
 80045de:	3001      	adds	r0, #1
 80045e0:	bf1f      	itttt	ne
 80045e2:	f101 31ff 	addne.w	r1, r1, #4294967295
 80045e6:	4441      	addne	r1, r8
 80045e8:	f1c8 0000 	rsbne	r0, r8, #0
 80045ec:	4001      	andne	r1, r0
 80045ee:	4628      	mov	r0, r5
 80045f0:	e9cd 1300 	strd	r1, r3, [sp]
 80045f4:	f7fd f8d6 	bl	80017a4 <_sbrk_r>
 80045f8:	1c42      	adds	r2, r0, #1
 80045fa:	4604      	mov	r4, r0
 80045fc:	f000 80fb 	beq.w	80047f6 <_malloc_r+0x416>
 8004600:	9b01      	ldr	r3, [sp, #4]
 8004602:	9900      	ldr	r1, [sp, #0]
 8004604:	4283      	cmp	r3, r0
 8004606:	4a48      	ldr	r2, [pc, #288]	; (8004728 <_malloc_r+0x348>)
 8004608:	d902      	bls.n	8004610 <_malloc_r+0x230>
 800460a:	45b3      	cmp	fp, r6
 800460c:	f040 80f3 	bne.w	80047f6 <_malloc_r+0x416>
 8004610:	f8df a120 	ldr.w	sl, [pc, #288]	; 8004734 <_malloc_r+0x354>
 8004614:	42a3      	cmp	r3, r4
 8004616:	f8da 0000 	ldr.w	r0, [sl]
 800461a:	f108 3cff 	add.w	ip, r8, #4294967295
 800461e:	eb00 0e01 	add.w	lr, r0, r1
 8004622:	f8ca e000 	str.w	lr, [sl]
 8004626:	f040 80ac 	bne.w	8004782 <_malloc_r+0x3a2>
 800462a:	ea13 0f0c 	tst.w	r3, ip
 800462e:	f040 80a8 	bne.w	8004782 <_malloc_r+0x3a2>
 8004632:	68b3      	ldr	r3, [r6, #8]
 8004634:	4449      	add	r1, r9
 8004636:	f041 0101 	orr.w	r1, r1, #1
 800463a:	6059      	str	r1, [r3, #4]
 800463c:	4a3b      	ldr	r2, [pc, #236]	; (800472c <_malloc_r+0x34c>)
 800463e:	f8da 3000 	ldr.w	r3, [sl]
 8004642:	6811      	ldr	r1, [r2, #0]
 8004644:	428b      	cmp	r3, r1
 8004646:	bf88      	it	hi
 8004648:	6013      	strhi	r3, [r2, #0]
 800464a:	4a39      	ldr	r2, [pc, #228]	; (8004730 <_malloc_r+0x350>)
 800464c:	6811      	ldr	r1, [r2, #0]
 800464e:	428b      	cmp	r3, r1
 8004650:	bf88      	it	hi
 8004652:	6013      	strhi	r3, [r2, #0]
 8004654:	e0cf      	b.n	80047f6 <_malloc_r+0x416>
 8004656:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 800465a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800465e:	d218      	bcs.n	8004692 <_malloc_r+0x2b2>
 8004660:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004664:	3238      	adds	r2, #56	; 0x38
 8004666:	f102 0e01 	add.w	lr, r2, #1
 800466a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800466e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8004672:	45f0      	cmp	r8, lr
 8004674:	d12b      	bne.n	80046ce <_malloc_r+0x2ee>
 8004676:	f04f 0c01 	mov.w	ip, #1
 800467a:	1092      	asrs	r2, r2, #2
 800467c:	fa0c f202 	lsl.w	r2, ip, r2
 8004680:	4310      	orrs	r0, r2
 8004682:	6070      	str	r0, [r6, #4]
 8004684:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004688:	f8c8 4008 	str.w	r4, [r8, #8]
 800468c:	f8ce 400c 	str.w	r4, [lr, #12]
 8004690:	e75a      	b.n	8004548 <_malloc_r+0x168>
 8004692:	2a14      	cmp	r2, #20
 8004694:	d801      	bhi.n	800469a <_malloc_r+0x2ba>
 8004696:	325b      	adds	r2, #91	; 0x5b
 8004698:	e7e5      	b.n	8004666 <_malloc_r+0x286>
 800469a:	2a54      	cmp	r2, #84	; 0x54
 800469c:	d803      	bhi.n	80046a6 <_malloc_r+0x2c6>
 800469e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80046a2:	326e      	adds	r2, #110	; 0x6e
 80046a4:	e7df      	b.n	8004666 <_malloc_r+0x286>
 80046a6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80046aa:	d803      	bhi.n	80046b4 <_malloc_r+0x2d4>
 80046ac:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80046b0:	3277      	adds	r2, #119	; 0x77
 80046b2:	e7d8      	b.n	8004666 <_malloc_r+0x286>
 80046b4:	f240 5e54 	movw	lr, #1364	; 0x554
 80046b8:	4572      	cmp	r2, lr
 80046ba:	bf96      	itet	ls
 80046bc:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80046c0:	227e      	movhi	r2, #126	; 0x7e
 80046c2:	327c      	addls	r2, #124	; 0x7c
 80046c4:	e7cf      	b.n	8004666 <_malloc_r+0x286>
 80046c6:	f8de e008 	ldr.w	lr, [lr, #8]
 80046ca:	45f0      	cmp	r8, lr
 80046cc:	d005      	beq.n	80046da <_malloc_r+0x2fa>
 80046ce:	f8de 2004 	ldr.w	r2, [lr, #4]
 80046d2:	f022 0203 	bic.w	r2, r2, #3
 80046d6:	4562      	cmp	r2, ip
 80046d8:	d8f5      	bhi.n	80046c6 <_malloc_r+0x2e6>
 80046da:	f8de 800c 	ldr.w	r8, [lr, #12]
 80046de:	e7d1      	b.n	8004684 <_malloc_r+0x2a4>
 80046e0:	6860      	ldr	r0, [r4, #4]
 80046e2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 80046e6:	f020 0003 	bic.w	r0, r0, #3
 80046ea:	eba0 0a07 	sub.w	sl, r0, r7
 80046ee:	f1ba 0f0f 	cmp.w	sl, #15
 80046f2:	dd21      	ble.n	8004738 <_malloc_r+0x358>
 80046f4:	68a3      	ldr	r3, [r4, #8]
 80046f6:	19e2      	adds	r2, r4, r7
 80046f8:	f047 0701 	orr.w	r7, r7, #1
 80046fc:	6067      	str	r7, [r4, #4]
 80046fe:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004702:	f8cc 3008 	str.w	r3, [ip, #8]
 8004706:	f04a 0301 	orr.w	r3, sl, #1
 800470a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800470e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8004712:	6053      	str	r3, [r2, #4]
 8004714:	f844 a000 	str.w	sl, [r4, r0]
 8004718:	e693      	b.n	8004442 <_malloc_r+0x62>
 800471a:	bf00      	nop
 800471c:	20000480 	.word	0x20000480
 8004720:	20000488 	.word	0x20000488
 8004724:	20000e48 	.word	0x20000e48
 8004728:	20000888 	.word	0x20000888
 800472c:	20000e40 	.word	0x20000e40
 8004730:	20000e44 	.word	0x20000e44
 8004734:	20000e18 	.word	0x20000e18
 8004738:	f1ba 0f00 	cmp.w	sl, #0
 800473c:	db11      	blt.n	8004762 <_malloc_r+0x382>
 800473e:	4420      	add	r0, r4
 8004740:	6843      	ldr	r3, [r0, #4]
 8004742:	f043 0301 	orr.w	r3, r3, #1
 8004746:	6043      	str	r3, [r0, #4]
 8004748:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800474c:	4628      	mov	r0, r5
 800474e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004752:	f8cc 3008 	str.w	r3, [ip, #8]
 8004756:	f000 f893 	bl	8004880 <__malloc_unlock>
 800475a:	4620      	mov	r0, r4
 800475c:	b003      	add	sp, #12
 800475e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004762:	4664      	mov	r4, ip
 8004764:	e706      	b.n	8004574 <_malloc_r+0x194>
 8004766:	f858 0908 	ldr.w	r0, [r8], #-8
 800476a:	3b01      	subs	r3, #1
 800476c:	4540      	cmp	r0, r8
 800476e:	f43f af0b 	beq.w	8004588 <_malloc_r+0x1a8>
 8004772:	e710      	b.n	8004596 <_malloc_r+0x1b6>
 8004774:	3304      	adds	r3, #4
 8004776:	0052      	lsls	r2, r2, #1
 8004778:	4210      	tst	r0, r2
 800477a:	d0fb      	beq.n	8004774 <_malloc_r+0x394>
 800477c:	e6f4      	b.n	8004568 <_malloc_r+0x188>
 800477e:	4673      	mov	r3, lr
 8004780:	e7fa      	b.n	8004778 <_malloc_r+0x398>
 8004782:	6810      	ldr	r0, [r2, #0]
 8004784:	3001      	adds	r0, #1
 8004786:	bf1b      	ittet	ne
 8004788:	1ae3      	subne	r3, r4, r3
 800478a:	4473      	addne	r3, lr
 800478c:	6014      	streq	r4, [r2, #0]
 800478e:	f8ca 3000 	strne.w	r3, [sl]
 8004792:	f014 0307 	ands.w	r3, r4, #7
 8004796:	bf0e      	itee	eq
 8004798:	4618      	moveq	r0, r3
 800479a:	f1c3 0008 	rsbne	r0, r3, #8
 800479e:	1824      	addne	r4, r4, r0
 80047a0:	1862      	adds	r2, r4, r1
 80047a2:	ea02 010c 	and.w	r1, r2, ip
 80047a6:	4480      	add	r8, r0
 80047a8:	eba8 0801 	sub.w	r8, r8, r1
 80047ac:	ea08 080c 	and.w	r8, r8, ip
 80047b0:	4641      	mov	r1, r8
 80047b2:	4628      	mov	r0, r5
 80047b4:	9301      	str	r3, [sp, #4]
 80047b6:	9200      	str	r2, [sp, #0]
 80047b8:	f7fc fff4 	bl	80017a4 <_sbrk_r>
 80047bc:	1c43      	adds	r3, r0, #1
 80047be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047c2:	d105      	bne.n	80047d0 <_malloc_r+0x3f0>
 80047c4:	b32b      	cbz	r3, 8004812 <_malloc_r+0x432>
 80047c6:	f04f 0800 	mov.w	r8, #0
 80047ca:	f1a3 0008 	sub.w	r0, r3, #8
 80047ce:	4410      	add	r0, r2
 80047d0:	f8da 2000 	ldr.w	r2, [sl]
 80047d4:	1b00      	subs	r0, r0, r4
 80047d6:	4440      	add	r0, r8
 80047d8:	4442      	add	r2, r8
 80047da:	f040 0001 	orr.w	r0, r0, #1
 80047de:	45b3      	cmp	fp, r6
 80047e0:	60b4      	str	r4, [r6, #8]
 80047e2:	f8ca 2000 	str.w	r2, [sl]
 80047e6:	6060      	str	r0, [r4, #4]
 80047e8:	f43f af28 	beq.w	800463c <_malloc_r+0x25c>
 80047ec:	f1b9 0f0f 	cmp.w	r9, #15
 80047f0:	d812      	bhi.n	8004818 <_malloc_r+0x438>
 80047f2:	2301      	movs	r3, #1
 80047f4:	6063      	str	r3, [r4, #4]
 80047f6:	68b3      	ldr	r3, [r6, #8]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	f023 0303 	bic.w	r3, r3, #3
 80047fe:	42bb      	cmp	r3, r7
 8004800:	eba3 0207 	sub.w	r2, r3, r7
 8004804:	d301      	bcc.n	800480a <_malloc_r+0x42a>
 8004806:	2a0f      	cmp	r2, #15
 8004808:	dc21      	bgt.n	800484e <_malloc_r+0x46e>
 800480a:	4628      	mov	r0, r5
 800480c:	f000 f838 	bl	8004880 <__malloc_unlock>
 8004810:	e5f2      	b.n	80043f8 <_malloc_r+0x18>
 8004812:	4610      	mov	r0, r2
 8004814:	4698      	mov	r8, r3
 8004816:	e7db      	b.n	80047d0 <_malloc_r+0x3f0>
 8004818:	2205      	movs	r2, #5
 800481a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800481e:	f1a9 090c 	sub.w	r9, r9, #12
 8004822:	f029 0907 	bic.w	r9, r9, #7
 8004826:	f003 0301 	and.w	r3, r3, #1
 800482a:	ea43 0309 	orr.w	r3, r3, r9
 800482e:	f8cb 3004 	str.w	r3, [fp, #4]
 8004832:	f1b9 0f0f 	cmp.w	r9, #15
 8004836:	eb0b 0309 	add.w	r3, fp, r9
 800483a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800483e:	f67f aefd 	bls.w	800463c <_malloc_r+0x25c>
 8004842:	4628      	mov	r0, r5
 8004844:	f10b 0108 	add.w	r1, fp, #8
 8004848:	f002 fc7e 	bl	8007148 <_free_r>
 800484c:	e6f6      	b.n	800463c <_malloc_r+0x25c>
 800484e:	68b4      	ldr	r4, [r6, #8]
 8004850:	f047 0301 	orr.w	r3, r7, #1
 8004854:	f042 0201 	orr.w	r2, r2, #1
 8004858:	4427      	add	r7, r4
 800485a:	6063      	str	r3, [r4, #4]
 800485c:	60b7      	str	r7, [r6, #8]
 800485e:	607a      	str	r2, [r7, #4]
 8004860:	e5ef      	b.n	8004442 <_malloc_r+0x62>
 8004862:	bf00      	nop

08004864 <memset>:
 8004864:	4603      	mov	r3, r0
 8004866:	4402      	add	r2, r0
 8004868:	4293      	cmp	r3, r2
 800486a:	d100      	bne.n	800486e <memset+0xa>
 800486c:	4770      	bx	lr
 800486e:	f803 1b01 	strb.w	r1, [r3], #1
 8004872:	e7f9      	b.n	8004868 <memset+0x4>

08004874 <__malloc_lock>:
 8004874:	4801      	ldr	r0, [pc, #4]	; (800487c <__malloc_lock+0x8>)
 8004876:	f002 bd4d 	b.w	8007314 <__retarget_lock_acquire_recursive>
 800487a:	bf00      	nop
 800487c:	20000f14 	.word	0x20000f14

08004880 <__malloc_unlock>:
 8004880:	4801      	ldr	r0, [pc, #4]	; (8004888 <__malloc_unlock+0x8>)
 8004882:	f002 bd48 	b.w	8007316 <__retarget_lock_release_recursive>
 8004886:	bf00      	nop
 8004888:	20000f14 	.word	0x20000f14

0800488c <printf>:
 800488c:	b40f      	push	{r0, r1, r2, r3}
 800488e:	b507      	push	{r0, r1, r2, lr}
 8004890:	4906      	ldr	r1, [pc, #24]	; (80048ac <printf+0x20>)
 8004892:	ab04      	add	r3, sp, #16
 8004894:	6808      	ldr	r0, [r1, #0]
 8004896:	f853 2b04 	ldr.w	r2, [r3], #4
 800489a:	6881      	ldr	r1, [r0, #8]
 800489c:	9301      	str	r3, [sp, #4]
 800489e:	f000 f97b 	bl	8004b98 <_vfprintf_r>
 80048a2:	b003      	add	sp, #12
 80048a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80048a8:	b004      	add	sp, #16
 80048aa:	4770      	bx	lr
 80048ac:	20000054 	.word	0x20000054

080048b0 <rand>:
 80048b0:	4b0b      	ldr	r3, [pc, #44]	; (80048e0 <rand+0x30>)
 80048b2:	480c      	ldr	r0, [pc, #48]	; (80048e4 <rand+0x34>)
 80048b4:	6819      	ldr	r1, [r3, #0]
 80048b6:	b510      	push	{r4, lr}
 80048b8:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 80048bc:	f8d1 30ac 	ldr.w	r3, [r1, #172]	; 0xac
 80048c0:	4350      	muls	r0, r2
 80048c2:	4c09      	ldr	r4, [pc, #36]	; (80048e8 <rand+0x38>)
 80048c4:	fb04 0003 	mla	r0, r4, r3, r0
 80048c8:	fba2 3404 	umull	r3, r4, r2, r4
 80048cc:	1c5a      	adds	r2, r3, #1
 80048ce:	4404      	add	r4, r0
 80048d0:	f144 0000 	adc.w	r0, r4, #0
 80048d4:	e9c1 202a 	strd	r2, r0, [r1, #168]	; 0xa8
 80048d8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80048dc:	bd10      	pop	{r4, pc}
 80048de:	bf00      	nop
 80048e0:	20000054 	.word	0x20000054
 80048e4:	5851f42d 	.word	0x5851f42d
 80048e8:	4c957f2d 	.word	0x4c957f2d

080048ec <setvbuf>:
 80048ec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80048f0:	461d      	mov	r5, r3
 80048f2:	4b59      	ldr	r3, [pc, #356]	; (8004a58 <setvbuf+0x16c>)
 80048f4:	4604      	mov	r4, r0
 80048f6:	681f      	ldr	r7, [r3, #0]
 80048f8:	460e      	mov	r6, r1
 80048fa:	4690      	mov	r8, r2
 80048fc:	b127      	cbz	r7, 8004908 <setvbuf+0x1c>
 80048fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004900:	b913      	cbnz	r3, 8004908 <setvbuf+0x1c>
 8004902:	4638      	mov	r0, r7
 8004904:	f002 fb90 	bl	8007028 <__sinit>
 8004908:	f1b8 0f02 	cmp.w	r8, #2
 800490c:	d006      	beq.n	800491c <setvbuf+0x30>
 800490e:	f1b8 0f01 	cmp.w	r8, #1
 8004912:	f200 809b 	bhi.w	8004a4c <setvbuf+0x160>
 8004916:	2d00      	cmp	r5, #0
 8004918:	f2c0 8098 	blt.w	8004a4c <setvbuf+0x160>
 800491c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800491e:	07db      	lsls	r3, r3, #31
 8004920:	d405      	bmi.n	800492e <setvbuf+0x42>
 8004922:	89a3      	ldrh	r3, [r4, #12]
 8004924:	0598      	lsls	r0, r3, #22
 8004926:	d402      	bmi.n	800492e <setvbuf+0x42>
 8004928:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800492a:	f002 fcf3 	bl	8007314 <__retarget_lock_acquire_recursive>
 800492e:	4621      	mov	r1, r4
 8004930:	4638      	mov	r0, r7
 8004932:	f002 fb0d 	bl	8006f50 <_fflush_r>
 8004936:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004938:	b141      	cbz	r1, 800494c <setvbuf+0x60>
 800493a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800493e:	4299      	cmp	r1, r3
 8004940:	d002      	beq.n	8004948 <setvbuf+0x5c>
 8004942:	4638      	mov	r0, r7
 8004944:	f002 fc00 	bl	8007148 <_free_r>
 8004948:	2300      	movs	r3, #0
 800494a:	6323      	str	r3, [r4, #48]	; 0x30
 800494c:	2300      	movs	r3, #0
 800494e:	61a3      	str	r3, [r4, #24]
 8004950:	6063      	str	r3, [r4, #4]
 8004952:	89a3      	ldrh	r3, [r4, #12]
 8004954:	0619      	lsls	r1, r3, #24
 8004956:	d503      	bpl.n	8004960 <setvbuf+0x74>
 8004958:	4638      	mov	r0, r7
 800495a:	6921      	ldr	r1, [r4, #16]
 800495c:	f002 fbf4 	bl	8007148 <_free_r>
 8004960:	89a3      	ldrh	r3, [r4, #12]
 8004962:	f1b8 0f02 	cmp.w	r8, #2
 8004966:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800496a:	f023 0303 	bic.w	r3, r3, #3
 800496e:	81a3      	strh	r3, [r4, #12]
 8004970:	d068      	beq.n	8004a44 <setvbuf+0x158>
 8004972:	ab01      	add	r3, sp, #4
 8004974:	466a      	mov	r2, sp
 8004976:	4621      	mov	r1, r4
 8004978:	4638      	mov	r0, r7
 800497a:	f002 fccd 	bl	8007318 <__swhatbuf_r>
 800497e:	89a3      	ldrh	r3, [r4, #12]
 8004980:	4318      	orrs	r0, r3
 8004982:	81a0      	strh	r0, [r4, #12]
 8004984:	bb35      	cbnz	r5, 80049d4 <setvbuf+0xe8>
 8004986:	9d00      	ldr	r5, [sp, #0]
 8004988:	4628      	mov	r0, r5
 800498a:	f7ff fd19 	bl	80043c0 <malloc>
 800498e:	4606      	mov	r6, r0
 8004990:	2800      	cmp	r0, #0
 8004992:	d152      	bne.n	8004a3a <setvbuf+0x14e>
 8004994:	f8dd 9000 	ldr.w	r9, [sp]
 8004998:	45a9      	cmp	r9, r5
 800499a:	d147      	bne.n	8004a2c <setvbuf+0x140>
 800499c:	f04f 35ff 	mov.w	r5, #4294967295
 80049a0:	2200      	movs	r2, #0
 80049a2:	60a2      	str	r2, [r4, #8]
 80049a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049a8:	6022      	str	r2, [r4, #0]
 80049aa:	6122      	str	r2, [r4, #16]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80049b2:	6162      	str	r2, [r4, #20]
 80049b4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80049b6:	f043 0302 	orr.w	r3, r3, #2
 80049ba:	07d2      	lsls	r2, r2, #31
 80049bc:	81a3      	strh	r3, [r4, #12]
 80049be:	d405      	bmi.n	80049cc <setvbuf+0xe0>
 80049c0:	f413 7f00 	tst.w	r3, #512	; 0x200
 80049c4:	d102      	bne.n	80049cc <setvbuf+0xe0>
 80049c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80049c8:	f002 fca5 	bl	8007316 <__retarget_lock_release_recursive>
 80049cc:	4628      	mov	r0, r5
 80049ce:	b003      	add	sp, #12
 80049d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80049d4:	2e00      	cmp	r6, #0
 80049d6:	d0d7      	beq.n	8004988 <setvbuf+0x9c>
 80049d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049da:	b913      	cbnz	r3, 80049e2 <setvbuf+0xf6>
 80049dc:	4638      	mov	r0, r7
 80049de:	f002 fb23 	bl	8007028 <__sinit>
 80049e2:	9b00      	ldr	r3, [sp, #0]
 80049e4:	e9c4 6504 	strd	r6, r5, [r4, #16]
 80049e8:	42ab      	cmp	r3, r5
 80049ea:	bf18      	it	ne
 80049ec:	89a3      	ldrhne	r3, [r4, #12]
 80049ee:	6026      	str	r6, [r4, #0]
 80049f0:	bf1c      	itt	ne
 80049f2:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 80049f6:	81a3      	strhne	r3, [r4, #12]
 80049f8:	f1b8 0f01 	cmp.w	r8, #1
 80049fc:	bf02      	ittt	eq
 80049fe:	89a3      	ldrheq	r3, [r4, #12]
 8004a00:	f043 0301 	orreq.w	r3, r3, #1
 8004a04:	81a3      	strheq	r3, [r4, #12]
 8004a06:	89a2      	ldrh	r2, [r4, #12]
 8004a08:	f012 0308 	ands.w	r3, r2, #8
 8004a0c:	d01c      	beq.n	8004a48 <setvbuf+0x15c>
 8004a0e:	07d3      	lsls	r3, r2, #31
 8004a10:	bf41      	itttt	mi
 8004a12:	2300      	movmi	r3, #0
 8004a14:	426d      	negmi	r5, r5
 8004a16:	60a3      	strmi	r3, [r4, #8]
 8004a18:	61a5      	strmi	r5, [r4, #24]
 8004a1a:	bf58      	it	pl
 8004a1c:	60a5      	strpl	r5, [r4, #8]
 8004a1e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8004a20:	f015 0501 	ands.w	r5, r5, #1
 8004a24:	d115      	bne.n	8004a52 <setvbuf+0x166>
 8004a26:	f412 7f00 	tst.w	r2, #512	; 0x200
 8004a2a:	e7cb      	b.n	80049c4 <setvbuf+0xd8>
 8004a2c:	4648      	mov	r0, r9
 8004a2e:	f7ff fcc7 	bl	80043c0 <malloc>
 8004a32:	4606      	mov	r6, r0
 8004a34:	2800      	cmp	r0, #0
 8004a36:	d0b1      	beq.n	800499c <setvbuf+0xb0>
 8004a38:	464d      	mov	r5, r9
 8004a3a:	89a3      	ldrh	r3, [r4, #12]
 8004a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a40:	81a3      	strh	r3, [r4, #12]
 8004a42:	e7c9      	b.n	80049d8 <setvbuf+0xec>
 8004a44:	2500      	movs	r5, #0
 8004a46:	e7ab      	b.n	80049a0 <setvbuf+0xb4>
 8004a48:	60a3      	str	r3, [r4, #8]
 8004a4a:	e7e8      	b.n	8004a1e <setvbuf+0x132>
 8004a4c:	f04f 35ff 	mov.w	r5, #4294967295
 8004a50:	e7bc      	b.n	80049cc <setvbuf+0xe0>
 8004a52:	2500      	movs	r5, #0
 8004a54:	e7ba      	b.n	80049cc <setvbuf+0xe0>
 8004a56:	bf00      	nop
 8004a58:	20000054 	.word	0x20000054

08004a5c <_strtol_l.isra.0>:
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a62:	4686      	mov	lr, r0
 8004a64:	d001      	beq.n	8004a6a <_strtol_l.isra.0+0xe>
 8004a66:	2b24      	cmp	r3, #36	; 0x24
 8004a68:	d906      	bls.n	8004a78 <_strtol_l.isra.0+0x1c>
 8004a6a:	f7ff fc7f 	bl	800436c <__errno>
 8004a6e:	2316      	movs	r3, #22
 8004a70:	6003      	str	r3, [r0, #0]
 8004a72:	2000      	movs	r0, #0
 8004a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a78:	468c      	mov	ip, r1
 8004a7a:	4e3a      	ldr	r6, [pc, #232]	; (8004b64 <_strtol_l.isra.0+0x108>)
 8004a7c:	4660      	mov	r0, ip
 8004a7e:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004a82:	5da5      	ldrb	r5, [r4, r6]
 8004a84:	f015 0508 	ands.w	r5, r5, #8
 8004a88:	d1f8      	bne.n	8004a7c <_strtol_l.isra.0+0x20>
 8004a8a:	2c2d      	cmp	r4, #45	; 0x2d
 8004a8c:	d133      	bne.n	8004af6 <_strtol_l.isra.0+0x9a>
 8004a8e:	f04f 0801 	mov.w	r8, #1
 8004a92:	f89c 4000 	ldrb.w	r4, [ip]
 8004a96:	f100 0c02 	add.w	ip, r0, #2
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d05d      	beq.n	8004b5a <_strtol_l.isra.0+0xfe>
 8004a9e:	2b10      	cmp	r3, #16
 8004aa0:	d10c      	bne.n	8004abc <_strtol_l.isra.0+0x60>
 8004aa2:	2c30      	cmp	r4, #48	; 0x30
 8004aa4:	d10a      	bne.n	8004abc <_strtol_l.isra.0+0x60>
 8004aa6:	f89c 0000 	ldrb.w	r0, [ip]
 8004aaa:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8004aae:	2858      	cmp	r0, #88	; 0x58
 8004ab0:	d14e      	bne.n	8004b50 <_strtol_l.isra.0+0xf4>
 8004ab2:	2310      	movs	r3, #16
 8004ab4:	f89c 4001 	ldrb.w	r4, [ip, #1]
 8004ab8:	f10c 0c02 	add.w	ip, ip, #2
 8004abc:	2500      	movs	r5, #0
 8004abe:	f108 4700 	add.w	r7, r8, #2147483648	; 0x80000000
 8004ac2:	3f01      	subs	r7, #1
 8004ac4:	fbb7 f9f3 	udiv	r9, r7, r3
 8004ac8:	4628      	mov	r0, r5
 8004aca:	fb03 7a19 	mls	sl, r3, r9, r7
 8004ace:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 8004ad2:	2e09      	cmp	r6, #9
 8004ad4:	d818      	bhi.n	8004b08 <_strtol_l.isra.0+0xac>
 8004ad6:	4634      	mov	r4, r6
 8004ad8:	42a3      	cmp	r3, r4
 8004ada:	dd24      	ble.n	8004b26 <_strtol_l.isra.0+0xca>
 8004adc:	2d00      	cmp	r5, #0
 8004ade:	db1f      	blt.n	8004b20 <_strtol_l.isra.0+0xc4>
 8004ae0:	4581      	cmp	r9, r0
 8004ae2:	d31d      	bcc.n	8004b20 <_strtol_l.isra.0+0xc4>
 8004ae4:	d101      	bne.n	8004aea <_strtol_l.isra.0+0x8e>
 8004ae6:	45a2      	cmp	sl, r4
 8004ae8:	db1a      	blt.n	8004b20 <_strtol_l.isra.0+0xc4>
 8004aea:	2501      	movs	r5, #1
 8004aec:	fb00 4003 	mla	r0, r0, r3, r4
 8004af0:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8004af4:	e7eb      	b.n	8004ace <_strtol_l.isra.0+0x72>
 8004af6:	2c2b      	cmp	r4, #43	; 0x2b
 8004af8:	bf08      	it	eq
 8004afa:	f89c 4000 	ldrbeq.w	r4, [ip]
 8004afe:	46a8      	mov	r8, r5
 8004b00:	bf08      	it	eq
 8004b02:	f100 0c02 	addeq.w	ip, r0, #2
 8004b06:	e7c8      	b.n	8004a9a <_strtol_l.isra.0+0x3e>
 8004b08:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 8004b0c:	2e19      	cmp	r6, #25
 8004b0e:	d801      	bhi.n	8004b14 <_strtol_l.isra.0+0xb8>
 8004b10:	3c37      	subs	r4, #55	; 0x37
 8004b12:	e7e1      	b.n	8004ad8 <_strtol_l.isra.0+0x7c>
 8004b14:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8004b18:	2e19      	cmp	r6, #25
 8004b1a:	d804      	bhi.n	8004b26 <_strtol_l.isra.0+0xca>
 8004b1c:	3c57      	subs	r4, #87	; 0x57
 8004b1e:	e7db      	b.n	8004ad8 <_strtol_l.isra.0+0x7c>
 8004b20:	f04f 35ff 	mov.w	r5, #4294967295
 8004b24:	e7e4      	b.n	8004af0 <_strtol_l.isra.0+0x94>
 8004b26:	2d00      	cmp	r5, #0
 8004b28:	da08      	bge.n	8004b3c <_strtol_l.isra.0+0xe0>
 8004b2a:	2322      	movs	r3, #34	; 0x22
 8004b2c:	4638      	mov	r0, r7
 8004b2e:	f8ce 3000 	str.w	r3, [lr]
 8004b32:	2a00      	cmp	r2, #0
 8004b34:	d09e      	beq.n	8004a74 <_strtol_l.isra.0+0x18>
 8004b36:	f10c 31ff 	add.w	r1, ip, #4294967295
 8004b3a:	e007      	b.n	8004b4c <_strtol_l.isra.0+0xf0>
 8004b3c:	f1b8 0f00 	cmp.w	r8, #0
 8004b40:	d000      	beq.n	8004b44 <_strtol_l.isra.0+0xe8>
 8004b42:	4240      	negs	r0, r0
 8004b44:	2a00      	cmp	r2, #0
 8004b46:	d095      	beq.n	8004a74 <_strtol_l.isra.0+0x18>
 8004b48:	2d00      	cmp	r5, #0
 8004b4a:	d1f4      	bne.n	8004b36 <_strtol_l.isra.0+0xda>
 8004b4c:	6011      	str	r1, [r2, #0]
 8004b4e:	e791      	b.n	8004a74 <_strtol_l.isra.0+0x18>
 8004b50:	2430      	movs	r4, #48	; 0x30
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d1b2      	bne.n	8004abc <_strtol_l.isra.0+0x60>
 8004b56:	2308      	movs	r3, #8
 8004b58:	e7b0      	b.n	8004abc <_strtol_l.isra.0+0x60>
 8004b5a:	2c30      	cmp	r4, #48	; 0x30
 8004b5c:	d0a3      	beq.n	8004aa6 <_strtol_l.isra.0+0x4a>
 8004b5e:	230a      	movs	r3, #10
 8004b60:	e7ac      	b.n	8004abc <_strtol_l.isra.0+0x60>
 8004b62:	bf00      	nop
 8004b64:	0800ae6d 	.word	0x0800ae6d

08004b68 <strtol>:
 8004b68:	4613      	mov	r3, r2
 8004b6a:	460a      	mov	r2, r1
 8004b6c:	4601      	mov	r1, r0
 8004b6e:	4802      	ldr	r0, [pc, #8]	; (8004b78 <strtol+0x10>)
 8004b70:	6800      	ldr	r0, [r0, #0]
 8004b72:	f7ff bf73 	b.w	8004a5c <_strtol_l.isra.0>
 8004b76:	bf00      	nop
 8004b78:	20000054 	.word	0x20000054

08004b7c <sysconf>:
 8004b7c:	2808      	cmp	r0, #8
 8004b7e:	b508      	push	{r3, lr}
 8004b80:	d006      	beq.n	8004b90 <sysconf+0x14>
 8004b82:	f7ff fbf3 	bl	800436c <__errno>
 8004b86:	2316      	movs	r3, #22
 8004b88:	6003      	str	r3, [r0, #0]
 8004b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8e:	bd08      	pop	{r3, pc}
 8004b90:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004b94:	e7fb      	b.n	8004b8e <sysconf+0x12>
	...

08004b98 <_vfprintf_r>:
 8004b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b9c:	b0d3      	sub	sp, #332	; 0x14c
 8004b9e:	468a      	mov	sl, r1
 8004ba0:	4691      	mov	r9, r2
 8004ba2:	461c      	mov	r4, r3
 8004ba4:	461e      	mov	r6, r3
 8004ba6:	4683      	mov	fp, r0
 8004ba8:	f002 fbae 	bl	8007308 <_localeconv_r>
 8004bac:	6803      	ldr	r3, [r0, #0]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	9318      	str	r3, [sp, #96]	; 0x60
 8004bb2:	f7fb fad9 	bl	8000168 <strlen>
 8004bb6:	9012      	str	r0, [sp, #72]	; 0x48
 8004bb8:	f1bb 0f00 	cmp.w	fp, #0
 8004bbc:	d005      	beq.n	8004bca <_vfprintf_r+0x32>
 8004bbe:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8004bc2:	b913      	cbnz	r3, 8004bca <_vfprintf_r+0x32>
 8004bc4:	4658      	mov	r0, fp
 8004bc6:	f002 fa2f 	bl	8007028 <__sinit>
 8004bca:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8004bce:	07da      	lsls	r2, r3, #31
 8004bd0:	d407      	bmi.n	8004be2 <_vfprintf_r+0x4a>
 8004bd2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004bd6:	059b      	lsls	r3, r3, #22
 8004bd8:	d403      	bmi.n	8004be2 <_vfprintf_r+0x4a>
 8004bda:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8004bde:	f002 fb99 	bl	8007314 <__retarget_lock_acquire_recursive>
 8004be2:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 8004be6:	049f      	lsls	r7, r3, #18
 8004be8:	d409      	bmi.n	8004bfe <_vfprintf_r+0x66>
 8004bea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004bee:	f8aa 300c 	strh.w	r3, [sl, #12]
 8004bf2:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8004bf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004bfa:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8004bfe:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004c02:	071d      	lsls	r5, r3, #28
 8004c04:	d502      	bpl.n	8004c0c <_vfprintf_r+0x74>
 8004c06:	f8da 3010 	ldr.w	r3, [sl, #16]
 8004c0a:	b9c3      	cbnz	r3, 8004c3e <_vfprintf_r+0xa6>
 8004c0c:	4651      	mov	r1, sl
 8004c0e:	4658      	mov	r0, fp
 8004c10:	f001 fa5c 	bl	80060cc <__swsetup_r>
 8004c14:	b198      	cbz	r0, 8004c3e <_vfprintf_r+0xa6>
 8004c16:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8004c1a:	07dc      	lsls	r4, r3, #31
 8004c1c:	d506      	bpl.n	8004c2c <_vfprintf_r+0x94>
 8004c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c22:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c24:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8004c26:	b053      	add	sp, #332	; 0x14c
 8004c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c2c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004c30:	0598      	lsls	r0, r3, #22
 8004c32:	d4f4      	bmi.n	8004c1e <_vfprintf_r+0x86>
 8004c34:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8004c38:	f002 fb6d 	bl	8007316 <__retarget_lock_release_recursive>
 8004c3c:	e7ef      	b.n	8004c1e <_vfprintf_r+0x86>
 8004c3e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8004c42:	f003 021a 	and.w	r2, r3, #26
 8004c46:	2a0a      	cmp	r2, #10
 8004c48:	d115      	bne.n	8004c76 <_vfprintf_r+0xde>
 8004c4a:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8004c4e:	2a00      	cmp	r2, #0
 8004c50:	db11      	blt.n	8004c76 <_vfprintf_r+0xde>
 8004c52:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8004c56:	07d1      	lsls	r1, r2, #31
 8004c58:	d405      	bmi.n	8004c66 <_vfprintf_r+0xce>
 8004c5a:	059a      	lsls	r2, r3, #22
 8004c5c:	d403      	bmi.n	8004c66 <_vfprintf_r+0xce>
 8004c5e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8004c62:	f002 fb58 	bl	8007316 <__retarget_lock_release_recursive>
 8004c66:	4623      	mov	r3, r4
 8004c68:	464a      	mov	r2, r9
 8004c6a:	4651      	mov	r1, sl
 8004c6c:	4658      	mov	r0, fp
 8004c6e:	f001 f9b3 	bl	8005fd8 <__sbprintf>
 8004c72:	9013      	str	r0, [sp, #76]	; 0x4c
 8004c74:	e7d6      	b.n	8004c24 <_vfprintf_r+0x8c>
 8004c76:	2500      	movs	r5, #0
 8004c78:	2200      	movs	r2, #0
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8004c80:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004c84:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8004c88:	ac29      	add	r4, sp, #164	; 0xa4
 8004c8a:	9426      	str	r4, [sp, #152]	; 0x98
 8004c8c:	9508      	str	r5, [sp, #32]
 8004c8e:	950e      	str	r5, [sp, #56]	; 0x38
 8004c90:	9516      	str	r5, [sp, #88]	; 0x58
 8004c92:	9519      	str	r5, [sp, #100]	; 0x64
 8004c94:	9513      	str	r5, [sp, #76]	; 0x4c
 8004c96:	464b      	mov	r3, r9
 8004c98:	461d      	mov	r5, r3
 8004c9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c9e:	b10a      	cbz	r2, 8004ca4 <_vfprintf_r+0x10c>
 8004ca0:	2a25      	cmp	r2, #37	; 0x25
 8004ca2:	d1f9      	bne.n	8004c98 <_vfprintf_r+0x100>
 8004ca4:	ebb5 0709 	subs.w	r7, r5, r9
 8004ca8:	d00d      	beq.n	8004cc6 <_vfprintf_r+0x12e>
 8004caa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8004cac:	e9c4 9700 	strd	r9, r7, [r4]
 8004cb0:	443b      	add	r3, r7
 8004cb2:	9328      	str	r3, [sp, #160]	; 0xa0
 8004cb4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	2b07      	cmp	r3, #7
 8004cba:	9327      	str	r3, [sp, #156]	; 0x9c
 8004cbc:	dc7a      	bgt.n	8004db4 <_vfprintf_r+0x21c>
 8004cbe:	3408      	adds	r4, #8
 8004cc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004cc2:	443b      	add	r3, r7
 8004cc4:	9313      	str	r3, [sp, #76]	; 0x4c
 8004cc6:	782b      	ldrb	r3, [r5, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f001 813d 	beq.w	8005f48 <_vfprintf_r+0x13b0>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	f04f 32ff 	mov.w	r2, #4294967295
 8004cd4:	4698      	mov	r8, r3
 8004cd6:	270a      	movs	r7, #10
 8004cd8:	212b      	movs	r1, #43	; 0x2b
 8004cda:	3501      	adds	r5, #1
 8004cdc:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004ce0:	9207      	str	r2, [sp, #28]
 8004ce2:	9314      	str	r3, [sp, #80]	; 0x50
 8004ce4:	462a      	mov	r2, r5
 8004ce6:	f812 3b01 	ldrb.w	r3, [r2], #1
 8004cea:	930b      	str	r3, [sp, #44]	; 0x2c
 8004cec:	4613      	mov	r3, r2
 8004cee:	930f      	str	r3, [sp, #60]	; 0x3c
 8004cf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cf2:	3b20      	subs	r3, #32
 8004cf4:	2b5a      	cmp	r3, #90	; 0x5a
 8004cf6:	f200 85a6 	bhi.w	8005846 <_vfprintf_r+0xcae>
 8004cfa:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004cfe:	007e      	.short	0x007e
 8004d00:	05a405a4 	.word	0x05a405a4
 8004d04:	05a40086 	.word	0x05a40086
 8004d08:	05a405a4 	.word	0x05a405a4
 8004d0c:	05a40065 	.word	0x05a40065
 8004d10:	008905a4 	.word	0x008905a4
 8004d14:	05a40093 	.word	0x05a40093
 8004d18:	00960090 	.word	0x00960090
 8004d1c:	00b205a4 	.word	0x00b205a4
 8004d20:	00b500b5 	.word	0x00b500b5
 8004d24:	00b500b5 	.word	0x00b500b5
 8004d28:	00b500b5 	.word	0x00b500b5
 8004d2c:	00b500b5 	.word	0x00b500b5
 8004d30:	05a400b5 	.word	0x05a400b5
 8004d34:	05a405a4 	.word	0x05a405a4
 8004d38:	05a405a4 	.word	0x05a405a4
 8004d3c:	05a405a4 	.word	0x05a405a4
 8004d40:	05a4011f 	.word	0x05a4011f
 8004d44:	00f500e2 	.word	0x00f500e2
 8004d48:	011f011f 	.word	0x011f011f
 8004d4c:	05a4011f 	.word	0x05a4011f
 8004d50:	05a405a4 	.word	0x05a405a4
 8004d54:	00c505a4 	.word	0x00c505a4
 8004d58:	05a405a4 	.word	0x05a405a4
 8004d5c:	05a40484 	.word	0x05a40484
 8004d60:	05a405a4 	.word	0x05a405a4
 8004d64:	05a404cb 	.word	0x05a404cb
 8004d68:	05a404ec 	.word	0x05a404ec
 8004d6c:	050b05a4 	.word	0x050b05a4
 8004d70:	05a405a4 	.word	0x05a405a4
 8004d74:	05a405a4 	.word	0x05a405a4
 8004d78:	05a405a4 	.word	0x05a405a4
 8004d7c:	05a405a4 	.word	0x05a405a4
 8004d80:	05a4011f 	.word	0x05a4011f
 8004d84:	00f700e2 	.word	0x00f700e2
 8004d88:	011f011f 	.word	0x011f011f
 8004d8c:	00c8011f 	.word	0x00c8011f
 8004d90:	00dc00f7 	.word	0x00dc00f7
 8004d94:	00d505a4 	.word	0x00d505a4
 8004d98:	046105a4 	.word	0x046105a4
 8004d9c:	04ba0486 	.word	0x04ba0486
 8004da0:	05a400dc 	.word	0x05a400dc
 8004da4:	007c04cb 	.word	0x007c04cb
 8004da8:	05a404ee 	.word	0x05a404ee
 8004dac:	052805a4 	.word	0x052805a4
 8004db0:	007c05a4 	.word	0x007c05a4
 8004db4:	4651      	mov	r1, sl
 8004db6:	4658      	mov	r0, fp
 8004db8:	aa26      	add	r2, sp, #152	; 0x98
 8004dba:	f004 f8c9 	bl	8008f50 <__sprint_r>
 8004dbe:	2800      	cmp	r0, #0
 8004dc0:	f040 8127 	bne.w	8005012 <_vfprintf_r+0x47a>
 8004dc4:	ac29      	add	r4, sp, #164	; 0xa4
 8004dc6:	e77b      	b.n	8004cc0 <_vfprintf_r+0x128>
 8004dc8:	4658      	mov	r0, fp
 8004dca:	f002 fa9d 	bl	8007308 <_localeconv_r>
 8004dce:	6843      	ldr	r3, [r0, #4]
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	9319      	str	r3, [sp, #100]	; 0x64
 8004dd4:	f7fb f9c8 	bl	8000168 <strlen>
 8004dd8:	9016      	str	r0, [sp, #88]	; 0x58
 8004dda:	4658      	mov	r0, fp
 8004ddc:	f002 fa94 	bl	8007308 <_localeconv_r>
 8004de0:	6883      	ldr	r3, [r0, #8]
 8004de2:	212b      	movs	r1, #43	; 0x2b
 8004de4:	930e      	str	r3, [sp, #56]	; 0x38
 8004de6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004de8:	b12b      	cbz	r3, 8004df6 <_vfprintf_r+0x25e>
 8004dea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004dec:	b11b      	cbz	r3, 8004df6 <_vfprintf_r+0x25e>
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	b10b      	cbz	r3, 8004df6 <_vfprintf_r+0x25e>
 8004df2:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 8004df6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8004df8:	e774      	b.n	8004ce4 <_vfprintf_r+0x14c>
 8004dfa:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d1f9      	bne.n	8004df6 <_vfprintf_r+0x25e>
 8004e02:	2320      	movs	r3, #32
 8004e04:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004e08:	e7f5      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004e0a:	f048 0801 	orr.w	r8, r8, #1
 8004e0e:	e7f2      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004e10:	f856 3b04 	ldr.w	r3, [r6], #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	9314      	str	r3, [sp, #80]	; 0x50
 8004e18:	daed      	bge.n	8004df6 <_vfprintf_r+0x25e>
 8004e1a:	425b      	negs	r3, r3
 8004e1c:	9314      	str	r3, [sp, #80]	; 0x50
 8004e1e:	f048 0804 	orr.w	r8, r8, #4
 8004e22:	e7e8      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004e24:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8004e28:	e7e5      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004e2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e30:	2a2a      	cmp	r2, #42	; 0x2a
 8004e32:	920b      	str	r2, [sp, #44]	; 0x2c
 8004e34:	d112      	bne.n	8004e5c <_vfprintf_r+0x2c4>
 8004e36:	f856 0b04 	ldr.w	r0, [r6], #4
 8004e3a:	930f      	str	r3, [sp, #60]	; 0x3c
 8004e3c:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8004e40:	9207      	str	r2, [sp, #28]
 8004e42:	e7d8      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004e44:	9807      	ldr	r0, [sp, #28]
 8004e46:	fb07 2200 	mla	r2, r7, r0, r2
 8004e4a:	9207      	str	r2, [sp, #28]
 8004e4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e50:	920b      	str	r2, [sp, #44]	; 0x2c
 8004e52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e54:	3a30      	subs	r2, #48	; 0x30
 8004e56:	2a09      	cmp	r2, #9
 8004e58:	d9f4      	bls.n	8004e44 <_vfprintf_r+0x2ac>
 8004e5a:	e748      	b.n	8004cee <_vfprintf_r+0x156>
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	9207      	str	r2, [sp, #28]
 8004e60:	e7f7      	b.n	8004e52 <_vfprintf_r+0x2ba>
 8004e62:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8004e66:	e7c6      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004e68:	2200      	movs	r2, #0
 8004e6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e6c:	9214      	str	r2, [sp, #80]	; 0x50
 8004e6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004e70:	9814      	ldr	r0, [sp, #80]	; 0x50
 8004e72:	3a30      	subs	r2, #48	; 0x30
 8004e74:	fb07 2200 	mla	r2, r7, r0, r2
 8004e78:	9214      	str	r2, [sp, #80]	; 0x50
 8004e7a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e7e:	920b      	str	r2, [sp, #44]	; 0x2c
 8004e80:	3a30      	subs	r2, #48	; 0x30
 8004e82:	2a09      	cmp	r2, #9
 8004e84:	d9f3      	bls.n	8004e6e <_vfprintf_r+0x2d6>
 8004e86:	e732      	b.n	8004cee <_vfprintf_r+0x156>
 8004e88:	f048 0808 	orr.w	r8, r8, #8
 8004e8c:	e7b3      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004e8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004e90:	781b      	ldrb	r3, [r3, #0]
 8004e92:	2b68      	cmp	r3, #104	; 0x68
 8004e94:	bf01      	itttt	eq
 8004e96:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8004e98:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8004e9c:	3301      	addeq	r3, #1
 8004e9e:	930f      	streq	r3, [sp, #60]	; 0x3c
 8004ea0:	bf18      	it	ne
 8004ea2:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 8004ea6:	e7a6      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004ea8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	2b6c      	cmp	r3, #108	; 0x6c
 8004eae:	d105      	bne.n	8004ebc <_vfprintf_r+0x324>
 8004eb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	930f      	str	r3, [sp, #60]	; 0x3c
 8004eb6:	f048 0820 	orr.w	r8, r8, #32
 8004eba:	e79c      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004ebc:	f048 0810 	orr.w	r8, r8, #16
 8004ec0:	e799      	b.n	8004df6 <_vfprintf_r+0x25e>
 8004ec2:	4632      	mov	r2, r6
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	f852 3b04 	ldr.w	r3, [r2], #4
 8004eca:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8004ece:	920a      	str	r2, [sp, #40]	; 0x28
 8004ed0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	4607      	mov	r7, r0
 8004ed8:	4606      	mov	r6, r0
 8004eda:	4605      	mov	r5, r0
 8004edc:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8004ee0:	9307      	str	r3, [sp, #28]
 8004ee2:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8004ee6:	e1b4      	b.n	8005252 <_vfprintf_r+0x6ba>
 8004ee8:	f048 0810 	orr.w	r8, r8, #16
 8004eec:	f018 0f20 	tst.w	r8, #32
 8004ef0:	d011      	beq.n	8004f16 <_vfprintf_r+0x37e>
 8004ef2:	3607      	adds	r6, #7
 8004ef4:	f026 0307 	bic.w	r3, r6, #7
 8004ef8:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8004efc:	930a      	str	r3, [sp, #40]	; 0x28
 8004efe:	2e00      	cmp	r6, #0
 8004f00:	f177 0300 	sbcs.w	r3, r7, #0
 8004f04:	da05      	bge.n	8004f12 <_vfprintf_r+0x37a>
 8004f06:	232d      	movs	r3, #45	; 0x2d
 8004f08:	4276      	negs	r6, r6
 8004f0a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004f0e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004f12:	2301      	movs	r3, #1
 8004f14:	e388      	b.n	8005628 <_vfprintf_r+0xa90>
 8004f16:	1d33      	adds	r3, r6, #4
 8004f18:	f018 0f10 	tst.w	r8, #16
 8004f1c:	930a      	str	r3, [sp, #40]	; 0x28
 8004f1e:	d002      	beq.n	8004f26 <_vfprintf_r+0x38e>
 8004f20:	6836      	ldr	r6, [r6, #0]
 8004f22:	17f7      	asrs	r7, r6, #31
 8004f24:	e7eb      	b.n	8004efe <_vfprintf_r+0x366>
 8004f26:	f018 0f40 	tst.w	r8, #64	; 0x40
 8004f2a:	6836      	ldr	r6, [r6, #0]
 8004f2c:	d001      	beq.n	8004f32 <_vfprintf_r+0x39a>
 8004f2e:	b236      	sxth	r6, r6
 8004f30:	e7f7      	b.n	8004f22 <_vfprintf_r+0x38a>
 8004f32:	f418 7f00 	tst.w	r8, #512	; 0x200
 8004f36:	bf18      	it	ne
 8004f38:	b276      	sxtbne	r6, r6
 8004f3a:	e7f2      	b.n	8004f22 <_vfprintf_r+0x38a>
 8004f3c:	3607      	adds	r6, #7
 8004f3e:	f026 0307 	bic.w	r3, r6, #7
 8004f42:	4619      	mov	r1, r3
 8004f44:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8004f48:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8004f4c:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8004f50:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8004f54:	910a      	str	r1, [sp, #40]	; 0x28
 8004f56:	f04f 32ff 	mov.w	r2, #4294967295
 8004f5a:	4630      	mov	r0, r6
 8004f5c:	4629      	mov	r1, r5
 8004f5e:	4b3c      	ldr	r3, [pc, #240]	; (8005050 <_vfprintf_r+0x4b8>)
 8004f60:	f7fb fd60 	bl	8000a24 <__aeabi_dcmpun>
 8004f64:	bb00      	cbnz	r0, 8004fa8 <_vfprintf_r+0x410>
 8004f66:	f04f 32ff 	mov.w	r2, #4294967295
 8004f6a:	4630      	mov	r0, r6
 8004f6c:	4629      	mov	r1, r5
 8004f6e:	4b38      	ldr	r3, [pc, #224]	; (8005050 <_vfprintf_r+0x4b8>)
 8004f70:	f7fb fd3a 	bl	80009e8 <__aeabi_dcmple>
 8004f74:	b9c0      	cbnz	r0, 8004fa8 <_vfprintf_r+0x410>
 8004f76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f7fb fd29 	bl	80009d4 <__aeabi_dcmplt>
 8004f82:	b110      	cbz	r0, 8004f8a <_vfprintf_r+0x3f2>
 8004f84:	232d      	movs	r3, #45	; 0x2d
 8004f86:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8004f8a:	4a32      	ldr	r2, [pc, #200]	; (8005054 <_vfprintf_r+0x4bc>)
 8004f8c:	4832      	ldr	r0, [pc, #200]	; (8005058 <_vfprintf_r+0x4c0>)
 8004f8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f90:	2700      	movs	r7, #0
 8004f92:	2b47      	cmp	r3, #71	; 0x47
 8004f94:	bfd4      	ite	le
 8004f96:	4691      	movle	r9, r2
 8004f98:	4681      	movgt	r9, r0
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8004fa0:	9307      	str	r3, [sp, #28]
 8004fa2:	463e      	mov	r6, r7
 8004fa4:	f001 b80e 	b.w	8005fc4 <_vfprintf_r+0x142c>
 8004fa8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004fac:	4610      	mov	r0, r2
 8004fae:	4619      	mov	r1, r3
 8004fb0:	f7fb fd38 	bl	8000a24 <__aeabi_dcmpun>
 8004fb4:	4607      	mov	r7, r0
 8004fb6:	b148      	cbz	r0, 8004fcc <_vfprintf_r+0x434>
 8004fb8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004fba:	4a28      	ldr	r2, [pc, #160]	; (800505c <_vfprintf_r+0x4c4>)
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	bfb8      	it	lt
 8004fc0:	232d      	movlt	r3, #45	; 0x2d
 8004fc2:	4827      	ldr	r0, [pc, #156]	; (8005060 <_vfprintf_r+0x4c8>)
 8004fc4:	bfb8      	it	lt
 8004fc6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8004fca:	e7e0      	b.n	8004f8e <_vfprintf_r+0x3f6>
 8004fcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fce:	f023 0320 	bic.w	r3, r3, #32
 8004fd2:	2b41      	cmp	r3, #65	; 0x41
 8004fd4:	930c      	str	r3, [sp, #48]	; 0x30
 8004fd6:	d12e      	bne.n	8005036 <_vfprintf_r+0x49e>
 8004fd8:	2330      	movs	r3, #48	; 0x30
 8004fda:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8004fde:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fe0:	f048 0802 	orr.w	r8, r8, #2
 8004fe4:	2b61      	cmp	r3, #97	; 0x61
 8004fe6:	bf0c      	ite	eq
 8004fe8:	2378      	moveq	r3, #120	; 0x78
 8004fea:	2358      	movne	r3, #88	; 0x58
 8004fec:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8004ff0:	9b07      	ldr	r3, [sp, #28]
 8004ff2:	2b63      	cmp	r3, #99	; 0x63
 8004ff4:	dd36      	ble.n	8005064 <_vfprintf_r+0x4cc>
 8004ff6:	4658      	mov	r0, fp
 8004ff8:	1c59      	adds	r1, r3, #1
 8004ffa:	f7ff f9f1 	bl	80043e0 <_malloc_r>
 8004ffe:	4681      	mov	r9, r0
 8005000:	2800      	cmp	r0, #0
 8005002:	f040 8201 	bne.w	8005408 <_vfprintf_r+0x870>
 8005006:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800500a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800500e:	f8aa 300c 	strh.w	r3, [sl, #12]
 8005012:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8005016:	07d9      	lsls	r1, r3, #31
 8005018:	d407      	bmi.n	800502a <_vfprintf_r+0x492>
 800501a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800501e:	059a      	lsls	r2, r3, #22
 8005020:	d403      	bmi.n	800502a <_vfprintf_r+0x492>
 8005022:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8005026:	f002 f976 	bl	8007316 <__retarget_lock_release_recursive>
 800502a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800502e:	065b      	lsls	r3, r3, #25
 8005030:	f57f adf8 	bpl.w	8004c24 <_vfprintf_r+0x8c>
 8005034:	e5f3      	b.n	8004c1e <_vfprintf_r+0x86>
 8005036:	9b07      	ldr	r3, [sp, #28]
 8005038:	3301      	adds	r3, #1
 800503a:	f000 81e7 	beq.w	800540c <_vfprintf_r+0x874>
 800503e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005040:	2b47      	cmp	r3, #71	; 0x47
 8005042:	d111      	bne.n	8005068 <_vfprintf_r+0x4d0>
 8005044:	9b07      	ldr	r3, [sp, #28]
 8005046:	b97b      	cbnz	r3, 8005068 <_vfprintf_r+0x4d0>
 8005048:	461f      	mov	r7, r3
 800504a:	2301      	movs	r3, #1
 800504c:	9307      	str	r3, [sp, #28]
 800504e:	e00b      	b.n	8005068 <_vfprintf_r+0x4d0>
 8005050:	7fefffff 	.word	0x7fefffff
 8005054:	0800ae18 	.word	0x0800ae18
 8005058:	0800ae1c 	.word	0x0800ae1c
 800505c:	0800ae20 	.word	0x0800ae20
 8005060:	0800ae24 	.word	0x0800ae24
 8005064:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8005068:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800506c:	9315      	str	r3, [sp, #84]	; 0x54
 800506e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005070:	1e1d      	subs	r5, r3, #0
 8005072:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005074:	9308      	str	r3, [sp, #32]
 8005076:	bfb7      	itett	lt
 8005078:	462b      	movlt	r3, r5
 800507a:	2300      	movge	r3, #0
 800507c:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8005080:	232d      	movlt	r3, #45	; 0x2d
 8005082:	931c      	str	r3, [sp, #112]	; 0x70
 8005084:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005086:	2b41      	cmp	r3, #65	; 0x41
 8005088:	f040 81d8 	bne.w	800543c <_vfprintf_r+0x8a4>
 800508c:	aa20      	add	r2, sp, #128	; 0x80
 800508e:	4629      	mov	r1, r5
 8005090:	9808      	ldr	r0, [sp, #32]
 8005092:	f002 fcfd 	bl	8007a90 <frexp>
 8005096:	2200      	movs	r2, #0
 8005098:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800509c:	f7fb fa28 	bl	80004f0 <__aeabi_dmul>
 80050a0:	4602      	mov	r2, r0
 80050a2:	460b      	mov	r3, r1
 80050a4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80050a8:	2200      	movs	r2, #0
 80050aa:	2300      	movs	r3, #0
 80050ac:	f7fb fc88 	bl	80009c0 <__aeabi_dcmpeq>
 80050b0:	b108      	cbz	r0, 80050b6 <_vfprintf_r+0x51e>
 80050b2:	2301      	movs	r3, #1
 80050b4:	9320      	str	r3, [sp, #128]	; 0x80
 80050b6:	4bb2      	ldr	r3, [pc, #712]	; (8005380 <_vfprintf_r+0x7e8>)
 80050b8:	4eb2      	ldr	r6, [pc, #712]	; (8005384 <_vfprintf_r+0x7ec>)
 80050ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80050bc:	464d      	mov	r5, r9
 80050be:	2a61      	cmp	r2, #97	; 0x61
 80050c0:	bf18      	it	ne
 80050c2:	461e      	movne	r6, r3
 80050c4:	9b07      	ldr	r3, [sp, #28]
 80050c6:	9617      	str	r6, [sp, #92]	; 0x5c
 80050c8:	1e5e      	subs	r6, r3, #1
 80050ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80050ce:	2200      	movs	r2, #0
 80050d0:	4bad      	ldr	r3, [pc, #692]	; (8005388 <_vfprintf_r+0x7f0>)
 80050d2:	f7fb fa0d 	bl	80004f0 <__aeabi_dmul>
 80050d6:	4602      	mov	r2, r0
 80050d8:	460b      	mov	r3, r1
 80050da:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80050de:	f7fb fcb7 	bl	8000a50 <__aeabi_d2iz>
 80050e2:	901d      	str	r0, [sp, #116]	; 0x74
 80050e4:	f7fb f99a 	bl	800041c <__aeabi_i2d>
 80050e8:	4602      	mov	r2, r0
 80050ea:	460b      	mov	r3, r1
 80050ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80050f0:	f7fb f846 	bl	8000180 <__aeabi_dsub>
 80050f4:	4602      	mov	r2, r0
 80050f6:	460b      	mov	r3, r1
 80050f8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80050fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80050fe:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8005100:	960d      	str	r6, [sp, #52]	; 0x34
 8005102:	5c9b      	ldrb	r3, [r3, r2]
 8005104:	f805 3b01 	strb.w	r3, [r5], #1
 8005108:	1c73      	adds	r3, r6, #1
 800510a:	d006      	beq.n	800511a <_vfprintf_r+0x582>
 800510c:	2200      	movs	r2, #0
 800510e:	2300      	movs	r3, #0
 8005110:	3e01      	subs	r6, #1
 8005112:	f7fb fc55 	bl	80009c0 <__aeabi_dcmpeq>
 8005116:	2800      	cmp	r0, #0
 8005118:	d0d7      	beq.n	80050ca <_vfprintf_r+0x532>
 800511a:	2200      	movs	r2, #0
 800511c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005120:	4b9a      	ldr	r3, [pc, #616]	; (800538c <_vfprintf_r+0x7f4>)
 8005122:	f7fb fc75 	bl	8000a10 <__aeabi_dcmpgt>
 8005126:	b960      	cbnz	r0, 8005142 <_vfprintf_r+0x5aa>
 8005128:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800512c:	2200      	movs	r2, #0
 800512e:	4b97      	ldr	r3, [pc, #604]	; (800538c <_vfprintf_r+0x7f4>)
 8005130:	f7fb fc46 	bl	80009c0 <__aeabi_dcmpeq>
 8005134:	2800      	cmp	r0, #0
 8005136:	f000 817c 	beq.w	8005432 <_vfprintf_r+0x89a>
 800513a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800513c:	07da      	lsls	r2, r3, #31
 800513e:	f140 8178 	bpl.w	8005432 <_vfprintf_r+0x89a>
 8005142:	2030      	movs	r0, #48	; 0x30
 8005144:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005146:	9524      	str	r5, [sp, #144]	; 0x90
 8005148:	7bd9      	ldrb	r1, [r3, #15]
 800514a:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800514c:	1e53      	subs	r3, r2, #1
 800514e:	9324      	str	r3, [sp, #144]	; 0x90
 8005150:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005154:	428b      	cmp	r3, r1
 8005156:	f000 815b 	beq.w	8005410 <_vfprintf_r+0x878>
 800515a:	2b39      	cmp	r3, #57	; 0x39
 800515c:	bf0b      	itete	eq
 800515e:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8005160:	3301      	addne	r3, #1
 8005162:	7a9b      	ldrbeq	r3, [r3, #10]
 8005164:	b2db      	uxtbne	r3, r3
 8005166:	f802 3c01 	strb.w	r3, [r2, #-1]
 800516a:	eba5 0309 	sub.w	r3, r5, r9
 800516e:	9308      	str	r3, [sp, #32]
 8005170:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005172:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005174:	2b47      	cmp	r3, #71	; 0x47
 8005176:	f040 81ae 	bne.w	80054d6 <_vfprintf_r+0x93e>
 800517a:	1ceb      	adds	r3, r5, #3
 800517c:	db03      	blt.n	8005186 <_vfprintf_r+0x5ee>
 800517e:	9b07      	ldr	r3, [sp, #28]
 8005180:	429d      	cmp	r5, r3
 8005182:	f340 81d3 	ble.w	800552c <_vfprintf_r+0x994>
 8005186:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005188:	3b02      	subs	r3, #2
 800518a:	930b      	str	r3, [sp, #44]	; 0x2c
 800518c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800518e:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8005192:	f021 0120 	bic.w	r1, r1, #32
 8005196:	2941      	cmp	r1, #65	; 0x41
 8005198:	bf08      	it	eq
 800519a:	320f      	addeq	r2, #15
 800519c:	f105 33ff 	add.w	r3, r5, #4294967295
 80051a0:	bf06      	itte	eq
 80051a2:	b2d2      	uxtbeq	r2, r2
 80051a4:	2101      	moveq	r1, #1
 80051a6:	2100      	movne	r1, #0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80051ae:	bfb4      	ite	lt
 80051b0:	222d      	movlt	r2, #45	; 0x2d
 80051b2:	222b      	movge	r2, #43	; 0x2b
 80051b4:	9320      	str	r3, [sp, #128]	; 0x80
 80051b6:	bfb8      	it	lt
 80051b8:	f1c5 0301 	rsblt	r3, r5, #1
 80051bc:	2b09      	cmp	r3, #9
 80051be:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80051c2:	f340 81a1 	ble.w	8005508 <_vfprintf_r+0x970>
 80051c6:	260a      	movs	r6, #10
 80051c8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80051cc:	fb93 f5f6 	sdiv	r5, r3, r6
 80051d0:	4611      	mov	r1, r2
 80051d2:	fb06 3015 	mls	r0, r6, r5, r3
 80051d6:	3030      	adds	r0, #48	; 0x30
 80051d8:	f801 0c01 	strb.w	r0, [r1, #-1]
 80051dc:	4618      	mov	r0, r3
 80051de:	2863      	cmp	r0, #99	; 0x63
 80051e0:	462b      	mov	r3, r5
 80051e2:	f102 32ff 	add.w	r2, r2, #4294967295
 80051e6:	dcf1      	bgt.n	80051cc <_vfprintf_r+0x634>
 80051e8:	3330      	adds	r3, #48	; 0x30
 80051ea:	1e88      	subs	r0, r1, #2
 80051ec:	f802 3c01 	strb.w	r3, [r2, #-1]
 80051f0:	4603      	mov	r3, r0
 80051f2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80051f6:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80051fa:	42ab      	cmp	r3, r5
 80051fc:	f0c0 817f 	bcc.w	80054fe <_vfprintf_r+0x966>
 8005200:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8005204:	1a52      	subs	r2, r2, r1
 8005206:	42a8      	cmp	r0, r5
 8005208:	bf88      	it	hi
 800520a:	2200      	movhi	r2, #0
 800520c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8005210:	441a      	add	r2, r3
 8005212:	ab22      	add	r3, sp, #136	; 0x88
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	9a08      	ldr	r2, [sp, #32]
 8005218:	931a      	str	r3, [sp, #104]	; 0x68
 800521a:	2a01      	cmp	r2, #1
 800521c:	4413      	add	r3, r2
 800521e:	9307      	str	r3, [sp, #28]
 8005220:	dc02      	bgt.n	8005228 <_vfprintf_r+0x690>
 8005222:	f018 0f01 	tst.w	r8, #1
 8005226:	d003      	beq.n	8005230 <_vfprintf_r+0x698>
 8005228:	9b07      	ldr	r3, [sp, #28]
 800522a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800522c:	4413      	add	r3, r2
 800522e:	9307      	str	r3, [sp, #28]
 8005230:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8005234:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005238:	9315      	str	r3, [sp, #84]	; 0x54
 800523a:	2300      	movs	r3, #0
 800523c:	461d      	mov	r5, r3
 800523e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005242:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8005244:	b113      	cbz	r3, 800524c <_vfprintf_r+0x6b4>
 8005246:	232d      	movs	r3, #45	; 0x2d
 8005248:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800524c:	2600      	movs	r6, #0
 800524e:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8005252:	9b07      	ldr	r3, [sp, #28]
 8005254:	42b3      	cmp	r3, r6
 8005256:	bfb8      	it	lt
 8005258:	4633      	movlt	r3, r6
 800525a:	9315      	str	r3, [sp, #84]	; 0x54
 800525c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005260:	b113      	cbz	r3, 8005268 <_vfprintf_r+0x6d0>
 8005262:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005264:	3301      	adds	r3, #1
 8005266:	9315      	str	r3, [sp, #84]	; 0x54
 8005268:	f018 0302 	ands.w	r3, r8, #2
 800526c:	931c      	str	r3, [sp, #112]	; 0x70
 800526e:	bf1e      	ittt	ne
 8005270:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8005272:	3302      	addne	r3, #2
 8005274:	9315      	strne	r3, [sp, #84]	; 0x54
 8005276:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800527a:	931d      	str	r3, [sp, #116]	; 0x74
 800527c:	d121      	bne.n	80052c2 <_vfprintf_r+0x72a>
 800527e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005282:	1a9b      	subs	r3, r3, r2
 8005284:	2b00      	cmp	r3, #0
 8005286:	9317      	str	r3, [sp, #92]	; 0x5c
 8005288:	dd1b      	ble.n	80052c2 <_vfprintf_r+0x72a>
 800528a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800528e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005290:	3301      	adds	r3, #1
 8005292:	2810      	cmp	r0, #16
 8005294:	483e      	ldr	r0, [pc, #248]	; (8005390 <_vfprintf_r+0x7f8>)
 8005296:	f104 0108 	add.w	r1, r4, #8
 800529a:	6020      	str	r0, [r4, #0]
 800529c:	f300 82df 	bgt.w	800585e <_vfprintf_r+0xcc6>
 80052a0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80052a2:	2b07      	cmp	r3, #7
 80052a4:	4402      	add	r2, r0
 80052a6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80052aa:	6060      	str	r0, [r4, #4]
 80052ac:	f340 82ec 	ble.w	8005888 <_vfprintf_r+0xcf0>
 80052b0:	4651      	mov	r1, sl
 80052b2:	4658      	mov	r0, fp
 80052b4:	aa26      	add	r2, sp, #152	; 0x98
 80052b6:	f003 fe4b 	bl	8008f50 <__sprint_r>
 80052ba:	2800      	cmp	r0, #0
 80052bc:	f040 8622 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80052c0:	ac29      	add	r4, sp, #164	; 0xa4
 80052c2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80052c6:	b173      	cbz	r3, 80052e6 <_vfprintf_r+0x74e>
 80052c8:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80052cc:	6023      	str	r3, [r4, #0]
 80052ce:	2301      	movs	r3, #1
 80052d0:	6063      	str	r3, [r4, #4]
 80052d2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80052d4:	3301      	adds	r3, #1
 80052d6:	9328      	str	r3, [sp, #160]	; 0xa0
 80052d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80052da:	3301      	adds	r3, #1
 80052dc:	2b07      	cmp	r3, #7
 80052de:	9327      	str	r3, [sp, #156]	; 0x9c
 80052e0:	f300 82d4 	bgt.w	800588c <_vfprintf_r+0xcf4>
 80052e4:	3408      	adds	r4, #8
 80052e6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80052e8:	b16b      	cbz	r3, 8005306 <_vfprintf_r+0x76e>
 80052ea:	ab1f      	add	r3, sp, #124	; 0x7c
 80052ec:	6023      	str	r3, [r4, #0]
 80052ee:	2302      	movs	r3, #2
 80052f0:	6063      	str	r3, [r4, #4]
 80052f2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80052f4:	3302      	adds	r3, #2
 80052f6:	9328      	str	r3, [sp, #160]	; 0xa0
 80052f8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80052fa:	3301      	adds	r3, #1
 80052fc:	2b07      	cmp	r3, #7
 80052fe:	9327      	str	r3, [sp, #156]	; 0x9c
 8005300:	f300 82ce 	bgt.w	80058a0 <_vfprintf_r+0xd08>
 8005304:	3408      	adds	r4, #8
 8005306:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005308:	2b80      	cmp	r3, #128	; 0x80
 800530a:	d121      	bne.n	8005350 <_vfprintf_r+0x7b8>
 800530c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005310:	1a9b      	subs	r3, r3, r2
 8005312:	2b00      	cmp	r3, #0
 8005314:	9317      	str	r3, [sp, #92]	; 0x5c
 8005316:	dd1b      	ble.n	8005350 <_vfprintf_r+0x7b8>
 8005318:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800531c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800531e:	3301      	adds	r3, #1
 8005320:	2810      	cmp	r0, #16
 8005322:	481c      	ldr	r0, [pc, #112]	; (8005394 <_vfprintf_r+0x7fc>)
 8005324:	f104 0108 	add.w	r1, r4, #8
 8005328:	6020      	str	r0, [r4, #0]
 800532a:	f300 82c3 	bgt.w	80058b4 <_vfprintf_r+0xd1c>
 800532e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005330:	2b07      	cmp	r3, #7
 8005332:	4402      	add	r2, r0
 8005334:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005338:	6060      	str	r0, [r4, #4]
 800533a:	f340 82d0 	ble.w	80058de <_vfprintf_r+0xd46>
 800533e:	4651      	mov	r1, sl
 8005340:	4658      	mov	r0, fp
 8005342:	aa26      	add	r2, sp, #152	; 0x98
 8005344:	f003 fe04 	bl	8008f50 <__sprint_r>
 8005348:	2800      	cmp	r0, #0
 800534a:	f040 85db 	bne.w	8005f04 <_vfprintf_r+0x136c>
 800534e:	ac29      	add	r4, sp, #164	; 0xa4
 8005350:	9b07      	ldr	r3, [sp, #28]
 8005352:	1af6      	subs	r6, r6, r3
 8005354:	2e00      	cmp	r6, #0
 8005356:	dd28      	ble.n	80053aa <_vfprintf_r+0x812>
 8005358:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800535c:	480d      	ldr	r0, [pc, #52]	; (8005394 <_vfprintf_r+0x7fc>)
 800535e:	2e10      	cmp	r6, #16
 8005360:	f103 0301 	add.w	r3, r3, #1
 8005364:	f104 0108 	add.w	r1, r4, #8
 8005368:	6020      	str	r0, [r4, #0]
 800536a:	f300 82ba 	bgt.w	80058e2 <_vfprintf_r+0xd4a>
 800536e:	6066      	str	r6, [r4, #4]
 8005370:	2b07      	cmp	r3, #7
 8005372:	4416      	add	r6, r2
 8005374:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005378:	f340 82c6 	ble.w	8005908 <_vfprintf_r+0xd70>
 800537c:	e00c      	b.n	8005398 <_vfprintf_r+0x800>
 800537e:	bf00      	nop
 8005380:	0800ae39 	.word	0x0800ae39
 8005384:	0800ae28 	.word	0x0800ae28
 8005388:	40300000 	.word	0x40300000
 800538c:	3fe00000 	.word	0x3fe00000
 8005390:	0800ae4c 	.word	0x0800ae4c
 8005394:	0800ae5c 	.word	0x0800ae5c
 8005398:	4651      	mov	r1, sl
 800539a:	4658      	mov	r0, fp
 800539c:	aa26      	add	r2, sp, #152	; 0x98
 800539e:	f003 fdd7 	bl	8008f50 <__sprint_r>
 80053a2:	2800      	cmp	r0, #0
 80053a4:	f040 85ae 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80053a8:	ac29      	add	r4, sp, #164	; 0xa4
 80053aa:	f418 7f80 	tst.w	r8, #256	; 0x100
 80053ae:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80053b0:	f040 82b0 	bne.w	8005914 <_vfprintf_r+0xd7c>
 80053b4:	9b07      	ldr	r3, [sp, #28]
 80053b6:	f8c4 9000 	str.w	r9, [r4]
 80053ba:	441e      	add	r6, r3
 80053bc:	6063      	str	r3, [r4, #4]
 80053be:	9628      	str	r6, [sp, #160]	; 0xa0
 80053c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80053c2:	3301      	adds	r3, #1
 80053c4:	2b07      	cmp	r3, #7
 80053c6:	9327      	str	r3, [sp, #156]	; 0x9c
 80053c8:	f300 82ea 	bgt.w	80059a0 <_vfprintf_r+0xe08>
 80053cc:	3408      	adds	r4, #8
 80053ce:	f018 0f04 	tst.w	r8, #4
 80053d2:	f040 8578 	bne.w	8005ec6 <_vfprintf_r+0x132e>
 80053d6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80053da:	9915      	ldr	r1, [sp, #84]	; 0x54
 80053dc:	428a      	cmp	r2, r1
 80053de:	bfac      	ite	ge
 80053e0:	189b      	addge	r3, r3, r2
 80053e2:	185b      	addlt	r3, r3, r1
 80053e4:	9313      	str	r3, [sp, #76]	; 0x4c
 80053e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80053e8:	b13b      	cbz	r3, 80053fa <_vfprintf_r+0x862>
 80053ea:	4651      	mov	r1, sl
 80053ec:	4658      	mov	r0, fp
 80053ee:	aa26      	add	r2, sp, #152	; 0x98
 80053f0:	f003 fdae 	bl	8008f50 <__sprint_r>
 80053f4:	2800      	cmp	r0, #0
 80053f6:	f040 8585 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80053fa:	2300      	movs	r3, #0
 80053fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80053fe:	2f00      	cmp	r7, #0
 8005400:	f040 859c 	bne.w	8005f3c <_vfprintf_r+0x13a4>
 8005404:	ac29      	add	r4, sp, #164	; 0xa4
 8005406:	e0e7      	b.n	80055d8 <_vfprintf_r+0xa40>
 8005408:	4607      	mov	r7, r0
 800540a:	e62d      	b.n	8005068 <_vfprintf_r+0x4d0>
 800540c:	2306      	movs	r3, #6
 800540e:	e61d      	b.n	800504c <_vfprintf_r+0x4b4>
 8005410:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005414:	e699      	b.n	800514a <_vfprintf_r+0x5b2>
 8005416:	f803 0b01 	strb.w	r0, [r3], #1
 800541a:	1aca      	subs	r2, r1, r3
 800541c:	2a00      	cmp	r2, #0
 800541e:	dafa      	bge.n	8005416 <_vfprintf_r+0x87e>
 8005420:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005424:	3201      	adds	r2, #1
 8005426:	f103 0301 	add.w	r3, r3, #1
 800542a:	bfb8      	it	lt
 800542c:	2300      	movlt	r3, #0
 800542e:	441d      	add	r5, r3
 8005430:	e69b      	b.n	800516a <_vfprintf_r+0x5d2>
 8005432:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005434:	462b      	mov	r3, r5
 8005436:	2030      	movs	r0, #48	; 0x30
 8005438:	18a9      	adds	r1, r5, r2
 800543a:	e7ee      	b.n	800541a <_vfprintf_r+0x882>
 800543c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800543e:	2b46      	cmp	r3, #70	; 0x46
 8005440:	d005      	beq.n	800544e <_vfprintf_r+0x8b6>
 8005442:	2b45      	cmp	r3, #69	; 0x45
 8005444:	d11b      	bne.n	800547e <_vfprintf_r+0x8e6>
 8005446:	9b07      	ldr	r3, [sp, #28]
 8005448:	1c5e      	adds	r6, r3, #1
 800544a:	2302      	movs	r3, #2
 800544c:	e001      	b.n	8005452 <_vfprintf_r+0x8ba>
 800544e:	2303      	movs	r3, #3
 8005450:	9e07      	ldr	r6, [sp, #28]
 8005452:	aa24      	add	r2, sp, #144	; 0x90
 8005454:	9204      	str	r2, [sp, #16]
 8005456:	aa21      	add	r2, sp, #132	; 0x84
 8005458:	9203      	str	r2, [sp, #12]
 800545a:	aa20      	add	r2, sp, #128	; 0x80
 800545c:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005460:	9300      	str	r3, [sp, #0]
 8005462:	4658      	mov	r0, fp
 8005464:	462b      	mov	r3, r5
 8005466:	9a08      	ldr	r2, [sp, #32]
 8005468:	f000 ff26 	bl	80062b8 <_dtoa_r>
 800546c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800546e:	4681      	mov	r9, r0
 8005470:	2b47      	cmp	r3, #71	; 0x47
 8005472:	d106      	bne.n	8005482 <_vfprintf_r+0x8ea>
 8005474:	f018 0f01 	tst.w	r8, #1
 8005478:	d103      	bne.n	8005482 <_vfprintf_r+0x8ea>
 800547a:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800547c:	e675      	b.n	800516a <_vfprintf_r+0x5d2>
 800547e:	9e07      	ldr	r6, [sp, #28]
 8005480:	e7e3      	b.n	800544a <_vfprintf_r+0x8b2>
 8005482:	eb09 0306 	add.w	r3, r9, r6
 8005486:	930d      	str	r3, [sp, #52]	; 0x34
 8005488:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800548a:	2b46      	cmp	r3, #70	; 0x46
 800548c:	d111      	bne.n	80054b2 <_vfprintf_r+0x91a>
 800548e:	f899 3000 	ldrb.w	r3, [r9]
 8005492:	2b30      	cmp	r3, #48	; 0x30
 8005494:	d109      	bne.n	80054aa <_vfprintf_r+0x912>
 8005496:	2200      	movs	r2, #0
 8005498:	2300      	movs	r3, #0
 800549a:	4629      	mov	r1, r5
 800549c:	9808      	ldr	r0, [sp, #32]
 800549e:	f7fb fa8f 	bl	80009c0 <__aeabi_dcmpeq>
 80054a2:	b910      	cbnz	r0, 80054aa <_vfprintf_r+0x912>
 80054a4:	f1c6 0601 	rsb	r6, r6, #1
 80054a8:	9620      	str	r6, [sp, #128]	; 0x80
 80054aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80054ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054ae:	441a      	add	r2, r3
 80054b0:	920d      	str	r2, [sp, #52]	; 0x34
 80054b2:	2200      	movs	r2, #0
 80054b4:	2300      	movs	r3, #0
 80054b6:	4629      	mov	r1, r5
 80054b8:	9808      	ldr	r0, [sp, #32]
 80054ba:	f7fb fa81 	bl	80009c0 <__aeabi_dcmpeq>
 80054be:	b108      	cbz	r0, 80054c4 <_vfprintf_r+0x92c>
 80054c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80054c2:	9324      	str	r3, [sp, #144]	; 0x90
 80054c4:	2230      	movs	r2, #48	; 0x30
 80054c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80054c8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80054ca:	4299      	cmp	r1, r3
 80054cc:	d9d5      	bls.n	800547a <_vfprintf_r+0x8e2>
 80054ce:	1c59      	adds	r1, r3, #1
 80054d0:	9124      	str	r1, [sp, #144]	; 0x90
 80054d2:	701a      	strb	r2, [r3, #0]
 80054d4:	e7f7      	b.n	80054c6 <_vfprintf_r+0x92e>
 80054d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80054d8:	2b46      	cmp	r3, #70	; 0x46
 80054da:	f47f ae57 	bne.w	800518c <_vfprintf_r+0x5f4>
 80054de:	9a07      	ldr	r2, [sp, #28]
 80054e0:	f008 0301 	and.w	r3, r8, #1
 80054e4:	2d00      	cmp	r5, #0
 80054e6:	ea43 0302 	orr.w	r3, r3, r2
 80054ea:	dd1a      	ble.n	8005522 <_vfprintf_r+0x98a>
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d034      	beq.n	800555a <_vfprintf_r+0x9c2>
 80054f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80054f2:	18eb      	adds	r3, r5, r3
 80054f4:	441a      	add	r2, r3
 80054f6:	9207      	str	r2, [sp, #28]
 80054f8:	2366      	movs	r3, #102	; 0x66
 80054fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80054fc:	e033      	b.n	8005566 <_vfprintf_r+0x9ce>
 80054fe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005502:	f802 6b01 	strb.w	r6, [r2], #1
 8005506:	e678      	b.n	80051fa <_vfprintf_r+0x662>
 8005508:	b941      	cbnz	r1, 800551c <_vfprintf_r+0x984>
 800550a:	2230      	movs	r2, #48	; 0x30
 800550c:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005510:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005514:	3330      	adds	r3, #48	; 0x30
 8005516:	f802 3b01 	strb.w	r3, [r2], #1
 800551a:	e67a      	b.n	8005212 <_vfprintf_r+0x67a>
 800551c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005520:	e7f8      	b.n	8005514 <_vfprintf_r+0x97c>
 8005522:	b1e3      	cbz	r3, 800555e <_vfprintf_r+0x9c6>
 8005524:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005526:	9a07      	ldr	r2, [sp, #28]
 8005528:	3301      	adds	r3, #1
 800552a:	e7e3      	b.n	80054f4 <_vfprintf_r+0x95c>
 800552c:	9b08      	ldr	r3, [sp, #32]
 800552e:	429d      	cmp	r5, r3
 8005530:	db07      	blt.n	8005542 <_vfprintf_r+0x9aa>
 8005532:	f018 0f01 	tst.w	r8, #1
 8005536:	d02d      	beq.n	8005594 <_vfprintf_r+0x9fc>
 8005538:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800553a:	18eb      	adds	r3, r5, r3
 800553c:	9307      	str	r3, [sp, #28]
 800553e:	2367      	movs	r3, #103	; 0x67
 8005540:	e7db      	b.n	80054fa <_vfprintf_r+0x962>
 8005542:	9b08      	ldr	r3, [sp, #32]
 8005544:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005546:	2d00      	cmp	r5, #0
 8005548:	4413      	add	r3, r2
 800554a:	9307      	str	r3, [sp, #28]
 800554c:	dcf7      	bgt.n	800553e <_vfprintf_r+0x9a6>
 800554e:	9a07      	ldr	r2, [sp, #28]
 8005550:	f1c5 0301 	rsb	r3, r5, #1
 8005554:	441a      	add	r2, r3
 8005556:	4613      	mov	r3, r2
 8005558:	e7f0      	b.n	800553c <_vfprintf_r+0x9a4>
 800555a:	9507      	str	r5, [sp, #28]
 800555c:	e7cc      	b.n	80054f8 <_vfprintf_r+0x960>
 800555e:	2366      	movs	r3, #102	; 0x66
 8005560:	930b      	str	r3, [sp, #44]	; 0x2c
 8005562:	2301      	movs	r3, #1
 8005564:	9307      	str	r3, [sp, #28]
 8005566:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800556a:	930d      	str	r3, [sp, #52]	; 0x34
 800556c:	d025      	beq.n	80055ba <_vfprintf_r+0xa22>
 800556e:	2300      	movs	r3, #0
 8005570:	2d00      	cmp	r5, #0
 8005572:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005576:	f77f ae64 	ble.w	8005242 <_vfprintf_r+0x6aa>
 800557a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800557c:	781b      	ldrb	r3, [r3, #0]
 800557e:	2bff      	cmp	r3, #255	; 0xff
 8005580:	d10a      	bne.n	8005598 <_vfprintf_r+0xa00>
 8005582:	9907      	ldr	r1, [sp, #28]
 8005584:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005588:	4413      	add	r3, r2
 800558a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800558c:	fb02 1303 	mla	r3, r2, r3, r1
 8005590:	9307      	str	r3, [sp, #28]
 8005592:	e656      	b.n	8005242 <_vfprintf_r+0x6aa>
 8005594:	9507      	str	r5, [sp, #28]
 8005596:	e7d2      	b.n	800553e <_vfprintf_r+0x9a6>
 8005598:	42ab      	cmp	r3, r5
 800559a:	daf2      	bge.n	8005582 <_vfprintf_r+0x9ea>
 800559c:	1aed      	subs	r5, r5, r3
 800559e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055a0:	785b      	ldrb	r3, [r3, #1]
 80055a2:	b133      	cbz	r3, 80055b2 <_vfprintf_r+0xa1a>
 80055a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055a6:	3301      	adds	r3, #1
 80055a8:	930d      	str	r3, [sp, #52]	; 0x34
 80055aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80055ac:	3301      	adds	r3, #1
 80055ae:	930e      	str	r3, [sp, #56]	; 0x38
 80055b0:	e7e3      	b.n	800557a <_vfprintf_r+0x9e2>
 80055b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055b4:	3301      	adds	r3, #1
 80055b6:	930c      	str	r3, [sp, #48]	; 0x30
 80055b8:	e7df      	b.n	800557a <_vfprintf_r+0x9e2>
 80055ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055bc:	930c      	str	r3, [sp, #48]	; 0x30
 80055be:	e640      	b.n	8005242 <_vfprintf_r+0x6aa>
 80055c0:	4632      	mov	r2, r6
 80055c2:	f852 3b04 	ldr.w	r3, [r2], #4
 80055c6:	f018 0f20 	tst.w	r8, #32
 80055ca:	920a      	str	r2, [sp, #40]	; 0x28
 80055cc:	d009      	beq.n	80055e2 <_vfprintf_r+0xa4a>
 80055ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80055d0:	4610      	mov	r0, r2
 80055d2:	17d1      	asrs	r1, r2, #31
 80055d4:	e9c3 0100 	strd	r0, r1, [r3]
 80055d8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80055da:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 80055de:	f7ff bb5a 	b.w	8004c96 <_vfprintf_r+0xfe>
 80055e2:	f018 0f10 	tst.w	r8, #16
 80055e6:	d002      	beq.n	80055ee <_vfprintf_r+0xa56>
 80055e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80055ea:	601a      	str	r2, [r3, #0]
 80055ec:	e7f4      	b.n	80055d8 <_vfprintf_r+0xa40>
 80055ee:	f018 0f40 	tst.w	r8, #64	; 0x40
 80055f2:	d002      	beq.n	80055fa <_vfprintf_r+0xa62>
 80055f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80055f6:	801a      	strh	r2, [r3, #0]
 80055f8:	e7ee      	b.n	80055d8 <_vfprintf_r+0xa40>
 80055fa:	f418 7f00 	tst.w	r8, #512	; 0x200
 80055fe:	d0f3      	beq.n	80055e8 <_vfprintf_r+0xa50>
 8005600:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005602:	701a      	strb	r2, [r3, #0]
 8005604:	e7e8      	b.n	80055d8 <_vfprintf_r+0xa40>
 8005606:	f048 0810 	orr.w	r8, r8, #16
 800560a:	f018 0f20 	tst.w	r8, #32
 800560e:	d01e      	beq.n	800564e <_vfprintf_r+0xab6>
 8005610:	3607      	adds	r6, #7
 8005612:	f026 0307 	bic.w	r3, r6, #7
 8005616:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800561a:	930a      	str	r3, [sp, #40]	; 0x28
 800561c:	2300      	movs	r3, #0
 800561e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8005622:	2200      	movs	r2, #0
 8005624:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8005628:	9a07      	ldr	r2, [sp, #28]
 800562a:	3201      	adds	r2, #1
 800562c:	f000 849b 	beq.w	8005f66 <_vfprintf_r+0x13ce>
 8005630:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8005634:	920c      	str	r2, [sp, #48]	; 0x30
 8005636:	ea56 0207 	orrs.w	r2, r6, r7
 800563a:	f040 849a 	bne.w	8005f72 <_vfprintf_r+0x13da>
 800563e:	9a07      	ldr	r2, [sp, #28]
 8005640:	2a00      	cmp	r2, #0
 8005642:	f000 80f5 	beq.w	8005830 <_vfprintf_r+0xc98>
 8005646:	2b01      	cmp	r3, #1
 8005648:	f040 8496 	bne.w	8005f78 <_vfprintf_r+0x13e0>
 800564c:	e097      	b.n	800577e <_vfprintf_r+0xbe6>
 800564e:	1d33      	adds	r3, r6, #4
 8005650:	f018 0f10 	tst.w	r8, #16
 8005654:	930a      	str	r3, [sp, #40]	; 0x28
 8005656:	d001      	beq.n	800565c <_vfprintf_r+0xac4>
 8005658:	6836      	ldr	r6, [r6, #0]
 800565a:	e003      	b.n	8005664 <_vfprintf_r+0xacc>
 800565c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005660:	d002      	beq.n	8005668 <_vfprintf_r+0xad0>
 8005662:	8836      	ldrh	r6, [r6, #0]
 8005664:	2700      	movs	r7, #0
 8005666:	e7d9      	b.n	800561c <_vfprintf_r+0xa84>
 8005668:	f418 7f00 	tst.w	r8, #512	; 0x200
 800566c:	d0f4      	beq.n	8005658 <_vfprintf_r+0xac0>
 800566e:	7836      	ldrb	r6, [r6, #0]
 8005670:	e7f8      	b.n	8005664 <_vfprintf_r+0xacc>
 8005672:	4633      	mov	r3, r6
 8005674:	f853 6b04 	ldr.w	r6, [r3], #4
 8005678:	2278      	movs	r2, #120	; 0x78
 800567a:	930a      	str	r3, [sp, #40]	; 0x28
 800567c:	f647 0330 	movw	r3, #30768	; 0x7830
 8005680:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8005684:	4ba1      	ldr	r3, [pc, #644]	; (800590c <_vfprintf_r+0xd74>)
 8005686:	2700      	movs	r7, #0
 8005688:	931b      	str	r3, [sp, #108]	; 0x6c
 800568a:	f048 0802 	orr.w	r8, r8, #2
 800568e:	2302      	movs	r3, #2
 8005690:	920b      	str	r2, [sp, #44]	; 0x2c
 8005692:	e7c6      	b.n	8005622 <_vfprintf_r+0xa8a>
 8005694:	4633      	mov	r3, r6
 8005696:	2500      	movs	r5, #0
 8005698:	f853 9b04 	ldr.w	r9, [r3], #4
 800569c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80056a0:	930a      	str	r3, [sp, #40]	; 0x28
 80056a2:	9b07      	ldr	r3, [sp, #28]
 80056a4:	1c5e      	adds	r6, r3, #1
 80056a6:	d010      	beq.n	80056ca <_vfprintf_r+0xb32>
 80056a8:	461a      	mov	r2, r3
 80056aa:	4629      	mov	r1, r5
 80056ac:	4648      	mov	r0, r9
 80056ae:	f001 fe9f 	bl	80073f0 <memchr>
 80056b2:	4607      	mov	r7, r0
 80056b4:	2800      	cmp	r0, #0
 80056b6:	f43f ac74 	beq.w	8004fa2 <_vfprintf_r+0x40a>
 80056ba:	eba0 0309 	sub.w	r3, r0, r9
 80056be:	462f      	mov	r7, r5
 80056c0:	462e      	mov	r6, r5
 80056c2:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80056c6:	9307      	str	r3, [sp, #28]
 80056c8:	e5c3      	b.n	8005252 <_vfprintf_r+0x6ba>
 80056ca:	4648      	mov	r0, r9
 80056cc:	f7fa fd4c 	bl	8000168 <strlen>
 80056d0:	462f      	mov	r7, r5
 80056d2:	9007      	str	r0, [sp, #28]
 80056d4:	e465      	b.n	8004fa2 <_vfprintf_r+0x40a>
 80056d6:	f048 0810 	orr.w	r8, r8, #16
 80056da:	f018 0f20 	tst.w	r8, #32
 80056de:	d007      	beq.n	80056f0 <_vfprintf_r+0xb58>
 80056e0:	3607      	adds	r6, #7
 80056e2:	f026 0307 	bic.w	r3, r6, #7
 80056e6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80056ea:	930a      	str	r3, [sp, #40]	; 0x28
 80056ec:	2301      	movs	r3, #1
 80056ee:	e798      	b.n	8005622 <_vfprintf_r+0xa8a>
 80056f0:	1d33      	adds	r3, r6, #4
 80056f2:	f018 0f10 	tst.w	r8, #16
 80056f6:	930a      	str	r3, [sp, #40]	; 0x28
 80056f8:	d001      	beq.n	80056fe <_vfprintf_r+0xb66>
 80056fa:	6836      	ldr	r6, [r6, #0]
 80056fc:	e003      	b.n	8005706 <_vfprintf_r+0xb6e>
 80056fe:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005702:	d002      	beq.n	800570a <_vfprintf_r+0xb72>
 8005704:	8836      	ldrh	r6, [r6, #0]
 8005706:	2700      	movs	r7, #0
 8005708:	e7f0      	b.n	80056ec <_vfprintf_r+0xb54>
 800570a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800570e:	d0f4      	beq.n	80056fa <_vfprintf_r+0xb62>
 8005710:	7836      	ldrb	r6, [r6, #0]
 8005712:	e7f8      	b.n	8005706 <_vfprintf_r+0xb6e>
 8005714:	4b7e      	ldr	r3, [pc, #504]	; (8005910 <_vfprintf_r+0xd78>)
 8005716:	f018 0f20 	tst.w	r8, #32
 800571a:	931b      	str	r3, [sp, #108]	; 0x6c
 800571c:	d019      	beq.n	8005752 <_vfprintf_r+0xbba>
 800571e:	3607      	adds	r6, #7
 8005720:	f026 0307 	bic.w	r3, r6, #7
 8005724:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005728:	930a      	str	r3, [sp, #40]	; 0x28
 800572a:	f018 0f01 	tst.w	r8, #1
 800572e:	d00a      	beq.n	8005746 <_vfprintf_r+0xbae>
 8005730:	ea56 0307 	orrs.w	r3, r6, r7
 8005734:	d007      	beq.n	8005746 <_vfprintf_r+0xbae>
 8005736:	2330      	movs	r3, #48	; 0x30
 8005738:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800573c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800573e:	f048 0802 	orr.w	r8, r8, #2
 8005742:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005746:	2302      	movs	r3, #2
 8005748:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800574c:	e769      	b.n	8005622 <_vfprintf_r+0xa8a>
 800574e:	4b6f      	ldr	r3, [pc, #444]	; (800590c <_vfprintf_r+0xd74>)
 8005750:	e7e1      	b.n	8005716 <_vfprintf_r+0xb7e>
 8005752:	1d33      	adds	r3, r6, #4
 8005754:	f018 0f10 	tst.w	r8, #16
 8005758:	930a      	str	r3, [sp, #40]	; 0x28
 800575a:	d001      	beq.n	8005760 <_vfprintf_r+0xbc8>
 800575c:	6836      	ldr	r6, [r6, #0]
 800575e:	e003      	b.n	8005768 <_vfprintf_r+0xbd0>
 8005760:	f018 0f40 	tst.w	r8, #64	; 0x40
 8005764:	d002      	beq.n	800576c <_vfprintf_r+0xbd4>
 8005766:	8836      	ldrh	r6, [r6, #0]
 8005768:	2700      	movs	r7, #0
 800576a:	e7de      	b.n	800572a <_vfprintf_r+0xb92>
 800576c:	f418 7f00 	tst.w	r8, #512	; 0x200
 8005770:	d0f4      	beq.n	800575c <_vfprintf_r+0xbc4>
 8005772:	7836      	ldrb	r6, [r6, #0]
 8005774:	e7f8      	b.n	8005768 <_vfprintf_r+0xbd0>
 8005776:	2f00      	cmp	r7, #0
 8005778:	bf08      	it	eq
 800577a:	2e0a      	cmpeq	r6, #10
 800577c:	d206      	bcs.n	800578c <_vfprintf_r+0xbf4>
 800577e:	3630      	adds	r6, #48	; 0x30
 8005780:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8005784:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8005788:	f000 bc14 	b.w	8005fb4 <_vfprintf_r+0x141c>
 800578c:	2300      	movs	r3, #0
 800578e:	9308      	str	r3, [sp, #32]
 8005790:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005792:	ad52      	add	r5, sp, #328	; 0x148
 8005794:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8005798:	220a      	movs	r2, #10
 800579a:	2300      	movs	r3, #0
 800579c:	4630      	mov	r0, r6
 800579e:	4639      	mov	r1, r7
 80057a0:	f7fb f97e 	bl	8000aa0 <__aeabi_uldivmod>
 80057a4:	9b08      	ldr	r3, [sp, #32]
 80057a6:	3230      	adds	r2, #48	; 0x30
 80057a8:	3301      	adds	r3, #1
 80057aa:	f105 39ff 	add.w	r9, r5, #4294967295
 80057ae:	f805 2c01 	strb.w	r2, [r5, #-1]
 80057b2:	9308      	str	r3, [sp, #32]
 80057b4:	f1b8 0f00 	cmp.w	r8, #0
 80057b8:	d019      	beq.n	80057ee <_vfprintf_r+0xc56>
 80057ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057bc:	9a08      	ldr	r2, [sp, #32]
 80057be:	781b      	ldrb	r3, [r3, #0]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d114      	bne.n	80057ee <_vfprintf_r+0xc56>
 80057c4:	2aff      	cmp	r2, #255	; 0xff
 80057c6:	d012      	beq.n	80057ee <_vfprintf_r+0xc56>
 80057c8:	2f00      	cmp	r7, #0
 80057ca:	bf08      	it	eq
 80057cc:	2e0a      	cmpeq	r6, #10
 80057ce:	d30e      	bcc.n	80057ee <_vfprintf_r+0xc56>
 80057d0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80057d2:	9919      	ldr	r1, [sp, #100]	; 0x64
 80057d4:	eba9 0903 	sub.w	r9, r9, r3
 80057d8:	461a      	mov	r2, r3
 80057da:	4648      	mov	r0, r9
 80057dc:	f002 f9cf 	bl	8007b7e <strncpy>
 80057e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80057e2:	785d      	ldrb	r5, [r3, #1]
 80057e4:	b195      	cbz	r5, 800580c <_vfprintf_r+0xc74>
 80057e6:	3301      	adds	r3, #1
 80057e8:	930e      	str	r3, [sp, #56]	; 0x38
 80057ea:	2300      	movs	r3, #0
 80057ec:	9308      	str	r3, [sp, #32]
 80057ee:	220a      	movs	r2, #10
 80057f0:	2300      	movs	r3, #0
 80057f2:	4630      	mov	r0, r6
 80057f4:	4639      	mov	r1, r7
 80057f6:	f7fb f953 	bl	8000aa0 <__aeabi_uldivmod>
 80057fa:	2f00      	cmp	r7, #0
 80057fc:	bf08      	it	eq
 80057fe:	2e0a      	cmpeq	r6, #10
 8005800:	f0c0 83d8 	bcc.w	8005fb4 <_vfprintf_r+0x141c>
 8005804:	4606      	mov	r6, r0
 8005806:	460f      	mov	r7, r1
 8005808:	464d      	mov	r5, r9
 800580a:	e7c5      	b.n	8005798 <_vfprintf_r+0xc00>
 800580c:	9508      	str	r5, [sp, #32]
 800580e:	e7ee      	b.n	80057ee <_vfprintf_r+0xc56>
 8005810:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005812:	f006 030f 	and.w	r3, r6, #15
 8005816:	5cd3      	ldrb	r3, [r2, r3]
 8005818:	093a      	lsrs	r2, r7, #4
 800581a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800581e:	0933      	lsrs	r3, r6, #4
 8005820:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8005824:	461e      	mov	r6, r3
 8005826:	4617      	mov	r7, r2
 8005828:	ea56 0307 	orrs.w	r3, r6, r7
 800582c:	d1f0      	bne.n	8005810 <_vfprintf_r+0xc78>
 800582e:	e3c1      	b.n	8005fb4 <_vfprintf_r+0x141c>
 8005830:	b933      	cbnz	r3, 8005840 <_vfprintf_r+0xca8>
 8005832:	f018 0f01 	tst.w	r8, #1
 8005836:	d003      	beq.n	8005840 <_vfprintf_r+0xca8>
 8005838:	2330      	movs	r3, #48	; 0x30
 800583a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800583e:	e7a1      	b.n	8005784 <_vfprintf_r+0xbec>
 8005840:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8005844:	e3b6      	b.n	8005fb4 <_vfprintf_r+0x141c>
 8005846:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 837d 	beq.w	8005f48 <_vfprintf_r+0x13b0>
 800584e:	2000      	movs	r0, #0
 8005850:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005854:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8005858:	960a      	str	r6, [sp, #40]	; 0x28
 800585a:	f7ff bb3b 	b.w	8004ed4 <_vfprintf_r+0x33c>
 800585e:	2010      	movs	r0, #16
 8005860:	2b07      	cmp	r3, #7
 8005862:	4402      	add	r2, r0
 8005864:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005868:	6060      	str	r0, [r4, #4]
 800586a:	dd08      	ble.n	800587e <_vfprintf_r+0xce6>
 800586c:	4651      	mov	r1, sl
 800586e:	4658      	mov	r0, fp
 8005870:	aa26      	add	r2, sp, #152	; 0x98
 8005872:	f003 fb6d 	bl	8008f50 <__sprint_r>
 8005876:	2800      	cmp	r0, #0
 8005878:	f040 8344 	bne.w	8005f04 <_vfprintf_r+0x136c>
 800587c:	a929      	add	r1, sp, #164	; 0xa4
 800587e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005880:	460c      	mov	r4, r1
 8005882:	3b10      	subs	r3, #16
 8005884:	9317      	str	r3, [sp, #92]	; 0x5c
 8005886:	e500      	b.n	800528a <_vfprintf_r+0x6f2>
 8005888:	460c      	mov	r4, r1
 800588a:	e51a      	b.n	80052c2 <_vfprintf_r+0x72a>
 800588c:	4651      	mov	r1, sl
 800588e:	4658      	mov	r0, fp
 8005890:	aa26      	add	r2, sp, #152	; 0x98
 8005892:	f003 fb5d 	bl	8008f50 <__sprint_r>
 8005896:	2800      	cmp	r0, #0
 8005898:	f040 8334 	bne.w	8005f04 <_vfprintf_r+0x136c>
 800589c:	ac29      	add	r4, sp, #164	; 0xa4
 800589e:	e522      	b.n	80052e6 <_vfprintf_r+0x74e>
 80058a0:	4651      	mov	r1, sl
 80058a2:	4658      	mov	r0, fp
 80058a4:	aa26      	add	r2, sp, #152	; 0x98
 80058a6:	f003 fb53 	bl	8008f50 <__sprint_r>
 80058aa:	2800      	cmp	r0, #0
 80058ac:	f040 832a 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80058b0:	ac29      	add	r4, sp, #164	; 0xa4
 80058b2:	e528      	b.n	8005306 <_vfprintf_r+0x76e>
 80058b4:	2010      	movs	r0, #16
 80058b6:	2b07      	cmp	r3, #7
 80058b8:	4402      	add	r2, r0
 80058ba:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80058be:	6060      	str	r0, [r4, #4]
 80058c0:	dd08      	ble.n	80058d4 <_vfprintf_r+0xd3c>
 80058c2:	4651      	mov	r1, sl
 80058c4:	4658      	mov	r0, fp
 80058c6:	aa26      	add	r2, sp, #152	; 0x98
 80058c8:	f003 fb42 	bl	8008f50 <__sprint_r>
 80058cc:	2800      	cmp	r0, #0
 80058ce:	f040 8319 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80058d2:	a929      	add	r1, sp, #164	; 0xa4
 80058d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80058d6:	460c      	mov	r4, r1
 80058d8:	3b10      	subs	r3, #16
 80058da:	9317      	str	r3, [sp, #92]	; 0x5c
 80058dc:	e51c      	b.n	8005318 <_vfprintf_r+0x780>
 80058de:	460c      	mov	r4, r1
 80058e0:	e536      	b.n	8005350 <_vfprintf_r+0x7b8>
 80058e2:	2010      	movs	r0, #16
 80058e4:	2b07      	cmp	r3, #7
 80058e6:	4402      	add	r2, r0
 80058e8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80058ec:	6060      	str	r0, [r4, #4]
 80058ee:	dd08      	ble.n	8005902 <_vfprintf_r+0xd6a>
 80058f0:	4651      	mov	r1, sl
 80058f2:	4658      	mov	r0, fp
 80058f4:	aa26      	add	r2, sp, #152	; 0x98
 80058f6:	f003 fb2b 	bl	8008f50 <__sprint_r>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	f040 8302 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005900:	a929      	add	r1, sp, #164	; 0xa4
 8005902:	460c      	mov	r4, r1
 8005904:	3e10      	subs	r6, #16
 8005906:	e527      	b.n	8005358 <_vfprintf_r+0x7c0>
 8005908:	460c      	mov	r4, r1
 800590a:	e54e      	b.n	80053aa <_vfprintf_r+0x812>
 800590c:	0800ae28 	.word	0x0800ae28
 8005910:	0800ae39 	.word	0x0800ae39
 8005914:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005916:	2b65      	cmp	r3, #101	; 0x65
 8005918:	f340 8238 	ble.w	8005d8c <_vfprintf_r+0x11f4>
 800591c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005920:	2200      	movs	r2, #0
 8005922:	2300      	movs	r3, #0
 8005924:	f7fb f84c 	bl	80009c0 <__aeabi_dcmpeq>
 8005928:	2800      	cmp	r0, #0
 800592a:	d06a      	beq.n	8005a02 <_vfprintf_r+0xe6a>
 800592c:	4b6e      	ldr	r3, [pc, #440]	; (8005ae8 <_vfprintf_r+0xf50>)
 800592e:	6023      	str	r3, [r4, #0]
 8005930:	2301      	movs	r3, #1
 8005932:	441e      	add	r6, r3
 8005934:	6063      	str	r3, [r4, #4]
 8005936:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005938:	9628      	str	r6, [sp, #160]	; 0xa0
 800593a:	3301      	adds	r3, #1
 800593c:	2b07      	cmp	r3, #7
 800593e:	9327      	str	r3, [sp, #156]	; 0x9c
 8005940:	dc38      	bgt.n	80059b4 <_vfprintf_r+0xe1c>
 8005942:	3408      	adds	r4, #8
 8005944:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005946:	9a08      	ldr	r2, [sp, #32]
 8005948:	4293      	cmp	r3, r2
 800594a:	db03      	blt.n	8005954 <_vfprintf_r+0xdbc>
 800594c:	f018 0f01 	tst.w	r8, #1
 8005950:	f43f ad3d 	beq.w	80053ce <_vfprintf_r+0x836>
 8005954:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005956:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005958:	6023      	str	r3, [r4, #0]
 800595a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800595c:	6063      	str	r3, [r4, #4]
 800595e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005960:	4413      	add	r3, r2
 8005962:	9328      	str	r3, [sp, #160]	; 0xa0
 8005964:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005966:	3301      	adds	r3, #1
 8005968:	2b07      	cmp	r3, #7
 800596a:	9327      	str	r3, [sp, #156]	; 0x9c
 800596c:	dc2c      	bgt.n	80059c8 <_vfprintf_r+0xe30>
 800596e:	3408      	adds	r4, #8
 8005970:	9b08      	ldr	r3, [sp, #32]
 8005972:	1e5d      	subs	r5, r3, #1
 8005974:	2d00      	cmp	r5, #0
 8005976:	f77f ad2a 	ble.w	80053ce <_vfprintf_r+0x836>
 800597a:	f04f 0910 	mov.w	r9, #16
 800597e:	4e5b      	ldr	r6, [pc, #364]	; (8005aec <_vfprintf_r+0xf54>)
 8005980:	2d10      	cmp	r5, #16
 8005982:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005986:	f104 0108 	add.w	r1, r4, #8
 800598a:	f103 0301 	add.w	r3, r3, #1
 800598e:	6026      	str	r6, [r4, #0]
 8005990:	dc24      	bgt.n	80059dc <_vfprintf_r+0xe44>
 8005992:	6065      	str	r5, [r4, #4]
 8005994:	2b07      	cmp	r3, #7
 8005996:	4415      	add	r5, r2
 8005998:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800599c:	f340 8290 	ble.w	8005ec0 <_vfprintf_r+0x1328>
 80059a0:	4651      	mov	r1, sl
 80059a2:	4658      	mov	r0, fp
 80059a4:	aa26      	add	r2, sp, #152	; 0x98
 80059a6:	f003 fad3 	bl	8008f50 <__sprint_r>
 80059aa:	2800      	cmp	r0, #0
 80059ac:	f040 82aa 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80059b0:	ac29      	add	r4, sp, #164	; 0xa4
 80059b2:	e50c      	b.n	80053ce <_vfprintf_r+0x836>
 80059b4:	4651      	mov	r1, sl
 80059b6:	4658      	mov	r0, fp
 80059b8:	aa26      	add	r2, sp, #152	; 0x98
 80059ba:	f003 fac9 	bl	8008f50 <__sprint_r>
 80059be:	2800      	cmp	r0, #0
 80059c0:	f040 82a0 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80059c4:	ac29      	add	r4, sp, #164	; 0xa4
 80059c6:	e7bd      	b.n	8005944 <_vfprintf_r+0xdac>
 80059c8:	4651      	mov	r1, sl
 80059ca:	4658      	mov	r0, fp
 80059cc:	aa26      	add	r2, sp, #152	; 0x98
 80059ce:	f003 fabf 	bl	8008f50 <__sprint_r>
 80059d2:	2800      	cmp	r0, #0
 80059d4:	f040 8296 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80059d8:	ac29      	add	r4, sp, #164	; 0xa4
 80059da:	e7c9      	b.n	8005970 <_vfprintf_r+0xdd8>
 80059dc:	3210      	adds	r2, #16
 80059de:	2b07      	cmp	r3, #7
 80059e0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80059e4:	f8c4 9004 	str.w	r9, [r4, #4]
 80059e8:	dd08      	ble.n	80059fc <_vfprintf_r+0xe64>
 80059ea:	4651      	mov	r1, sl
 80059ec:	4658      	mov	r0, fp
 80059ee:	aa26      	add	r2, sp, #152	; 0x98
 80059f0:	f003 faae 	bl	8008f50 <__sprint_r>
 80059f4:	2800      	cmp	r0, #0
 80059f6:	f040 8285 	bne.w	8005f04 <_vfprintf_r+0x136c>
 80059fa:	a929      	add	r1, sp, #164	; 0xa4
 80059fc:	460c      	mov	r4, r1
 80059fe:	3d10      	subs	r5, #16
 8005a00:	e7be      	b.n	8005980 <_vfprintf_r+0xde8>
 8005a02:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	dc73      	bgt.n	8005af0 <_vfprintf_r+0xf58>
 8005a08:	4b37      	ldr	r3, [pc, #220]	; (8005ae8 <_vfprintf_r+0xf50>)
 8005a0a:	6023      	str	r3, [r4, #0]
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	441e      	add	r6, r3
 8005a10:	6063      	str	r3, [r4, #4]
 8005a12:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a14:	9628      	str	r6, [sp, #160]	; 0xa0
 8005a16:	3301      	adds	r3, #1
 8005a18:	2b07      	cmp	r3, #7
 8005a1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a1c:	dc3c      	bgt.n	8005a98 <_vfprintf_r+0xf00>
 8005a1e:	3408      	adds	r4, #8
 8005a20:	9908      	ldr	r1, [sp, #32]
 8005a22:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005a24:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a26:	430a      	orrs	r2, r1
 8005a28:	f008 0101 	and.w	r1, r8, #1
 8005a2c:	430a      	orrs	r2, r1
 8005a2e:	f43f acce 	beq.w	80053ce <_vfprintf_r+0x836>
 8005a32:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005a34:	6022      	str	r2, [r4, #0]
 8005a36:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005a38:	4413      	add	r3, r2
 8005a3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a3c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a3e:	6062      	str	r2, [r4, #4]
 8005a40:	3301      	adds	r3, #1
 8005a42:	2b07      	cmp	r3, #7
 8005a44:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a46:	dc31      	bgt.n	8005aac <_vfprintf_r+0xf14>
 8005a48:	3408      	adds	r4, #8
 8005a4a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005a4c:	2d00      	cmp	r5, #0
 8005a4e:	da1a      	bge.n	8005a86 <_vfprintf_r+0xeee>
 8005a50:	4623      	mov	r3, r4
 8005a52:	4e26      	ldr	r6, [pc, #152]	; (8005aec <_vfprintf_r+0xf54>)
 8005a54:	426d      	negs	r5, r5
 8005a56:	2d10      	cmp	r5, #16
 8005a58:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8005a5c:	f104 0408 	add.w	r4, r4, #8
 8005a60:	f102 0201 	add.w	r2, r2, #1
 8005a64:	601e      	str	r6, [r3, #0]
 8005a66:	dc2b      	bgt.n	8005ac0 <_vfprintf_r+0xf28>
 8005a68:	605d      	str	r5, [r3, #4]
 8005a6a:	2a07      	cmp	r2, #7
 8005a6c:	440d      	add	r5, r1
 8005a6e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8005a72:	dd08      	ble.n	8005a86 <_vfprintf_r+0xeee>
 8005a74:	4651      	mov	r1, sl
 8005a76:	4658      	mov	r0, fp
 8005a78:	aa26      	add	r2, sp, #152	; 0x98
 8005a7a:	f003 fa69 	bl	8008f50 <__sprint_r>
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f040 8240 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005a84:	ac29      	add	r4, sp, #164	; 0xa4
 8005a86:	9b08      	ldr	r3, [sp, #32]
 8005a88:	9a08      	ldr	r2, [sp, #32]
 8005a8a:	6063      	str	r3, [r4, #4]
 8005a8c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005a8e:	f8c4 9000 	str.w	r9, [r4]
 8005a92:	4413      	add	r3, r2
 8005a94:	9328      	str	r3, [sp, #160]	; 0xa0
 8005a96:	e493      	b.n	80053c0 <_vfprintf_r+0x828>
 8005a98:	4651      	mov	r1, sl
 8005a9a:	4658      	mov	r0, fp
 8005a9c:	aa26      	add	r2, sp, #152	; 0x98
 8005a9e:	f003 fa57 	bl	8008f50 <__sprint_r>
 8005aa2:	2800      	cmp	r0, #0
 8005aa4:	f040 822e 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005aa8:	ac29      	add	r4, sp, #164	; 0xa4
 8005aaa:	e7b9      	b.n	8005a20 <_vfprintf_r+0xe88>
 8005aac:	4651      	mov	r1, sl
 8005aae:	4658      	mov	r0, fp
 8005ab0:	aa26      	add	r2, sp, #152	; 0x98
 8005ab2:	f003 fa4d 	bl	8008f50 <__sprint_r>
 8005ab6:	2800      	cmp	r0, #0
 8005ab8:	f040 8224 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005abc:	ac29      	add	r4, sp, #164	; 0xa4
 8005abe:	e7c4      	b.n	8005a4a <_vfprintf_r+0xeb2>
 8005ac0:	2010      	movs	r0, #16
 8005ac2:	2a07      	cmp	r2, #7
 8005ac4:	4401      	add	r1, r0
 8005ac6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8005aca:	6058      	str	r0, [r3, #4]
 8005acc:	dd08      	ble.n	8005ae0 <_vfprintf_r+0xf48>
 8005ace:	4651      	mov	r1, sl
 8005ad0:	4658      	mov	r0, fp
 8005ad2:	aa26      	add	r2, sp, #152	; 0x98
 8005ad4:	f003 fa3c 	bl	8008f50 <__sprint_r>
 8005ad8:	2800      	cmp	r0, #0
 8005ada:	f040 8213 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005ade:	ac29      	add	r4, sp, #164	; 0xa4
 8005ae0:	4623      	mov	r3, r4
 8005ae2:	3d10      	subs	r5, #16
 8005ae4:	e7b7      	b.n	8005a56 <_vfprintf_r+0xebe>
 8005ae6:	bf00      	nop
 8005ae8:	0800ae4a 	.word	0x0800ae4a
 8005aec:	0800ae5c 	.word	0x0800ae5c
 8005af0:	9b08      	ldr	r3, [sp, #32]
 8005af2:	42ab      	cmp	r3, r5
 8005af4:	bfa8      	it	ge
 8005af6:	462b      	movge	r3, r5
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	9307      	str	r3, [sp, #28]
 8005afc:	dd0a      	ble.n	8005b14 <_vfprintf_r+0xf7c>
 8005afe:	441e      	add	r6, r3
 8005b00:	e9c4 9300 	strd	r9, r3, [r4]
 8005b04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005b06:	9628      	str	r6, [sp, #160]	; 0xa0
 8005b08:	3301      	adds	r3, #1
 8005b0a:	2b07      	cmp	r3, #7
 8005b0c:	9327      	str	r3, [sp, #156]	; 0x9c
 8005b0e:	f300 8088 	bgt.w	8005c22 <_vfprintf_r+0x108a>
 8005b12:	3408      	adds	r4, #8
 8005b14:	9b07      	ldr	r3, [sp, #28]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	bfb4      	ite	lt
 8005b1a:	462e      	movlt	r6, r5
 8005b1c:	1aee      	subge	r6, r5, r3
 8005b1e:	2e00      	cmp	r6, #0
 8005b20:	dd19      	ble.n	8005b56 <_vfprintf_r+0xfbe>
 8005b22:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005b26:	4898      	ldr	r0, [pc, #608]	; (8005d88 <_vfprintf_r+0x11f0>)
 8005b28:	2e10      	cmp	r6, #16
 8005b2a:	f103 0301 	add.w	r3, r3, #1
 8005b2e:	f104 0108 	add.w	r1, r4, #8
 8005b32:	6020      	str	r0, [r4, #0]
 8005b34:	dc7f      	bgt.n	8005c36 <_vfprintf_r+0x109e>
 8005b36:	6066      	str	r6, [r4, #4]
 8005b38:	2b07      	cmp	r3, #7
 8005b3a:	4416      	add	r6, r2
 8005b3c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005b40:	f340 808c 	ble.w	8005c5c <_vfprintf_r+0x10c4>
 8005b44:	4651      	mov	r1, sl
 8005b46:	4658      	mov	r0, fp
 8005b48:	aa26      	add	r2, sp, #152	; 0x98
 8005b4a:	f003 fa01 	bl	8008f50 <__sprint_r>
 8005b4e:	2800      	cmp	r0, #0
 8005b50:	f040 81d8 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005b54:	ac29      	add	r4, sp, #164	; 0xa4
 8005b56:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8005b5a:	444d      	add	r5, r9
 8005b5c:	d00a      	beq.n	8005b74 <_vfprintf_r+0xfdc>
 8005b5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d17d      	bne.n	8005c60 <_vfprintf_r+0x10c8>
 8005b64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d17d      	bne.n	8005c66 <_vfprintf_r+0x10ce>
 8005b6a:	9b08      	ldr	r3, [sp, #32]
 8005b6c:	444b      	add	r3, r9
 8005b6e:	429d      	cmp	r5, r3
 8005b70:	bf28      	it	cs
 8005b72:	461d      	movcs	r5, r3
 8005b74:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b76:	9a08      	ldr	r2, [sp, #32]
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	db02      	blt.n	8005b82 <_vfprintf_r+0xfea>
 8005b7c:	f018 0f01 	tst.w	r8, #1
 8005b80:	d00e      	beq.n	8005ba0 <_vfprintf_r+0x1008>
 8005b82:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005b84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005b86:	6023      	str	r3, [r4, #0]
 8005b88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b8a:	6063      	str	r3, [r4, #4]
 8005b8c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005b8e:	4413      	add	r3, r2
 8005b90:	9328      	str	r3, [sp, #160]	; 0xa0
 8005b92:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005b94:	3301      	adds	r3, #1
 8005b96:	2b07      	cmp	r3, #7
 8005b98:	9327      	str	r3, [sp, #156]	; 0x9c
 8005b9a:	f300 80e0 	bgt.w	8005d5e <_vfprintf_r+0x11c6>
 8005b9e:	3408      	adds	r4, #8
 8005ba0:	9b08      	ldr	r3, [sp, #32]
 8005ba2:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8005ba4:	eb09 0203 	add.w	r2, r9, r3
 8005ba8:	1b9e      	subs	r6, r3, r6
 8005baa:	1b52      	subs	r2, r2, r5
 8005bac:	4296      	cmp	r6, r2
 8005bae:	bfa8      	it	ge
 8005bb0:	4616      	movge	r6, r2
 8005bb2:	2e00      	cmp	r6, #0
 8005bb4:	dd0b      	ble.n	8005bce <_vfprintf_r+0x1036>
 8005bb6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005bb8:	e9c4 5600 	strd	r5, r6, [r4]
 8005bbc:	4433      	add	r3, r6
 8005bbe:	9328      	str	r3, [sp, #160]	; 0xa0
 8005bc0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	2b07      	cmp	r3, #7
 8005bc6:	9327      	str	r3, [sp, #156]	; 0x9c
 8005bc8:	f300 80d3 	bgt.w	8005d72 <_vfprintf_r+0x11da>
 8005bcc:	3408      	adds	r4, #8
 8005bce:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005bd0:	9b08      	ldr	r3, [sp, #32]
 8005bd2:	2e00      	cmp	r6, #0
 8005bd4:	eba3 0505 	sub.w	r5, r3, r5
 8005bd8:	bfa8      	it	ge
 8005bda:	1bad      	subge	r5, r5, r6
 8005bdc:	2d00      	cmp	r5, #0
 8005bde:	f77f abf6 	ble.w	80053ce <_vfprintf_r+0x836>
 8005be2:	f04f 0910 	mov.w	r9, #16
 8005be6:	4e68      	ldr	r6, [pc, #416]	; (8005d88 <_vfprintf_r+0x11f0>)
 8005be8:	2d10      	cmp	r5, #16
 8005bea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005bee:	f104 0108 	add.w	r1, r4, #8
 8005bf2:	f103 0301 	add.w	r3, r3, #1
 8005bf6:	6026      	str	r6, [r4, #0]
 8005bf8:	f77f aecb 	ble.w	8005992 <_vfprintf_r+0xdfa>
 8005bfc:	3210      	adds	r2, #16
 8005bfe:	2b07      	cmp	r3, #7
 8005c00:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005c04:	f8c4 9004 	str.w	r9, [r4, #4]
 8005c08:	dd08      	ble.n	8005c1c <_vfprintf_r+0x1084>
 8005c0a:	4651      	mov	r1, sl
 8005c0c:	4658      	mov	r0, fp
 8005c0e:	aa26      	add	r2, sp, #152	; 0x98
 8005c10:	f003 f99e 	bl	8008f50 <__sprint_r>
 8005c14:	2800      	cmp	r0, #0
 8005c16:	f040 8175 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005c1a:	a929      	add	r1, sp, #164	; 0xa4
 8005c1c:	460c      	mov	r4, r1
 8005c1e:	3d10      	subs	r5, #16
 8005c20:	e7e2      	b.n	8005be8 <_vfprintf_r+0x1050>
 8005c22:	4651      	mov	r1, sl
 8005c24:	4658      	mov	r0, fp
 8005c26:	aa26      	add	r2, sp, #152	; 0x98
 8005c28:	f003 f992 	bl	8008f50 <__sprint_r>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	f040 8169 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005c32:	ac29      	add	r4, sp, #164	; 0xa4
 8005c34:	e76e      	b.n	8005b14 <_vfprintf_r+0xf7c>
 8005c36:	2010      	movs	r0, #16
 8005c38:	2b07      	cmp	r3, #7
 8005c3a:	4402      	add	r2, r0
 8005c3c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005c40:	6060      	str	r0, [r4, #4]
 8005c42:	dd08      	ble.n	8005c56 <_vfprintf_r+0x10be>
 8005c44:	4651      	mov	r1, sl
 8005c46:	4658      	mov	r0, fp
 8005c48:	aa26      	add	r2, sp, #152	; 0x98
 8005c4a:	f003 f981 	bl	8008f50 <__sprint_r>
 8005c4e:	2800      	cmp	r0, #0
 8005c50:	f040 8158 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005c54:	a929      	add	r1, sp, #164	; 0xa4
 8005c56:	460c      	mov	r4, r1
 8005c58:	3e10      	subs	r6, #16
 8005c5a:	e762      	b.n	8005b22 <_vfprintf_r+0xf8a>
 8005c5c:	460c      	mov	r4, r1
 8005c5e:	e77a      	b.n	8005b56 <_vfprintf_r+0xfbe>
 8005c60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d04b      	beq.n	8005cfe <_vfprintf_r+0x1166>
 8005c66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	930c      	str	r3, [sp, #48]	; 0x30
 8005c6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005c6e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005c70:	6023      	str	r3, [r4, #0]
 8005c72:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c74:	6063      	str	r3, [r4, #4]
 8005c76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005c78:	4413      	add	r3, r2
 8005c7a:	9328      	str	r3, [sp, #160]	; 0xa0
 8005c7c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005c7e:	3301      	adds	r3, #1
 8005c80:	2b07      	cmp	r3, #7
 8005c82:	9327      	str	r3, [sp, #156]	; 0x9c
 8005c84:	dc42      	bgt.n	8005d0c <_vfprintf_r+0x1174>
 8005c86:	3408      	adds	r4, #8
 8005c88:	9b08      	ldr	r3, [sp, #32]
 8005c8a:	444b      	add	r3, r9
 8005c8c:	1b5a      	subs	r2, r3, r5
 8005c8e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	4293      	cmp	r3, r2
 8005c94:	bfa8      	it	ge
 8005c96:	4613      	movge	r3, r2
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	461e      	mov	r6, r3
 8005c9c:	dd0a      	ble.n	8005cb4 <_vfprintf_r+0x111c>
 8005c9e:	e9c4 5300 	strd	r5, r3, [r4]
 8005ca2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005ca4:	4433      	add	r3, r6
 8005ca6:	9328      	str	r3, [sp, #160]	; 0xa0
 8005ca8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005caa:	3301      	adds	r3, #1
 8005cac:	2b07      	cmp	r3, #7
 8005cae:	9327      	str	r3, [sp, #156]	; 0x9c
 8005cb0:	dc36      	bgt.n	8005d20 <_vfprintf_r+0x1188>
 8005cb2:	3408      	adds	r4, #8
 8005cb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cb6:	2e00      	cmp	r6, #0
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	bfb4      	ite	lt
 8005cbc:	461e      	movlt	r6, r3
 8005cbe:	1b9e      	subge	r6, r3, r6
 8005cc0:	2e00      	cmp	r6, #0
 8005cc2:	dd18      	ble.n	8005cf6 <_vfprintf_r+0x115e>
 8005cc4:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8005cc8:	482f      	ldr	r0, [pc, #188]	; (8005d88 <_vfprintf_r+0x11f0>)
 8005cca:	2e10      	cmp	r6, #16
 8005ccc:	f102 0201 	add.w	r2, r2, #1
 8005cd0:	f104 0108 	add.w	r1, r4, #8
 8005cd4:	6020      	str	r0, [r4, #0]
 8005cd6:	dc2d      	bgt.n	8005d34 <_vfprintf_r+0x119c>
 8005cd8:	4433      	add	r3, r6
 8005cda:	2a07      	cmp	r2, #7
 8005cdc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005ce0:	6066      	str	r6, [r4, #4]
 8005ce2:	dd3a      	ble.n	8005d5a <_vfprintf_r+0x11c2>
 8005ce4:	4651      	mov	r1, sl
 8005ce6:	4658      	mov	r0, fp
 8005ce8:	aa26      	add	r2, sp, #152	; 0x98
 8005cea:	f003 f931 	bl	8008f50 <__sprint_r>
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	f040 8108 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005cf4:	ac29      	add	r4, sp, #164	; 0xa4
 8005cf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005cf8:	781b      	ldrb	r3, [r3, #0]
 8005cfa:	441d      	add	r5, r3
 8005cfc:	e72f      	b.n	8005b5e <_vfprintf_r+0xfc6>
 8005cfe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d00:	3b01      	subs	r3, #1
 8005d02:	930e      	str	r3, [sp, #56]	; 0x38
 8005d04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d06:	3b01      	subs	r3, #1
 8005d08:	930d      	str	r3, [sp, #52]	; 0x34
 8005d0a:	e7af      	b.n	8005c6c <_vfprintf_r+0x10d4>
 8005d0c:	4651      	mov	r1, sl
 8005d0e:	4658      	mov	r0, fp
 8005d10:	aa26      	add	r2, sp, #152	; 0x98
 8005d12:	f003 f91d 	bl	8008f50 <__sprint_r>
 8005d16:	2800      	cmp	r0, #0
 8005d18:	f040 80f4 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005d1c:	ac29      	add	r4, sp, #164	; 0xa4
 8005d1e:	e7b3      	b.n	8005c88 <_vfprintf_r+0x10f0>
 8005d20:	4651      	mov	r1, sl
 8005d22:	4658      	mov	r0, fp
 8005d24:	aa26      	add	r2, sp, #152	; 0x98
 8005d26:	f003 f913 	bl	8008f50 <__sprint_r>
 8005d2a:	2800      	cmp	r0, #0
 8005d2c:	f040 80ea 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005d30:	ac29      	add	r4, sp, #164	; 0xa4
 8005d32:	e7bf      	b.n	8005cb4 <_vfprintf_r+0x111c>
 8005d34:	2010      	movs	r0, #16
 8005d36:	2a07      	cmp	r2, #7
 8005d38:	4403      	add	r3, r0
 8005d3a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8005d3e:	6060      	str	r0, [r4, #4]
 8005d40:	dd08      	ble.n	8005d54 <_vfprintf_r+0x11bc>
 8005d42:	4651      	mov	r1, sl
 8005d44:	4658      	mov	r0, fp
 8005d46:	aa26      	add	r2, sp, #152	; 0x98
 8005d48:	f003 f902 	bl	8008f50 <__sprint_r>
 8005d4c:	2800      	cmp	r0, #0
 8005d4e:	f040 80d9 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005d52:	a929      	add	r1, sp, #164	; 0xa4
 8005d54:	460c      	mov	r4, r1
 8005d56:	3e10      	subs	r6, #16
 8005d58:	e7b4      	b.n	8005cc4 <_vfprintf_r+0x112c>
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	e7cb      	b.n	8005cf6 <_vfprintf_r+0x115e>
 8005d5e:	4651      	mov	r1, sl
 8005d60:	4658      	mov	r0, fp
 8005d62:	aa26      	add	r2, sp, #152	; 0x98
 8005d64:	f003 f8f4 	bl	8008f50 <__sprint_r>
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	f040 80cb 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005d6e:	ac29      	add	r4, sp, #164	; 0xa4
 8005d70:	e716      	b.n	8005ba0 <_vfprintf_r+0x1008>
 8005d72:	4651      	mov	r1, sl
 8005d74:	4658      	mov	r0, fp
 8005d76:	aa26      	add	r2, sp, #152	; 0x98
 8005d78:	f003 f8ea 	bl	8008f50 <__sprint_r>
 8005d7c:	2800      	cmp	r0, #0
 8005d7e:	f040 80c1 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005d82:	ac29      	add	r4, sp, #164	; 0xa4
 8005d84:	e723      	b.n	8005bce <_vfprintf_r+0x1036>
 8005d86:	bf00      	nop
 8005d88:	0800ae5c 	.word	0x0800ae5c
 8005d8c:	9a08      	ldr	r2, [sp, #32]
 8005d8e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005d90:	2a01      	cmp	r2, #1
 8005d92:	f106 0601 	add.w	r6, r6, #1
 8005d96:	f103 0301 	add.w	r3, r3, #1
 8005d9a:	f104 0508 	add.w	r5, r4, #8
 8005d9e:	dc03      	bgt.n	8005da8 <_vfprintf_r+0x1210>
 8005da0:	f018 0f01 	tst.w	r8, #1
 8005da4:	f000 8081 	beq.w	8005eaa <_vfprintf_r+0x1312>
 8005da8:	2201      	movs	r2, #1
 8005daa:	2b07      	cmp	r3, #7
 8005dac:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005db0:	f8c4 9000 	str.w	r9, [r4]
 8005db4:	6062      	str	r2, [r4, #4]
 8005db6:	dd08      	ble.n	8005dca <_vfprintf_r+0x1232>
 8005db8:	4651      	mov	r1, sl
 8005dba:	4658      	mov	r0, fp
 8005dbc:	aa26      	add	r2, sp, #152	; 0x98
 8005dbe:	f003 f8c7 	bl	8008f50 <__sprint_r>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	f040 809e 	bne.w	8005f04 <_vfprintf_r+0x136c>
 8005dc8:	ad29      	add	r5, sp, #164	; 0xa4
 8005dca:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005dcc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005dce:	602b      	str	r3, [r5, #0]
 8005dd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005dd2:	606b      	str	r3, [r5, #4]
 8005dd4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005dd6:	4413      	add	r3, r2
 8005dd8:	9328      	str	r3, [sp, #160]	; 0xa0
 8005dda:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005ddc:	3301      	adds	r3, #1
 8005dde:	2b07      	cmp	r3, #7
 8005de0:	9327      	str	r3, [sp, #156]	; 0x9c
 8005de2:	dc32      	bgt.n	8005e4a <_vfprintf_r+0x12b2>
 8005de4:	3508      	adds	r5, #8
 8005de6:	9b08      	ldr	r3, [sp, #32]
 8005de8:	2200      	movs	r2, #0
 8005dea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005dee:	1e5c      	subs	r4, r3, #1
 8005df0:	2300      	movs	r3, #0
 8005df2:	f7fa fde5 	bl	80009c0 <__aeabi_dcmpeq>
 8005df6:	2800      	cmp	r0, #0
 8005df8:	d130      	bne.n	8005e5c <_vfprintf_r+0x12c4>
 8005dfa:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8005dfc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005dfe:	9a08      	ldr	r2, [sp, #32]
 8005e00:	3101      	adds	r1, #1
 8005e02:	3b01      	subs	r3, #1
 8005e04:	f109 0001 	add.w	r0, r9, #1
 8005e08:	4413      	add	r3, r2
 8005e0a:	2907      	cmp	r1, #7
 8005e0c:	e9c5 0400 	strd	r0, r4, [r5]
 8005e10:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8005e14:	dd52      	ble.n	8005ebc <_vfprintf_r+0x1324>
 8005e16:	4651      	mov	r1, sl
 8005e18:	4658      	mov	r0, fp
 8005e1a:	aa26      	add	r2, sp, #152	; 0x98
 8005e1c:	f003 f898 	bl	8008f50 <__sprint_r>
 8005e20:	2800      	cmp	r0, #0
 8005e22:	d16f      	bne.n	8005f04 <_vfprintf_r+0x136c>
 8005e24:	ad29      	add	r5, sp, #164	; 0xa4
 8005e26:	ab22      	add	r3, sp, #136	; 0x88
 8005e28:	602b      	str	r3, [r5, #0]
 8005e2a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005e2c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005e2e:	606b      	str	r3, [r5, #4]
 8005e30:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005e32:	4413      	add	r3, r2
 8005e34:	9328      	str	r3, [sp, #160]	; 0xa0
 8005e36:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005e38:	3301      	adds	r3, #1
 8005e3a:	2b07      	cmp	r3, #7
 8005e3c:	9327      	str	r3, [sp, #156]	; 0x9c
 8005e3e:	f73f adaf 	bgt.w	80059a0 <_vfprintf_r+0xe08>
 8005e42:	f105 0408 	add.w	r4, r5, #8
 8005e46:	f7ff bac2 	b.w	80053ce <_vfprintf_r+0x836>
 8005e4a:	4651      	mov	r1, sl
 8005e4c:	4658      	mov	r0, fp
 8005e4e:	aa26      	add	r2, sp, #152	; 0x98
 8005e50:	f003 f87e 	bl	8008f50 <__sprint_r>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	d155      	bne.n	8005f04 <_vfprintf_r+0x136c>
 8005e58:	ad29      	add	r5, sp, #164	; 0xa4
 8005e5a:	e7c4      	b.n	8005de6 <_vfprintf_r+0x124e>
 8005e5c:	2c00      	cmp	r4, #0
 8005e5e:	dde2      	ble.n	8005e26 <_vfprintf_r+0x128e>
 8005e60:	f04f 0910 	mov.w	r9, #16
 8005e64:	4e5a      	ldr	r6, [pc, #360]	; (8005fd0 <_vfprintf_r+0x1438>)
 8005e66:	2c10      	cmp	r4, #16
 8005e68:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005e6c:	f105 0108 	add.w	r1, r5, #8
 8005e70:	f103 0301 	add.w	r3, r3, #1
 8005e74:	602e      	str	r6, [r5, #0]
 8005e76:	dc07      	bgt.n	8005e88 <_vfprintf_r+0x12f0>
 8005e78:	606c      	str	r4, [r5, #4]
 8005e7a:	2b07      	cmp	r3, #7
 8005e7c:	4414      	add	r4, r2
 8005e7e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8005e82:	dcc8      	bgt.n	8005e16 <_vfprintf_r+0x127e>
 8005e84:	460d      	mov	r5, r1
 8005e86:	e7ce      	b.n	8005e26 <_vfprintf_r+0x128e>
 8005e88:	3210      	adds	r2, #16
 8005e8a:	2b07      	cmp	r3, #7
 8005e8c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005e90:	f8c5 9004 	str.w	r9, [r5, #4]
 8005e94:	dd06      	ble.n	8005ea4 <_vfprintf_r+0x130c>
 8005e96:	4651      	mov	r1, sl
 8005e98:	4658      	mov	r0, fp
 8005e9a:	aa26      	add	r2, sp, #152	; 0x98
 8005e9c:	f003 f858 	bl	8008f50 <__sprint_r>
 8005ea0:	bb80      	cbnz	r0, 8005f04 <_vfprintf_r+0x136c>
 8005ea2:	a929      	add	r1, sp, #164	; 0xa4
 8005ea4:	460d      	mov	r5, r1
 8005ea6:	3c10      	subs	r4, #16
 8005ea8:	e7dd      	b.n	8005e66 <_vfprintf_r+0x12ce>
 8005eaa:	2201      	movs	r2, #1
 8005eac:	2b07      	cmp	r3, #7
 8005eae:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005eb2:	f8c4 9000 	str.w	r9, [r4]
 8005eb6:	6062      	str	r2, [r4, #4]
 8005eb8:	ddb5      	ble.n	8005e26 <_vfprintf_r+0x128e>
 8005eba:	e7ac      	b.n	8005e16 <_vfprintf_r+0x127e>
 8005ebc:	3508      	adds	r5, #8
 8005ebe:	e7b2      	b.n	8005e26 <_vfprintf_r+0x128e>
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	f7ff ba84 	b.w	80053ce <_vfprintf_r+0x836>
 8005ec6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8005eca:	1a9d      	subs	r5, r3, r2
 8005ecc:	2d00      	cmp	r5, #0
 8005ece:	f77f aa82 	ble.w	80053d6 <_vfprintf_r+0x83e>
 8005ed2:	f04f 0810 	mov.w	r8, #16
 8005ed6:	4e3f      	ldr	r6, [pc, #252]	; (8005fd4 <_vfprintf_r+0x143c>)
 8005ed8:	2d10      	cmp	r5, #16
 8005eda:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005ede:	6026      	str	r6, [r4, #0]
 8005ee0:	f103 0301 	add.w	r3, r3, #1
 8005ee4:	dc17      	bgt.n	8005f16 <_vfprintf_r+0x137e>
 8005ee6:	6065      	str	r5, [r4, #4]
 8005ee8:	2b07      	cmp	r3, #7
 8005eea:	4415      	add	r5, r2
 8005eec:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8005ef0:	f77f aa71 	ble.w	80053d6 <_vfprintf_r+0x83e>
 8005ef4:	4651      	mov	r1, sl
 8005ef6:	4658      	mov	r0, fp
 8005ef8:	aa26      	add	r2, sp, #152	; 0x98
 8005efa:	f003 f829 	bl	8008f50 <__sprint_r>
 8005efe:	2800      	cmp	r0, #0
 8005f00:	f43f aa69 	beq.w	80053d6 <_vfprintf_r+0x83e>
 8005f04:	2f00      	cmp	r7, #0
 8005f06:	f43f a884 	beq.w	8005012 <_vfprintf_r+0x47a>
 8005f0a:	4639      	mov	r1, r7
 8005f0c:	4658      	mov	r0, fp
 8005f0e:	f001 f91b 	bl	8007148 <_free_r>
 8005f12:	f7ff b87e 	b.w	8005012 <_vfprintf_r+0x47a>
 8005f16:	3210      	adds	r2, #16
 8005f18:	2b07      	cmp	r3, #7
 8005f1a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005f1e:	f8c4 8004 	str.w	r8, [r4, #4]
 8005f22:	dc02      	bgt.n	8005f2a <_vfprintf_r+0x1392>
 8005f24:	3408      	adds	r4, #8
 8005f26:	3d10      	subs	r5, #16
 8005f28:	e7d6      	b.n	8005ed8 <_vfprintf_r+0x1340>
 8005f2a:	4651      	mov	r1, sl
 8005f2c:	4658      	mov	r0, fp
 8005f2e:	aa26      	add	r2, sp, #152	; 0x98
 8005f30:	f003 f80e 	bl	8008f50 <__sprint_r>
 8005f34:	2800      	cmp	r0, #0
 8005f36:	d1e5      	bne.n	8005f04 <_vfprintf_r+0x136c>
 8005f38:	ac29      	add	r4, sp, #164	; 0xa4
 8005f3a:	e7f4      	b.n	8005f26 <_vfprintf_r+0x138e>
 8005f3c:	4639      	mov	r1, r7
 8005f3e:	4658      	mov	r0, fp
 8005f40:	f001 f902 	bl	8007148 <_free_r>
 8005f44:	f7ff ba5e 	b.w	8005404 <_vfprintf_r+0x86c>
 8005f48:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005f4a:	b91b      	cbnz	r3, 8005f54 <_vfprintf_r+0x13bc>
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	9327      	str	r3, [sp, #156]	; 0x9c
 8005f50:	f7ff b85f 	b.w	8005012 <_vfprintf_r+0x47a>
 8005f54:	4651      	mov	r1, sl
 8005f56:	4658      	mov	r0, fp
 8005f58:	aa26      	add	r2, sp, #152	; 0x98
 8005f5a:	f002 fff9 	bl	8008f50 <__sprint_r>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	d0f4      	beq.n	8005f4c <_vfprintf_r+0x13b4>
 8005f62:	f7ff b856 	b.w	8005012 <_vfprintf_r+0x47a>
 8005f66:	ea56 0207 	orrs.w	r2, r6, r7
 8005f6a:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8005f6e:	f43f ab6a 	beq.w	8005646 <_vfprintf_r+0xaae>
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	f43f abff 	beq.w	8005776 <_vfprintf_r+0xbde>
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8005f7e:	f43f ac47 	beq.w	8005810 <_vfprintf_r+0xc78>
 8005f82:	08f2      	lsrs	r2, r6, #3
 8005f84:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8005f88:	08f8      	lsrs	r0, r7, #3
 8005f8a:	f006 0307 	and.w	r3, r6, #7
 8005f8e:	4607      	mov	r7, r0
 8005f90:	4616      	mov	r6, r2
 8005f92:	3330      	adds	r3, #48	; 0x30
 8005f94:	ea56 0207 	orrs.w	r2, r6, r7
 8005f98:	4649      	mov	r1, r9
 8005f9a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005f9e:	d1f0      	bne.n	8005f82 <_vfprintf_r+0x13ea>
 8005fa0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005fa2:	07d0      	lsls	r0, r2, #31
 8005fa4:	d506      	bpl.n	8005fb4 <_vfprintf_r+0x141c>
 8005fa6:	2b30      	cmp	r3, #48	; 0x30
 8005fa8:	d004      	beq.n	8005fb4 <_vfprintf_r+0x141c>
 8005faa:	2330      	movs	r3, #48	; 0x30
 8005fac:	f809 3c01 	strb.w	r3, [r9, #-1]
 8005fb0:	f1a1 0902 	sub.w	r9, r1, #2
 8005fb4:	2700      	movs	r7, #0
 8005fb6:	ab52      	add	r3, sp, #328	; 0x148
 8005fb8:	eba3 0309 	sub.w	r3, r3, r9
 8005fbc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8005fc0:	9e07      	ldr	r6, [sp, #28]
 8005fc2:	9307      	str	r3, [sp, #28]
 8005fc4:	463d      	mov	r5, r7
 8005fc6:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8005fca:	f7ff b942 	b.w	8005252 <_vfprintf_r+0x6ba>
 8005fce:	bf00      	nop
 8005fd0:	0800ae5c 	.word	0x0800ae5c
 8005fd4:	0800ae4c 	.word	0x0800ae4c

08005fd8 <__sbprintf>:
 8005fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fda:	461f      	mov	r7, r3
 8005fdc:	898b      	ldrh	r3, [r1, #12]
 8005fde:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8005fe2:	f023 0302 	bic.w	r3, r3, #2
 8005fe6:	f8ad 300c 	strh.w	r3, [sp, #12]
 8005fea:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8005fec:	4615      	mov	r5, r2
 8005fee:	9319      	str	r3, [sp, #100]	; 0x64
 8005ff0:	89cb      	ldrh	r3, [r1, #14]
 8005ff2:	4606      	mov	r6, r0
 8005ff4:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005ff8:	69cb      	ldr	r3, [r1, #28]
 8005ffa:	a816      	add	r0, sp, #88	; 0x58
 8005ffc:	9307      	str	r3, [sp, #28]
 8005ffe:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8006000:	460c      	mov	r4, r1
 8006002:	9309      	str	r3, [sp, #36]	; 0x24
 8006004:	ab1a      	add	r3, sp, #104	; 0x68
 8006006:	9300      	str	r3, [sp, #0]
 8006008:	9304      	str	r3, [sp, #16]
 800600a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800600e:	9302      	str	r3, [sp, #8]
 8006010:	9305      	str	r3, [sp, #20]
 8006012:	2300      	movs	r3, #0
 8006014:	9306      	str	r3, [sp, #24]
 8006016:	f001 f97b 	bl	8007310 <__retarget_lock_init_recursive>
 800601a:	462a      	mov	r2, r5
 800601c:	463b      	mov	r3, r7
 800601e:	4669      	mov	r1, sp
 8006020:	4630      	mov	r0, r6
 8006022:	f7fe fdb9 	bl	8004b98 <_vfprintf_r>
 8006026:	1e05      	subs	r5, r0, #0
 8006028:	db07      	blt.n	800603a <__sbprintf+0x62>
 800602a:	4669      	mov	r1, sp
 800602c:	4630      	mov	r0, r6
 800602e:	f000 ff8f 	bl	8006f50 <_fflush_r>
 8006032:	2800      	cmp	r0, #0
 8006034:	bf18      	it	ne
 8006036:	f04f 35ff 	movne.w	r5, #4294967295
 800603a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800603e:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006040:	065b      	lsls	r3, r3, #25
 8006042:	bf42      	ittt	mi
 8006044:	89a3      	ldrhmi	r3, [r4, #12]
 8006046:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800604a:	81a3      	strhmi	r3, [r4, #12]
 800604c:	f001 f961 	bl	8007312 <__retarget_lock_close_recursive>
 8006050:	4628      	mov	r0, r5
 8006052:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8006056:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006058 <_vsnprintf_r>:
 8006058:	b530      	push	{r4, r5, lr}
 800605a:	1e14      	subs	r4, r2, #0
 800605c:	4605      	mov	r5, r0
 800605e:	b09b      	sub	sp, #108	; 0x6c
 8006060:	4618      	mov	r0, r3
 8006062:	da05      	bge.n	8006070 <_vsnprintf_r+0x18>
 8006064:	238b      	movs	r3, #139	; 0x8b
 8006066:	f04f 30ff 	mov.w	r0, #4294967295
 800606a:	602b      	str	r3, [r5, #0]
 800606c:	b01b      	add	sp, #108	; 0x6c
 800606e:	bd30      	pop	{r4, r5, pc}
 8006070:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006074:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006078:	bf0c      	ite	eq
 800607a:	4623      	moveq	r3, r4
 800607c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006080:	9302      	str	r3, [sp, #8]
 8006082:	9305      	str	r3, [sp, #20]
 8006084:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006088:	4602      	mov	r2, r0
 800608a:	9100      	str	r1, [sp, #0]
 800608c:	9104      	str	r1, [sp, #16]
 800608e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006092:	4669      	mov	r1, sp
 8006094:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006096:	4628      	mov	r0, r5
 8006098:	f001 fd84 	bl	8007ba4 <_svfprintf_r>
 800609c:	1c43      	adds	r3, r0, #1
 800609e:	bfbc      	itt	lt
 80060a0:	238b      	movlt	r3, #139	; 0x8b
 80060a2:	602b      	strlt	r3, [r5, #0]
 80060a4:	2c00      	cmp	r4, #0
 80060a6:	d0e1      	beq.n	800606c <_vsnprintf_r+0x14>
 80060a8:	2200      	movs	r2, #0
 80060aa:	9b00      	ldr	r3, [sp, #0]
 80060ac:	701a      	strb	r2, [r3, #0]
 80060ae:	e7dd      	b.n	800606c <_vsnprintf_r+0x14>

080060b0 <vsnprintf>:
 80060b0:	b507      	push	{r0, r1, r2, lr}
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	4613      	mov	r3, r2
 80060b6:	460a      	mov	r2, r1
 80060b8:	4601      	mov	r1, r0
 80060ba:	4803      	ldr	r0, [pc, #12]	; (80060c8 <vsnprintf+0x18>)
 80060bc:	6800      	ldr	r0, [r0, #0]
 80060be:	f7ff ffcb 	bl	8006058 <_vsnprintf_r>
 80060c2:	b003      	add	sp, #12
 80060c4:	f85d fb04 	ldr.w	pc, [sp], #4
 80060c8:	20000054 	.word	0x20000054

080060cc <__swsetup_r>:
 80060cc:	b538      	push	{r3, r4, r5, lr}
 80060ce:	4b2a      	ldr	r3, [pc, #168]	; (8006178 <__swsetup_r+0xac>)
 80060d0:	4605      	mov	r5, r0
 80060d2:	6818      	ldr	r0, [r3, #0]
 80060d4:	460c      	mov	r4, r1
 80060d6:	b118      	cbz	r0, 80060e0 <__swsetup_r+0x14>
 80060d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80060da:	b90b      	cbnz	r3, 80060e0 <__swsetup_r+0x14>
 80060dc:	f000 ffa4 	bl	8007028 <__sinit>
 80060e0:	89a3      	ldrh	r3, [r4, #12]
 80060e2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80060e6:	0718      	lsls	r0, r3, #28
 80060e8:	d422      	bmi.n	8006130 <__swsetup_r+0x64>
 80060ea:	06d9      	lsls	r1, r3, #27
 80060ec:	d407      	bmi.n	80060fe <__swsetup_r+0x32>
 80060ee:	2309      	movs	r3, #9
 80060f0:	602b      	str	r3, [r5, #0]
 80060f2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80060f6:	f04f 30ff 	mov.w	r0, #4294967295
 80060fa:	81a3      	strh	r3, [r4, #12]
 80060fc:	e034      	b.n	8006168 <__swsetup_r+0x9c>
 80060fe:	0758      	lsls	r0, r3, #29
 8006100:	d512      	bpl.n	8006128 <__swsetup_r+0x5c>
 8006102:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006104:	b141      	cbz	r1, 8006118 <__swsetup_r+0x4c>
 8006106:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800610a:	4299      	cmp	r1, r3
 800610c:	d002      	beq.n	8006114 <__swsetup_r+0x48>
 800610e:	4628      	mov	r0, r5
 8006110:	f001 f81a 	bl	8007148 <_free_r>
 8006114:	2300      	movs	r3, #0
 8006116:	6323      	str	r3, [r4, #48]	; 0x30
 8006118:	89a3      	ldrh	r3, [r4, #12]
 800611a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800611e:	81a3      	strh	r3, [r4, #12]
 8006120:	2300      	movs	r3, #0
 8006122:	6063      	str	r3, [r4, #4]
 8006124:	6923      	ldr	r3, [r4, #16]
 8006126:	6023      	str	r3, [r4, #0]
 8006128:	89a3      	ldrh	r3, [r4, #12]
 800612a:	f043 0308 	orr.w	r3, r3, #8
 800612e:	81a3      	strh	r3, [r4, #12]
 8006130:	6923      	ldr	r3, [r4, #16]
 8006132:	b94b      	cbnz	r3, 8006148 <__swsetup_r+0x7c>
 8006134:	89a3      	ldrh	r3, [r4, #12]
 8006136:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800613a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800613e:	d003      	beq.n	8006148 <__swsetup_r+0x7c>
 8006140:	4621      	mov	r1, r4
 8006142:	4628      	mov	r0, r5
 8006144:	f001 f914 	bl	8007370 <__smakebuf_r>
 8006148:	89a0      	ldrh	r0, [r4, #12]
 800614a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800614e:	f010 0301 	ands.w	r3, r0, #1
 8006152:	d00a      	beq.n	800616a <__swsetup_r+0x9e>
 8006154:	2300      	movs	r3, #0
 8006156:	60a3      	str	r3, [r4, #8]
 8006158:	6963      	ldr	r3, [r4, #20]
 800615a:	425b      	negs	r3, r3
 800615c:	61a3      	str	r3, [r4, #24]
 800615e:	6923      	ldr	r3, [r4, #16]
 8006160:	b943      	cbnz	r3, 8006174 <__swsetup_r+0xa8>
 8006162:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006166:	d1c4      	bne.n	80060f2 <__swsetup_r+0x26>
 8006168:	bd38      	pop	{r3, r4, r5, pc}
 800616a:	0781      	lsls	r1, r0, #30
 800616c:	bf58      	it	pl
 800616e:	6963      	ldrpl	r3, [r4, #20]
 8006170:	60a3      	str	r3, [r4, #8]
 8006172:	e7f4      	b.n	800615e <__swsetup_r+0x92>
 8006174:	2000      	movs	r0, #0
 8006176:	e7f7      	b.n	8006168 <__swsetup_r+0x9c>
 8006178:	20000054 	.word	0x20000054

0800617c <register_fini>:
 800617c:	4b02      	ldr	r3, [pc, #8]	; (8006188 <register_fini+0xc>)
 800617e:	b113      	cbz	r3, 8006186 <register_fini+0xa>
 8006180:	4802      	ldr	r0, [pc, #8]	; (800618c <register_fini+0x10>)
 8006182:	f000 b805 	b.w	8006190 <atexit>
 8006186:	4770      	bx	lr
 8006188:	00000000 	.word	0x00000000
 800618c:	08007079 	.word	0x08007079

08006190 <atexit>:
 8006190:	2300      	movs	r3, #0
 8006192:	4601      	mov	r1, r0
 8006194:	461a      	mov	r2, r3
 8006196:	4618      	mov	r0, r3
 8006198:	f003 bbde 	b.w	8009958 <__register_exitproc>

0800619c <quorem>:
 800619c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a0:	6903      	ldr	r3, [r0, #16]
 80061a2:	690c      	ldr	r4, [r1, #16]
 80061a4:	4607      	mov	r7, r0
 80061a6:	42a3      	cmp	r3, r4
 80061a8:	f2c0 8083 	blt.w	80062b2 <quorem+0x116>
 80061ac:	3c01      	subs	r4, #1
 80061ae:	f100 0514 	add.w	r5, r0, #20
 80061b2:	f101 0814 	add.w	r8, r1, #20
 80061b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061ba:	9301      	str	r3, [sp, #4]
 80061bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061c4:	3301      	adds	r3, #1
 80061c6:	429a      	cmp	r2, r3
 80061c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80061cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80061d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061d4:	d332      	bcc.n	800623c <quorem+0xa0>
 80061d6:	f04f 0e00 	mov.w	lr, #0
 80061da:	4640      	mov	r0, r8
 80061dc:	46ac      	mov	ip, r5
 80061de:	46f2      	mov	sl, lr
 80061e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80061e4:	b293      	uxth	r3, r2
 80061e6:	fb06 e303 	mla	r3, r6, r3, lr
 80061ea:	0c12      	lsrs	r2, r2, #16
 80061ec:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80061f0:	fb06 e202 	mla	r2, r6, r2, lr
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	ebaa 0303 	sub.w	r3, sl, r3
 80061fa:	f8dc a000 	ldr.w	sl, [ip]
 80061fe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006202:	fa1f fa8a 	uxth.w	sl, sl
 8006206:	4453      	add	r3, sl
 8006208:	fa1f fa82 	uxth.w	sl, r2
 800620c:	f8dc 2000 	ldr.w	r2, [ip]
 8006210:	4581      	cmp	r9, r0
 8006212:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006216:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800621a:	b29b      	uxth	r3, r3
 800621c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006220:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006224:	f84c 3b04 	str.w	r3, [ip], #4
 8006228:	d2da      	bcs.n	80061e0 <quorem+0x44>
 800622a:	f855 300b 	ldr.w	r3, [r5, fp]
 800622e:	b92b      	cbnz	r3, 800623c <quorem+0xa0>
 8006230:	9b01      	ldr	r3, [sp, #4]
 8006232:	3b04      	subs	r3, #4
 8006234:	429d      	cmp	r5, r3
 8006236:	461a      	mov	r2, r3
 8006238:	d32f      	bcc.n	800629a <quorem+0xfe>
 800623a:	613c      	str	r4, [r7, #16]
 800623c:	4638      	mov	r0, r7
 800623e:	f001 fb1f 	bl	8007880 <__mcmp>
 8006242:	2800      	cmp	r0, #0
 8006244:	db25      	blt.n	8006292 <quorem+0xf6>
 8006246:	4628      	mov	r0, r5
 8006248:	f04f 0c00 	mov.w	ip, #0
 800624c:	3601      	adds	r6, #1
 800624e:	f858 1b04 	ldr.w	r1, [r8], #4
 8006252:	f8d0 e000 	ldr.w	lr, [r0]
 8006256:	b28b      	uxth	r3, r1
 8006258:	ebac 0303 	sub.w	r3, ip, r3
 800625c:	fa1f f28e 	uxth.w	r2, lr
 8006260:	4413      	add	r3, r2
 8006262:	0c0a      	lsrs	r2, r1, #16
 8006264:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006268:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800626c:	b29b      	uxth	r3, r3
 800626e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006272:	45c1      	cmp	r9, r8
 8006274:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006278:	f840 3b04 	str.w	r3, [r0], #4
 800627c:	d2e7      	bcs.n	800624e <quorem+0xb2>
 800627e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006282:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006286:	b922      	cbnz	r2, 8006292 <quorem+0xf6>
 8006288:	3b04      	subs	r3, #4
 800628a:	429d      	cmp	r5, r3
 800628c:	461a      	mov	r2, r3
 800628e:	d30a      	bcc.n	80062a6 <quorem+0x10a>
 8006290:	613c      	str	r4, [r7, #16]
 8006292:	4630      	mov	r0, r6
 8006294:	b003      	add	sp, #12
 8006296:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	3b04      	subs	r3, #4
 800629e:	2a00      	cmp	r2, #0
 80062a0:	d1cb      	bne.n	800623a <quorem+0x9e>
 80062a2:	3c01      	subs	r4, #1
 80062a4:	e7c6      	b.n	8006234 <quorem+0x98>
 80062a6:	6812      	ldr	r2, [r2, #0]
 80062a8:	3b04      	subs	r3, #4
 80062aa:	2a00      	cmp	r2, #0
 80062ac:	d1f0      	bne.n	8006290 <quorem+0xf4>
 80062ae:	3c01      	subs	r4, #1
 80062b0:	e7eb      	b.n	800628a <quorem+0xee>
 80062b2:	2000      	movs	r0, #0
 80062b4:	e7ee      	b.n	8006294 <quorem+0xf8>
	...

080062b8 <_dtoa_r>:
 80062b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062bc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80062be:	b097      	sub	sp, #92	; 0x5c
 80062c0:	4681      	mov	r9, r0
 80062c2:	4614      	mov	r4, r2
 80062c4:	461d      	mov	r5, r3
 80062c6:	4692      	mov	sl, r2
 80062c8:	469b      	mov	fp, r3
 80062ca:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 80062cc:	b149      	cbz	r1, 80062e2 <_dtoa_r+0x2a>
 80062ce:	2301      	movs	r3, #1
 80062d0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80062d2:	4093      	lsls	r3, r2
 80062d4:	608b      	str	r3, [r1, #8]
 80062d6:	604a      	str	r2, [r1, #4]
 80062d8:	f001 f8cb 	bl	8007472 <_Bfree>
 80062dc:	2300      	movs	r3, #0
 80062de:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80062e2:	1e2b      	subs	r3, r5, #0
 80062e4:	bfad      	iteet	ge
 80062e6:	2300      	movge	r3, #0
 80062e8:	2201      	movlt	r2, #1
 80062ea:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80062ee:	6033      	strge	r3, [r6, #0]
 80062f0:	4ba3      	ldr	r3, [pc, #652]	; (8006580 <_dtoa_r+0x2c8>)
 80062f2:	bfb8      	it	lt
 80062f4:	6032      	strlt	r2, [r6, #0]
 80062f6:	ea33 030b 	bics.w	r3, r3, fp
 80062fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80062fe:	d119      	bne.n	8006334 <_dtoa_r+0x7c>
 8006300:	f242 730f 	movw	r3, #9999	; 0x270f
 8006304:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006306:	6013      	str	r3, [r2, #0]
 8006308:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800630c:	4323      	orrs	r3, r4
 800630e:	f000 857b 	beq.w	8006e08 <_dtoa_r+0xb50>
 8006312:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006314:	b90b      	cbnz	r3, 800631a <_dtoa_r+0x62>
 8006316:	4b9b      	ldr	r3, [pc, #620]	; (8006584 <_dtoa_r+0x2cc>)
 8006318:	e020      	b.n	800635c <_dtoa_r+0xa4>
 800631a:	4b9a      	ldr	r3, [pc, #616]	; (8006584 <_dtoa_r+0x2cc>)
 800631c:	9306      	str	r3, [sp, #24]
 800631e:	3303      	adds	r3, #3
 8006320:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006322:	6013      	str	r3, [r2, #0]
 8006324:	9806      	ldr	r0, [sp, #24]
 8006326:	b017      	add	sp, #92	; 0x5c
 8006328:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632c:	4b96      	ldr	r3, [pc, #600]	; (8006588 <_dtoa_r+0x2d0>)
 800632e:	9306      	str	r3, [sp, #24]
 8006330:	3308      	adds	r3, #8
 8006332:	e7f5      	b.n	8006320 <_dtoa_r+0x68>
 8006334:	2200      	movs	r2, #0
 8006336:	2300      	movs	r3, #0
 8006338:	4650      	mov	r0, sl
 800633a:	4659      	mov	r1, fp
 800633c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8006340:	f7fa fb3e 	bl	80009c0 <__aeabi_dcmpeq>
 8006344:	4607      	mov	r7, r0
 8006346:	b158      	cbz	r0, 8006360 <_dtoa_r+0xa8>
 8006348:	2301      	movs	r3, #1
 800634a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800634c:	6013      	str	r3, [r2, #0]
 800634e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006350:	2b00      	cmp	r3, #0
 8006352:	f000 8556 	beq.w	8006e02 <_dtoa_r+0xb4a>
 8006356:	488d      	ldr	r0, [pc, #564]	; (800658c <_dtoa_r+0x2d4>)
 8006358:	6018      	str	r0, [r3, #0]
 800635a:	1e43      	subs	r3, r0, #1
 800635c:	9306      	str	r3, [sp, #24]
 800635e:	e7e1      	b.n	8006324 <_dtoa_r+0x6c>
 8006360:	ab14      	add	r3, sp, #80	; 0x50
 8006362:	9301      	str	r3, [sp, #4]
 8006364:	ab15      	add	r3, sp, #84	; 0x54
 8006366:	9300      	str	r3, [sp, #0]
 8006368:	4648      	mov	r0, r9
 800636a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800636e:	f001 fb33 	bl	80079d8 <__d2b>
 8006372:	9b03      	ldr	r3, [sp, #12]
 8006374:	4680      	mov	r8, r0
 8006376:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800637a:	2e00      	cmp	r6, #0
 800637c:	d07f      	beq.n	800647e <_dtoa_r+0x1c6>
 800637e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006382:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006384:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006388:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800638c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006390:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006394:	9713      	str	r7, [sp, #76]	; 0x4c
 8006396:	2200      	movs	r2, #0
 8006398:	4b7d      	ldr	r3, [pc, #500]	; (8006590 <_dtoa_r+0x2d8>)
 800639a:	f7f9 fef1 	bl	8000180 <__aeabi_dsub>
 800639e:	a372      	add	r3, pc, #456	; (adr r3, 8006568 <_dtoa_r+0x2b0>)
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f7fa f8a4 	bl	80004f0 <__aeabi_dmul>
 80063a8:	a371      	add	r3, pc, #452	; (adr r3, 8006570 <_dtoa_r+0x2b8>)
 80063aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ae:	f7f9 fee9 	bl	8000184 <__adddf3>
 80063b2:	4604      	mov	r4, r0
 80063b4:	4630      	mov	r0, r6
 80063b6:	460d      	mov	r5, r1
 80063b8:	f7fa f830 	bl	800041c <__aeabi_i2d>
 80063bc:	a36e      	add	r3, pc, #440	; (adr r3, 8006578 <_dtoa_r+0x2c0>)
 80063be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063c2:	f7fa f895 	bl	80004f0 <__aeabi_dmul>
 80063c6:	4602      	mov	r2, r0
 80063c8:	460b      	mov	r3, r1
 80063ca:	4620      	mov	r0, r4
 80063cc:	4629      	mov	r1, r5
 80063ce:	f7f9 fed9 	bl	8000184 <__adddf3>
 80063d2:	4604      	mov	r4, r0
 80063d4:	460d      	mov	r5, r1
 80063d6:	f7fa fb3b 	bl	8000a50 <__aeabi_d2iz>
 80063da:	2200      	movs	r2, #0
 80063dc:	9003      	str	r0, [sp, #12]
 80063de:	2300      	movs	r3, #0
 80063e0:	4620      	mov	r0, r4
 80063e2:	4629      	mov	r1, r5
 80063e4:	f7fa faf6 	bl	80009d4 <__aeabi_dcmplt>
 80063e8:	b150      	cbz	r0, 8006400 <_dtoa_r+0x148>
 80063ea:	9803      	ldr	r0, [sp, #12]
 80063ec:	f7fa f816 	bl	800041c <__aeabi_i2d>
 80063f0:	4622      	mov	r2, r4
 80063f2:	462b      	mov	r3, r5
 80063f4:	f7fa fae4 	bl	80009c0 <__aeabi_dcmpeq>
 80063f8:	b910      	cbnz	r0, 8006400 <_dtoa_r+0x148>
 80063fa:	9b03      	ldr	r3, [sp, #12]
 80063fc:	3b01      	subs	r3, #1
 80063fe:	9303      	str	r3, [sp, #12]
 8006400:	9b03      	ldr	r3, [sp, #12]
 8006402:	2b16      	cmp	r3, #22
 8006404:	d858      	bhi.n	80064b8 <_dtoa_r+0x200>
 8006406:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800640a:	9a03      	ldr	r2, [sp, #12]
 800640c:	4b61      	ldr	r3, [pc, #388]	; (8006594 <_dtoa_r+0x2dc>)
 800640e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006416:	f7fa fadd 	bl	80009d4 <__aeabi_dcmplt>
 800641a:	2800      	cmp	r0, #0
 800641c:	d04e      	beq.n	80064bc <_dtoa_r+0x204>
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	3b01      	subs	r3, #1
 8006422:	9303      	str	r3, [sp, #12]
 8006424:	2300      	movs	r3, #0
 8006426:	930f      	str	r3, [sp, #60]	; 0x3c
 8006428:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800642a:	1b9e      	subs	r6, r3, r6
 800642c:	1e73      	subs	r3, r6, #1
 800642e:	9309      	str	r3, [sp, #36]	; 0x24
 8006430:	bf49      	itett	mi
 8006432:	f1c6 0301 	rsbmi	r3, r6, #1
 8006436:	2300      	movpl	r3, #0
 8006438:	9308      	strmi	r3, [sp, #32]
 800643a:	2300      	movmi	r3, #0
 800643c:	bf54      	ite	pl
 800643e:	9308      	strpl	r3, [sp, #32]
 8006440:	9309      	strmi	r3, [sp, #36]	; 0x24
 8006442:	9b03      	ldr	r3, [sp, #12]
 8006444:	2b00      	cmp	r3, #0
 8006446:	db3b      	blt.n	80064c0 <_dtoa_r+0x208>
 8006448:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800644a:	9a03      	ldr	r2, [sp, #12]
 800644c:	4413      	add	r3, r2
 800644e:	9309      	str	r3, [sp, #36]	; 0x24
 8006450:	2300      	movs	r3, #0
 8006452:	920e      	str	r2, [sp, #56]	; 0x38
 8006454:	930a      	str	r3, [sp, #40]	; 0x28
 8006456:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006458:	2b09      	cmp	r3, #9
 800645a:	d86b      	bhi.n	8006534 <_dtoa_r+0x27c>
 800645c:	2b05      	cmp	r3, #5
 800645e:	bfc4      	itt	gt
 8006460:	3b04      	subgt	r3, #4
 8006462:	9320      	strgt	r3, [sp, #128]	; 0x80
 8006464:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006466:	bfc8      	it	gt
 8006468:	2400      	movgt	r4, #0
 800646a:	f1a3 0302 	sub.w	r3, r3, #2
 800646e:	bfd8      	it	le
 8006470:	2401      	movle	r4, #1
 8006472:	2b03      	cmp	r3, #3
 8006474:	d869      	bhi.n	800654a <_dtoa_r+0x292>
 8006476:	e8df f003 	tbb	[pc, r3]
 800647a:	392c      	.short	0x392c
 800647c:	5b37      	.short	0x5b37
 800647e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8006482:	441e      	add	r6, r3
 8006484:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006488:	2b20      	cmp	r3, #32
 800648a:	dd10      	ble.n	80064ae <_dtoa_r+0x1f6>
 800648c:	9a03      	ldr	r2, [sp, #12]
 800648e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006492:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006496:	409a      	lsls	r2, r3
 8006498:	fa24 f000 	lsr.w	r0, r4, r0
 800649c:	4310      	orrs	r0, r2
 800649e:	f7f9 ffad 	bl	80003fc <__aeabi_ui2d>
 80064a2:	2301      	movs	r3, #1
 80064a4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80064a8:	3e01      	subs	r6, #1
 80064aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80064ac:	e773      	b.n	8006396 <_dtoa_r+0xde>
 80064ae:	f1c3 0320 	rsb	r3, r3, #32
 80064b2:	fa04 f003 	lsl.w	r0, r4, r3
 80064b6:	e7f2      	b.n	800649e <_dtoa_r+0x1e6>
 80064b8:	2301      	movs	r3, #1
 80064ba:	e7b4      	b.n	8006426 <_dtoa_r+0x16e>
 80064bc:	900f      	str	r0, [sp, #60]	; 0x3c
 80064be:	e7b3      	b.n	8006428 <_dtoa_r+0x170>
 80064c0:	9b08      	ldr	r3, [sp, #32]
 80064c2:	9a03      	ldr	r2, [sp, #12]
 80064c4:	1a9b      	subs	r3, r3, r2
 80064c6:	9308      	str	r3, [sp, #32]
 80064c8:	4253      	negs	r3, r2
 80064ca:	930a      	str	r3, [sp, #40]	; 0x28
 80064cc:	2300      	movs	r3, #0
 80064ce:	930e      	str	r3, [sp, #56]	; 0x38
 80064d0:	e7c1      	b.n	8006456 <_dtoa_r+0x19e>
 80064d2:	2300      	movs	r3, #0
 80064d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80064d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064d8:	2b00      	cmp	r3, #0
 80064da:	dc39      	bgt.n	8006550 <_dtoa_r+0x298>
 80064dc:	2301      	movs	r3, #1
 80064de:	461a      	mov	r2, r3
 80064e0:	9304      	str	r3, [sp, #16]
 80064e2:	9307      	str	r3, [sp, #28]
 80064e4:	9221      	str	r2, [sp, #132]	; 0x84
 80064e6:	e00c      	b.n	8006502 <_dtoa_r+0x24a>
 80064e8:	2301      	movs	r3, #1
 80064ea:	e7f3      	b.n	80064d4 <_dtoa_r+0x21c>
 80064ec:	2300      	movs	r3, #0
 80064ee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80064f2:	9b03      	ldr	r3, [sp, #12]
 80064f4:	4413      	add	r3, r2
 80064f6:	9304      	str	r3, [sp, #16]
 80064f8:	3301      	adds	r3, #1
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	9307      	str	r3, [sp, #28]
 80064fe:	bfb8      	it	lt
 8006500:	2301      	movlt	r3, #1
 8006502:	2200      	movs	r2, #0
 8006504:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8006508:	2204      	movs	r2, #4
 800650a:	f102 0014 	add.w	r0, r2, #20
 800650e:	4298      	cmp	r0, r3
 8006510:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8006514:	d920      	bls.n	8006558 <_dtoa_r+0x2a0>
 8006516:	4648      	mov	r0, r9
 8006518:	f000 ff86 	bl	8007428 <_Balloc>
 800651c:	9006      	str	r0, [sp, #24]
 800651e:	2800      	cmp	r0, #0
 8006520:	d13e      	bne.n	80065a0 <_dtoa_r+0x2e8>
 8006522:	4602      	mov	r2, r0
 8006524:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006528:	4b1b      	ldr	r3, [pc, #108]	; (8006598 <_dtoa_r+0x2e0>)
 800652a:	481c      	ldr	r0, [pc, #112]	; (800659c <_dtoa_r+0x2e4>)
 800652c:	f003 fa54 	bl	80099d8 <__assert_func>
 8006530:	2301      	movs	r3, #1
 8006532:	e7dc      	b.n	80064ee <_dtoa_r+0x236>
 8006534:	2401      	movs	r4, #1
 8006536:	2300      	movs	r3, #0
 8006538:	940b      	str	r4, [sp, #44]	; 0x2c
 800653a:	9320      	str	r3, [sp, #128]	; 0x80
 800653c:	f04f 33ff 	mov.w	r3, #4294967295
 8006540:	2200      	movs	r2, #0
 8006542:	9304      	str	r3, [sp, #16]
 8006544:	9307      	str	r3, [sp, #28]
 8006546:	2312      	movs	r3, #18
 8006548:	e7cc      	b.n	80064e4 <_dtoa_r+0x22c>
 800654a:	2301      	movs	r3, #1
 800654c:	930b      	str	r3, [sp, #44]	; 0x2c
 800654e:	e7f5      	b.n	800653c <_dtoa_r+0x284>
 8006550:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006552:	9304      	str	r3, [sp, #16]
 8006554:	9307      	str	r3, [sp, #28]
 8006556:	e7d4      	b.n	8006502 <_dtoa_r+0x24a>
 8006558:	3101      	adds	r1, #1
 800655a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800655e:	0052      	lsls	r2, r2, #1
 8006560:	e7d3      	b.n	800650a <_dtoa_r+0x252>
 8006562:	bf00      	nop
 8006564:	f3af 8000 	nop.w
 8006568:	636f4361 	.word	0x636f4361
 800656c:	3fd287a7 	.word	0x3fd287a7
 8006570:	8b60c8b3 	.word	0x8b60c8b3
 8006574:	3fc68a28 	.word	0x3fc68a28
 8006578:	509f79fb 	.word	0x509f79fb
 800657c:	3fd34413 	.word	0x3fd34413
 8006580:	7ff00000 	.word	0x7ff00000
 8006584:	0800af6d 	.word	0x0800af6d
 8006588:	0800af71 	.word	0x0800af71
 800658c:	0800ae4b 	.word	0x0800ae4b
 8006590:	3ff80000 	.word	0x3ff80000
 8006594:	0800b078 	.word	0x0800b078
 8006598:	0800af7a 	.word	0x0800af7a
 800659c:	0800af8b 	.word	0x0800af8b
 80065a0:	9b06      	ldr	r3, [sp, #24]
 80065a2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80065a6:	9b07      	ldr	r3, [sp, #28]
 80065a8:	2b0e      	cmp	r3, #14
 80065aa:	f200 80a1 	bhi.w	80066f0 <_dtoa_r+0x438>
 80065ae:	2c00      	cmp	r4, #0
 80065b0:	f000 809e 	beq.w	80066f0 <_dtoa_r+0x438>
 80065b4:	9b03      	ldr	r3, [sp, #12]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	dd34      	ble.n	8006624 <_dtoa_r+0x36c>
 80065ba:	4a96      	ldr	r2, [pc, #600]	; (8006814 <_dtoa_r+0x55c>)
 80065bc:	f003 030f 	and.w	r3, r3, #15
 80065c0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80065c4:	e9d3 3400 	ldrd	r3, r4, [r3]
 80065c8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80065cc:	9b03      	ldr	r3, [sp, #12]
 80065ce:	05d8      	lsls	r0, r3, #23
 80065d0:	ea4f 1523 	mov.w	r5, r3, asr #4
 80065d4:	d516      	bpl.n	8006604 <_dtoa_r+0x34c>
 80065d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065da:	4b8f      	ldr	r3, [pc, #572]	; (8006818 <_dtoa_r+0x560>)
 80065dc:	2603      	movs	r6, #3
 80065de:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80065e2:	f7fa f8af 	bl	8000744 <__aeabi_ddiv>
 80065e6:	4682      	mov	sl, r0
 80065e8:	468b      	mov	fp, r1
 80065ea:	f005 050f 	and.w	r5, r5, #15
 80065ee:	4c8a      	ldr	r4, [pc, #552]	; (8006818 <_dtoa_r+0x560>)
 80065f0:	b955      	cbnz	r5, 8006608 <_dtoa_r+0x350>
 80065f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80065f6:	4650      	mov	r0, sl
 80065f8:	4659      	mov	r1, fp
 80065fa:	f7fa f8a3 	bl	8000744 <__aeabi_ddiv>
 80065fe:	4682      	mov	sl, r0
 8006600:	468b      	mov	fp, r1
 8006602:	e028      	b.n	8006656 <_dtoa_r+0x39e>
 8006604:	2602      	movs	r6, #2
 8006606:	e7f2      	b.n	80065ee <_dtoa_r+0x336>
 8006608:	07e9      	lsls	r1, r5, #31
 800660a:	d508      	bpl.n	800661e <_dtoa_r+0x366>
 800660c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006610:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006614:	f7f9 ff6c 	bl	80004f0 <__aeabi_dmul>
 8006618:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800661c:	3601      	adds	r6, #1
 800661e:	106d      	asrs	r5, r5, #1
 8006620:	3408      	adds	r4, #8
 8006622:	e7e5      	b.n	80065f0 <_dtoa_r+0x338>
 8006624:	f000 809f 	beq.w	8006766 <_dtoa_r+0x4ae>
 8006628:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800662c:	9b03      	ldr	r3, [sp, #12]
 800662e:	2602      	movs	r6, #2
 8006630:	425c      	negs	r4, r3
 8006632:	4b78      	ldr	r3, [pc, #480]	; (8006814 <_dtoa_r+0x55c>)
 8006634:	f004 020f 	and.w	r2, r4, #15
 8006638:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800663c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006640:	f7f9 ff56 	bl	80004f0 <__aeabi_dmul>
 8006644:	2300      	movs	r3, #0
 8006646:	4682      	mov	sl, r0
 8006648:	468b      	mov	fp, r1
 800664a:	4d73      	ldr	r5, [pc, #460]	; (8006818 <_dtoa_r+0x560>)
 800664c:	1124      	asrs	r4, r4, #4
 800664e:	2c00      	cmp	r4, #0
 8006650:	d17e      	bne.n	8006750 <_dtoa_r+0x498>
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1d3      	bne.n	80065fe <_dtoa_r+0x346>
 8006656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006658:	2b00      	cmp	r3, #0
 800665a:	f000 8086 	beq.w	800676a <_dtoa_r+0x4b2>
 800665e:	2200      	movs	r2, #0
 8006660:	4650      	mov	r0, sl
 8006662:	4659      	mov	r1, fp
 8006664:	4b6d      	ldr	r3, [pc, #436]	; (800681c <_dtoa_r+0x564>)
 8006666:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800666a:	f7fa f9b3 	bl	80009d4 <__aeabi_dcmplt>
 800666e:	2800      	cmp	r0, #0
 8006670:	d07b      	beq.n	800676a <_dtoa_r+0x4b2>
 8006672:	9b07      	ldr	r3, [sp, #28]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d078      	beq.n	800676a <_dtoa_r+0x4b2>
 8006678:	9b04      	ldr	r3, [sp, #16]
 800667a:	2b00      	cmp	r3, #0
 800667c:	dd36      	ble.n	80066ec <_dtoa_r+0x434>
 800667e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006682:	9b03      	ldr	r3, [sp, #12]
 8006684:	2200      	movs	r2, #0
 8006686:	1e5d      	subs	r5, r3, #1
 8006688:	4b65      	ldr	r3, [pc, #404]	; (8006820 <_dtoa_r+0x568>)
 800668a:	f7f9 ff31 	bl	80004f0 <__aeabi_dmul>
 800668e:	4682      	mov	sl, r0
 8006690:	468b      	mov	fp, r1
 8006692:	9c04      	ldr	r4, [sp, #16]
 8006694:	3601      	adds	r6, #1
 8006696:	4630      	mov	r0, r6
 8006698:	f7f9 fec0 	bl	800041c <__aeabi_i2d>
 800669c:	4652      	mov	r2, sl
 800669e:	465b      	mov	r3, fp
 80066a0:	f7f9 ff26 	bl	80004f0 <__aeabi_dmul>
 80066a4:	2200      	movs	r2, #0
 80066a6:	4b5f      	ldr	r3, [pc, #380]	; (8006824 <_dtoa_r+0x56c>)
 80066a8:	f7f9 fd6c 	bl	8000184 <__adddf3>
 80066ac:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80066b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80066b4:	9611      	str	r6, [sp, #68]	; 0x44
 80066b6:	2c00      	cmp	r4, #0
 80066b8:	d15a      	bne.n	8006770 <_dtoa_r+0x4b8>
 80066ba:	2200      	movs	r2, #0
 80066bc:	4650      	mov	r0, sl
 80066be:	4659      	mov	r1, fp
 80066c0:	4b59      	ldr	r3, [pc, #356]	; (8006828 <_dtoa_r+0x570>)
 80066c2:	f7f9 fd5d 	bl	8000180 <__aeabi_dsub>
 80066c6:	4633      	mov	r3, r6
 80066c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066ca:	4682      	mov	sl, r0
 80066cc:	468b      	mov	fp, r1
 80066ce:	f7fa f99f 	bl	8000a10 <__aeabi_dcmpgt>
 80066d2:	2800      	cmp	r0, #0
 80066d4:	f040 828b 	bne.w	8006bee <_dtoa_r+0x936>
 80066d8:	4650      	mov	r0, sl
 80066da:	4659      	mov	r1, fp
 80066dc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80066de:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80066e2:	f7fa f977 	bl	80009d4 <__aeabi_dcmplt>
 80066e6:	2800      	cmp	r0, #0
 80066e8:	f040 827f 	bne.w	8006bea <_dtoa_r+0x932>
 80066ec:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 80066f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f2c0 814d 	blt.w	8006992 <_dtoa_r+0x6da>
 80066f8:	9a03      	ldr	r2, [sp, #12]
 80066fa:	2a0e      	cmp	r2, #14
 80066fc:	f300 8149 	bgt.w	8006992 <_dtoa_r+0x6da>
 8006700:	4b44      	ldr	r3, [pc, #272]	; (8006814 <_dtoa_r+0x55c>)
 8006702:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006706:	e9d3 3400 	ldrd	r3, r4, [r3]
 800670a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800670e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006710:	2b00      	cmp	r3, #0
 8006712:	f280 80d6 	bge.w	80068c2 <_dtoa_r+0x60a>
 8006716:	9b07      	ldr	r3, [sp, #28]
 8006718:	2b00      	cmp	r3, #0
 800671a:	f300 80d2 	bgt.w	80068c2 <_dtoa_r+0x60a>
 800671e:	f040 8263 	bne.w	8006be8 <_dtoa_r+0x930>
 8006722:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006726:	2200      	movs	r2, #0
 8006728:	4b3f      	ldr	r3, [pc, #252]	; (8006828 <_dtoa_r+0x570>)
 800672a:	f7f9 fee1 	bl	80004f0 <__aeabi_dmul>
 800672e:	4652      	mov	r2, sl
 8006730:	465b      	mov	r3, fp
 8006732:	f7fa f963 	bl	80009fc <__aeabi_dcmpge>
 8006736:	9c07      	ldr	r4, [sp, #28]
 8006738:	4625      	mov	r5, r4
 800673a:	2800      	cmp	r0, #0
 800673c:	f040 823c 	bne.w	8006bb8 <_dtoa_r+0x900>
 8006740:	2331      	movs	r3, #49	; 0x31
 8006742:	9e06      	ldr	r6, [sp, #24]
 8006744:	f806 3b01 	strb.w	r3, [r6], #1
 8006748:	9b03      	ldr	r3, [sp, #12]
 800674a:	3301      	adds	r3, #1
 800674c:	9303      	str	r3, [sp, #12]
 800674e:	e237      	b.n	8006bc0 <_dtoa_r+0x908>
 8006750:	07e2      	lsls	r2, r4, #31
 8006752:	d505      	bpl.n	8006760 <_dtoa_r+0x4a8>
 8006754:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006758:	f7f9 feca 	bl	80004f0 <__aeabi_dmul>
 800675c:	2301      	movs	r3, #1
 800675e:	3601      	adds	r6, #1
 8006760:	1064      	asrs	r4, r4, #1
 8006762:	3508      	adds	r5, #8
 8006764:	e773      	b.n	800664e <_dtoa_r+0x396>
 8006766:	2602      	movs	r6, #2
 8006768:	e775      	b.n	8006656 <_dtoa_r+0x39e>
 800676a:	9d03      	ldr	r5, [sp, #12]
 800676c:	9c07      	ldr	r4, [sp, #28]
 800676e:	e792      	b.n	8006696 <_dtoa_r+0x3de>
 8006770:	9906      	ldr	r1, [sp, #24]
 8006772:	4b28      	ldr	r3, [pc, #160]	; (8006814 <_dtoa_r+0x55c>)
 8006774:	4421      	add	r1, r4
 8006776:	9112      	str	r1, [sp, #72]	; 0x48
 8006778:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800677a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800677e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006782:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006786:	2900      	cmp	r1, #0
 8006788:	d052      	beq.n	8006830 <_dtoa_r+0x578>
 800678a:	2000      	movs	r0, #0
 800678c:	4927      	ldr	r1, [pc, #156]	; (800682c <_dtoa_r+0x574>)
 800678e:	f7f9 ffd9 	bl	8000744 <__aeabi_ddiv>
 8006792:	4632      	mov	r2, r6
 8006794:	463b      	mov	r3, r7
 8006796:	f7f9 fcf3 	bl	8000180 <__aeabi_dsub>
 800679a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800679e:	9e06      	ldr	r6, [sp, #24]
 80067a0:	4659      	mov	r1, fp
 80067a2:	4650      	mov	r0, sl
 80067a4:	f7fa f954 	bl	8000a50 <__aeabi_d2iz>
 80067a8:	4604      	mov	r4, r0
 80067aa:	f7f9 fe37 	bl	800041c <__aeabi_i2d>
 80067ae:	4602      	mov	r2, r0
 80067b0:	460b      	mov	r3, r1
 80067b2:	4650      	mov	r0, sl
 80067b4:	4659      	mov	r1, fp
 80067b6:	f7f9 fce3 	bl	8000180 <__aeabi_dsub>
 80067ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067be:	3430      	adds	r4, #48	; 0x30
 80067c0:	f806 4b01 	strb.w	r4, [r6], #1
 80067c4:	4682      	mov	sl, r0
 80067c6:	468b      	mov	fp, r1
 80067c8:	f7fa f904 	bl	80009d4 <__aeabi_dcmplt>
 80067cc:	2800      	cmp	r0, #0
 80067ce:	d170      	bne.n	80068b2 <_dtoa_r+0x5fa>
 80067d0:	4652      	mov	r2, sl
 80067d2:	465b      	mov	r3, fp
 80067d4:	2000      	movs	r0, #0
 80067d6:	4911      	ldr	r1, [pc, #68]	; (800681c <_dtoa_r+0x564>)
 80067d8:	f7f9 fcd2 	bl	8000180 <__aeabi_dsub>
 80067dc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80067e0:	f7fa f8f8 	bl	80009d4 <__aeabi_dcmplt>
 80067e4:	2800      	cmp	r0, #0
 80067e6:	f040 80b6 	bne.w	8006956 <_dtoa_r+0x69e>
 80067ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80067ec:	429e      	cmp	r6, r3
 80067ee:	f43f af7d 	beq.w	80066ec <_dtoa_r+0x434>
 80067f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80067f6:	2200      	movs	r2, #0
 80067f8:	4b09      	ldr	r3, [pc, #36]	; (8006820 <_dtoa_r+0x568>)
 80067fa:	f7f9 fe79 	bl	80004f0 <__aeabi_dmul>
 80067fe:	2200      	movs	r2, #0
 8006800:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006804:	4b06      	ldr	r3, [pc, #24]	; (8006820 <_dtoa_r+0x568>)
 8006806:	4650      	mov	r0, sl
 8006808:	4659      	mov	r1, fp
 800680a:	f7f9 fe71 	bl	80004f0 <__aeabi_dmul>
 800680e:	4682      	mov	sl, r0
 8006810:	468b      	mov	fp, r1
 8006812:	e7c5      	b.n	80067a0 <_dtoa_r+0x4e8>
 8006814:	0800b078 	.word	0x0800b078
 8006818:	0800b050 	.word	0x0800b050
 800681c:	3ff00000 	.word	0x3ff00000
 8006820:	40240000 	.word	0x40240000
 8006824:	401c0000 	.word	0x401c0000
 8006828:	40140000 	.word	0x40140000
 800682c:	3fe00000 	.word	0x3fe00000
 8006830:	4630      	mov	r0, r6
 8006832:	4639      	mov	r1, r7
 8006834:	f7f9 fe5c 	bl	80004f0 <__aeabi_dmul>
 8006838:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800683c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800683e:	9e06      	ldr	r6, [sp, #24]
 8006840:	4659      	mov	r1, fp
 8006842:	4650      	mov	r0, sl
 8006844:	f7fa f904 	bl	8000a50 <__aeabi_d2iz>
 8006848:	4604      	mov	r4, r0
 800684a:	f7f9 fde7 	bl	800041c <__aeabi_i2d>
 800684e:	4602      	mov	r2, r0
 8006850:	460b      	mov	r3, r1
 8006852:	4650      	mov	r0, sl
 8006854:	4659      	mov	r1, fp
 8006856:	f7f9 fc93 	bl	8000180 <__aeabi_dsub>
 800685a:	3430      	adds	r4, #48	; 0x30
 800685c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800685e:	f806 4b01 	strb.w	r4, [r6], #1
 8006862:	429e      	cmp	r6, r3
 8006864:	4682      	mov	sl, r0
 8006866:	468b      	mov	fp, r1
 8006868:	f04f 0200 	mov.w	r2, #0
 800686c:	d123      	bne.n	80068b6 <_dtoa_r+0x5fe>
 800686e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006872:	4bb2      	ldr	r3, [pc, #712]	; (8006b3c <_dtoa_r+0x884>)
 8006874:	f7f9 fc86 	bl	8000184 <__adddf3>
 8006878:	4602      	mov	r2, r0
 800687a:	460b      	mov	r3, r1
 800687c:	4650      	mov	r0, sl
 800687e:	4659      	mov	r1, fp
 8006880:	f7fa f8c6 	bl	8000a10 <__aeabi_dcmpgt>
 8006884:	2800      	cmp	r0, #0
 8006886:	d166      	bne.n	8006956 <_dtoa_r+0x69e>
 8006888:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800688c:	2000      	movs	r0, #0
 800688e:	49ab      	ldr	r1, [pc, #684]	; (8006b3c <_dtoa_r+0x884>)
 8006890:	f7f9 fc76 	bl	8000180 <__aeabi_dsub>
 8006894:	4602      	mov	r2, r0
 8006896:	460b      	mov	r3, r1
 8006898:	4650      	mov	r0, sl
 800689a:	4659      	mov	r1, fp
 800689c:	f7fa f89a 	bl	80009d4 <__aeabi_dcmplt>
 80068a0:	2800      	cmp	r0, #0
 80068a2:	f43f af23 	beq.w	80066ec <_dtoa_r+0x434>
 80068a6:	463e      	mov	r6, r7
 80068a8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068ac:	3f01      	subs	r7, #1
 80068ae:	2b30      	cmp	r3, #48	; 0x30
 80068b0:	d0f9      	beq.n	80068a6 <_dtoa_r+0x5ee>
 80068b2:	9503      	str	r5, [sp, #12]
 80068b4:	e03e      	b.n	8006934 <_dtoa_r+0x67c>
 80068b6:	4ba2      	ldr	r3, [pc, #648]	; (8006b40 <_dtoa_r+0x888>)
 80068b8:	f7f9 fe1a 	bl	80004f0 <__aeabi_dmul>
 80068bc:	4682      	mov	sl, r0
 80068be:	468b      	mov	fp, r1
 80068c0:	e7be      	b.n	8006840 <_dtoa_r+0x588>
 80068c2:	4654      	mov	r4, sl
 80068c4:	f04f 0a00 	mov.w	sl, #0
 80068c8:	465d      	mov	r5, fp
 80068ca:	9e06      	ldr	r6, [sp, #24]
 80068cc:	f8df b270 	ldr.w	fp, [pc, #624]	; 8006b40 <_dtoa_r+0x888>
 80068d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068d4:	4620      	mov	r0, r4
 80068d6:	4629      	mov	r1, r5
 80068d8:	f7f9 ff34 	bl	8000744 <__aeabi_ddiv>
 80068dc:	f7fa f8b8 	bl	8000a50 <__aeabi_d2iz>
 80068e0:	4607      	mov	r7, r0
 80068e2:	f7f9 fd9b 	bl	800041c <__aeabi_i2d>
 80068e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068ea:	f7f9 fe01 	bl	80004f0 <__aeabi_dmul>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	4620      	mov	r0, r4
 80068f4:	4629      	mov	r1, r5
 80068f6:	f7f9 fc43 	bl	8000180 <__aeabi_dsub>
 80068fa:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80068fe:	f806 4b01 	strb.w	r4, [r6], #1
 8006902:	9c06      	ldr	r4, [sp, #24]
 8006904:	9d07      	ldr	r5, [sp, #28]
 8006906:	1b34      	subs	r4, r6, r4
 8006908:	42a5      	cmp	r5, r4
 800690a:	4602      	mov	r2, r0
 800690c:	460b      	mov	r3, r1
 800690e:	d133      	bne.n	8006978 <_dtoa_r+0x6c0>
 8006910:	f7f9 fc38 	bl	8000184 <__adddf3>
 8006914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006918:	4604      	mov	r4, r0
 800691a:	460d      	mov	r5, r1
 800691c:	f7fa f878 	bl	8000a10 <__aeabi_dcmpgt>
 8006920:	b9c0      	cbnz	r0, 8006954 <_dtoa_r+0x69c>
 8006922:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006926:	4620      	mov	r0, r4
 8006928:	4629      	mov	r1, r5
 800692a:	f7fa f849 	bl	80009c0 <__aeabi_dcmpeq>
 800692e:	b108      	cbz	r0, 8006934 <_dtoa_r+0x67c>
 8006930:	07fb      	lsls	r3, r7, #31
 8006932:	d40f      	bmi.n	8006954 <_dtoa_r+0x69c>
 8006934:	4648      	mov	r0, r9
 8006936:	4641      	mov	r1, r8
 8006938:	f000 fd9b 	bl	8007472 <_Bfree>
 800693c:	2300      	movs	r3, #0
 800693e:	9803      	ldr	r0, [sp, #12]
 8006940:	7033      	strb	r3, [r6, #0]
 8006942:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006944:	3001      	adds	r0, #1
 8006946:	6018      	str	r0, [r3, #0]
 8006948:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800694a:	2b00      	cmp	r3, #0
 800694c:	f43f acea 	beq.w	8006324 <_dtoa_r+0x6c>
 8006950:	601e      	str	r6, [r3, #0]
 8006952:	e4e7      	b.n	8006324 <_dtoa_r+0x6c>
 8006954:	9d03      	ldr	r5, [sp, #12]
 8006956:	4633      	mov	r3, r6
 8006958:	461e      	mov	r6, r3
 800695a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800695e:	2a39      	cmp	r2, #57	; 0x39
 8006960:	d106      	bne.n	8006970 <_dtoa_r+0x6b8>
 8006962:	9a06      	ldr	r2, [sp, #24]
 8006964:	429a      	cmp	r2, r3
 8006966:	d1f7      	bne.n	8006958 <_dtoa_r+0x6a0>
 8006968:	2230      	movs	r2, #48	; 0x30
 800696a:	9906      	ldr	r1, [sp, #24]
 800696c:	3501      	adds	r5, #1
 800696e:	700a      	strb	r2, [r1, #0]
 8006970:	781a      	ldrb	r2, [r3, #0]
 8006972:	3201      	adds	r2, #1
 8006974:	701a      	strb	r2, [r3, #0]
 8006976:	e79c      	b.n	80068b2 <_dtoa_r+0x5fa>
 8006978:	4652      	mov	r2, sl
 800697a:	465b      	mov	r3, fp
 800697c:	f7f9 fdb8 	bl	80004f0 <__aeabi_dmul>
 8006980:	2200      	movs	r2, #0
 8006982:	2300      	movs	r3, #0
 8006984:	4604      	mov	r4, r0
 8006986:	460d      	mov	r5, r1
 8006988:	f7fa f81a 	bl	80009c0 <__aeabi_dcmpeq>
 800698c:	2800      	cmp	r0, #0
 800698e:	d09f      	beq.n	80068d0 <_dtoa_r+0x618>
 8006990:	e7d0      	b.n	8006934 <_dtoa_r+0x67c>
 8006992:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006994:	2a00      	cmp	r2, #0
 8006996:	f000 80cb 	beq.w	8006b30 <_dtoa_r+0x878>
 800699a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800699c:	2a01      	cmp	r2, #1
 800699e:	f300 80ae 	bgt.w	8006afe <_dtoa_r+0x846>
 80069a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069a4:	2a00      	cmp	r2, #0
 80069a6:	f000 80a6 	beq.w	8006af6 <_dtoa_r+0x83e>
 80069aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80069ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80069b0:	9e08      	ldr	r6, [sp, #32]
 80069b2:	9a08      	ldr	r2, [sp, #32]
 80069b4:	2101      	movs	r1, #1
 80069b6:	441a      	add	r2, r3
 80069b8:	9208      	str	r2, [sp, #32]
 80069ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069bc:	4648      	mov	r0, r9
 80069be:	441a      	add	r2, r3
 80069c0:	9209      	str	r2, [sp, #36]	; 0x24
 80069c2:	f000 fdf7 	bl	80075b4 <__i2b>
 80069c6:	4605      	mov	r5, r0
 80069c8:	2e00      	cmp	r6, #0
 80069ca:	dd0c      	ble.n	80069e6 <_dtoa_r+0x72e>
 80069cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	dd09      	ble.n	80069e6 <_dtoa_r+0x72e>
 80069d2:	42b3      	cmp	r3, r6
 80069d4:	bfa8      	it	ge
 80069d6:	4633      	movge	r3, r6
 80069d8:	9a08      	ldr	r2, [sp, #32]
 80069da:	1af6      	subs	r6, r6, r3
 80069dc:	1ad2      	subs	r2, r2, r3
 80069de:	9208      	str	r2, [sp, #32]
 80069e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069e2:	1ad3      	subs	r3, r2, r3
 80069e4:	9309      	str	r3, [sp, #36]	; 0x24
 80069e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069e8:	b1f3      	cbz	r3, 8006a28 <_dtoa_r+0x770>
 80069ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	f000 80a3 	beq.w	8006b38 <_dtoa_r+0x880>
 80069f2:	2c00      	cmp	r4, #0
 80069f4:	dd10      	ble.n	8006a18 <_dtoa_r+0x760>
 80069f6:	4629      	mov	r1, r5
 80069f8:	4622      	mov	r2, r4
 80069fa:	4648      	mov	r0, r9
 80069fc:	f000 fe94 	bl	8007728 <__pow5mult>
 8006a00:	4642      	mov	r2, r8
 8006a02:	4601      	mov	r1, r0
 8006a04:	4605      	mov	r5, r0
 8006a06:	4648      	mov	r0, r9
 8006a08:	f000 fdea 	bl	80075e0 <__multiply>
 8006a0c:	4607      	mov	r7, r0
 8006a0e:	4641      	mov	r1, r8
 8006a10:	4648      	mov	r0, r9
 8006a12:	f000 fd2e 	bl	8007472 <_Bfree>
 8006a16:	46b8      	mov	r8, r7
 8006a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a1a:	1b1a      	subs	r2, r3, r4
 8006a1c:	d004      	beq.n	8006a28 <_dtoa_r+0x770>
 8006a1e:	4641      	mov	r1, r8
 8006a20:	4648      	mov	r0, r9
 8006a22:	f000 fe81 	bl	8007728 <__pow5mult>
 8006a26:	4680      	mov	r8, r0
 8006a28:	2101      	movs	r1, #1
 8006a2a:	4648      	mov	r0, r9
 8006a2c:	f000 fdc2 	bl	80075b4 <__i2b>
 8006a30:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a32:	4604      	mov	r4, r0
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	f340 8085 	ble.w	8006b44 <_dtoa_r+0x88c>
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	4601      	mov	r1, r0
 8006a3e:	4648      	mov	r0, r9
 8006a40:	f000 fe72 	bl	8007728 <__pow5mult>
 8006a44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a46:	4604      	mov	r4, r0
 8006a48:	2b01      	cmp	r3, #1
 8006a4a:	dd7e      	ble.n	8006b4a <_dtoa_r+0x892>
 8006a4c:	2700      	movs	r7, #0
 8006a4e:	6923      	ldr	r3, [r4, #16]
 8006a50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006a54:	6918      	ldr	r0, [r3, #16]
 8006a56:	f000 fd5f 	bl	8007518 <__hi0bits>
 8006a5a:	f1c0 0020 	rsb	r0, r0, #32
 8006a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a60:	4418      	add	r0, r3
 8006a62:	f010 001f 	ands.w	r0, r0, #31
 8006a66:	f000 808e 	beq.w	8006b86 <_dtoa_r+0x8ce>
 8006a6a:	f1c0 0320 	rsb	r3, r0, #32
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	f340 8087 	ble.w	8006b82 <_dtoa_r+0x8ca>
 8006a74:	f1c0 001c 	rsb	r0, r0, #28
 8006a78:	9b08      	ldr	r3, [sp, #32]
 8006a7a:	4406      	add	r6, r0
 8006a7c:	4403      	add	r3, r0
 8006a7e:	9308      	str	r3, [sp, #32]
 8006a80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a82:	4403      	add	r3, r0
 8006a84:	9309      	str	r3, [sp, #36]	; 0x24
 8006a86:	9b08      	ldr	r3, [sp, #32]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	dd05      	ble.n	8006a98 <_dtoa_r+0x7e0>
 8006a8c:	4641      	mov	r1, r8
 8006a8e:	461a      	mov	r2, r3
 8006a90:	4648      	mov	r0, r9
 8006a92:	f000 fe89 	bl	80077a8 <__lshift>
 8006a96:	4680      	mov	r8, r0
 8006a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	dd05      	ble.n	8006aaa <_dtoa_r+0x7f2>
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	4648      	mov	r0, r9
 8006aa4:	f000 fe80 	bl	80077a8 <__lshift>
 8006aa8:	4604      	mov	r4, r0
 8006aaa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d06c      	beq.n	8006b8a <_dtoa_r+0x8d2>
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	4640      	mov	r0, r8
 8006ab4:	f000 fee4 	bl	8007880 <__mcmp>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	da66      	bge.n	8006b8a <_dtoa_r+0x8d2>
 8006abc:	9b03      	ldr	r3, [sp, #12]
 8006abe:	4641      	mov	r1, r8
 8006ac0:	3b01      	subs	r3, #1
 8006ac2:	9303      	str	r3, [sp, #12]
 8006ac4:	220a      	movs	r2, #10
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	4648      	mov	r0, r9
 8006aca:	f000 fcdb 	bl	8007484 <__multadd>
 8006ace:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ad0:	4680      	mov	r8, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	f000 819f 	beq.w	8006e16 <_dtoa_r+0xb5e>
 8006ad8:	2300      	movs	r3, #0
 8006ada:	4629      	mov	r1, r5
 8006adc:	220a      	movs	r2, #10
 8006ade:	4648      	mov	r0, r9
 8006ae0:	f000 fcd0 	bl	8007484 <__multadd>
 8006ae4:	9b04      	ldr	r3, [sp, #16]
 8006ae6:	4605      	mov	r5, r0
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	f300 8089 	bgt.w	8006c00 <_dtoa_r+0x948>
 8006aee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006af0:	2b02      	cmp	r3, #2
 8006af2:	dc52      	bgt.n	8006b9a <_dtoa_r+0x8e2>
 8006af4:	e084      	b.n	8006c00 <_dtoa_r+0x948>
 8006af6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006af8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006afc:	e757      	b.n	80069ae <_dtoa_r+0x6f6>
 8006afe:	9b07      	ldr	r3, [sp, #28]
 8006b00:	1e5c      	subs	r4, r3, #1
 8006b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b04:	42a3      	cmp	r3, r4
 8006b06:	bfb7      	itett	lt
 8006b08:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006b0a:	1b1c      	subge	r4, r3, r4
 8006b0c:	1ae2      	sublt	r2, r4, r3
 8006b0e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006b10:	bfbe      	ittt	lt
 8006b12:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006b14:	189b      	addlt	r3, r3, r2
 8006b16:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006b18:	9b07      	ldr	r3, [sp, #28]
 8006b1a:	bfb8      	it	lt
 8006b1c:	2400      	movlt	r4, #0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	bfb7      	itett	lt
 8006b22:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8006b26:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8006b2a:	1a9e      	sublt	r6, r3, r2
 8006b2c:	2300      	movlt	r3, #0
 8006b2e:	e740      	b.n	80069b2 <_dtoa_r+0x6fa>
 8006b30:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006b32:	9e08      	ldr	r6, [sp, #32]
 8006b34:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8006b36:	e747      	b.n	80069c8 <_dtoa_r+0x710>
 8006b38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b3a:	e770      	b.n	8006a1e <_dtoa_r+0x766>
 8006b3c:	3fe00000 	.word	0x3fe00000
 8006b40:	40240000 	.word	0x40240000
 8006b44:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	dc17      	bgt.n	8006b7a <_dtoa_r+0x8c2>
 8006b4a:	f1ba 0f00 	cmp.w	sl, #0
 8006b4e:	d114      	bne.n	8006b7a <_dtoa_r+0x8c2>
 8006b50:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006b54:	b99b      	cbnz	r3, 8006b7e <_dtoa_r+0x8c6>
 8006b56:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8006b5a:	0d3f      	lsrs	r7, r7, #20
 8006b5c:	053f      	lsls	r7, r7, #20
 8006b5e:	b137      	cbz	r7, 8006b6e <_dtoa_r+0x8b6>
 8006b60:	2701      	movs	r7, #1
 8006b62:	9b08      	ldr	r3, [sp, #32]
 8006b64:	3301      	adds	r3, #1
 8006b66:	9308      	str	r3, [sp, #32]
 8006b68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f47f af6c 	bne.w	8006a4e <_dtoa_r+0x796>
 8006b76:	2001      	movs	r0, #1
 8006b78:	e771      	b.n	8006a5e <_dtoa_r+0x7a6>
 8006b7a:	2700      	movs	r7, #0
 8006b7c:	e7f7      	b.n	8006b6e <_dtoa_r+0x8b6>
 8006b7e:	4657      	mov	r7, sl
 8006b80:	e7f5      	b.n	8006b6e <_dtoa_r+0x8b6>
 8006b82:	d080      	beq.n	8006a86 <_dtoa_r+0x7ce>
 8006b84:	4618      	mov	r0, r3
 8006b86:	301c      	adds	r0, #28
 8006b88:	e776      	b.n	8006a78 <_dtoa_r+0x7c0>
 8006b8a:	9b07      	ldr	r3, [sp, #28]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dc31      	bgt.n	8006bf4 <_dtoa_r+0x93c>
 8006b90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006b92:	2b02      	cmp	r3, #2
 8006b94:	dd2e      	ble.n	8006bf4 <_dtoa_r+0x93c>
 8006b96:	9b07      	ldr	r3, [sp, #28]
 8006b98:	9304      	str	r3, [sp, #16]
 8006b9a:	9b04      	ldr	r3, [sp, #16]
 8006b9c:	b963      	cbnz	r3, 8006bb8 <_dtoa_r+0x900>
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	2205      	movs	r2, #5
 8006ba2:	4648      	mov	r0, r9
 8006ba4:	f000 fc6e 	bl	8007484 <__multadd>
 8006ba8:	4601      	mov	r1, r0
 8006baa:	4604      	mov	r4, r0
 8006bac:	4640      	mov	r0, r8
 8006bae:	f000 fe67 	bl	8007880 <__mcmp>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	f73f adc4 	bgt.w	8006740 <_dtoa_r+0x488>
 8006bb8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bba:	9e06      	ldr	r6, [sp, #24]
 8006bbc:	43db      	mvns	r3, r3
 8006bbe:	9303      	str	r3, [sp, #12]
 8006bc0:	2700      	movs	r7, #0
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	4648      	mov	r0, r9
 8006bc6:	f000 fc54 	bl	8007472 <_Bfree>
 8006bca:	2d00      	cmp	r5, #0
 8006bcc:	f43f aeb2 	beq.w	8006934 <_dtoa_r+0x67c>
 8006bd0:	b12f      	cbz	r7, 8006bde <_dtoa_r+0x926>
 8006bd2:	42af      	cmp	r7, r5
 8006bd4:	d003      	beq.n	8006bde <_dtoa_r+0x926>
 8006bd6:	4639      	mov	r1, r7
 8006bd8:	4648      	mov	r0, r9
 8006bda:	f000 fc4a 	bl	8007472 <_Bfree>
 8006bde:	4629      	mov	r1, r5
 8006be0:	4648      	mov	r0, r9
 8006be2:	f000 fc46 	bl	8007472 <_Bfree>
 8006be6:	e6a5      	b.n	8006934 <_dtoa_r+0x67c>
 8006be8:	2400      	movs	r4, #0
 8006bea:	4625      	mov	r5, r4
 8006bec:	e7e4      	b.n	8006bb8 <_dtoa_r+0x900>
 8006bee:	9503      	str	r5, [sp, #12]
 8006bf0:	4625      	mov	r5, r4
 8006bf2:	e5a5      	b.n	8006740 <_dtoa_r+0x488>
 8006bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	f000 80c4 	beq.w	8006d84 <_dtoa_r+0xacc>
 8006bfc:	9b07      	ldr	r3, [sp, #28]
 8006bfe:	9304      	str	r3, [sp, #16]
 8006c00:	2e00      	cmp	r6, #0
 8006c02:	dd05      	ble.n	8006c10 <_dtoa_r+0x958>
 8006c04:	4629      	mov	r1, r5
 8006c06:	4632      	mov	r2, r6
 8006c08:	4648      	mov	r0, r9
 8006c0a:	f000 fdcd 	bl	80077a8 <__lshift>
 8006c0e:	4605      	mov	r5, r0
 8006c10:	2f00      	cmp	r7, #0
 8006c12:	d058      	beq.n	8006cc6 <_dtoa_r+0xa0e>
 8006c14:	4648      	mov	r0, r9
 8006c16:	6869      	ldr	r1, [r5, #4]
 8006c18:	f000 fc06 	bl	8007428 <_Balloc>
 8006c1c:	4606      	mov	r6, r0
 8006c1e:	b920      	cbnz	r0, 8006c2a <_dtoa_r+0x972>
 8006c20:	4602      	mov	r2, r0
 8006c22:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006c26:	4b80      	ldr	r3, [pc, #512]	; (8006e28 <_dtoa_r+0xb70>)
 8006c28:	e47f      	b.n	800652a <_dtoa_r+0x272>
 8006c2a:	692a      	ldr	r2, [r5, #16]
 8006c2c:	f105 010c 	add.w	r1, r5, #12
 8006c30:	3202      	adds	r2, #2
 8006c32:	0092      	lsls	r2, r2, #2
 8006c34:	300c      	adds	r0, #12
 8006c36:	f000 fbe9 	bl	800740c <memcpy>
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	4631      	mov	r1, r6
 8006c3e:	4648      	mov	r0, r9
 8006c40:	f000 fdb2 	bl	80077a8 <__lshift>
 8006c44:	462f      	mov	r7, r5
 8006c46:	4605      	mov	r5, r0
 8006c48:	9b06      	ldr	r3, [sp, #24]
 8006c4a:	9a06      	ldr	r2, [sp, #24]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	9307      	str	r3, [sp, #28]
 8006c50:	9b04      	ldr	r3, [sp, #16]
 8006c52:	4413      	add	r3, r2
 8006c54:	930a      	str	r3, [sp, #40]	; 0x28
 8006c56:	f00a 0301 	and.w	r3, sl, #1
 8006c5a:	9309      	str	r3, [sp, #36]	; 0x24
 8006c5c:	9b07      	ldr	r3, [sp, #28]
 8006c5e:	4621      	mov	r1, r4
 8006c60:	4640      	mov	r0, r8
 8006c62:	f103 3bff 	add.w	fp, r3, #4294967295
 8006c66:	f7ff fa99 	bl	800619c <quorem>
 8006c6a:	4639      	mov	r1, r7
 8006c6c:	9004      	str	r0, [sp, #16]
 8006c6e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006c72:	4640      	mov	r0, r8
 8006c74:	f000 fe04 	bl	8007880 <__mcmp>
 8006c78:	462a      	mov	r2, r5
 8006c7a:	9008      	str	r0, [sp, #32]
 8006c7c:	4621      	mov	r1, r4
 8006c7e:	4648      	mov	r0, r9
 8006c80:	f000 fe1a 	bl	80078b8 <__mdiff>
 8006c84:	68c2      	ldr	r2, [r0, #12]
 8006c86:	4606      	mov	r6, r0
 8006c88:	b9fa      	cbnz	r2, 8006cca <_dtoa_r+0xa12>
 8006c8a:	4601      	mov	r1, r0
 8006c8c:	4640      	mov	r0, r8
 8006c8e:	f000 fdf7 	bl	8007880 <__mcmp>
 8006c92:	4602      	mov	r2, r0
 8006c94:	4631      	mov	r1, r6
 8006c96:	4648      	mov	r0, r9
 8006c98:	920b      	str	r2, [sp, #44]	; 0x2c
 8006c9a:	f000 fbea 	bl	8007472 <_Bfree>
 8006c9e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ca0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ca2:	9e07      	ldr	r6, [sp, #28]
 8006ca4:	ea43 0102 	orr.w	r1, r3, r2
 8006ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006caa:	430b      	orrs	r3, r1
 8006cac:	d10f      	bne.n	8006cce <_dtoa_r+0xa16>
 8006cae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006cb2:	d028      	beq.n	8006d06 <_dtoa_r+0xa4e>
 8006cb4:	9b08      	ldr	r3, [sp, #32]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	dd02      	ble.n	8006cc0 <_dtoa_r+0xa08>
 8006cba:	9b04      	ldr	r3, [sp, #16]
 8006cbc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006cc0:	f88b a000 	strb.w	sl, [fp]
 8006cc4:	e77d      	b.n	8006bc2 <_dtoa_r+0x90a>
 8006cc6:	4628      	mov	r0, r5
 8006cc8:	e7bc      	b.n	8006c44 <_dtoa_r+0x98c>
 8006cca:	2201      	movs	r2, #1
 8006ccc:	e7e2      	b.n	8006c94 <_dtoa_r+0x9dc>
 8006cce:	9b08      	ldr	r3, [sp, #32]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	db04      	blt.n	8006cde <_dtoa_r+0xa26>
 8006cd4:	9920      	ldr	r1, [sp, #128]	; 0x80
 8006cd6:	430b      	orrs	r3, r1
 8006cd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006cda:	430b      	orrs	r3, r1
 8006cdc:	d120      	bne.n	8006d20 <_dtoa_r+0xa68>
 8006cde:	2a00      	cmp	r2, #0
 8006ce0:	ddee      	ble.n	8006cc0 <_dtoa_r+0xa08>
 8006ce2:	4641      	mov	r1, r8
 8006ce4:	2201      	movs	r2, #1
 8006ce6:	4648      	mov	r0, r9
 8006ce8:	f000 fd5e 	bl	80077a8 <__lshift>
 8006cec:	4621      	mov	r1, r4
 8006cee:	4680      	mov	r8, r0
 8006cf0:	f000 fdc6 	bl	8007880 <__mcmp>
 8006cf4:	2800      	cmp	r0, #0
 8006cf6:	dc03      	bgt.n	8006d00 <_dtoa_r+0xa48>
 8006cf8:	d1e2      	bne.n	8006cc0 <_dtoa_r+0xa08>
 8006cfa:	f01a 0f01 	tst.w	sl, #1
 8006cfe:	d0df      	beq.n	8006cc0 <_dtoa_r+0xa08>
 8006d00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d04:	d1d9      	bne.n	8006cba <_dtoa_r+0xa02>
 8006d06:	2339      	movs	r3, #57	; 0x39
 8006d08:	f88b 3000 	strb.w	r3, [fp]
 8006d0c:	4633      	mov	r3, r6
 8006d0e:	461e      	mov	r6, r3
 8006d10:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006d14:	3b01      	subs	r3, #1
 8006d16:	2a39      	cmp	r2, #57	; 0x39
 8006d18:	d06a      	beq.n	8006df0 <_dtoa_r+0xb38>
 8006d1a:	3201      	adds	r2, #1
 8006d1c:	701a      	strb	r2, [r3, #0]
 8006d1e:	e750      	b.n	8006bc2 <_dtoa_r+0x90a>
 8006d20:	2a00      	cmp	r2, #0
 8006d22:	dd07      	ble.n	8006d34 <_dtoa_r+0xa7c>
 8006d24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006d28:	d0ed      	beq.n	8006d06 <_dtoa_r+0xa4e>
 8006d2a:	f10a 0301 	add.w	r3, sl, #1
 8006d2e:	f88b 3000 	strb.w	r3, [fp]
 8006d32:	e746      	b.n	8006bc2 <_dtoa_r+0x90a>
 8006d34:	9b07      	ldr	r3, [sp, #28]
 8006d36:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d38:	f803 ac01 	strb.w	sl, [r3, #-1]
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d041      	beq.n	8006dc4 <_dtoa_r+0xb0c>
 8006d40:	4641      	mov	r1, r8
 8006d42:	2300      	movs	r3, #0
 8006d44:	220a      	movs	r2, #10
 8006d46:	4648      	mov	r0, r9
 8006d48:	f000 fb9c 	bl	8007484 <__multadd>
 8006d4c:	42af      	cmp	r7, r5
 8006d4e:	4680      	mov	r8, r0
 8006d50:	f04f 0300 	mov.w	r3, #0
 8006d54:	f04f 020a 	mov.w	r2, #10
 8006d58:	4639      	mov	r1, r7
 8006d5a:	4648      	mov	r0, r9
 8006d5c:	d107      	bne.n	8006d6e <_dtoa_r+0xab6>
 8006d5e:	f000 fb91 	bl	8007484 <__multadd>
 8006d62:	4607      	mov	r7, r0
 8006d64:	4605      	mov	r5, r0
 8006d66:	9b07      	ldr	r3, [sp, #28]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	9307      	str	r3, [sp, #28]
 8006d6c:	e776      	b.n	8006c5c <_dtoa_r+0x9a4>
 8006d6e:	f000 fb89 	bl	8007484 <__multadd>
 8006d72:	4629      	mov	r1, r5
 8006d74:	4607      	mov	r7, r0
 8006d76:	2300      	movs	r3, #0
 8006d78:	220a      	movs	r2, #10
 8006d7a:	4648      	mov	r0, r9
 8006d7c:	f000 fb82 	bl	8007484 <__multadd>
 8006d80:	4605      	mov	r5, r0
 8006d82:	e7f0      	b.n	8006d66 <_dtoa_r+0xaae>
 8006d84:	9b07      	ldr	r3, [sp, #28]
 8006d86:	9304      	str	r3, [sp, #16]
 8006d88:	9e06      	ldr	r6, [sp, #24]
 8006d8a:	4621      	mov	r1, r4
 8006d8c:	4640      	mov	r0, r8
 8006d8e:	f7ff fa05 	bl	800619c <quorem>
 8006d92:	9b06      	ldr	r3, [sp, #24]
 8006d94:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006d98:	f806 ab01 	strb.w	sl, [r6], #1
 8006d9c:	1af2      	subs	r2, r6, r3
 8006d9e:	9b04      	ldr	r3, [sp, #16]
 8006da0:	4293      	cmp	r3, r2
 8006da2:	dd07      	ble.n	8006db4 <_dtoa_r+0xafc>
 8006da4:	4641      	mov	r1, r8
 8006da6:	2300      	movs	r3, #0
 8006da8:	220a      	movs	r2, #10
 8006daa:	4648      	mov	r0, r9
 8006dac:	f000 fb6a 	bl	8007484 <__multadd>
 8006db0:	4680      	mov	r8, r0
 8006db2:	e7ea      	b.n	8006d8a <_dtoa_r+0xad2>
 8006db4:	9b04      	ldr	r3, [sp, #16]
 8006db6:	2700      	movs	r7, #0
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	bfcc      	ite	gt
 8006dbc:	461e      	movgt	r6, r3
 8006dbe:	2601      	movle	r6, #1
 8006dc0:	9b06      	ldr	r3, [sp, #24]
 8006dc2:	441e      	add	r6, r3
 8006dc4:	4641      	mov	r1, r8
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	4648      	mov	r0, r9
 8006dca:	f000 fced 	bl	80077a8 <__lshift>
 8006dce:	4621      	mov	r1, r4
 8006dd0:	4680      	mov	r8, r0
 8006dd2:	f000 fd55 	bl	8007880 <__mcmp>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	dc98      	bgt.n	8006d0c <_dtoa_r+0xa54>
 8006dda:	d102      	bne.n	8006de2 <_dtoa_r+0xb2a>
 8006ddc:	f01a 0f01 	tst.w	sl, #1
 8006de0:	d194      	bne.n	8006d0c <_dtoa_r+0xa54>
 8006de2:	4633      	mov	r3, r6
 8006de4:	461e      	mov	r6, r3
 8006de6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006dea:	2a30      	cmp	r2, #48	; 0x30
 8006dec:	d0fa      	beq.n	8006de4 <_dtoa_r+0xb2c>
 8006dee:	e6e8      	b.n	8006bc2 <_dtoa_r+0x90a>
 8006df0:	9a06      	ldr	r2, [sp, #24]
 8006df2:	429a      	cmp	r2, r3
 8006df4:	d18b      	bne.n	8006d0e <_dtoa_r+0xa56>
 8006df6:	9b03      	ldr	r3, [sp, #12]
 8006df8:	3301      	adds	r3, #1
 8006dfa:	9303      	str	r3, [sp, #12]
 8006dfc:	2331      	movs	r3, #49	; 0x31
 8006dfe:	7013      	strb	r3, [r2, #0]
 8006e00:	e6df      	b.n	8006bc2 <_dtoa_r+0x90a>
 8006e02:	4b0a      	ldr	r3, [pc, #40]	; (8006e2c <_dtoa_r+0xb74>)
 8006e04:	f7ff baaa 	b.w	800635c <_dtoa_r+0xa4>
 8006e08:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f47f aa8e 	bne.w	800632c <_dtoa_r+0x74>
 8006e10:	4b07      	ldr	r3, [pc, #28]	; (8006e30 <_dtoa_r+0xb78>)
 8006e12:	f7ff baa3 	b.w	800635c <_dtoa_r+0xa4>
 8006e16:	9b04      	ldr	r3, [sp, #16]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	dcb5      	bgt.n	8006d88 <_dtoa_r+0xad0>
 8006e1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	f73f aebb 	bgt.w	8006b9a <_dtoa_r+0x8e2>
 8006e24:	e7b0      	b.n	8006d88 <_dtoa_r+0xad0>
 8006e26:	bf00      	nop
 8006e28:	0800af7a 	.word	0x0800af7a
 8006e2c:	0800ae4a 	.word	0x0800ae4a
 8006e30:	0800af71 	.word	0x0800af71

08006e34 <__sflush_r>:
 8006e34:	898b      	ldrh	r3, [r1, #12]
 8006e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e3a:	4605      	mov	r5, r0
 8006e3c:	0718      	lsls	r0, r3, #28
 8006e3e:	460c      	mov	r4, r1
 8006e40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e44:	d45f      	bmi.n	8006f06 <__sflush_r+0xd2>
 8006e46:	684b      	ldr	r3, [r1, #4]
 8006e48:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	818a      	strh	r2, [r1, #12]
 8006e50:	dc05      	bgt.n	8006e5e <__sflush_r+0x2a>
 8006e52:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	dc02      	bgt.n	8006e5e <__sflush_r+0x2a>
 8006e58:	2000      	movs	r0, #0
 8006e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e60:	2e00      	cmp	r6, #0
 8006e62:	d0f9      	beq.n	8006e58 <__sflush_r+0x24>
 8006e64:	2300      	movs	r3, #0
 8006e66:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006e6a:	682f      	ldr	r7, [r5, #0]
 8006e6c:	602b      	str	r3, [r5, #0]
 8006e6e:	d036      	beq.n	8006ede <__sflush_r+0xaa>
 8006e70:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8006e72:	89a3      	ldrh	r3, [r4, #12]
 8006e74:	075a      	lsls	r2, r3, #29
 8006e76:	d505      	bpl.n	8006e84 <__sflush_r+0x50>
 8006e78:	6863      	ldr	r3, [r4, #4]
 8006e7a:	1ac0      	subs	r0, r0, r3
 8006e7c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006e7e:	b10b      	cbz	r3, 8006e84 <__sflush_r+0x50>
 8006e80:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006e82:	1ac0      	subs	r0, r0, r3
 8006e84:	2300      	movs	r3, #0
 8006e86:	4602      	mov	r2, r0
 8006e88:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	69e1      	ldr	r1, [r4, #28]
 8006e8e:	47b0      	blx	r6
 8006e90:	1c43      	adds	r3, r0, #1
 8006e92:	89a3      	ldrh	r3, [r4, #12]
 8006e94:	d106      	bne.n	8006ea4 <__sflush_r+0x70>
 8006e96:	6829      	ldr	r1, [r5, #0]
 8006e98:	291d      	cmp	r1, #29
 8006e9a:	d830      	bhi.n	8006efe <__sflush_r+0xca>
 8006e9c:	4a2b      	ldr	r2, [pc, #172]	; (8006f4c <__sflush_r+0x118>)
 8006e9e:	40ca      	lsrs	r2, r1
 8006ea0:	07d6      	lsls	r6, r2, #31
 8006ea2:	d52c      	bpl.n	8006efe <__sflush_r+0xca>
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006eaa:	b21b      	sxth	r3, r3
 8006eac:	6062      	str	r2, [r4, #4]
 8006eae:	6922      	ldr	r2, [r4, #16]
 8006eb0:	04d9      	lsls	r1, r3, #19
 8006eb2:	81a3      	strh	r3, [r4, #12]
 8006eb4:	6022      	str	r2, [r4, #0]
 8006eb6:	d504      	bpl.n	8006ec2 <__sflush_r+0x8e>
 8006eb8:	1c42      	adds	r2, r0, #1
 8006eba:	d101      	bne.n	8006ec0 <__sflush_r+0x8c>
 8006ebc:	682b      	ldr	r3, [r5, #0]
 8006ebe:	b903      	cbnz	r3, 8006ec2 <__sflush_r+0x8e>
 8006ec0:	6520      	str	r0, [r4, #80]	; 0x50
 8006ec2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006ec4:	602f      	str	r7, [r5, #0]
 8006ec6:	2900      	cmp	r1, #0
 8006ec8:	d0c6      	beq.n	8006e58 <__sflush_r+0x24>
 8006eca:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006ece:	4299      	cmp	r1, r3
 8006ed0:	d002      	beq.n	8006ed8 <__sflush_r+0xa4>
 8006ed2:	4628      	mov	r0, r5
 8006ed4:	f000 f938 	bl	8007148 <_free_r>
 8006ed8:	2000      	movs	r0, #0
 8006eda:	6320      	str	r0, [r4, #48]	; 0x30
 8006edc:	e7bd      	b.n	8006e5a <__sflush_r+0x26>
 8006ede:	69e1      	ldr	r1, [r4, #28]
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	47b0      	blx	r6
 8006ee6:	1c41      	adds	r1, r0, #1
 8006ee8:	d1c3      	bne.n	8006e72 <__sflush_r+0x3e>
 8006eea:	682b      	ldr	r3, [r5, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d0c0      	beq.n	8006e72 <__sflush_r+0x3e>
 8006ef0:	2b1d      	cmp	r3, #29
 8006ef2:	d001      	beq.n	8006ef8 <__sflush_r+0xc4>
 8006ef4:	2b16      	cmp	r3, #22
 8006ef6:	d101      	bne.n	8006efc <__sflush_r+0xc8>
 8006ef8:	602f      	str	r7, [r5, #0]
 8006efa:	e7ad      	b.n	8006e58 <__sflush_r+0x24>
 8006efc:	89a3      	ldrh	r3, [r4, #12]
 8006efe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f02:	81a3      	strh	r3, [r4, #12]
 8006f04:	e7a9      	b.n	8006e5a <__sflush_r+0x26>
 8006f06:	690f      	ldr	r7, [r1, #16]
 8006f08:	2f00      	cmp	r7, #0
 8006f0a:	d0a5      	beq.n	8006e58 <__sflush_r+0x24>
 8006f0c:	079b      	lsls	r3, r3, #30
 8006f0e:	bf18      	it	ne
 8006f10:	2300      	movne	r3, #0
 8006f12:	680e      	ldr	r6, [r1, #0]
 8006f14:	bf08      	it	eq
 8006f16:	694b      	ldreq	r3, [r1, #20]
 8006f18:	eba6 0807 	sub.w	r8, r6, r7
 8006f1c:	600f      	str	r7, [r1, #0]
 8006f1e:	608b      	str	r3, [r1, #8]
 8006f20:	f1b8 0f00 	cmp.w	r8, #0
 8006f24:	dd98      	ble.n	8006e58 <__sflush_r+0x24>
 8006f26:	4643      	mov	r3, r8
 8006f28:	463a      	mov	r2, r7
 8006f2a:	4628      	mov	r0, r5
 8006f2c:	69e1      	ldr	r1, [r4, #28]
 8006f2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006f30:	47b0      	blx	r6
 8006f32:	2800      	cmp	r0, #0
 8006f34:	dc06      	bgt.n	8006f44 <__sflush_r+0x110>
 8006f36:	89a3      	ldrh	r3, [r4, #12]
 8006f38:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f40:	81a3      	strh	r3, [r4, #12]
 8006f42:	e78a      	b.n	8006e5a <__sflush_r+0x26>
 8006f44:	4407      	add	r7, r0
 8006f46:	eba8 0800 	sub.w	r8, r8, r0
 8006f4a:	e7e9      	b.n	8006f20 <__sflush_r+0xec>
 8006f4c:	20400001 	.word	0x20400001

08006f50 <_fflush_r>:
 8006f50:	b538      	push	{r3, r4, r5, lr}
 8006f52:	460c      	mov	r4, r1
 8006f54:	4605      	mov	r5, r0
 8006f56:	b118      	cbz	r0, 8006f60 <_fflush_r+0x10>
 8006f58:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006f5a:	b90b      	cbnz	r3, 8006f60 <_fflush_r+0x10>
 8006f5c:	f000 f864 	bl	8007028 <__sinit>
 8006f60:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8006f64:	b1b8      	cbz	r0, 8006f96 <_fflush_r+0x46>
 8006f66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f68:	07db      	lsls	r3, r3, #31
 8006f6a:	d404      	bmi.n	8006f76 <_fflush_r+0x26>
 8006f6c:	0581      	lsls	r1, r0, #22
 8006f6e:	d402      	bmi.n	8006f76 <_fflush_r+0x26>
 8006f70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f72:	f000 f9cf 	bl	8007314 <__retarget_lock_acquire_recursive>
 8006f76:	4628      	mov	r0, r5
 8006f78:	4621      	mov	r1, r4
 8006f7a:	f7ff ff5b 	bl	8006e34 <__sflush_r>
 8006f7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006f80:	4605      	mov	r5, r0
 8006f82:	07da      	lsls	r2, r3, #31
 8006f84:	d405      	bmi.n	8006f92 <_fflush_r+0x42>
 8006f86:	89a3      	ldrh	r3, [r4, #12]
 8006f88:	059b      	lsls	r3, r3, #22
 8006f8a:	d402      	bmi.n	8006f92 <_fflush_r+0x42>
 8006f8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006f8e:	f000 f9c2 	bl	8007316 <__retarget_lock_release_recursive>
 8006f92:	4628      	mov	r0, r5
 8006f94:	bd38      	pop	{r3, r4, r5, pc}
 8006f96:	4605      	mov	r5, r0
 8006f98:	e7fb      	b.n	8006f92 <_fflush_r+0x42>
	...

08006f9c <std>:
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	b510      	push	{r4, lr}
 8006fa0:	4604      	mov	r4, r0
 8006fa2:	e9c0 3300 	strd	r3, r3, [r0]
 8006fa6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006faa:	6083      	str	r3, [r0, #8]
 8006fac:	8181      	strh	r1, [r0, #12]
 8006fae:	6643      	str	r3, [r0, #100]	; 0x64
 8006fb0:	81c2      	strh	r2, [r0, #14]
 8006fb2:	6183      	str	r3, [r0, #24]
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	2208      	movs	r2, #8
 8006fb8:	305c      	adds	r0, #92	; 0x5c
 8006fba:	f7fd fc53 	bl	8004864 <memset>
 8006fbe:	4b07      	ldr	r3, [pc, #28]	; (8006fdc <std+0x40>)
 8006fc0:	61e4      	str	r4, [r4, #28]
 8006fc2:	6223      	str	r3, [r4, #32]
 8006fc4:	4b06      	ldr	r3, [pc, #24]	; (8006fe0 <std+0x44>)
 8006fc6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006fca:	6263      	str	r3, [r4, #36]	; 0x24
 8006fcc:	4b05      	ldr	r3, [pc, #20]	; (8006fe4 <std+0x48>)
 8006fce:	62a3      	str	r3, [r4, #40]	; 0x28
 8006fd0:	4b05      	ldr	r3, [pc, #20]	; (8006fe8 <std+0x4c>)
 8006fd2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd8:	f000 b99a 	b.w	8007310 <__retarget_lock_init_recursive>
 8006fdc:	08007af9 	.word	0x08007af9
 8006fe0:	08007b1b 	.word	0x08007b1b
 8006fe4:	08007b53 	.word	0x08007b53
 8006fe8:	08007b77 	.word	0x08007b77

08006fec <_cleanup_r>:
 8006fec:	4901      	ldr	r1, [pc, #4]	; (8006ff4 <_cleanup_r+0x8>)
 8006fee:	f000 b96b 	b.w	80072c8 <_fwalk_reent>
 8006ff2:	bf00      	nop
 8006ff4:	08009a91 	.word	0x08009a91

08006ff8 <__sfp_lock_acquire>:
 8006ff8:	4801      	ldr	r0, [pc, #4]	; (8007000 <__sfp_lock_acquire+0x8>)
 8006ffa:	f000 b98b 	b.w	8007314 <__retarget_lock_acquire_recursive>
 8006ffe:	bf00      	nop
 8007000:	20000f18 	.word	0x20000f18

08007004 <__sfp_lock_release>:
 8007004:	4801      	ldr	r0, [pc, #4]	; (800700c <__sfp_lock_release+0x8>)
 8007006:	f000 b986 	b.w	8007316 <__retarget_lock_release_recursive>
 800700a:	bf00      	nop
 800700c:	20000f18 	.word	0x20000f18

08007010 <__sinit_lock_acquire>:
 8007010:	4801      	ldr	r0, [pc, #4]	; (8007018 <__sinit_lock_acquire+0x8>)
 8007012:	f000 b97f 	b.w	8007314 <__retarget_lock_acquire_recursive>
 8007016:	bf00      	nop
 8007018:	20000f13 	.word	0x20000f13

0800701c <__sinit_lock_release>:
 800701c:	4801      	ldr	r0, [pc, #4]	; (8007024 <__sinit_lock_release+0x8>)
 800701e:	f000 b97a 	b.w	8007316 <__retarget_lock_release_recursive>
 8007022:	bf00      	nop
 8007024:	20000f13 	.word	0x20000f13

08007028 <__sinit>:
 8007028:	b510      	push	{r4, lr}
 800702a:	4604      	mov	r4, r0
 800702c:	f7ff fff0 	bl	8007010 <__sinit_lock_acquire>
 8007030:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8007032:	b11a      	cbz	r2, 800703c <__sinit+0x14>
 8007034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007038:	f7ff bff0 	b.w	800701c <__sinit_lock_release>
 800703c:	4b0d      	ldr	r3, [pc, #52]	; (8007074 <__sinit+0x4c>)
 800703e:	2104      	movs	r1, #4
 8007040:	63e3      	str	r3, [r4, #60]	; 0x3c
 8007042:	2303      	movs	r3, #3
 8007044:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8007048:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800704c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8007050:	6860      	ldr	r0, [r4, #4]
 8007052:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8007056:	f7ff ffa1 	bl	8006f9c <std>
 800705a:	2201      	movs	r2, #1
 800705c:	2109      	movs	r1, #9
 800705e:	68a0      	ldr	r0, [r4, #8]
 8007060:	f7ff ff9c 	bl	8006f9c <std>
 8007064:	2202      	movs	r2, #2
 8007066:	2112      	movs	r1, #18
 8007068:	68e0      	ldr	r0, [r4, #12]
 800706a:	f7ff ff97 	bl	8006f9c <std>
 800706e:	2301      	movs	r3, #1
 8007070:	63a3      	str	r3, [r4, #56]	; 0x38
 8007072:	e7df      	b.n	8007034 <__sinit+0xc>
 8007074:	08006fed 	.word	0x08006fed

08007078 <__libc_fini_array>:
 8007078:	b538      	push	{r3, r4, r5, lr}
 800707a:	4d07      	ldr	r5, [pc, #28]	; (8007098 <__libc_fini_array+0x20>)
 800707c:	4c07      	ldr	r4, [pc, #28]	; (800709c <__libc_fini_array+0x24>)
 800707e:	1b64      	subs	r4, r4, r5
 8007080:	10a4      	asrs	r4, r4, #2
 8007082:	b91c      	cbnz	r4, 800708c <__libc_fini_array+0x14>
 8007084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007088:	f003 bb34 	b.w	800a6f4 <_fini>
 800708c:	3c01      	subs	r4, #1
 800708e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8007092:	4798      	blx	r3
 8007094:	e7f5      	b.n	8007082 <__libc_fini_array+0xa>
 8007096:	bf00      	nop
 8007098:	0800b1e4 	.word	0x0800b1e4
 800709c:	0800b1e8 	.word	0x0800b1e8

080070a0 <_malloc_trim_r>:
 80070a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070a4:	4606      	mov	r6, r0
 80070a6:	2008      	movs	r0, #8
 80070a8:	460c      	mov	r4, r1
 80070aa:	f7fd fd67 	bl	8004b7c <sysconf>
 80070ae:	4680      	mov	r8, r0
 80070b0:	4f22      	ldr	r7, [pc, #136]	; (800713c <_malloc_trim_r+0x9c>)
 80070b2:	4630      	mov	r0, r6
 80070b4:	f7fd fbde 	bl	8004874 <__malloc_lock>
 80070b8:	68bb      	ldr	r3, [r7, #8]
 80070ba:	685d      	ldr	r5, [r3, #4]
 80070bc:	f025 0503 	bic.w	r5, r5, #3
 80070c0:	1b2c      	subs	r4, r5, r4
 80070c2:	3c11      	subs	r4, #17
 80070c4:	4444      	add	r4, r8
 80070c6:	fbb4 f4f8 	udiv	r4, r4, r8
 80070ca:	3c01      	subs	r4, #1
 80070cc:	fb08 f404 	mul.w	r4, r8, r4
 80070d0:	45a0      	cmp	r8, r4
 80070d2:	dd05      	ble.n	80070e0 <_malloc_trim_r+0x40>
 80070d4:	4630      	mov	r0, r6
 80070d6:	f7fd fbd3 	bl	8004880 <__malloc_unlock>
 80070da:	2000      	movs	r0, #0
 80070dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070e0:	2100      	movs	r1, #0
 80070e2:	4630      	mov	r0, r6
 80070e4:	f7fa fb5e 	bl	80017a4 <_sbrk_r>
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	442b      	add	r3, r5
 80070ec:	4298      	cmp	r0, r3
 80070ee:	d1f1      	bne.n	80070d4 <_malloc_trim_r+0x34>
 80070f0:	4630      	mov	r0, r6
 80070f2:	4261      	negs	r1, r4
 80070f4:	f7fa fb56 	bl	80017a4 <_sbrk_r>
 80070f8:	3001      	adds	r0, #1
 80070fa:	d110      	bne.n	800711e <_malloc_trim_r+0x7e>
 80070fc:	2100      	movs	r1, #0
 80070fe:	4630      	mov	r0, r6
 8007100:	f7fa fb50 	bl	80017a4 <_sbrk_r>
 8007104:	68ba      	ldr	r2, [r7, #8]
 8007106:	1a83      	subs	r3, r0, r2
 8007108:	2b0f      	cmp	r3, #15
 800710a:	dde3      	ble.n	80070d4 <_malloc_trim_r+0x34>
 800710c:	490c      	ldr	r1, [pc, #48]	; (8007140 <_malloc_trim_r+0xa0>)
 800710e:	f043 0301 	orr.w	r3, r3, #1
 8007112:	6809      	ldr	r1, [r1, #0]
 8007114:	6053      	str	r3, [r2, #4]
 8007116:	1a40      	subs	r0, r0, r1
 8007118:	490a      	ldr	r1, [pc, #40]	; (8007144 <_malloc_trim_r+0xa4>)
 800711a:	6008      	str	r0, [r1, #0]
 800711c:	e7da      	b.n	80070d4 <_malloc_trim_r+0x34>
 800711e:	68bb      	ldr	r3, [r7, #8]
 8007120:	4a08      	ldr	r2, [pc, #32]	; (8007144 <_malloc_trim_r+0xa4>)
 8007122:	1b2d      	subs	r5, r5, r4
 8007124:	f045 0501 	orr.w	r5, r5, #1
 8007128:	605d      	str	r5, [r3, #4]
 800712a:	6813      	ldr	r3, [r2, #0]
 800712c:	4630      	mov	r0, r6
 800712e:	1b1c      	subs	r4, r3, r4
 8007130:	6014      	str	r4, [r2, #0]
 8007132:	f7fd fba5 	bl	8004880 <__malloc_unlock>
 8007136:	2001      	movs	r0, #1
 8007138:	e7d0      	b.n	80070dc <_malloc_trim_r+0x3c>
 800713a:	bf00      	nop
 800713c:	20000480 	.word	0x20000480
 8007140:	20000888 	.word	0x20000888
 8007144:	20000e18 	.word	0x20000e18

08007148 <_free_r>:
 8007148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800714a:	4605      	mov	r5, r0
 800714c:	460f      	mov	r7, r1
 800714e:	2900      	cmp	r1, #0
 8007150:	f000 80b1 	beq.w	80072b6 <_free_r+0x16e>
 8007154:	f7fd fb8e 	bl	8004874 <__malloc_lock>
 8007158:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800715c:	4856      	ldr	r0, [pc, #344]	; (80072b8 <_free_r+0x170>)
 800715e:	f022 0401 	bic.w	r4, r2, #1
 8007162:	f1a7 0308 	sub.w	r3, r7, #8
 8007166:	eb03 0c04 	add.w	ip, r3, r4
 800716a:	6881      	ldr	r1, [r0, #8]
 800716c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8007170:	4561      	cmp	r1, ip
 8007172:	f026 0603 	bic.w	r6, r6, #3
 8007176:	f002 0201 	and.w	r2, r2, #1
 800717a:	d11b      	bne.n	80071b4 <_free_r+0x6c>
 800717c:	4434      	add	r4, r6
 800717e:	b93a      	cbnz	r2, 8007190 <_free_r+0x48>
 8007180:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8007184:	1a9b      	subs	r3, r3, r2
 8007186:	4414      	add	r4, r2
 8007188:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800718c:	60ca      	str	r2, [r1, #12]
 800718e:	6091      	str	r1, [r2, #8]
 8007190:	f044 0201 	orr.w	r2, r4, #1
 8007194:	605a      	str	r2, [r3, #4]
 8007196:	6083      	str	r3, [r0, #8]
 8007198:	4b48      	ldr	r3, [pc, #288]	; (80072bc <_free_r+0x174>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	42a3      	cmp	r3, r4
 800719e:	d804      	bhi.n	80071aa <_free_r+0x62>
 80071a0:	4b47      	ldr	r3, [pc, #284]	; (80072c0 <_free_r+0x178>)
 80071a2:	4628      	mov	r0, r5
 80071a4:	6819      	ldr	r1, [r3, #0]
 80071a6:	f7ff ff7b 	bl	80070a0 <_malloc_trim_r>
 80071aa:	4628      	mov	r0, r5
 80071ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80071b0:	f7fd bb66 	b.w	8004880 <__malloc_unlock>
 80071b4:	f8cc 6004 	str.w	r6, [ip, #4]
 80071b8:	2a00      	cmp	r2, #0
 80071ba:	d138      	bne.n	800722e <_free_r+0xe6>
 80071bc:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80071c0:	f100 0708 	add.w	r7, r0, #8
 80071c4:	1a5b      	subs	r3, r3, r1
 80071c6:	440c      	add	r4, r1
 80071c8:	6899      	ldr	r1, [r3, #8]
 80071ca:	42b9      	cmp	r1, r7
 80071cc:	d031      	beq.n	8007232 <_free_r+0xea>
 80071ce:	68df      	ldr	r7, [r3, #12]
 80071d0:	60cf      	str	r7, [r1, #12]
 80071d2:	60b9      	str	r1, [r7, #8]
 80071d4:	eb0c 0106 	add.w	r1, ip, r6
 80071d8:	6849      	ldr	r1, [r1, #4]
 80071da:	07c9      	lsls	r1, r1, #31
 80071dc:	d40b      	bmi.n	80071f6 <_free_r+0xae>
 80071de:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80071e2:	4434      	add	r4, r6
 80071e4:	bb3a      	cbnz	r2, 8007236 <_free_r+0xee>
 80071e6:	4e37      	ldr	r6, [pc, #220]	; (80072c4 <_free_r+0x17c>)
 80071e8:	42b1      	cmp	r1, r6
 80071ea:	d124      	bne.n	8007236 <_free_r+0xee>
 80071ec:	2201      	movs	r2, #1
 80071ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80071f2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80071f6:	f044 0101 	orr.w	r1, r4, #1
 80071fa:	6059      	str	r1, [r3, #4]
 80071fc:	511c      	str	r4, [r3, r4]
 80071fe:	2a00      	cmp	r2, #0
 8007200:	d1d3      	bne.n	80071aa <_free_r+0x62>
 8007202:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8007206:	d21b      	bcs.n	8007240 <_free_r+0xf8>
 8007208:	0961      	lsrs	r1, r4, #5
 800720a:	08e2      	lsrs	r2, r4, #3
 800720c:	2401      	movs	r4, #1
 800720e:	408c      	lsls	r4, r1
 8007210:	6841      	ldr	r1, [r0, #4]
 8007212:	3201      	adds	r2, #1
 8007214:	430c      	orrs	r4, r1
 8007216:	6044      	str	r4, [r0, #4]
 8007218:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800721c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8007220:	3908      	subs	r1, #8
 8007222:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8007226:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800722a:	60e3      	str	r3, [r4, #12]
 800722c:	e7bd      	b.n	80071aa <_free_r+0x62>
 800722e:	2200      	movs	r2, #0
 8007230:	e7d0      	b.n	80071d4 <_free_r+0x8c>
 8007232:	2201      	movs	r2, #1
 8007234:	e7ce      	b.n	80071d4 <_free_r+0x8c>
 8007236:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800723a:	60ce      	str	r6, [r1, #12]
 800723c:	60b1      	str	r1, [r6, #8]
 800723e:	e7da      	b.n	80071f6 <_free_r+0xae>
 8007240:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8007244:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8007248:	d214      	bcs.n	8007274 <_free_r+0x12c>
 800724a:	09a2      	lsrs	r2, r4, #6
 800724c:	3238      	adds	r2, #56	; 0x38
 800724e:	1c51      	adds	r1, r2, #1
 8007250:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8007254:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8007258:	428e      	cmp	r6, r1
 800725a:	d125      	bne.n	80072a8 <_free_r+0x160>
 800725c:	2401      	movs	r4, #1
 800725e:	1092      	asrs	r2, r2, #2
 8007260:	fa04 f202 	lsl.w	r2, r4, r2
 8007264:	6844      	ldr	r4, [r0, #4]
 8007266:	4322      	orrs	r2, r4
 8007268:	6042      	str	r2, [r0, #4]
 800726a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800726e:	60b3      	str	r3, [r6, #8]
 8007270:	60cb      	str	r3, [r1, #12]
 8007272:	e79a      	b.n	80071aa <_free_r+0x62>
 8007274:	2a14      	cmp	r2, #20
 8007276:	d801      	bhi.n	800727c <_free_r+0x134>
 8007278:	325b      	adds	r2, #91	; 0x5b
 800727a:	e7e8      	b.n	800724e <_free_r+0x106>
 800727c:	2a54      	cmp	r2, #84	; 0x54
 800727e:	d802      	bhi.n	8007286 <_free_r+0x13e>
 8007280:	0b22      	lsrs	r2, r4, #12
 8007282:	326e      	adds	r2, #110	; 0x6e
 8007284:	e7e3      	b.n	800724e <_free_r+0x106>
 8007286:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800728a:	d802      	bhi.n	8007292 <_free_r+0x14a>
 800728c:	0be2      	lsrs	r2, r4, #15
 800728e:	3277      	adds	r2, #119	; 0x77
 8007290:	e7dd      	b.n	800724e <_free_r+0x106>
 8007292:	f240 5154 	movw	r1, #1364	; 0x554
 8007296:	428a      	cmp	r2, r1
 8007298:	bf96      	itet	ls
 800729a:	0ca2      	lsrls	r2, r4, #18
 800729c:	227e      	movhi	r2, #126	; 0x7e
 800729e:	327c      	addls	r2, #124	; 0x7c
 80072a0:	e7d5      	b.n	800724e <_free_r+0x106>
 80072a2:	6889      	ldr	r1, [r1, #8]
 80072a4:	428e      	cmp	r6, r1
 80072a6:	d004      	beq.n	80072b2 <_free_r+0x16a>
 80072a8:	684a      	ldr	r2, [r1, #4]
 80072aa:	f022 0203 	bic.w	r2, r2, #3
 80072ae:	42a2      	cmp	r2, r4
 80072b0:	d8f7      	bhi.n	80072a2 <_free_r+0x15a>
 80072b2:	68ce      	ldr	r6, [r1, #12]
 80072b4:	e7d9      	b.n	800726a <_free_r+0x122>
 80072b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072b8:	20000480 	.word	0x20000480
 80072bc:	2000088c 	.word	0x2000088c
 80072c0:	20000e48 	.word	0x20000e48
 80072c4:	20000488 	.word	0x20000488

080072c8 <_fwalk_reent>:
 80072c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072cc:	4606      	mov	r6, r0
 80072ce:	4688      	mov	r8, r1
 80072d0:	2700      	movs	r7, #0
 80072d2:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80072d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80072da:	f1b9 0901 	subs.w	r9, r9, #1
 80072de:	d505      	bpl.n	80072ec <_fwalk_reent+0x24>
 80072e0:	6824      	ldr	r4, [r4, #0]
 80072e2:	2c00      	cmp	r4, #0
 80072e4:	d1f7      	bne.n	80072d6 <_fwalk_reent+0xe>
 80072e6:	4638      	mov	r0, r7
 80072e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ec:	89ab      	ldrh	r3, [r5, #12]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d907      	bls.n	8007302 <_fwalk_reent+0x3a>
 80072f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072f6:	3301      	adds	r3, #1
 80072f8:	d003      	beq.n	8007302 <_fwalk_reent+0x3a>
 80072fa:	4629      	mov	r1, r5
 80072fc:	4630      	mov	r0, r6
 80072fe:	47c0      	blx	r8
 8007300:	4307      	orrs	r7, r0
 8007302:	3568      	adds	r5, #104	; 0x68
 8007304:	e7e9      	b.n	80072da <_fwalk_reent+0x12>
	...

08007308 <_localeconv_r>:
 8007308:	4800      	ldr	r0, [pc, #0]	; (800730c <_localeconv_r+0x4>)
 800730a:	4770      	bx	lr
 800730c:	20000984 	.word	0x20000984

08007310 <__retarget_lock_init_recursive>:
 8007310:	4770      	bx	lr

08007312 <__retarget_lock_close_recursive>:
 8007312:	4770      	bx	lr

08007314 <__retarget_lock_acquire_recursive>:
 8007314:	4770      	bx	lr

08007316 <__retarget_lock_release_recursive>:
 8007316:	4770      	bx	lr

08007318 <__swhatbuf_r>:
 8007318:	b570      	push	{r4, r5, r6, lr}
 800731a:	460e      	mov	r6, r1
 800731c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007320:	4614      	mov	r4, r2
 8007322:	2900      	cmp	r1, #0
 8007324:	461d      	mov	r5, r3
 8007326:	b096      	sub	sp, #88	; 0x58
 8007328:	da09      	bge.n	800733e <__swhatbuf_r+0x26>
 800732a:	2200      	movs	r2, #0
 800732c:	89b3      	ldrh	r3, [r6, #12]
 800732e:	602a      	str	r2, [r5, #0]
 8007330:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007334:	d116      	bne.n	8007364 <__swhatbuf_r+0x4c>
 8007336:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800733a:	6023      	str	r3, [r4, #0]
 800733c:	e015      	b.n	800736a <__swhatbuf_r+0x52>
 800733e:	466a      	mov	r2, sp
 8007340:	f002 fc7a 	bl	8009c38 <_fstat_r>
 8007344:	2800      	cmp	r0, #0
 8007346:	dbf0      	blt.n	800732a <__swhatbuf_r+0x12>
 8007348:	9a01      	ldr	r2, [sp, #4]
 800734a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800734e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007352:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007356:	425a      	negs	r2, r3
 8007358:	415a      	adcs	r2, r3
 800735a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800735e:	602a      	str	r2, [r5, #0]
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	e002      	b.n	800736a <__swhatbuf_r+0x52>
 8007364:	2340      	movs	r3, #64	; 0x40
 8007366:	4610      	mov	r0, r2
 8007368:	6023      	str	r3, [r4, #0]
 800736a:	b016      	add	sp, #88	; 0x58
 800736c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007370 <__smakebuf_r>:
 8007370:	898b      	ldrh	r3, [r1, #12]
 8007372:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007374:	079d      	lsls	r5, r3, #30
 8007376:	4606      	mov	r6, r0
 8007378:	460c      	mov	r4, r1
 800737a:	d507      	bpl.n	800738c <__smakebuf_r+0x1c>
 800737c:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8007380:	6023      	str	r3, [r4, #0]
 8007382:	6123      	str	r3, [r4, #16]
 8007384:	2301      	movs	r3, #1
 8007386:	6163      	str	r3, [r4, #20]
 8007388:	b002      	add	sp, #8
 800738a:	bd70      	pop	{r4, r5, r6, pc}
 800738c:	466a      	mov	r2, sp
 800738e:	ab01      	add	r3, sp, #4
 8007390:	f7ff ffc2 	bl	8007318 <__swhatbuf_r>
 8007394:	9900      	ldr	r1, [sp, #0]
 8007396:	4605      	mov	r5, r0
 8007398:	4630      	mov	r0, r6
 800739a:	f7fd f821 	bl	80043e0 <_malloc_r>
 800739e:	b948      	cbnz	r0, 80073b4 <__smakebuf_r+0x44>
 80073a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073a4:	059a      	lsls	r2, r3, #22
 80073a6:	d4ef      	bmi.n	8007388 <__smakebuf_r+0x18>
 80073a8:	f023 0303 	bic.w	r3, r3, #3
 80073ac:	f043 0302 	orr.w	r3, r3, #2
 80073b0:	81a3      	strh	r3, [r4, #12]
 80073b2:	e7e3      	b.n	800737c <__smakebuf_r+0xc>
 80073b4:	4b0d      	ldr	r3, [pc, #52]	; (80073ec <__smakebuf_r+0x7c>)
 80073b6:	63f3      	str	r3, [r6, #60]	; 0x3c
 80073b8:	89a3      	ldrh	r3, [r4, #12]
 80073ba:	6020      	str	r0, [r4, #0]
 80073bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80073c0:	81a3      	strh	r3, [r4, #12]
 80073c2:	9b00      	ldr	r3, [sp, #0]
 80073c4:	6120      	str	r0, [r4, #16]
 80073c6:	6163      	str	r3, [r4, #20]
 80073c8:	9b01      	ldr	r3, [sp, #4]
 80073ca:	b15b      	cbz	r3, 80073e4 <__smakebuf_r+0x74>
 80073cc:	4630      	mov	r0, r6
 80073ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073d2:	f002 fd8d 	bl	8009ef0 <_isatty_r>
 80073d6:	b128      	cbz	r0, 80073e4 <__smakebuf_r+0x74>
 80073d8:	89a3      	ldrh	r3, [r4, #12]
 80073da:	f023 0303 	bic.w	r3, r3, #3
 80073de:	f043 0301 	orr.w	r3, r3, #1
 80073e2:	81a3      	strh	r3, [r4, #12]
 80073e4:	89a0      	ldrh	r0, [r4, #12]
 80073e6:	4305      	orrs	r5, r0
 80073e8:	81a5      	strh	r5, [r4, #12]
 80073ea:	e7cd      	b.n	8007388 <__smakebuf_r+0x18>
 80073ec:	08006fed 	.word	0x08006fed

080073f0 <memchr>:
 80073f0:	4603      	mov	r3, r0
 80073f2:	b510      	push	{r4, lr}
 80073f4:	b2c9      	uxtb	r1, r1
 80073f6:	4402      	add	r2, r0
 80073f8:	4293      	cmp	r3, r2
 80073fa:	4618      	mov	r0, r3
 80073fc:	d101      	bne.n	8007402 <memchr+0x12>
 80073fe:	2000      	movs	r0, #0
 8007400:	e003      	b.n	800740a <memchr+0x1a>
 8007402:	7804      	ldrb	r4, [r0, #0]
 8007404:	3301      	adds	r3, #1
 8007406:	428c      	cmp	r4, r1
 8007408:	d1f6      	bne.n	80073f8 <memchr+0x8>
 800740a:	bd10      	pop	{r4, pc}

0800740c <memcpy>:
 800740c:	440a      	add	r2, r1
 800740e:	4291      	cmp	r1, r2
 8007410:	f100 33ff 	add.w	r3, r0, #4294967295
 8007414:	d100      	bne.n	8007418 <memcpy+0xc>
 8007416:	4770      	bx	lr
 8007418:	b510      	push	{r4, lr}
 800741a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800741e:	4291      	cmp	r1, r2
 8007420:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007424:	d1f9      	bne.n	800741a <memcpy+0xe>
 8007426:	bd10      	pop	{r4, pc}

08007428 <_Balloc>:
 8007428:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800742a:	b570      	push	{r4, r5, r6, lr}
 800742c:	4605      	mov	r5, r0
 800742e:	460c      	mov	r4, r1
 8007430:	b17b      	cbz	r3, 8007452 <_Balloc+0x2a>
 8007432:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8007434:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8007438:	b9a0      	cbnz	r0, 8007464 <_Balloc+0x3c>
 800743a:	2101      	movs	r1, #1
 800743c:	fa01 f604 	lsl.w	r6, r1, r4
 8007440:	1d72      	adds	r2, r6, #5
 8007442:	4628      	mov	r0, r5
 8007444:	0092      	lsls	r2, r2, #2
 8007446:	f002 fae5 	bl	8009a14 <_calloc_r>
 800744a:	b148      	cbz	r0, 8007460 <_Balloc+0x38>
 800744c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8007450:	e00b      	b.n	800746a <_Balloc+0x42>
 8007452:	2221      	movs	r2, #33	; 0x21
 8007454:	2104      	movs	r1, #4
 8007456:	f002 fadd 	bl	8009a14 <_calloc_r>
 800745a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800745c:	2800      	cmp	r0, #0
 800745e:	d1e8      	bne.n	8007432 <_Balloc+0xa>
 8007460:	2000      	movs	r0, #0
 8007462:	bd70      	pop	{r4, r5, r6, pc}
 8007464:	6802      	ldr	r2, [r0, #0]
 8007466:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800746a:	2300      	movs	r3, #0
 800746c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007470:	e7f7      	b.n	8007462 <_Balloc+0x3a>

08007472 <_Bfree>:
 8007472:	b131      	cbz	r1, 8007482 <_Bfree+0x10>
 8007474:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8007476:	684a      	ldr	r2, [r1, #4]
 8007478:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800747c:	6008      	str	r0, [r1, #0]
 800747e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007482:	4770      	bx	lr

08007484 <__multadd>:
 8007484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007488:	4698      	mov	r8, r3
 800748a:	460c      	mov	r4, r1
 800748c:	2300      	movs	r3, #0
 800748e:	690e      	ldr	r6, [r1, #16]
 8007490:	4607      	mov	r7, r0
 8007492:	f101 0014 	add.w	r0, r1, #20
 8007496:	6805      	ldr	r5, [r0, #0]
 8007498:	3301      	adds	r3, #1
 800749a:	b2a9      	uxth	r1, r5
 800749c:	fb02 8101 	mla	r1, r2, r1, r8
 80074a0:	0c2d      	lsrs	r5, r5, #16
 80074a2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80074a6:	fb02 c505 	mla	r5, r2, r5, ip
 80074aa:	b289      	uxth	r1, r1
 80074ac:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80074b0:	429e      	cmp	r6, r3
 80074b2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80074b6:	f840 1b04 	str.w	r1, [r0], #4
 80074ba:	dcec      	bgt.n	8007496 <__multadd+0x12>
 80074bc:	f1b8 0f00 	cmp.w	r8, #0
 80074c0:	d022      	beq.n	8007508 <__multadd+0x84>
 80074c2:	68a3      	ldr	r3, [r4, #8]
 80074c4:	42b3      	cmp	r3, r6
 80074c6:	dc19      	bgt.n	80074fc <__multadd+0x78>
 80074c8:	6861      	ldr	r1, [r4, #4]
 80074ca:	4638      	mov	r0, r7
 80074cc:	3101      	adds	r1, #1
 80074ce:	f7ff ffab 	bl	8007428 <_Balloc>
 80074d2:	4605      	mov	r5, r0
 80074d4:	b928      	cbnz	r0, 80074e2 <__multadd+0x5e>
 80074d6:	4602      	mov	r2, r0
 80074d8:	21b5      	movs	r1, #181	; 0xb5
 80074da:	4b0d      	ldr	r3, [pc, #52]	; (8007510 <__multadd+0x8c>)
 80074dc:	480d      	ldr	r0, [pc, #52]	; (8007514 <__multadd+0x90>)
 80074de:	f002 fa7b 	bl	80099d8 <__assert_func>
 80074e2:	6922      	ldr	r2, [r4, #16]
 80074e4:	f104 010c 	add.w	r1, r4, #12
 80074e8:	3202      	adds	r2, #2
 80074ea:	0092      	lsls	r2, r2, #2
 80074ec:	300c      	adds	r0, #12
 80074ee:	f7ff ff8d 	bl	800740c <memcpy>
 80074f2:	4621      	mov	r1, r4
 80074f4:	4638      	mov	r0, r7
 80074f6:	f7ff ffbc 	bl	8007472 <_Bfree>
 80074fa:	462c      	mov	r4, r5
 80074fc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007500:	3601      	adds	r6, #1
 8007502:	f8c3 8014 	str.w	r8, [r3, #20]
 8007506:	6126      	str	r6, [r4, #16]
 8007508:	4620      	mov	r0, r4
 800750a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800750e:	bf00      	nop
 8007510:	0800af7a 	.word	0x0800af7a
 8007514:	0800afea 	.word	0x0800afea

08007518 <__hi0bits>:
 8007518:	0c02      	lsrs	r2, r0, #16
 800751a:	0412      	lsls	r2, r2, #16
 800751c:	4603      	mov	r3, r0
 800751e:	b9ca      	cbnz	r2, 8007554 <__hi0bits+0x3c>
 8007520:	0403      	lsls	r3, r0, #16
 8007522:	2010      	movs	r0, #16
 8007524:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007528:	bf04      	itt	eq
 800752a:	021b      	lsleq	r3, r3, #8
 800752c:	3008      	addeq	r0, #8
 800752e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007532:	bf04      	itt	eq
 8007534:	011b      	lsleq	r3, r3, #4
 8007536:	3004      	addeq	r0, #4
 8007538:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800753c:	bf04      	itt	eq
 800753e:	009b      	lsleq	r3, r3, #2
 8007540:	3002      	addeq	r0, #2
 8007542:	2b00      	cmp	r3, #0
 8007544:	db05      	blt.n	8007552 <__hi0bits+0x3a>
 8007546:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800754a:	f100 0001 	add.w	r0, r0, #1
 800754e:	bf08      	it	eq
 8007550:	2020      	moveq	r0, #32
 8007552:	4770      	bx	lr
 8007554:	2000      	movs	r0, #0
 8007556:	e7e5      	b.n	8007524 <__hi0bits+0xc>

08007558 <__lo0bits>:
 8007558:	6803      	ldr	r3, [r0, #0]
 800755a:	4602      	mov	r2, r0
 800755c:	f013 0007 	ands.w	r0, r3, #7
 8007560:	d00b      	beq.n	800757a <__lo0bits+0x22>
 8007562:	07d9      	lsls	r1, r3, #31
 8007564:	d422      	bmi.n	80075ac <__lo0bits+0x54>
 8007566:	0798      	lsls	r0, r3, #30
 8007568:	bf49      	itett	mi
 800756a:	085b      	lsrmi	r3, r3, #1
 800756c:	089b      	lsrpl	r3, r3, #2
 800756e:	2001      	movmi	r0, #1
 8007570:	6013      	strmi	r3, [r2, #0]
 8007572:	bf5c      	itt	pl
 8007574:	2002      	movpl	r0, #2
 8007576:	6013      	strpl	r3, [r2, #0]
 8007578:	4770      	bx	lr
 800757a:	b299      	uxth	r1, r3
 800757c:	b909      	cbnz	r1, 8007582 <__lo0bits+0x2a>
 800757e:	2010      	movs	r0, #16
 8007580:	0c1b      	lsrs	r3, r3, #16
 8007582:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007586:	bf04      	itt	eq
 8007588:	0a1b      	lsreq	r3, r3, #8
 800758a:	3008      	addeq	r0, #8
 800758c:	0719      	lsls	r1, r3, #28
 800758e:	bf04      	itt	eq
 8007590:	091b      	lsreq	r3, r3, #4
 8007592:	3004      	addeq	r0, #4
 8007594:	0799      	lsls	r1, r3, #30
 8007596:	bf04      	itt	eq
 8007598:	089b      	lsreq	r3, r3, #2
 800759a:	3002      	addeq	r0, #2
 800759c:	07d9      	lsls	r1, r3, #31
 800759e:	d403      	bmi.n	80075a8 <__lo0bits+0x50>
 80075a0:	085b      	lsrs	r3, r3, #1
 80075a2:	f100 0001 	add.w	r0, r0, #1
 80075a6:	d003      	beq.n	80075b0 <__lo0bits+0x58>
 80075a8:	6013      	str	r3, [r2, #0]
 80075aa:	4770      	bx	lr
 80075ac:	2000      	movs	r0, #0
 80075ae:	4770      	bx	lr
 80075b0:	2020      	movs	r0, #32
 80075b2:	4770      	bx	lr

080075b4 <__i2b>:
 80075b4:	b510      	push	{r4, lr}
 80075b6:	460c      	mov	r4, r1
 80075b8:	2101      	movs	r1, #1
 80075ba:	f7ff ff35 	bl	8007428 <_Balloc>
 80075be:	4602      	mov	r2, r0
 80075c0:	b928      	cbnz	r0, 80075ce <__i2b+0x1a>
 80075c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80075c6:	4b04      	ldr	r3, [pc, #16]	; (80075d8 <__i2b+0x24>)
 80075c8:	4804      	ldr	r0, [pc, #16]	; (80075dc <__i2b+0x28>)
 80075ca:	f002 fa05 	bl	80099d8 <__assert_func>
 80075ce:	2301      	movs	r3, #1
 80075d0:	6144      	str	r4, [r0, #20]
 80075d2:	6103      	str	r3, [r0, #16]
 80075d4:	bd10      	pop	{r4, pc}
 80075d6:	bf00      	nop
 80075d8:	0800af7a 	.word	0x0800af7a
 80075dc:	0800afea 	.word	0x0800afea

080075e0 <__multiply>:
 80075e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075e4:	4614      	mov	r4, r2
 80075e6:	690a      	ldr	r2, [r1, #16]
 80075e8:	6923      	ldr	r3, [r4, #16]
 80075ea:	460d      	mov	r5, r1
 80075ec:	429a      	cmp	r2, r3
 80075ee:	bfbe      	ittt	lt
 80075f0:	460b      	movlt	r3, r1
 80075f2:	4625      	movlt	r5, r4
 80075f4:	461c      	movlt	r4, r3
 80075f6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80075fa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80075fe:	68ab      	ldr	r3, [r5, #8]
 8007600:	6869      	ldr	r1, [r5, #4]
 8007602:	eb0a 0709 	add.w	r7, sl, r9
 8007606:	42bb      	cmp	r3, r7
 8007608:	b085      	sub	sp, #20
 800760a:	bfb8      	it	lt
 800760c:	3101      	addlt	r1, #1
 800760e:	f7ff ff0b 	bl	8007428 <_Balloc>
 8007612:	b930      	cbnz	r0, 8007622 <__multiply+0x42>
 8007614:	4602      	mov	r2, r0
 8007616:	f240 115d 	movw	r1, #349	; 0x15d
 800761a:	4b41      	ldr	r3, [pc, #260]	; (8007720 <__multiply+0x140>)
 800761c:	4841      	ldr	r0, [pc, #260]	; (8007724 <__multiply+0x144>)
 800761e:	f002 f9db 	bl	80099d8 <__assert_func>
 8007622:	f100 0614 	add.w	r6, r0, #20
 8007626:	4633      	mov	r3, r6
 8007628:	2200      	movs	r2, #0
 800762a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800762e:	4543      	cmp	r3, r8
 8007630:	d31e      	bcc.n	8007670 <__multiply+0x90>
 8007632:	f105 0c14 	add.w	ip, r5, #20
 8007636:	f104 0314 	add.w	r3, r4, #20
 800763a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800763e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8007642:	9202      	str	r2, [sp, #8]
 8007644:	ebac 0205 	sub.w	r2, ip, r5
 8007648:	3a15      	subs	r2, #21
 800764a:	f022 0203 	bic.w	r2, r2, #3
 800764e:	3204      	adds	r2, #4
 8007650:	f105 0115 	add.w	r1, r5, #21
 8007654:	458c      	cmp	ip, r1
 8007656:	bf38      	it	cc
 8007658:	2204      	movcc	r2, #4
 800765a:	9201      	str	r2, [sp, #4]
 800765c:	9a02      	ldr	r2, [sp, #8]
 800765e:	9303      	str	r3, [sp, #12]
 8007660:	429a      	cmp	r2, r3
 8007662:	d808      	bhi.n	8007676 <__multiply+0x96>
 8007664:	2f00      	cmp	r7, #0
 8007666:	dc55      	bgt.n	8007714 <__multiply+0x134>
 8007668:	6107      	str	r7, [r0, #16]
 800766a:	b005      	add	sp, #20
 800766c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007670:	f843 2b04 	str.w	r2, [r3], #4
 8007674:	e7db      	b.n	800762e <__multiply+0x4e>
 8007676:	f8b3 a000 	ldrh.w	sl, [r3]
 800767a:	f1ba 0f00 	cmp.w	sl, #0
 800767e:	d020      	beq.n	80076c2 <__multiply+0xe2>
 8007680:	46b1      	mov	r9, r6
 8007682:	2200      	movs	r2, #0
 8007684:	f105 0e14 	add.w	lr, r5, #20
 8007688:	f85e 4b04 	ldr.w	r4, [lr], #4
 800768c:	f8d9 b000 	ldr.w	fp, [r9]
 8007690:	b2a1      	uxth	r1, r4
 8007692:	fa1f fb8b 	uxth.w	fp, fp
 8007696:	fb0a b101 	mla	r1, sl, r1, fp
 800769a:	4411      	add	r1, r2
 800769c:	f8d9 2000 	ldr.w	r2, [r9]
 80076a0:	0c24      	lsrs	r4, r4, #16
 80076a2:	0c12      	lsrs	r2, r2, #16
 80076a4:	fb0a 2404 	mla	r4, sl, r4, r2
 80076a8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80076ac:	b289      	uxth	r1, r1
 80076ae:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80076b2:	45f4      	cmp	ip, lr
 80076b4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80076b8:	f849 1b04 	str.w	r1, [r9], #4
 80076bc:	d8e4      	bhi.n	8007688 <__multiply+0xa8>
 80076be:	9901      	ldr	r1, [sp, #4]
 80076c0:	5072      	str	r2, [r6, r1]
 80076c2:	9a03      	ldr	r2, [sp, #12]
 80076c4:	3304      	adds	r3, #4
 80076c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80076ca:	f1b9 0f00 	cmp.w	r9, #0
 80076ce:	d01f      	beq.n	8007710 <__multiply+0x130>
 80076d0:	46b6      	mov	lr, r6
 80076d2:	f04f 0a00 	mov.w	sl, #0
 80076d6:	6834      	ldr	r4, [r6, #0]
 80076d8:	f105 0114 	add.w	r1, r5, #20
 80076dc:	880a      	ldrh	r2, [r1, #0]
 80076de:	f8be b002 	ldrh.w	fp, [lr, #2]
 80076e2:	b2a4      	uxth	r4, r4
 80076e4:	fb09 b202 	mla	r2, r9, r2, fp
 80076e8:	4492      	add	sl, r2
 80076ea:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80076ee:	f84e 4b04 	str.w	r4, [lr], #4
 80076f2:	f851 4b04 	ldr.w	r4, [r1], #4
 80076f6:	f8be 2000 	ldrh.w	r2, [lr]
 80076fa:	0c24      	lsrs	r4, r4, #16
 80076fc:	fb09 2404 	mla	r4, r9, r4, r2
 8007700:	458c      	cmp	ip, r1
 8007702:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8007706:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800770a:	d8e7      	bhi.n	80076dc <__multiply+0xfc>
 800770c:	9a01      	ldr	r2, [sp, #4]
 800770e:	50b4      	str	r4, [r6, r2]
 8007710:	3604      	adds	r6, #4
 8007712:	e7a3      	b.n	800765c <__multiply+0x7c>
 8007714:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1a5      	bne.n	8007668 <__multiply+0x88>
 800771c:	3f01      	subs	r7, #1
 800771e:	e7a1      	b.n	8007664 <__multiply+0x84>
 8007720:	0800af7a 	.word	0x0800af7a
 8007724:	0800afea 	.word	0x0800afea

08007728 <__pow5mult>:
 8007728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800772c:	4615      	mov	r5, r2
 800772e:	f012 0203 	ands.w	r2, r2, #3
 8007732:	4606      	mov	r6, r0
 8007734:	460f      	mov	r7, r1
 8007736:	d007      	beq.n	8007748 <__pow5mult+0x20>
 8007738:	4c1a      	ldr	r4, [pc, #104]	; (80077a4 <__pow5mult+0x7c>)
 800773a:	3a01      	subs	r2, #1
 800773c:	2300      	movs	r3, #0
 800773e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007742:	f7ff fe9f 	bl	8007484 <__multadd>
 8007746:	4607      	mov	r7, r0
 8007748:	10ad      	asrs	r5, r5, #2
 800774a:	d027      	beq.n	800779c <__pow5mult+0x74>
 800774c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800774e:	b944      	cbnz	r4, 8007762 <__pow5mult+0x3a>
 8007750:	f240 2171 	movw	r1, #625	; 0x271
 8007754:	4630      	mov	r0, r6
 8007756:	f7ff ff2d 	bl	80075b4 <__i2b>
 800775a:	2300      	movs	r3, #0
 800775c:	4604      	mov	r4, r0
 800775e:	64b0      	str	r0, [r6, #72]	; 0x48
 8007760:	6003      	str	r3, [r0, #0]
 8007762:	f04f 0900 	mov.w	r9, #0
 8007766:	07eb      	lsls	r3, r5, #31
 8007768:	d50a      	bpl.n	8007780 <__pow5mult+0x58>
 800776a:	4639      	mov	r1, r7
 800776c:	4622      	mov	r2, r4
 800776e:	4630      	mov	r0, r6
 8007770:	f7ff ff36 	bl	80075e0 <__multiply>
 8007774:	4680      	mov	r8, r0
 8007776:	4639      	mov	r1, r7
 8007778:	4630      	mov	r0, r6
 800777a:	f7ff fe7a 	bl	8007472 <_Bfree>
 800777e:	4647      	mov	r7, r8
 8007780:	106d      	asrs	r5, r5, #1
 8007782:	d00b      	beq.n	800779c <__pow5mult+0x74>
 8007784:	6820      	ldr	r0, [r4, #0]
 8007786:	b938      	cbnz	r0, 8007798 <__pow5mult+0x70>
 8007788:	4622      	mov	r2, r4
 800778a:	4621      	mov	r1, r4
 800778c:	4630      	mov	r0, r6
 800778e:	f7ff ff27 	bl	80075e0 <__multiply>
 8007792:	6020      	str	r0, [r4, #0]
 8007794:	f8c0 9000 	str.w	r9, [r0]
 8007798:	4604      	mov	r4, r0
 800779a:	e7e4      	b.n	8007766 <__pow5mult+0x3e>
 800779c:	4638      	mov	r0, r7
 800779e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077a2:	bf00      	nop
 80077a4:	0800b140 	.word	0x0800b140

080077a8 <__lshift>:
 80077a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077ac:	460c      	mov	r4, r1
 80077ae:	4607      	mov	r7, r0
 80077b0:	4691      	mov	r9, r2
 80077b2:	6923      	ldr	r3, [r4, #16]
 80077b4:	6849      	ldr	r1, [r1, #4]
 80077b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077ba:	68a3      	ldr	r3, [r4, #8]
 80077bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077c0:	f108 0601 	add.w	r6, r8, #1
 80077c4:	42b3      	cmp	r3, r6
 80077c6:	db0b      	blt.n	80077e0 <__lshift+0x38>
 80077c8:	4638      	mov	r0, r7
 80077ca:	f7ff fe2d 	bl	8007428 <_Balloc>
 80077ce:	4605      	mov	r5, r0
 80077d0:	b948      	cbnz	r0, 80077e6 <__lshift+0x3e>
 80077d2:	4602      	mov	r2, r0
 80077d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80077d8:	4b27      	ldr	r3, [pc, #156]	; (8007878 <__lshift+0xd0>)
 80077da:	4828      	ldr	r0, [pc, #160]	; (800787c <__lshift+0xd4>)
 80077dc:	f002 f8fc 	bl	80099d8 <__assert_func>
 80077e0:	3101      	adds	r1, #1
 80077e2:	005b      	lsls	r3, r3, #1
 80077e4:	e7ee      	b.n	80077c4 <__lshift+0x1c>
 80077e6:	2300      	movs	r3, #0
 80077e8:	f100 0114 	add.w	r1, r0, #20
 80077ec:	f100 0210 	add.w	r2, r0, #16
 80077f0:	4618      	mov	r0, r3
 80077f2:	4553      	cmp	r3, sl
 80077f4:	db33      	blt.n	800785e <__lshift+0xb6>
 80077f6:	6920      	ldr	r0, [r4, #16]
 80077f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077fc:	f104 0314 	add.w	r3, r4, #20
 8007800:	f019 091f 	ands.w	r9, r9, #31
 8007804:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007808:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800780c:	d02b      	beq.n	8007866 <__lshift+0xbe>
 800780e:	468a      	mov	sl, r1
 8007810:	2200      	movs	r2, #0
 8007812:	f1c9 0e20 	rsb	lr, r9, #32
 8007816:	6818      	ldr	r0, [r3, #0]
 8007818:	fa00 f009 	lsl.w	r0, r0, r9
 800781c:	4302      	orrs	r2, r0
 800781e:	f84a 2b04 	str.w	r2, [sl], #4
 8007822:	f853 2b04 	ldr.w	r2, [r3], #4
 8007826:	459c      	cmp	ip, r3
 8007828:	fa22 f20e 	lsr.w	r2, r2, lr
 800782c:	d8f3      	bhi.n	8007816 <__lshift+0x6e>
 800782e:	ebac 0304 	sub.w	r3, ip, r4
 8007832:	3b15      	subs	r3, #21
 8007834:	f023 0303 	bic.w	r3, r3, #3
 8007838:	3304      	adds	r3, #4
 800783a:	f104 0015 	add.w	r0, r4, #21
 800783e:	4584      	cmp	ip, r0
 8007840:	bf38      	it	cc
 8007842:	2304      	movcc	r3, #4
 8007844:	50ca      	str	r2, [r1, r3]
 8007846:	b10a      	cbz	r2, 800784c <__lshift+0xa4>
 8007848:	f108 0602 	add.w	r6, r8, #2
 800784c:	3e01      	subs	r6, #1
 800784e:	4638      	mov	r0, r7
 8007850:	4621      	mov	r1, r4
 8007852:	612e      	str	r6, [r5, #16]
 8007854:	f7ff fe0d 	bl	8007472 <_Bfree>
 8007858:	4628      	mov	r0, r5
 800785a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800785e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007862:	3301      	adds	r3, #1
 8007864:	e7c5      	b.n	80077f2 <__lshift+0x4a>
 8007866:	3904      	subs	r1, #4
 8007868:	f853 2b04 	ldr.w	r2, [r3], #4
 800786c:	459c      	cmp	ip, r3
 800786e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007872:	d8f9      	bhi.n	8007868 <__lshift+0xc0>
 8007874:	e7ea      	b.n	800784c <__lshift+0xa4>
 8007876:	bf00      	nop
 8007878:	0800af7a 	.word	0x0800af7a
 800787c:	0800afea 	.word	0x0800afea

08007880 <__mcmp>:
 8007880:	4603      	mov	r3, r0
 8007882:	690a      	ldr	r2, [r1, #16]
 8007884:	6900      	ldr	r0, [r0, #16]
 8007886:	b530      	push	{r4, r5, lr}
 8007888:	1a80      	subs	r0, r0, r2
 800788a:	d10d      	bne.n	80078a8 <__mcmp+0x28>
 800788c:	3314      	adds	r3, #20
 800788e:	3114      	adds	r1, #20
 8007890:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007894:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007898:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800789c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80078a0:	4295      	cmp	r5, r2
 80078a2:	d002      	beq.n	80078aa <__mcmp+0x2a>
 80078a4:	d304      	bcc.n	80078b0 <__mcmp+0x30>
 80078a6:	2001      	movs	r0, #1
 80078a8:	bd30      	pop	{r4, r5, pc}
 80078aa:	42a3      	cmp	r3, r4
 80078ac:	d3f4      	bcc.n	8007898 <__mcmp+0x18>
 80078ae:	e7fb      	b.n	80078a8 <__mcmp+0x28>
 80078b0:	f04f 30ff 	mov.w	r0, #4294967295
 80078b4:	e7f8      	b.n	80078a8 <__mcmp+0x28>
	...

080078b8 <__mdiff>:
 80078b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	460c      	mov	r4, r1
 80078be:	4606      	mov	r6, r0
 80078c0:	4611      	mov	r1, r2
 80078c2:	4620      	mov	r0, r4
 80078c4:	4692      	mov	sl, r2
 80078c6:	f7ff ffdb 	bl	8007880 <__mcmp>
 80078ca:	1e05      	subs	r5, r0, #0
 80078cc:	d111      	bne.n	80078f2 <__mdiff+0x3a>
 80078ce:	4629      	mov	r1, r5
 80078d0:	4630      	mov	r0, r6
 80078d2:	f7ff fda9 	bl	8007428 <_Balloc>
 80078d6:	4602      	mov	r2, r0
 80078d8:	b928      	cbnz	r0, 80078e6 <__mdiff+0x2e>
 80078da:	f240 2132 	movw	r1, #562	; 0x232
 80078de:	4b3c      	ldr	r3, [pc, #240]	; (80079d0 <__mdiff+0x118>)
 80078e0:	483c      	ldr	r0, [pc, #240]	; (80079d4 <__mdiff+0x11c>)
 80078e2:	f002 f879 	bl	80099d8 <__assert_func>
 80078e6:	2301      	movs	r3, #1
 80078e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80078ec:	4610      	mov	r0, r2
 80078ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f2:	bfa4      	itt	ge
 80078f4:	4653      	movge	r3, sl
 80078f6:	46a2      	movge	sl, r4
 80078f8:	4630      	mov	r0, r6
 80078fa:	f8da 1004 	ldr.w	r1, [sl, #4]
 80078fe:	bfa6      	itte	ge
 8007900:	461c      	movge	r4, r3
 8007902:	2500      	movge	r5, #0
 8007904:	2501      	movlt	r5, #1
 8007906:	f7ff fd8f 	bl	8007428 <_Balloc>
 800790a:	4602      	mov	r2, r0
 800790c:	b918      	cbnz	r0, 8007916 <__mdiff+0x5e>
 800790e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007912:	4b2f      	ldr	r3, [pc, #188]	; (80079d0 <__mdiff+0x118>)
 8007914:	e7e4      	b.n	80078e0 <__mdiff+0x28>
 8007916:	f100 0814 	add.w	r8, r0, #20
 800791a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800791e:	60c5      	str	r5, [r0, #12]
 8007920:	f04f 0c00 	mov.w	ip, #0
 8007924:	f10a 0514 	add.w	r5, sl, #20
 8007928:	f10a 0010 	add.w	r0, sl, #16
 800792c:	46c2      	mov	sl, r8
 800792e:	6926      	ldr	r6, [r4, #16]
 8007930:	f104 0914 	add.w	r9, r4, #20
 8007934:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007938:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800793c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8007940:	f859 3b04 	ldr.w	r3, [r9], #4
 8007944:	fa1f f18b 	uxth.w	r1, fp
 8007948:	4461      	add	r1, ip
 800794a:	fa1f fc83 	uxth.w	ip, r3
 800794e:	0c1b      	lsrs	r3, r3, #16
 8007950:	eba1 010c 	sub.w	r1, r1, ip
 8007954:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007958:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800795c:	b289      	uxth	r1, r1
 800795e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007962:	454e      	cmp	r6, r9
 8007964:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007968:	f84a 3b04 	str.w	r3, [sl], #4
 800796c:	d8e6      	bhi.n	800793c <__mdiff+0x84>
 800796e:	1b33      	subs	r3, r6, r4
 8007970:	3b15      	subs	r3, #21
 8007972:	f023 0303 	bic.w	r3, r3, #3
 8007976:	3415      	adds	r4, #21
 8007978:	3304      	adds	r3, #4
 800797a:	42a6      	cmp	r6, r4
 800797c:	bf38      	it	cc
 800797e:	2304      	movcc	r3, #4
 8007980:	441d      	add	r5, r3
 8007982:	4443      	add	r3, r8
 8007984:	461e      	mov	r6, r3
 8007986:	462c      	mov	r4, r5
 8007988:	4574      	cmp	r4, lr
 800798a:	d30e      	bcc.n	80079aa <__mdiff+0xf2>
 800798c:	f10e 0103 	add.w	r1, lr, #3
 8007990:	1b49      	subs	r1, r1, r5
 8007992:	f021 0103 	bic.w	r1, r1, #3
 8007996:	3d03      	subs	r5, #3
 8007998:	45ae      	cmp	lr, r5
 800799a:	bf38      	it	cc
 800799c:	2100      	movcc	r1, #0
 800799e:	4419      	add	r1, r3
 80079a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80079a4:	b18b      	cbz	r3, 80079ca <__mdiff+0x112>
 80079a6:	6117      	str	r7, [r2, #16]
 80079a8:	e7a0      	b.n	80078ec <__mdiff+0x34>
 80079aa:	f854 8b04 	ldr.w	r8, [r4], #4
 80079ae:	fa1f f188 	uxth.w	r1, r8
 80079b2:	4461      	add	r1, ip
 80079b4:	1408      	asrs	r0, r1, #16
 80079b6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80079ba:	b289      	uxth	r1, r1
 80079bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80079c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80079c4:	f846 1b04 	str.w	r1, [r6], #4
 80079c8:	e7de      	b.n	8007988 <__mdiff+0xd0>
 80079ca:	3f01      	subs	r7, #1
 80079cc:	e7e8      	b.n	80079a0 <__mdiff+0xe8>
 80079ce:	bf00      	nop
 80079d0:	0800af7a 	.word	0x0800af7a
 80079d4:	0800afea 	.word	0x0800afea

080079d8 <__d2b>:
 80079d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80079dc:	2101      	movs	r1, #1
 80079de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80079e2:	4690      	mov	r8, r2
 80079e4:	461d      	mov	r5, r3
 80079e6:	f7ff fd1f 	bl	8007428 <_Balloc>
 80079ea:	4604      	mov	r4, r0
 80079ec:	b930      	cbnz	r0, 80079fc <__d2b+0x24>
 80079ee:	4602      	mov	r2, r0
 80079f0:	f240 310a 	movw	r1, #778	; 0x30a
 80079f4:	4b24      	ldr	r3, [pc, #144]	; (8007a88 <__d2b+0xb0>)
 80079f6:	4825      	ldr	r0, [pc, #148]	; (8007a8c <__d2b+0xb4>)
 80079f8:	f001 ffee 	bl	80099d8 <__assert_func>
 80079fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007a00:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007a04:	bb2d      	cbnz	r5, 8007a52 <__d2b+0x7a>
 8007a06:	9301      	str	r3, [sp, #4]
 8007a08:	f1b8 0300 	subs.w	r3, r8, #0
 8007a0c:	d026      	beq.n	8007a5c <__d2b+0x84>
 8007a0e:	4668      	mov	r0, sp
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	f7ff fda1 	bl	8007558 <__lo0bits>
 8007a16:	9900      	ldr	r1, [sp, #0]
 8007a18:	b1f0      	cbz	r0, 8007a58 <__d2b+0x80>
 8007a1a:	9a01      	ldr	r2, [sp, #4]
 8007a1c:	f1c0 0320 	rsb	r3, r0, #32
 8007a20:	fa02 f303 	lsl.w	r3, r2, r3
 8007a24:	430b      	orrs	r3, r1
 8007a26:	40c2      	lsrs	r2, r0
 8007a28:	6163      	str	r3, [r4, #20]
 8007a2a:	9201      	str	r2, [sp, #4]
 8007a2c:	9b01      	ldr	r3, [sp, #4]
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	bf14      	ite	ne
 8007a32:	2102      	movne	r1, #2
 8007a34:	2101      	moveq	r1, #1
 8007a36:	61a3      	str	r3, [r4, #24]
 8007a38:	6121      	str	r1, [r4, #16]
 8007a3a:	b1c5      	cbz	r5, 8007a6e <__d2b+0x96>
 8007a3c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007a40:	4405      	add	r5, r0
 8007a42:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007a46:	603d      	str	r5, [r7, #0]
 8007a48:	6030      	str	r0, [r6, #0]
 8007a4a:	4620      	mov	r0, r4
 8007a4c:	b002      	add	sp, #8
 8007a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007a56:	e7d6      	b.n	8007a06 <__d2b+0x2e>
 8007a58:	6161      	str	r1, [r4, #20]
 8007a5a:	e7e7      	b.n	8007a2c <__d2b+0x54>
 8007a5c:	a801      	add	r0, sp, #4
 8007a5e:	f7ff fd7b 	bl	8007558 <__lo0bits>
 8007a62:	2101      	movs	r1, #1
 8007a64:	9b01      	ldr	r3, [sp, #4]
 8007a66:	6121      	str	r1, [r4, #16]
 8007a68:	6163      	str	r3, [r4, #20]
 8007a6a:	3020      	adds	r0, #32
 8007a6c:	e7e5      	b.n	8007a3a <__d2b+0x62>
 8007a6e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007a72:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a76:	6038      	str	r0, [r7, #0]
 8007a78:	6918      	ldr	r0, [r3, #16]
 8007a7a:	f7ff fd4d 	bl	8007518 <__hi0bits>
 8007a7e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007a82:	6031      	str	r1, [r6, #0]
 8007a84:	e7e1      	b.n	8007a4a <__d2b+0x72>
 8007a86:	bf00      	nop
 8007a88:	0800af7a 	.word	0x0800af7a
 8007a8c:	0800afea 	.word	0x0800afea

08007a90 <frexp>:
 8007a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a92:	4617      	mov	r7, r2
 8007a94:	2200      	movs	r2, #0
 8007a96:	603a      	str	r2, [r7, #0]
 8007a98:	4a14      	ldr	r2, [pc, #80]	; (8007aec <frexp+0x5c>)
 8007a9a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007a9e:	4296      	cmp	r6, r2
 8007aa0:	4604      	mov	r4, r0
 8007aa2:	460d      	mov	r5, r1
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	dc1e      	bgt.n	8007ae6 <frexp+0x56>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	4332      	orrs	r2, r6
 8007aac:	d01b      	beq.n	8007ae6 <frexp+0x56>
 8007aae:	4a10      	ldr	r2, [pc, #64]	; (8007af0 <frexp+0x60>)
 8007ab0:	400a      	ands	r2, r1
 8007ab2:	b952      	cbnz	r2, 8007aca <frexp+0x3a>
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	4b0f      	ldr	r3, [pc, #60]	; (8007af4 <frexp+0x64>)
 8007ab8:	f7f8 fd1a 	bl	80004f0 <__aeabi_dmul>
 8007abc:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8007ac0:	4604      	mov	r4, r0
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007ac8:	603a      	str	r2, [r7, #0]
 8007aca:	683a      	ldr	r2, [r7, #0]
 8007acc:	1536      	asrs	r6, r6, #20
 8007ace:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007ad2:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8007ad6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007ada:	4416      	add	r6, r2
 8007adc:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8007ae0:	603e      	str	r6, [r7, #0]
 8007ae2:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	4629      	mov	r1, r5
 8007aea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007aec:	7fefffff 	.word	0x7fefffff
 8007af0:	7ff00000 	.word	0x7ff00000
 8007af4:	43500000 	.word	0x43500000

08007af8 <__sread>:
 8007af8:	b510      	push	{r4, lr}
 8007afa:	460c      	mov	r4, r1
 8007afc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b00:	f002 fa4a 	bl	8009f98 <_read_r>
 8007b04:	2800      	cmp	r0, #0
 8007b06:	bfab      	itete	ge
 8007b08:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8007b0a:	89a3      	ldrhlt	r3, [r4, #12]
 8007b0c:	181b      	addge	r3, r3, r0
 8007b0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b12:	bfac      	ite	ge
 8007b14:	6523      	strge	r3, [r4, #80]	; 0x50
 8007b16:	81a3      	strhlt	r3, [r4, #12]
 8007b18:	bd10      	pop	{r4, pc}

08007b1a <__swrite>:
 8007b1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b1e:	461f      	mov	r7, r3
 8007b20:	898b      	ldrh	r3, [r1, #12]
 8007b22:	4605      	mov	r5, r0
 8007b24:	05db      	lsls	r3, r3, #23
 8007b26:	460c      	mov	r4, r1
 8007b28:	4616      	mov	r6, r2
 8007b2a:	d505      	bpl.n	8007b38 <__swrite+0x1e>
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	2200      	movs	r2, #0
 8007b30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b34:	f002 f9f2 	bl	8009f1c <_lseek_r>
 8007b38:	89a3      	ldrh	r3, [r4, #12]
 8007b3a:	4632      	mov	r2, r6
 8007b3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b40:	81a3      	strh	r3, [r4, #12]
 8007b42:	4628      	mov	r0, r5
 8007b44:	463b      	mov	r3, r7
 8007b46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b4e:	f001 bef1 	b.w	8009934 <_write_r>

08007b52 <__sseek>:
 8007b52:	b510      	push	{r4, lr}
 8007b54:	460c      	mov	r4, r1
 8007b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b5a:	f002 f9df 	bl	8009f1c <_lseek_r>
 8007b5e:	1c43      	adds	r3, r0, #1
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	bf15      	itete	ne
 8007b64:	6520      	strne	r0, [r4, #80]	; 0x50
 8007b66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007b6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007b6e:	81a3      	strheq	r3, [r4, #12]
 8007b70:	bf18      	it	ne
 8007b72:	81a3      	strhne	r3, [r4, #12]
 8007b74:	bd10      	pop	{r4, pc}

08007b76 <__sclose>:
 8007b76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b7a:	f001 bf79 	b.w	8009a70 <_close_r>

08007b7e <strncpy>:
 8007b7e:	4603      	mov	r3, r0
 8007b80:	b510      	push	{r4, lr}
 8007b82:	3901      	subs	r1, #1
 8007b84:	b132      	cbz	r2, 8007b94 <strncpy+0x16>
 8007b86:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007b8a:	3a01      	subs	r2, #1
 8007b8c:	f803 4b01 	strb.w	r4, [r3], #1
 8007b90:	2c00      	cmp	r4, #0
 8007b92:	d1f7      	bne.n	8007b84 <strncpy+0x6>
 8007b94:	2100      	movs	r1, #0
 8007b96:	441a      	add	r2, r3
 8007b98:	4293      	cmp	r3, r2
 8007b9a:	d100      	bne.n	8007b9e <strncpy+0x20>
 8007b9c:	bd10      	pop	{r4, pc}
 8007b9e:	f803 1b01 	strb.w	r1, [r3], #1
 8007ba2:	e7f9      	b.n	8007b98 <strncpy+0x1a>

08007ba4 <_svfprintf_r>:
 8007ba4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba8:	b0d3      	sub	sp, #332	; 0x14c
 8007baa:	468b      	mov	fp, r1
 8007bac:	9207      	str	r2, [sp, #28]
 8007bae:	461e      	mov	r6, r3
 8007bb0:	4681      	mov	r9, r0
 8007bb2:	f7ff fba9 	bl	8007308 <_localeconv_r>
 8007bb6:	6803      	ldr	r3, [r0, #0]
 8007bb8:	4618      	mov	r0, r3
 8007bba:	9318      	str	r3, [sp, #96]	; 0x60
 8007bbc:	f7f8 fad4 	bl	8000168 <strlen>
 8007bc0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007bc4:	9012      	str	r0, [sp, #72]	; 0x48
 8007bc6:	061a      	lsls	r2, r3, #24
 8007bc8:	d518      	bpl.n	8007bfc <_svfprintf_r+0x58>
 8007bca:	f8db 3010 	ldr.w	r3, [fp, #16]
 8007bce:	b9ab      	cbnz	r3, 8007bfc <_svfprintf_r+0x58>
 8007bd0:	2140      	movs	r1, #64	; 0x40
 8007bd2:	4648      	mov	r0, r9
 8007bd4:	f7fc fc04 	bl	80043e0 <_malloc_r>
 8007bd8:	f8cb 0000 	str.w	r0, [fp]
 8007bdc:	f8cb 0010 	str.w	r0, [fp, #16]
 8007be0:	b948      	cbnz	r0, 8007bf6 <_svfprintf_r+0x52>
 8007be2:	230c      	movs	r3, #12
 8007be4:	f8c9 3000 	str.w	r3, [r9]
 8007be8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bec:	9313      	str	r3, [sp, #76]	; 0x4c
 8007bee:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007bf0:	b053      	add	sp, #332	; 0x14c
 8007bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf6:	2340      	movs	r3, #64	; 0x40
 8007bf8:	f8cb 3014 	str.w	r3, [fp, #20]
 8007bfc:	2500      	movs	r5, #0
 8007bfe:	2200      	movs	r2, #0
 8007c00:	2300      	movs	r3, #0
 8007c02:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8007c06:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007c0a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007c0e:	ac29      	add	r4, sp, #164	; 0xa4
 8007c10:	9426      	str	r4, [sp, #152]	; 0x98
 8007c12:	9508      	str	r5, [sp, #32]
 8007c14:	950e      	str	r5, [sp, #56]	; 0x38
 8007c16:	9516      	str	r5, [sp, #88]	; 0x58
 8007c18:	9519      	str	r5, [sp, #100]	; 0x64
 8007c1a:	9513      	str	r5, [sp, #76]	; 0x4c
 8007c1c:	9b07      	ldr	r3, [sp, #28]
 8007c1e:	461d      	mov	r5, r3
 8007c20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c24:	b10a      	cbz	r2, 8007c2a <_svfprintf_r+0x86>
 8007c26:	2a25      	cmp	r2, #37	; 0x25
 8007c28:	d1f9      	bne.n	8007c1e <_svfprintf_r+0x7a>
 8007c2a:	9b07      	ldr	r3, [sp, #28]
 8007c2c:	1aef      	subs	r7, r5, r3
 8007c2e:	d00d      	beq.n	8007c4c <_svfprintf_r+0xa8>
 8007c30:	e9c4 3700 	strd	r3, r7, [r4]
 8007c34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c36:	443b      	add	r3, r7
 8007c38:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c3c:	3301      	adds	r3, #1
 8007c3e:	2b07      	cmp	r3, #7
 8007c40:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c42:	dc78      	bgt.n	8007d36 <_svfprintf_r+0x192>
 8007c44:	3408      	adds	r4, #8
 8007c46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c48:	443b      	add	r3, r7
 8007c4a:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c4c:	782b      	ldrb	r3, [r5, #0]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	f001 8142 	beq.w	8008ed8 <_svfprintf_r+0x1334>
 8007c54:	2300      	movs	r3, #0
 8007c56:	f04f 38ff 	mov.w	r8, #4294967295
 8007c5a:	469a      	mov	sl, r3
 8007c5c:	270a      	movs	r7, #10
 8007c5e:	212b      	movs	r1, #43	; 0x2b
 8007c60:	3501      	adds	r5, #1
 8007c62:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007c66:	9314      	str	r3, [sp, #80]	; 0x50
 8007c68:	462a      	mov	r2, r5
 8007c6a:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007c6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007c70:	920f      	str	r2, [sp, #60]	; 0x3c
 8007c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c74:	3b20      	subs	r3, #32
 8007c76:	2b5a      	cmp	r3, #90	; 0x5a
 8007c78:	f200 85a0 	bhi.w	80087bc <_svfprintf_r+0xc18>
 8007c7c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007c80:	059e007e 	.word	0x059e007e
 8007c84:	0086059e 	.word	0x0086059e
 8007c88:	059e059e 	.word	0x059e059e
 8007c8c:	0065059e 	.word	0x0065059e
 8007c90:	059e059e 	.word	0x059e059e
 8007c94:	00930089 	.word	0x00930089
 8007c98:	0090059e 	.word	0x0090059e
 8007c9c:	059e0096 	.word	0x059e0096
 8007ca0:	00b300b0 	.word	0x00b300b0
 8007ca4:	00b300b3 	.word	0x00b300b3
 8007ca8:	00b300b3 	.word	0x00b300b3
 8007cac:	00b300b3 	.word	0x00b300b3
 8007cb0:	00b300b3 	.word	0x00b300b3
 8007cb4:	059e059e 	.word	0x059e059e
 8007cb8:	059e059e 	.word	0x059e059e
 8007cbc:	059e059e 	.word	0x059e059e
 8007cc0:	011d059e 	.word	0x011d059e
 8007cc4:	00e0059e 	.word	0x00e0059e
 8007cc8:	011d00f3 	.word	0x011d00f3
 8007ccc:	011d011d 	.word	0x011d011d
 8007cd0:	059e059e 	.word	0x059e059e
 8007cd4:	059e059e 	.word	0x059e059e
 8007cd8:	059e00c3 	.word	0x059e00c3
 8007cdc:	0471059e 	.word	0x0471059e
 8007ce0:	059e059e 	.word	0x059e059e
 8007ce4:	04b8059e 	.word	0x04b8059e
 8007ce8:	04da059e 	.word	0x04da059e
 8007cec:	059e059e 	.word	0x059e059e
 8007cf0:	059e04f9 	.word	0x059e04f9
 8007cf4:	059e059e 	.word	0x059e059e
 8007cf8:	059e059e 	.word	0x059e059e
 8007cfc:	059e059e 	.word	0x059e059e
 8007d00:	011d059e 	.word	0x011d059e
 8007d04:	00e0059e 	.word	0x00e0059e
 8007d08:	011d00f5 	.word	0x011d00f5
 8007d0c:	011d011d 	.word	0x011d011d
 8007d10:	00f500c6 	.word	0x00f500c6
 8007d14:	059e00da 	.word	0x059e00da
 8007d18:	059e00d3 	.word	0x059e00d3
 8007d1c:	0473044e 	.word	0x0473044e
 8007d20:	00da04a7 	.word	0x00da04a7
 8007d24:	04b8059e 	.word	0x04b8059e
 8007d28:	04dc007c 	.word	0x04dc007c
 8007d2c:	059e059e 	.word	0x059e059e
 8007d30:	059e0516 	.word	0x059e0516
 8007d34:	007c      	.short	0x007c
 8007d36:	4659      	mov	r1, fp
 8007d38:	4648      	mov	r0, r9
 8007d3a:	aa26      	add	r2, sp, #152	; 0x98
 8007d3c:	f002 fae8 	bl	800a310 <__ssprint_r>
 8007d40:	2800      	cmp	r0, #0
 8007d42:	f040 8128 	bne.w	8007f96 <_svfprintf_r+0x3f2>
 8007d46:	ac29      	add	r4, sp, #164	; 0xa4
 8007d48:	e77d      	b.n	8007c46 <_svfprintf_r+0xa2>
 8007d4a:	4648      	mov	r0, r9
 8007d4c:	f7ff fadc 	bl	8007308 <_localeconv_r>
 8007d50:	6843      	ldr	r3, [r0, #4]
 8007d52:	4618      	mov	r0, r3
 8007d54:	9319      	str	r3, [sp, #100]	; 0x64
 8007d56:	f7f8 fa07 	bl	8000168 <strlen>
 8007d5a:	9016      	str	r0, [sp, #88]	; 0x58
 8007d5c:	4648      	mov	r0, r9
 8007d5e:	f7ff fad3 	bl	8007308 <_localeconv_r>
 8007d62:	6883      	ldr	r3, [r0, #8]
 8007d64:	212b      	movs	r1, #43	; 0x2b
 8007d66:	930e      	str	r3, [sp, #56]	; 0x38
 8007d68:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d6a:	b12b      	cbz	r3, 8007d78 <_svfprintf_r+0x1d4>
 8007d6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d6e:	b11b      	cbz	r3, 8007d78 <_svfprintf_r+0x1d4>
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	b10b      	cbz	r3, 8007d78 <_svfprintf_r+0x1d4>
 8007d74:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8007d78:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007d7a:	e775      	b.n	8007c68 <_svfprintf_r+0xc4>
 8007d7c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d1f9      	bne.n	8007d78 <_svfprintf_r+0x1d4>
 8007d84:	2320      	movs	r3, #32
 8007d86:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007d8a:	e7f5      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007d8c:	f04a 0a01 	orr.w	sl, sl, #1
 8007d90:	e7f2      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007d92:	f856 3b04 	ldr.w	r3, [r6], #4
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	9314      	str	r3, [sp, #80]	; 0x50
 8007d9a:	daed      	bge.n	8007d78 <_svfprintf_r+0x1d4>
 8007d9c:	425b      	negs	r3, r3
 8007d9e:	9314      	str	r3, [sp, #80]	; 0x50
 8007da0:	f04a 0a04 	orr.w	sl, sl, #4
 8007da4:	e7e8      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007da6:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007daa:	e7e5      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007dac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007dae:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007db2:	2b2a      	cmp	r3, #42	; 0x2a
 8007db4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007db6:	d110      	bne.n	8007dda <_svfprintf_r+0x236>
 8007db8:	f856 0b04 	ldr.w	r0, [r6], #4
 8007dbc:	920f      	str	r2, [sp, #60]	; 0x3c
 8007dbe:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8007dc2:	e7d9      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007dc4:	fb07 3808 	mla	r8, r7, r8, r3
 8007dc8:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007dcc:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dd0:	3b30      	subs	r3, #48	; 0x30
 8007dd2:	2b09      	cmp	r3, #9
 8007dd4:	d9f6      	bls.n	8007dc4 <_svfprintf_r+0x220>
 8007dd6:	920f      	str	r2, [sp, #60]	; 0x3c
 8007dd8:	e74b      	b.n	8007c72 <_svfprintf_r+0xce>
 8007dda:	f04f 0800 	mov.w	r8, #0
 8007dde:	e7f6      	b.n	8007dce <_svfprintf_r+0x22a>
 8007de0:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8007de4:	e7c8      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007de6:	2300      	movs	r3, #0
 8007de8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007dea:	9314      	str	r3, [sp, #80]	; 0x50
 8007dec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dee:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007df0:	3b30      	subs	r3, #48	; 0x30
 8007df2:	fb07 3300 	mla	r3, r7, r0, r3
 8007df6:	9314      	str	r3, [sp, #80]	; 0x50
 8007df8:	f812 3b01 	ldrb.w	r3, [r2], #1
 8007dfc:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dfe:	3b30      	subs	r3, #48	; 0x30
 8007e00:	2b09      	cmp	r3, #9
 8007e02:	d9f3      	bls.n	8007dec <_svfprintf_r+0x248>
 8007e04:	e7e7      	b.n	8007dd6 <_svfprintf_r+0x232>
 8007e06:	f04a 0a08 	orr.w	sl, sl, #8
 8007e0a:	e7b5      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007e0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	2b68      	cmp	r3, #104	; 0x68
 8007e12:	bf01      	itttt	eq
 8007e14:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007e16:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8007e1a:	3301      	addeq	r3, #1
 8007e1c:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007e1e:	bf18      	it	ne
 8007e20:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8007e24:	e7a8      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007e26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e28:	781b      	ldrb	r3, [r3, #0]
 8007e2a:	2b6c      	cmp	r3, #108	; 0x6c
 8007e2c:	d105      	bne.n	8007e3a <_svfprintf_r+0x296>
 8007e2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e30:	3301      	adds	r3, #1
 8007e32:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e34:	f04a 0a20 	orr.w	sl, sl, #32
 8007e38:	e79e      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007e3a:	f04a 0a10 	orr.w	sl, sl, #16
 8007e3e:	e79b      	b.n	8007d78 <_svfprintf_r+0x1d4>
 8007e40:	4632      	mov	r2, r6
 8007e42:	2000      	movs	r0, #0
 8007e44:	f852 3b04 	ldr.w	r3, [r2], #4
 8007e48:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007e4c:	920a      	str	r2, [sp, #40]	; 0x28
 8007e4e:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007e52:	ab39      	add	r3, sp, #228	; 0xe4
 8007e54:	4607      	mov	r7, r0
 8007e56:	f04f 0801 	mov.w	r8, #1
 8007e5a:	4606      	mov	r6, r0
 8007e5c:	4605      	mov	r5, r0
 8007e5e:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007e62:	9307      	str	r3, [sp, #28]
 8007e64:	e1a9      	b.n	80081ba <_svfprintf_r+0x616>
 8007e66:	f04a 0a10 	orr.w	sl, sl, #16
 8007e6a:	f01a 0f20 	tst.w	sl, #32
 8007e6e:	d011      	beq.n	8007e94 <_svfprintf_r+0x2f0>
 8007e70:	3607      	adds	r6, #7
 8007e72:	f026 0307 	bic.w	r3, r6, #7
 8007e76:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007e7a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e7c:	2e00      	cmp	r6, #0
 8007e7e:	f177 0300 	sbcs.w	r3, r7, #0
 8007e82:	da05      	bge.n	8007e90 <_svfprintf_r+0x2ec>
 8007e84:	232d      	movs	r3, #45	; 0x2d
 8007e86:	4276      	negs	r6, r6
 8007e88:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007e8c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007e90:	2301      	movs	r3, #1
 8007e92:	e377      	b.n	8008584 <_svfprintf_r+0x9e0>
 8007e94:	1d33      	adds	r3, r6, #4
 8007e96:	f01a 0f10 	tst.w	sl, #16
 8007e9a:	930a      	str	r3, [sp, #40]	; 0x28
 8007e9c:	d002      	beq.n	8007ea4 <_svfprintf_r+0x300>
 8007e9e:	6836      	ldr	r6, [r6, #0]
 8007ea0:	17f7      	asrs	r7, r6, #31
 8007ea2:	e7eb      	b.n	8007e7c <_svfprintf_r+0x2d8>
 8007ea4:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007ea8:	6836      	ldr	r6, [r6, #0]
 8007eaa:	d001      	beq.n	8007eb0 <_svfprintf_r+0x30c>
 8007eac:	b236      	sxth	r6, r6
 8007eae:	e7f7      	b.n	8007ea0 <_svfprintf_r+0x2fc>
 8007eb0:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007eb4:	bf18      	it	ne
 8007eb6:	b276      	sxtbne	r6, r6
 8007eb8:	e7f2      	b.n	8007ea0 <_svfprintf_r+0x2fc>
 8007eba:	3607      	adds	r6, #7
 8007ebc:	f026 0307 	bic.w	r3, r6, #7
 8007ec0:	4619      	mov	r1, r3
 8007ec2:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007ec6:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007eca:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8007ece:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007ed2:	910a      	str	r1, [sp, #40]	; 0x28
 8007ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ed8:	4630      	mov	r0, r6
 8007eda:	4629      	mov	r1, r5
 8007edc:	4b32      	ldr	r3, [pc, #200]	; (8007fa8 <_svfprintf_r+0x404>)
 8007ede:	f7f8 fda1 	bl	8000a24 <__aeabi_dcmpun>
 8007ee2:	bb08      	cbnz	r0, 8007f28 <_svfprintf_r+0x384>
 8007ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ee8:	4630      	mov	r0, r6
 8007eea:	4629      	mov	r1, r5
 8007eec:	4b2e      	ldr	r3, [pc, #184]	; (8007fa8 <_svfprintf_r+0x404>)
 8007eee:	f7f8 fd7b 	bl	80009e8 <__aeabi_dcmple>
 8007ef2:	b9c8      	cbnz	r0, 8007f28 <_svfprintf_r+0x384>
 8007ef4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007ef8:	2200      	movs	r2, #0
 8007efa:	2300      	movs	r3, #0
 8007efc:	f7f8 fd6a 	bl	80009d4 <__aeabi_dcmplt>
 8007f00:	b110      	cbz	r0, 8007f08 <_svfprintf_r+0x364>
 8007f02:	232d      	movs	r3, #45	; 0x2d
 8007f04:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007f08:	4a28      	ldr	r2, [pc, #160]	; (8007fac <_svfprintf_r+0x408>)
 8007f0a:	4829      	ldr	r0, [pc, #164]	; (8007fb0 <_svfprintf_r+0x40c>)
 8007f0c:	4613      	mov	r3, r2
 8007f0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007f10:	2700      	movs	r7, #0
 8007f12:	2947      	cmp	r1, #71	; 0x47
 8007f14:	bfc8      	it	gt
 8007f16:	4603      	movgt	r3, r0
 8007f18:	f04f 0803 	mov.w	r8, #3
 8007f1c:	9307      	str	r3, [sp, #28]
 8007f1e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8007f22:	463e      	mov	r6, r7
 8007f24:	f000 bc24 	b.w	8008770 <_svfprintf_r+0xbcc>
 8007f28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007f2c:	4610      	mov	r0, r2
 8007f2e:	4619      	mov	r1, r3
 8007f30:	f7f8 fd78 	bl	8000a24 <__aeabi_dcmpun>
 8007f34:	4607      	mov	r7, r0
 8007f36:	b148      	cbz	r0, 8007f4c <_svfprintf_r+0x3a8>
 8007f38:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f3a:	4a1e      	ldr	r2, [pc, #120]	; (8007fb4 <_svfprintf_r+0x410>)
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	bfb8      	it	lt
 8007f40:	232d      	movlt	r3, #45	; 0x2d
 8007f42:	481d      	ldr	r0, [pc, #116]	; (8007fb8 <_svfprintf_r+0x414>)
 8007f44:	bfb8      	it	lt
 8007f46:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8007f4a:	e7df      	b.n	8007f0c <_svfprintf_r+0x368>
 8007f4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f4e:	f023 0320 	bic.w	r3, r3, #32
 8007f52:	2b41      	cmp	r3, #65	; 0x41
 8007f54:	930c      	str	r3, [sp, #48]	; 0x30
 8007f56:	d131      	bne.n	8007fbc <_svfprintf_r+0x418>
 8007f58:	2330      	movs	r3, #48	; 0x30
 8007f5a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007f5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f60:	f04a 0a02 	orr.w	sl, sl, #2
 8007f64:	2b61      	cmp	r3, #97	; 0x61
 8007f66:	bf0c      	ite	eq
 8007f68:	2378      	moveq	r3, #120	; 0x78
 8007f6a:	2358      	movne	r3, #88	; 0x58
 8007f6c:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8007f70:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007f74:	f340 81fa 	ble.w	800836c <_svfprintf_r+0x7c8>
 8007f78:	4648      	mov	r0, r9
 8007f7a:	f108 0101 	add.w	r1, r8, #1
 8007f7e:	f7fc fa2f 	bl	80043e0 <_malloc_r>
 8007f82:	9007      	str	r0, [sp, #28]
 8007f84:	2800      	cmp	r0, #0
 8007f86:	f040 81f4 	bne.w	8008372 <_svfprintf_r+0x7ce>
 8007f8a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007f8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f92:	f8ab 300c 	strh.w	r3, [fp, #12]
 8007f96:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8007f9a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007f9e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007fa0:	bf18      	it	ne
 8007fa2:	f04f 33ff 	movne.w	r3, #4294967295
 8007fa6:	e621      	b.n	8007bec <_svfprintf_r+0x48>
 8007fa8:	7fefffff 	.word	0x7fefffff
 8007fac:	0800ae18 	.word	0x0800ae18
 8007fb0:	0800ae1c 	.word	0x0800ae1c
 8007fb4:	0800ae20 	.word	0x0800ae20
 8007fb8:	0800ae24 	.word	0x0800ae24
 8007fbc:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007fc0:	f000 81d9 	beq.w	8008376 <_svfprintf_r+0x7d2>
 8007fc4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007fc6:	2b47      	cmp	r3, #71	; 0x47
 8007fc8:	d105      	bne.n	8007fd6 <_svfprintf_r+0x432>
 8007fca:	f1b8 0f00 	cmp.w	r8, #0
 8007fce:	d102      	bne.n	8007fd6 <_svfprintf_r+0x432>
 8007fd0:	4647      	mov	r7, r8
 8007fd2:	f04f 0801 	mov.w	r8, #1
 8007fd6:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8007fda:	9315      	str	r3, [sp, #84]	; 0x54
 8007fdc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007fde:	1e1d      	subs	r5, r3, #0
 8007fe0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007fe2:	9308      	str	r3, [sp, #32]
 8007fe4:	bfb7      	itett	lt
 8007fe6:	462b      	movlt	r3, r5
 8007fe8:	2300      	movge	r3, #0
 8007fea:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8007fee:	232d      	movlt	r3, #45	; 0x2d
 8007ff0:	931c      	str	r3, [sp, #112]	; 0x70
 8007ff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ff4:	2b41      	cmp	r3, #65	; 0x41
 8007ff6:	f040 81d7 	bne.w	80083a8 <_svfprintf_r+0x804>
 8007ffa:	aa20      	add	r2, sp, #128	; 0x80
 8007ffc:	4629      	mov	r1, r5
 8007ffe:	9808      	ldr	r0, [sp, #32]
 8008000:	f7ff fd46 	bl	8007a90 <frexp>
 8008004:	2200      	movs	r2, #0
 8008006:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800800a:	f7f8 fa71 	bl	80004f0 <__aeabi_dmul>
 800800e:	4602      	mov	r2, r0
 8008010:	460b      	mov	r3, r1
 8008012:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008016:	2200      	movs	r2, #0
 8008018:	2300      	movs	r3, #0
 800801a:	f7f8 fcd1 	bl	80009c0 <__aeabi_dcmpeq>
 800801e:	b108      	cbz	r0, 8008024 <_svfprintf_r+0x480>
 8008020:	2301      	movs	r3, #1
 8008022:	9320      	str	r3, [sp, #128]	; 0x80
 8008024:	4eb4      	ldr	r6, [pc, #720]	; (80082f8 <_svfprintf_r+0x754>)
 8008026:	4bb5      	ldr	r3, [pc, #724]	; (80082fc <_svfprintf_r+0x758>)
 8008028:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800802a:	9d07      	ldr	r5, [sp, #28]
 800802c:	2a61      	cmp	r2, #97	; 0x61
 800802e:	bf18      	it	ne
 8008030:	461e      	movne	r6, r3
 8008032:	9617      	str	r6, [sp, #92]	; 0x5c
 8008034:	f108 36ff 	add.w	r6, r8, #4294967295
 8008038:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800803c:	2200      	movs	r2, #0
 800803e:	4bb0      	ldr	r3, [pc, #704]	; (8008300 <_svfprintf_r+0x75c>)
 8008040:	f7f8 fa56 	bl	80004f0 <__aeabi_dmul>
 8008044:	4602      	mov	r2, r0
 8008046:	460b      	mov	r3, r1
 8008048:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800804c:	f7f8 fd00 	bl	8000a50 <__aeabi_d2iz>
 8008050:	901d      	str	r0, [sp, #116]	; 0x74
 8008052:	f7f8 f9e3 	bl	800041c <__aeabi_i2d>
 8008056:	4602      	mov	r2, r0
 8008058:	460b      	mov	r3, r1
 800805a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800805e:	f7f8 f88f 	bl	8000180 <__aeabi_dsub>
 8008062:	4602      	mov	r2, r0
 8008064:	460b      	mov	r3, r1
 8008066:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800806a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800806c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800806e:	960d      	str	r6, [sp, #52]	; 0x34
 8008070:	5c9b      	ldrb	r3, [r3, r2]
 8008072:	f805 3b01 	strb.w	r3, [r5], #1
 8008076:	1c73      	adds	r3, r6, #1
 8008078:	d006      	beq.n	8008088 <_svfprintf_r+0x4e4>
 800807a:	2200      	movs	r2, #0
 800807c:	2300      	movs	r3, #0
 800807e:	3e01      	subs	r6, #1
 8008080:	f7f8 fc9e 	bl	80009c0 <__aeabi_dcmpeq>
 8008084:	2800      	cmp	r0, #0
 8008086:	d0d7      	beq.n	8008038 <_svfprintf_r+0x494>
 8008088:	2200      	movs	r2, #0
 800808a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800808e:	4b9d      	ldr	r3, [pc, #628]	; (8008304 <_svfprintf_r+0x760>)
 8008090:	f7f8 fcbe 	bl	8000a10 <__aeabi_dcmpgt>
 8008094:	b960      	cbnz	r0, 80080b0 <_svfprintf_r+0x50c>
 8008096:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800809a:	2200      	movs	r2, #0
 800809c:	4b99      	ldr	r3, [pc, #612]	; (8008304 <_svfprintf_r+0x760>)
 800809e:	f7f8 fc8f 	bl	80009c0 <__aeabi_dcmpeq>
 80080a2:	2800      	cmp	r0, #0
 80080a4:	f000 817b 	beq.w	800839e <_svfprintf_r+0x7fa>
 80080a8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80080aa:	07d8      	lsls	r0, r3, #31
 80080ac:	f140 8177 	bpl.w	800839e <_svfprintf_r+0x7fa>
 80080b0:	2030      	movs	r0, #48	; 0x30
 80080b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080b4:	9524      	str	r5, [sp, #144]	; 0x90
 80080b6:	7bd9      	ldrb	r1, [r3, #15]
 80080b8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80080ba:	1e53      	subs	r3, r2, #1
 80080bc:	9324      	str	r3, [sp, #144]	; 0x90
 80080be:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80080c2:	428b      	cmp	r3, r1
 80080c4:	f000 815a 	beq.w	800837c <_svfprintf_r+0x7d8>
 80080c8:	2b39      	cmp	r3, #57	; 0x39
 80080ca:	bf0b      	itete	eq
 80080cc:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80080ce:	3301      	addne	r3, #1
 80080d0:	7a9b      	ldrbeq	r3, [r3, #10]
 80080d2:	b2db      	uxtbne	r3, r3
 80080d4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80080d8:	9b07      	ldr	r3, [sp, #28]
 80080da:	1aeb      	subs	r3, r5, r3
 80080dc:	9308      	str	r3, [sp, #32]
 80080de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80080e0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80080e2:	2b47      	cmp	r3, #71	; 0x47
 80080e4:	f040 81ad 	bne.w	8008442 <_svfprintf_r+0x89e>
 80080e8:	1ce9      	adds	r1, r5, #3
 80080ea:	db02      	blt.n	80080f2 <_svfprintf_r+0x54e>
 80080ec:	45a8      	cmp	r8, r5
 80080ee:	f280 81cf 	bge.w	8008490 <_svfprintf_r+0x8ec>
 80080f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080f4:	3b02      	subs	r3, #2
 80080f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80080f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080fa:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80080fe:	f021 0120 	bic.w	r1, r1, #32
 8008102:	2941      	cmp	r1, #65	; 0x41
 8008104:	bf08      	it	eq
 8008106:	320f      	addeq	r2, #15
 8008108:	f105 33ff 	add.w	r3, r5, #4294967295
 800810c:	bf06      	itte	eq
 800810e:	b2d2      	uxtbeq	r2, r2
 8008110:	2101      	moveq	r1, #1
 8008112:	2100      	movne	r1, #0
 8008114:	2b00      	cmp	r3, #0
 8008116:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800811a:	bfb4      	ite	lt
 800811c:	222d      	movlt	r2, #45	; 0x2d
 800811e:	222b      	movge	r2, #43	; 0x2b
 8008120:	9320      	str	r3, [sp, #128]	; 0x80
 8008122:	bfb8      	it	lt
 8008124:	f1c5 0301 	rsblt	r3, r5, #1
 8008128:	2b09      	cmp	r3, #9
 800812a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800812e:	f340 819e 	ble.w	800846e <_svfprintf_r+0x8ca>
 8008132:	260a      	movs	r6, #10
 8008134:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8008138:	fb93 f5f6 	sdiv	r5, r3, r6
 800813c:	4611      	mov	r1, r2
 800813e:	fb06 3015 	mls	r0, r6, r5, r3
 8008142:	3030      	adds	r0, #48	; 0x30
 8008144:	f801 0c01 	strb.w	r0, [r1, #-1]
 8008148:	4618      	mov	r0, r3
 800814a:	2863      	cmp	r0, #99	; 0x63
 800814c:	462b      	mov	r3, r5
 800814e:	f102 32ff 	add.w	r2, r2, #4294967295
 8008152:	dcf1      	bgt.n	8008138 <_svfprintf_r+0x594>
 8008154:	3330      	adds	r3, #48	; 0x30
 8008156:	1e88      	subs	r0, r1, #2
 8008158:	f802 3c01 	strb.w	r3, [r2, #-1]
 800815c:	4603      	mov	r3, r0
 800815e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008162:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8008166:	42ab      	cmp	r3, r5
 8008168:	f0c0 817c 	bcc.w	8008464 <_svfprintf_r+0x8c0>
 800816c:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8008170:	1a52      	subs	r2, r2, r1
 8008172:	42a8      	cmp	r0, r5
 8008174:	bf88      	it	hi
 8008176:	2200      	movhi	r2, #0
 8008178:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800817c:	441a      	add	r2, r3
 800817e:	ab22      	add	r3, sp, #136	; 0x88
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	9a08      	ldr	r2, [sp, #32]
 8008184:	931a      	str	r3, [sp, #104]	; 0x68
 8008186:	2a01      	cmp	r2, #1
 8008188:	eb03 0802 	add.w	r8, r3, r2
 800818c:	dc02      	bgt.n	8008194 <_svfprintf_r+0x5f0>
 800818e:	f01a 0f01 	tst.w	sl, #1
 8008192:	d001      	beq.n	8008198 <_svfprintf_r+0x5f4>
 8008194:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008196:	4498      	add	r8, r3
 8008198:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800819c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80081a0:	9315      	str	r3, [sp, #84]	; 0x54
 80081a2:	2300      	movs	r3, #0
 80081a4:	461d      	mov	r5, r3
 80081a6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80081aa:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80081ac:	b113      	cbz	r3, 80081b4 <_svfprintf_r+0x610>
 80081ae:	232d      	movs	r3, #45	; 0x2d
 80081b0:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80081b4:	2600      	movs	r6, #0
 80081b6:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80081ba:	4546      	cmp	r6, r8
 80081bc:	4633      	mov	r3, r6
 80081be:	bfb8      	it	lt
 80081c0:	4643      	movlt	r3, r8
 80081c2:	9315      	str	r3, [sp, #84]	; 0x54
 80081c4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80081c8:	b113      	cbz	r3, 80081d0 <_svfprintf_r+0x62c>
 80081ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80081cc:	3301      	adds	r3, #1
 80081ce:	9315      	str	r3, [sp, #84]	; 0x54
 80081d0:	f01a 0302 	ands.w	r3, sl, #2
 80081d4:	931c      	str	r3, [sp, #112]	; 0x70
 80081d6:	bf1e      	ittt	ne
 80081d8:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 80081da:	3302      	addne	r3, #2
 80081dc:	9315      	strne	r3, [sp, #84]	; 0x54
 80081de:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 80081e2:	931d      	str	r3, [sp, #116]	; 0x74
 80081e4:	d121      	bne.n	800822a <_svfprintf_r+0x686>
 80081e6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80081ea:	1a9b      	subs	r3, r3, r2
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80081f0:	dd1b      	ble.n	800822a <_svfprintf_r+0x686>
 80081f2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80081f6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80081f8:	3301      	adds	r3, #1
 80081fa:	2810      	cmp	r0, #16
 80081fc:	4842      	ldr	r0, [pc, #264]	; (8008308 <_svfprintf_r+0x764>)
 80081fe:	f104 0108 	add.w	r1, r4, #8
 8008202:	6020      	str	r0, [r4, #0]
 8008204:	f300 82e6 	bgt.w	80087d4 <_svfprintf_r+0xc30>
 8008208:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800820a:	2b07      	cmp	r3, #7
 800820c:	4402      	add	r2, r0
 800820e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008212:	6060      	str	r0, [r4, #4]
 8008214:	f340 82f3 	ble.w	80087fe <_svfprintf_r+0xc5a>
 8008218:	4659      	mov	r1, fp
 800821a:	4648      	mov	r0, r9
 800821c:	aa26      	add	r2, sp, #152	; 0x98
 800821e:	f002 f877 	bl	800a310 <__ssprint_r>
 8008222:	2800      	cmp	r0, #0
 8008224:	f040 8636 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008228:	ac29      	add	r4, sp, #164	; 0xa4
 800822a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800822e:	b173      	cbz	r3, 800824e <_svfprintf_r+0x6aa>
 8008230:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8008234:	6023      	str	r3, [r4, #0]
 8008236:	2301      	movs	r3, #1
 8008238:	6063      	str	r3, [r4, #4]
 800823a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800823c:	3301      	adds	r3, #1
 800823e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008240:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008242:	3301      	adds	r3, #1
 8008244:	2b07      	cmp	r3, #7
 8008246:	9327      	str	r3, [sp, #156]	; 0x9c
 8008248:	f300 82db 	bgt.w	8008802 <_svfprintf_r+0xc5e>
 800824c:	3408      	adds	r4, #8
 800824e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8008250:	b16b      	cbz	r3, 800826e <_svfprintf_r+0x6ca>
 8008252:	ab1f      	add	r3, sp, #124	; 0x7c
 8008254:	6023      	str	r3, [r4, #0]
 8008256:	2302      	movs	r3, #2
 8008258:	6063      	str	r3, [r4, #4]
 800825a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800825c:	3302      	adds	r3, #2
 800825e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008260:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008262:	3301      	adds	r3, #1
 8008264:	2b07      	cmp	r3, #7
 8008266:	9327      	str	r3, [sp, #156]	; 0x9c
 8008268:	f300 82d5 	bgt.w	8008816 <_svfprintf_r+0xc72>
 800826c:	3408      	adds	r4, #8
 800826e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8008270:	2b80      	cmp	r3, #128	; 0x80
 8008272:	d121      	bne.n	80082b8 <_svfprintf_r+0x714>
 8008274:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008278:	1a9b      	subs	r3, r3, r2
 800827a:	2b00      	cmp	r3, #0
 800827c:	9317      	str	r3, [sp, #92]	; 0x5c
 800827e:	dd1b      	ble.n	80082b8 <_svfprintf_r+0x714>
 8008280:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008284:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008286:	3301      	adds	r3, #1
 8008288:	2810      	cmp	r0, #16
 800828a:	4820      	ldr	r0, [pc, #128]	; (800830c <_svfprintf_r+0x768>)
 800828c:	f104 0108 	add.w	r1, r4, #8
 8008290:	6020      	str	r0, [r4, #0]
 8008292:	f300 82ca 	bgt.w	800882a <_svfprintf_r+0xc86>
 8008296:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8008298:	2b07      	cmp	r3, #7
 800829a:	4402      	add	r2, r0
 800829c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80082a0:	6060      	str	r0, [r4, #4]
 80082a2:	f340 82d7 	ble.w	8008854 <_svfprintf_r+0xcb0>
 80082a6:	4659      	mov	r1, fp
 80082a8:	4648      	mov	r0, r9
 80082aa:	aa26      	add	r2, sp, #152	; 0x98
 80082ac:	f002 f830 	bl	800a310 <__ssprint_r>
 80082b0:	2800      	cmp	r0, #0
 80082b2:	f040 85ef 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 80082b6:	ac29      	add	r4, sp, #164	; 0xa4
 80082b8:	eba6 0608 	sub.w	r6, r6, r8
 80082bc:	2e00      	cmp	r6, #0
 80082be:	dd27      	ble.n	8008310 <_svfprintf_r+0x76c>
 80082c0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80082c4:	4811      	ldr	r0, [pc, #68]	; (800830c <_svfprintf_r+0x768>)
 80082c6:	2e10      	cmp	r6, #16
 80082c8:	f103 0301 	add.w	r3, r3, #1
 80082cc:	f104 0108 	add.w	r1, r4, #8
 80082d0:	6020      	str	r0, [r4, #0]
 80082d2:	f300 82c1 	bgt.w	8008858 <_svfprintf_r+0xcb4>
 80082d6:	6066      	str	r6, [r4, #4]
 80082d8:	2b07      	cmp	r3, #7
 80082da:	4416      	add	r6, r2
 80082dc:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80082e0:	f340 82cd 	ble.w	800887e <_svfprintf_r+0xcda>
 80082e4:	4659      	mov	r1, fp
 80082e6:	4648      	mov	r0, r9
 80082e8:	aa26      	add	r2, sp, #152	; 0x98
 80082ea:	f002 f811 	bl	800a310 <__ssprint_r>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	f040 85d0 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 80082f4:	ac29      	add	r4, sp, #164	; 0xa4
 80082f6:	e00b      	b.n	8008310 <_svfprintf_r+0x76c>
 80082f8:	0800ae28 	.word	0x0800ae28
 80082fc:	0800ae39 	.word	0x0800ae39
 8008300:	40300000 	.word	0x40300000
 8008304:	3fe00000 	.word	0x3fe00000
 8008308:	0800b14c 	.word	0x0800b14c
 800830c:	0800b15c 	.word	0x0800b15c
 8008310:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008314:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008316:	f040 82b9 	bne.w	800888c <_svfprintf_r+0xce8>
 800831a:	9b07      	ldr	r3, [sp, #28]
 800831c:	4446      	add	r6, r8
 800831e:	e9c4 3800 	strd	r3, r8, [r4]
 8008322:	9628      	str	r6, [sp, #160]	; 0xa0
 8008324:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008326:	3301      	adds	r3, #1
 8008328:	2b07      	cmp	r3, #7
 800832a:	9327      	str	r3, [sp, #156]	; 0x9c
 800832c:	f300 82f4 	bgt.w	8008918 <_svfprintf_r+0xd74>
 8008330:	3408      	adds	r4, #8
 8008332:	f01a 0f04 	tst.w	sl, #4
 8008336:	f040 858e 	bne.w	8008e56 <_svfprintf_r+0x12b2>
 800833a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800833e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8008340:	428a      	cmp	r2, r1
 8008342:	bfac      	ite	ge
 8008344:	189b      	addge	r3, r3, r2
 8008346:	185b      	addlt	r3, r3, r1
 8008348:	9313      	str	r3, [sp, #76]	; 0x4c
 800834a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800834c:	b13b      	cbz	r3, 800835e <_svfprintf_r+0x7ba>
 800834e:	4659      	mov	r1, fp
 8008350:	4648      	mov	r0, r9
 8008352:	aa26      	add	r2, sp, #152	; 0x98
 8008354:	f001 ffdc 	bl	800a310 <__ssprint_r>
 8008358:	2800      	cmp	r0, #0
 800835a:	f040 859b 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 800835e:	2300      	movs	r3, #0
 8008360:	9327      	str	r3, [sp, #156]	; 0x9c
 8008362:	2f00      	cmp	r7, #0
 8008364:	f040 85b2 	bne.w	8008ecc <_svfprintf_r+0x1328>
 8008368:	ac29      	add	r4, sp, #164	; 0xa4
 800836a:	e0e3      	b.n	8008534 <_svfprintf_r+0x990>
 800836c:	ab39      	add	r3, sp, #228	; 0xe4
 800836e:	9307      	str	r3, [sp, #28]
 8008370:	e631      	b.n	8007fd6 <_svfprintf_r+0x432>
 8008372:	9f07      	ldr	r7, [sp, #28]
 8008374:	e62f      	b.n	8007fd6 <_svfprintf_r+0x432>
 8008376:	f04f 0806 	mov.w	r8, #6
 800837a:	e62c      	b.n	8007fd6 <_svfprintf_r+0x432>
 800837c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8008380:	e69a      	b.n	80080b8 <_svfprintf_r+0x514>
 8008382:	f803 0b01 	strb.w	r0, [r3], #1
 8008386:	1aca      	subs	r2, r1, r3
 8008388:	2a00      	cmp	r2, #0
 800838a:	dafa      	bge.n	8008382 <_svfprintf_r+0x7de>
 800838c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800838e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008390:	3201      	adds	r2, #1
 8008392:	f103 0301 	add.w	r3, r3, #1
 8008396:	bfb8      	it	lt
 8008398:	2300      	movlt	r3, #0
 800839a:	441d      	add	r5, r3
 800839c:	e69c      	b.n	80080d8 <_svfprintf_r+0x534>
 800839e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80083a0:	462b      	mov	r3, r5
 80083a2:	2030      	movs	r0, #48	; 0x30
 80083a4:	18a9      	adds	r1, r5, r2
 80083a6:	e7ee      	b.n	8008386 <_svfprintf_r+0x7e2>
 80083a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083aa:	2b46      	cmp	r3, #70	; 0x46
 80083ac:	d005      	beq.n	80083ba <_svfprintf_r+0x816>
 80083ae:	2b45      	cmp	r3, #69	; 0x45
 80083b0:	d11b      	bne.n	80083ea <_svfprintf_r+0x846>
 80083b2:	f108 0601 	add.w	r6, r8, #1
 80083b6:	2302      	movs	r3, #2
 80083b8:	e001      	b.n	80083be <_svfprintf_r+0x81a>
 80083ba:	4646      	mov	r6, r8
 80083bc:	2303      	movs	r3, #3
 80083be:	aa24      	add	r2, sp, #144	; 0x90
 80083c0:	9204      	str	r2, [sp, #16]
 80083c2:	aa21      	add	r2, sp, #132	; 0x84
 80083c4:	9203      	str	r2, [sp, #12]
 80083c6:	aa20      	add	r2, sp, #128	; 0x80
 80083c8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	4648      	mov	r0, r9
 80083d0:	462b      	mov	r3, r5
 80083d2:	9a08      	ldr	r2, [sp, #32]
 80083d4:	f7fd ff70 	bl	80062b8 <_dtoa_r>
 80083d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083da:	9007      	str	r0, [sp, #28]
 80083dc:	2b47      	cmp	r3, #71	; 0x47
 80083de:	d106      	bne.n	80083ee <_svfprintf_r+0x84a>
 80083e0:	f01a 0f01 	tst.w	sl, #1
 80083e4:	d103      	bne.n	80083ee <_svfprintf_r+0x84a>
 80083e6:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80083e8:	e676      	b.n	80080d8 <_svfprintf_r+0x534>
 80083ea:	4646      	mov	r6, r8
 80083ec:	e7e3      	b.n	80083b6 <_svfprintf_r+0x812>
 80083ee:	9b07      	ldr	r3, [sp, #28]
 80083f0:	4433      	add	r3, r6
 80083f2:	930d      	str	r3, [sp, #52]	; 0x34
 80083f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083f6:	2b46      	cmp	r3, #70	; 0x46
 80083f8:	d111      	bne.n	800841e <_svfprintf_r+0x87a>
 80083fa:	9b07      	ldr	r3, [sp, #28]
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	2b30      	cmp	r3, #48	; 0x30
 8008400:	d109      	bne.n	8008416 <_svfprintf_r+0x872>
 8008402:	2200      	movs	r2, #0
 8008404:	2300      	movs	r3, #0
 8008406:	4629      	mov	r1, r5
 8008408:	9808      	ldr	r0, [sp, #32]
 800840a:	f7f8 fad9 	bl	80009c0 <__aeabi_dcmpeq>
 800840e:	b910      	cbnz	r0, 8008416 <_svfprintf_r+0x872>
 8008410:	f1c6 0601 	rsb	r6, r6, #1
 8008414:	9620      	str	r6, [sp, #128]	; 0x80
 8008416:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008418:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800841a:	441a      	add	r2, r3
 800841c:	920d      	str	r2, [sp, #52]	; 0x34
 800841e:	2200      	movs	r2, #0
 8008420:	2300      	movs	r3, #0
 8008422:	4629      	mov	r1, r5
 8008424:	9808      	ldr	r0, [sp, #32]
 8008426:	f7f8 facb 	bl	80009c0 <__aeabi_dcmpeq>
 800842a:	b108      	cbz	r0, 8008430 <_svfprintf_r+0x88c>
 800842c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800842e:	9324      	str	r3, [sp, #144]	; 0x90
 8008430:	2230      	movs	r2, #48	; 0x30
 8008432:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008434:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008436:	4299      	cmp	r1, r3
 8008438:	d9d5      	bls.n	80083e6 <_svfprintf_r+0x842>
 800843a:	1c59      	adds	r1, r3, #1
 800843c:	9124      	str	r1, [sp, #144]	; 0x90
 800843e:	701a      	strb	r2, [r3, #0]
 8008440:	e7f7      	b.n	8008432 <_svfprintf_r+0x88e>
 8008442:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008444:	2b46      	cmp	r3, #70	; 0x46
 8008446:	f47f ae57 	bne.w	80080f8 <_svfprintf_r+0x554>
 800844a:	f00a 0301 	and.w	r3, sl, #1
 800844e:	2d00      	cmp	r5, #0
 8008450:	ea43 0308 	orr.w	r3, r3, r8
 8008454:	dd18      	ble.n	8008488 <_svfprintf_r+0x8e4>
 8008456:	b383      	cbz	r3, 80084ba <_svfprintf_r+0x916>
 8008458:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800845a:	18eb      	adds	r3, r5, r3
 800845c:	4498      	add	r8, r3
 800845e:	2366      	movs	r3, #102	; 0x66
 8008460:	930b      	str	r3, [sp, #44]	; 0x2c
 8008462:	e030      	b.n	80084c6 <_svfprintf_r+0x922>
 8008464:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008468:	f802 6b01 	strb.w	r6, [r2], #1
 800846c:	e67b      	b.n	8008166 <_svfprintf_r+0x5c2>
 800846e:	b941      	cbnz	r1, 8008482 <_svfprintf_r+0x8de>
 8008470:	2230      	movs	r2, #48	; 0x30
 8008472:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8008476:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800847a:	3330      	adds	r3, #48	; 0x30
 800847c:	f802 3b01 	strb.w	r3, [r2], #1
 8008480:	e67d      	b.n	800817e <_svfprintf_r+0x5da>
 8008482:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8008486:	e7f8      	b.n	800847a <_svfprintf_r+0x8d6>
 8008488:	b1cb      	cbz	r3, 80084be <_svfprintf_r+0x91a>
 800848a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800848c:	3301      	adds	r3, #1
 800848e:	e7e5      	b.n	800845c <_svfprintf_r+0x8b8>
 8008490:	9b08      	ldr	r3, [sp, #32]
 8008492:	429d      	cmp	r5, r3
 8008494:	db07      	blt.n	80084a6 <_svfprintf_r+0x902>
 8008496:	f01a 0f01 	tst.w	sl, #1
 800849a:	d029      	beq.n	80084f0 <_svfprintf_r+0x94c>
 800849c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800849e:	eb05 0803 	add.w	r8, r5, r3
 80084a2:	2367      	movs	r3, #103	; 0x67
 80084a4:	e7dc      	b.n	8008460 <_svfprintf_r+0x8bc>
 80084a6:	9b08      	ldr	r3, [sp, #32]
 80084a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084aa:	2d00      	cmp	r5, #0
 80084ac:	eb03 0802 	add.w	r8, r3, r2
 80084b0:	dcf7      	bgt.n	80084a2 <_svfprintf_r+0x8fe>
 80084b2:	f1c5 0301 	rsb	r3, r5, #1
 80084b6:	4498      	add	r8, r3
 80084b8:	e7f3      	b.n	80084a2 <_svfprintf_r+0x8fe>
 80084ba:	46a8      	mov	r8, r5
 80084bc:	e7cf      	b.n	800845e <_svfprintf_r+0x8ba>
 80084be:	2366      	movs	r3, #102	; 0x66
 80084c0:	f04f 0801 	mov.w	r8, #1
 80084c4:	930b      	str	r3, [sp, #44]	; 0x2c
 80084c6:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80084ca:	930d      	str	r3, [sp, #52]	; 0x34
 80084cc:	d023      	beq.n	8008516 <_svfprintf_r+0x972>
 80084ce:	2300      	movs	r3, #0
 80084d0:	2d00      	cmp	r5, #0
 80084d2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80084d6:	f77f ae68 	ble.w	80081aa <_svfprintf_r+0x606>
 80084da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	2bff      	cmp	r3, #255	; 0xff
 80084e0:	d108      	bne.n	80084f4 <_svfprintf_r+0x950>
 80084e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80084e6:	4413      	add	r3, r2
 80084e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084ea:	fb02 8803 	mla	r8, r2, r3, r8
 80084ee:	e65c      	b.n	80081aa <_svfprintf_r+0x606>
 80084f0:	46a8      	mov	r8, r5
 80084f2:	e7d6      	b.n	80084a2 <_svfprintf_r+0x8fe>
 80084f4:	42ab      	cmp	r3, r5
 80084f6:	daf4      	bge.n	80084e2 <_svfprintf_r+0x93e>
 80084f8:	1aed      	subs	r5, r5, r3
 80084fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084fc:	785b      	ldrb	r3, [r3, #1]
 80084fe:	b133      	cbz	r3, 800850e <_svfprintf_r+0x96a>
 8008500:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008502:	3301      	adds	r3, #1
 8008504:	930d      	str	r3, [sp, #52]	; 0x34
 8008506:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008508:	3301      	adds	r3, #1
 800850a:	930e      	str	r3, [sp, #56]	; 0x38
 800850c:	e7e5      	b.n	80084da <_svfprintf_r+0x936>
 800850e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008510:	3301      	adds	r3, #1
 8008512:	930c      	str	r3, [sp, #48]	; 0x30
 8008514:	e7e1      	b.n	80084da <_svfprintf_r+0x936>
 8008516:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008518:	930c      	str	r3, [sp, #48]	; 0x30
 800851a:	e646      	b.n	80081aa <_svfprintf_r+0x606>
 800851c:	4632      	mov	r2, r6
 800851e:	f852 3b04 	ldr.w	r3, [r2], #4
 8008522:	f01a 0f20 	tst.w	sl, #32
 8008526:	920a      	str	r2, [sp, #40]	; 0x28
 8008528:	d009      	beq.n	800853e <_svfprintf_r+0x99a>
 800852a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800852c:	4610      	mov	r0, r2
 800852e:	17d1      	asrs	r1, r2, #31
 8008530:	e9c3 0100 	strd	r0, r1, [r3]
 8008534:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008536:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008538:	9307      	str	r3, [sp, #28]
 800853a:	f7ff bb6f 	b.w	8007c1c <_svfprintf_r+0x78>
 800853e:	f01a 0f10 	tst.w	sl, #16
 8008542:	d002      	beq.n	800854a <_svfprintf_r+0x9a6>
 8008544:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008546:	601a      	str	r2, [r3, #0]
 8008548:	e7f4      	b.n	8008534 <_svfprintf_r+0x990>
 800854a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800854e:	d002      	beq.n	8008556 <_svfprintf_r+0x9b2>
 8008550:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008552:	801a      	strh	r2, [r3, #0]
 8008554:	e7ee      	b.n	8008534 <_svfprintf_r+0x990>
 8008556:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800855a:	d0f3      	beq.n	8008544 <_svfprintf_r+0x9a0>
 800855c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800855e:	701a      	strb	r2, [r3, #0]
 8008560:	e7e8      	b.n	8008534 <_svfprintf_r+0x990>
 8008562:	f04a 0a10 	orr.w	sl, sl, #16
 8008566:	f01a 0f20 	tst.w	sl, #32
 800856a:	d01e      	beq.n	80085aa <_svfprintf_r+0xa06>
 800856c:	3607      	adds	r6, #7
 800856e:	f026 0307 	bic.w	r3, r6, #7
 8008572:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008576:	930a      	str	r3, [sp, #40]	; 0x28
 8008578:	2300      	movs	r3, #0
 800857a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800857e:	2200      	movs	r2, #0
 8008580:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8008584:	f1b8 3fff 	cmp.w	r8, #4294967295
 8008588:	f000 84b1 	beq.w	8008eee <_svfprintf_r+0x134a>
 800858c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8008590:	920c      	str	r2, [sp, #48]	; 0x30
 8008592:	ea56 0207 	orrs.w	r2, r6, r7
 8008596:	f040 84b0 	bne.w	8008efa <_svfprintf_r+0x1356>
 800859a:	f1b8 0f00 	cmp.w	r8, #0
 800859e:	f000 8103 	beq.w	80087a8 <_svfprintf_r+0xc04>
 80085a2:	2b01      	cmp	r3, #1
 80085a4:	f040 84ac 	bne.w	8008f00 <_svfprintf_r+0x135c>
 80085a8:	e098      	b.n	80086dc <_svfprintf_r+0xb38>
 80085aa:	1d33      	adds	r3, r6, #4
 80085ac:	f01a 0f10 	tst.w	sl, #16
 80085b0:	930a      	str	r3, [sp, #40]	; 0x28
 80085b2:	d001      	beq.n	80085b8 <_svfprintf_r+0xa14>
 80085b4:	6836      	ldr	r6, [r6, #0]
 80085b6:	e003      	b.n	80085c0 <_svfprintf_r+0xa1c>
 80085b8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80085bc:	d002      	beq.n	80085c4 <_svfprintf_r+0xa20>
 80085be:	8836      	ldrh	r6, [r6, #0]
 80085c0:	2700      	movs	r7, #0
 80085c2:	e7d9      	b.n	8008578 <_svfprintf_r+0x9d4>
 80085c4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80085c8:	d0f4      	beq.n	80085b4 <_svfprintf_r+0xa10>
 80085ca:	7836      	ldrb	r6, [r6, #0]
 80085cc:	e7f8      	b.n	80085c0 <_svfprintf_r+0xa1c>
 80085ce:	4633      	mov	r3, r6
 80085d0:	f853 6b04 	ldr.w	r6, [r3], #4
 80085d4:	2278      	movs	r2, #120	; 0x78
 80085d6:	930a      	str	r3, [sp, #40]	; 0x28
 80085d8:	f647 0330 	movw	r3, #30768	; 0x7830
 80085dc:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80085e0:	4ba8      	ldr	r3, [pc, #672]	; (8008884 <_svfprintf_r+0xce0>)
 80085e2:	2700      	movs	r7, #0
 80085e4:	931b      	str	r3, [sp, #108]	; 0x6c
 80085e6:	f04a 0a02 	orr.w	sl, sl, #2
 80085ea:	2302      	movs	r3, #2
 80085ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80085ee:	e7c6      	b.n	800857e <_svfprintf_r+0x9da>
 80085f0:	4632      	mov	r2, r6
 80085f2:	2500      	movs	r5, #0
 80085f4:	f852 3b04 	ldr.w	r3, [r2], #4
 80085f8:	f1b8 3fff 	cmp.w	r8, #4294967295
 80085fc:	9307      	str	r3, [sp, #28]
 80085fe:	920a      	str	r2, [sp, #40]	; 0x28
 8008600:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8008604:	d010      	beq.n	8008628 <_svfprintf_r+0xa84>
 8008606:	4642      	mov	r2, r8
 8008608:	4629      	mov	r1, r5
 800860a:	9807      	ldr	r0, [sp, #28]
 800860c:	f7fe fef0 	bl	80073f0 <memchr>
 8008610:	4607      	mov	r7, r0
 8008612:	2800      	cmp	r0, #0
 8008614:	f43f ac85 	beq.w	8007f22 <_svfprintf_r+0x37e>
 8008618:	9b07      	ldr	r3, [sp, #28]
 800861a:	462f      	mov	r7, r5
 800861c:	462e      	mov	r6, r5
 800861e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8008622:	eba0 0803 	sub.w	r8, r0, r3
 8008626:	e5c8      	b.n	80081ba <_svfprintf_r+0x616>
 8008628:	9807      	ldr	r0, [sp, #28]
 800862a:	f7f7 fd9d 	bl	8000168 <strlen>
 800862e:	462f      	mov	r7, r5
 8008630:	4680      	mov	r8, r0
 8008632:	e476      	b.n	8007f22 <_svfprintf_r+0x37e>
 8008634:	f04a 0a10 	orr.w	sl, sl, #16
 8008638:	f01a 0f20 	tst.w	sl, #32
 800863c:	d007      	beq.n	800864e <_svfprintf_r+0xaaa>
 800863e:	3607      	adds	r6, #7
 8008640:	f026 0307 	bic.w	r3, r6, #7
 8008644:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008648:	930a      	str	r3, [sp, #40]	; 0x28
 800864a:	2301      	movs	r3, #1
 800864c:	e797      	b.n	800857e <_svfprintf_r+0x9da>
 800864e:	1d33      	adds	r3, r6, #4
 8008650:	f01a 0f10 	tst.w	sl, #16
 8008654:	930a      	str	r3, [sp, #40]	; 0x28
 8008656:	d001      	beq.n	800865c <_svfprintf_r+0xab8>
 8008658:	6836      	ldr	r6, [r6, #0]
 800865a:	e003      	b.n	8008664 <_svfprintf_r+0xac0>
 800865c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8008660:	d002      	beq.n	8008668 <_svfprintf_r+0xac4>
 8008662:	8836      	ldrh	r6, [r6, #0]
 8008664:	2700      	movs	r7, #0
 8008666:	e7f0      	b.n	800864a <_svfprintf_r+0xaa6>
 8008668:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800866c:	d0f4      	beq.n	8008658 <_svfprintf_r+0xab4>
 800866e:	7836      	ldrb	r6, [r6, #0]
 8008670:	e7f8      	b.n	8008664 <_svfprintf_r+0xac0>
 8008672:	4b85      	ldr	r3, [pc, #532]	; (8008888 <_svfprintf_r+0xce4>)
 8008674:	f01a 0f20 	tst.w	sl, #32
 8008678:	931b      	str	r3, [sp, #108]	; 0x6c
 800867a:	d019      	beq.n	80086b0 <_svfprintf_r+0xb0c>
 800867c:	3607      	adds	r6, #7
 800867e:	f026 0307 	bic.w	r3, r6, #7
 8008682:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8008686:	930a      	str	r3, [sp, #40]	; 0x28
 8008688:	f01a 0f01 	tst.w	sl, #1
 800868c:	d00a      	beq.n	80086a4 <_svfprintf_r+0xb00>
 800868e:	ea56 0307 	orrs.w	r3, r6, r7
 8008692:	d007      	beq.n	80086a4 <_svfprintf_r+0xb00>
 8008694:	2330      	movs	r3, #48	; 0x30
 8008696:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800869a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800869c:	f04a 0a02 	orr.w	sl, sl, #2
 80086a0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80086a4:	2302      	movs	r3, #2
 80086a6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80086aa:	e768      	b.n	800857e <_svfprintf_r+0x9da>
 80086ac:	4b75      	ldr	r3, [pc, #468]	; (8008884 <_svfprintf_r+0xce0>)
 80086ae:	e7e1      	b.n	8008674 <_svfprintf_r+0xad0>
 80086b0:	1d33      	adds	r3, r6, #4
 80086b2:	f01a 0f10 	tst.w	sl, #16
 80086b6:	930a      	str	r3, [sp, #40]	; 0x28
 80086b8:	d001      	beq.n	80086be <_svfprintf_r+0xb1a>
 80086ba:	6836      	ldr	r6, [r6, #0]
 80086bc:	e003      	b.n	80086c6 <_svfprintf_r+0xb22>
 80086be:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80086c2:	d002      	beq.n	80086ca <_svfprintf_r+0xb26>
 80086c4:	8836      	ldrh	r6, [r6, #0]
 80086c6:	2700      	movs	r7, #0
 80086c8:	e7de      	b.n	8008688 <_svfprintf_r+0xae4>
 80086ca:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80086ce:	d0f4      	beq.n	80086ba <_svfprintf_r+0xb16>
 80086d0:	7836      	ldrb	r6, [r6, #0]
 80086d2:	e7f8      	b.n	80086c6 <_svfprintf_r+0xb22>
 80086d4:	2f00      	cmp	r7, #0
 80086d6:	bf08      	it	eq
 80086d8:	2e0a      	cmpeq	r6, #10
 80086da:	d206      	bcs.n	80086ea <_svfprintf_r+0xb46>
 80086dc:	3630      	adds	r6, #48	; 0x30
 80086de:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80086e2:	f20d 1347 	addw	r3, sp, #327	; 0x147
 80086e6:	f000 bc2d 	b.w	8008f44 <_svfprintf_r+0x13a0>
 80086ea:	2300      	movs	r3, #0
 80086ec:	9308      	str	r3, [sp, #32]
 80086ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086f0:	ad52      	add	r5, sp, #328	; 0x148
 80086f2:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 80086f6:	1e6b      	subs	r3, r5, #1
 80086f8:	9307      	str	r3, [sp, #28]
 80086fa:	220a      	movs	r2, #10
 80086fc:	2300      	movs	r3, #0
 80086fe:	4630      	mov	r0, r6
 8008700:	4639      	mov	r1, r7
 8008702:	f7f8 f9cd 	bl	8000aa0 <__aeabi_uldivmod>
 8008706:	9b08      	ldr	r3, [sp, #32]
 8008708:	3230      	adds	r2, #48	; 0x30
 800870a:	3301      	adds	r3, #1
 800870c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008710:	9308      	str	r3, [sp, #32]
 8008712:	f1ba 0f00 	cmp.w	sl, #0
 8008716:	d019      	beq.n	800874c <_svfprintf_r+0xba8>
 8008718:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800871a:	9a08      	ldr	r2, [sp, #32]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	429a      	cmp	r2, r3
 8008720:	d114      	bne.n	800874c <_svfprintf_r+0xba8>
 8008722:	2aff      	cmp	r2, #255	; 0xff
 8008724:	d012      	beq.n	800874c <_svfprintf_r+0xba8>
 8008726:	2f00      	cmp	r7, #0
 8008728:	bf08      	it	eq
 800872a:	2e0a      	cmpeq	r6, #10
 800872c:	d30e      	bcc.n	800874c <_svfprintf_r+0xba8>
 800872e:	9b07      	ldr	r3, [sp, #28]
 8008730:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008732:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008734:	1a9b      	subs	r3, r3, r2
 8008736:	4618      	mov	r0, r3
 8008738:	9307      	str	r3, [sp, #28]
 800873a:	f7ff fa20 	bl	8007b7e <strncpy>
 800873e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008740:	785d      	ldrb	r5, [r3, #1]
 8008742:	b1ed      	cbz	r5, 8008780 <_svfprintf_r+0xbdc>
 8008744:	3301      	adds	r3, #1
 8008746:	930e      	str	r3, [sp, #56]	; 0x38
 8008748:	2300      	movs	r3, #0
 800874a:	9308      	str	r3, [sp, #32]
 800874c:	220a      	movs	r2, #10
 800874e:	2300      	movs	r3, #0
 8008750:	4630      	mov	r0, r6
 8008752:	4639      	mov	r1, r7
 8008754:	f7f8 f9a4 	bl	8000aa0 <__aeabi_uldivmod>
 8008758:	2f00      	cmp	r7, #0
 800875a:	bf08      	it	eq
 800875c:	2e0a      	cmpeq	r6, #10
 800875e:	d20b      	bcs.n	8008778 <_svfprintf_r+0xbd4>
 8008760:	2700      	movs	r7, #0
 8008762:	9b07      	ldr	r3, [sp, #28]
 8008764:	aa52      	add	r2, sp, #328	; 0x148
 8008766:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800876a:	4646      	mov	r6, r8
 800876c:	eba2 0803 	sub.w	r8, r2, r3
 8008770:	463d      	mov	r5, r7
 8008772:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8008776:	e520      	b.n	80081ba <_svfprintf_r+0x616>
 8008778:	4606      	mov	r6, r0
 800877a:	460f      	mov	r7, r1
 800877c:	9d07      	ldr	r5, [sp, #28]
 800877e:	e7ba      	b.n	80086f6 <_svfprintf_r+0xb52>
 8008780:	9508      	str	r5, [sp, #32]
 8008782:	e7e3      	b.n	800874c <_svfprintf_r+0xba8>
 8008784:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008786:	f006 030f 	and.w	r3, r6, #15
 800878a:	5cd3      	ldrb	r3, [r2, r3]
 800878c:	9a07      	ldr	r2, [sp, #28]
 800878e:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008792:	0933      	lsrs	r3, r6, #4
 8008794:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008798:	9207      	str	r2, [sp, #28]
 800879a:	093a      	lsrs	r2, r7, #4
 800879c:	461e      	mov	r6, r3
 800879e:	4617      	mov	r7, r2
 80087a0:	ea56 0307 	orrs.w	r3, r6, r7
 80087a4:	d1ee      	bne.n	8008784 <_svfprintf_r+0xbe0>
 80087a6:	e7db      	b.n	8008760 <_svfprintf_r+0xbbc>
 80087a8:	b933      	cbnz	r3, 80087b8 <_svfprintf_r+0xc14>
 80087aa:	f01a 0f01 	tst.w	sl, #1
 80087ae:	d003      	beq.n	80087b8 <_svfprintf_r+0xc14>
 80087b0:	2330      	movs	r3, #48	; 0x30
 80087b2:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80087b6:	e794      	b.n	80086e2 <_svfprintf_r+0xb3e>
 80087b8:	ab52      	add	r3, sp, #328	; 0x148
 80087ba:	e3c3      	b.n	8008f44 <_svfprintf_r+0x13a0>
 80087bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087be:	2b00      	cmp	r3, #0
 80087c0:	f000 838a 	beq.w	8008ed8 <_svfprintf_r+0x1334>
 80087c4:	2000      	movs	r0, #0
 80087c6:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80087ca:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80087ce:	960a      	str	r6, [sp, #40]	; 0x28
 80087d0:	f7ff bb3f 	b.w	8007e52 <_svfprintf_r+0x2ae>
 80087d4:	2010      	movs	r0, #16
 80087d6:	2b07      	cmp	r3, #7
 80087d8:	4402      	add	r2, r0
 80087da:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80087de:	6060      	str	r0, [r4, #4]
 80087e0:	dd08      	ble.n	80087f4 <_svfprintf_r+0xc50>
 80087e2:	4659      	mov	r1, fp
 80087e4:	4648      	mov	r0, r9
 80087e6:	aa26      	add	r2, sp, #152	; 0x98
 80087e8:	f001 fd92 	bl	800a310 <__ssprint_r>
 80087ec:	2800      	cmp	r0, #0
 80087ee:	f040 8351 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 80087f2:	a929      	add	r1, sp, #164	; 0xa4
 80087f4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80087f6:	460c      	mov	r4, r1
 80087f8:	3b10      	subs	r3, #16
 80087fa:	9317      	str	r3, [sp, #92]	; 0x5c
 80087fc:	e4f9      	b.n	80081f2 <_svfprintf_r+0x64e>
 80087fe:	460c      	mov	r4, r1
 8008800:	e513      	b.n	800822a <_svfprintf_r+0x686>
 8008802:	4659      	mov	r1, fp
 8008804:	4648      	mov	r0, r9
 8008806:	aa26      	add	r2, sp, #152	; 0x98
 8008808:	f001 fd82 	bl	800a310 <__ssprint_r>
 800880c:	2800      	cmp	r0, #0
 800880e:	f040 8341 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008812:	ac29      	add	r4, sp, #164	; 0xa4
 8008814:	e51b      	b.n	800824e <_svfprintf_r+0x6aa>
 8008816:	4659      	mov	r1, fp
 8008818:	4648      	mov	r0, r9
 800881a:	aa26      	add	r2, sp, #152	; 0x98
 800881c:	f001 fd78 	bl	800a310 <__ssprint_r>
 8008820:	2800      	cmp	r0, #0
 8008822:	f040 8337 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008826:	ac29      	add	r4, sp, #164	; 0xa4
 8008828:	e521      	b.n	800826e <_svfprintf_r+0x6ca>
 800882a:	2010      	movs	r0, #16
 800882c:	2b07      	cmp	r3, #7
 800882e:	4402      	add	r2, r0
 8008830:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008834:	6060      	str	r0, [r4, #4]
 8008836:	dd08      	ble.n	800884a <_svfprintf_r+0xca6>
 8008838:	4659      	mov	r1, fp
 800883a:	4648      	mov	r0, r9
 800883c:	aa26      	add	r2, sp, #152	; 0x98
 800883e:	f001 fd67 	bl	800a310 <__ssprint_r>
 8008842:	2800      	cmp	r0, #0
 8008844:	f040 8326 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008848:	a929      	add	r1, sp, #164	; 0xa4
 800884a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800884c:	460c      	mov	r4, r1
 800884e:	3b10      	subs	r3, #16
 8008850:	9317      	str	r3, [sp, #92]	; 0x5c
 8008852:	e515      	b.n	8008280 <_svfprintf_r+0x6dc>
 8008854:	460c      	mov	r4, r1
 8008856:	e52f      	b.n	80082b8 <_svfprintf_r+0x714>
 8008858:	2010      	movs	r0, #16
 800885a:	2b07      	cmp	r3, #7
 800885c:	4402      	add	r2, r0
 800885e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008862:	6060      	str	r0, [r4, #4]
 8008864:	dd08      	ble.n	8008878 <_svfprintf_r+0xcd4>
 8008866:	4659      	mov	r1, fp
 8008868:	4648      	mov	r0, r9
 800886a:	aa26      	add	r2, sp, #152	; 0x98
 800886c:	f001 fd50 	bl	800a310 <__ssprint_r>
 8008870:	2800      	cmp	r0, #0
 8008872:	f040 830f 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008876:	a929      	add	r1, sp, #164	; 0xa4
 8008878:	460c      	mov	r4, r1
 800887a:	3e10      	subs	r6, #16
 800887c:	e520      	b.n	80082c0 <_svfprintf_r+0x71c>
 800887e:	460c      	mov	r4, r1
 8008880:	e546      	b.n	8008310 <_svfprintf_r+0x76c>
 8008882:	bf00      	nop
 8008884:	0800ae28 	.word	0x0800ae28
 8008888:	0800ae39 	.word	0x0800ae39
 800888c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800888e:	2b65      	cmp	r3, #101	; 0x65
 8008890:	f340 824a 	ble.w	8008d28 <_svfprintf_r+0x1184>
 8008894:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008898:	2200      	movs	r2, #0
 800889a:	2300      	movs	r3, #0
 800889c:	f7f8 f890 	bl	80009c0 <__aeabi_dcmpeq>
 80088a0:	2800      	cmp	r0, #0
 80088a2:	d06a      	beq.n	800897a <_svfprintf_r+0xdd6>
 80088a4:	4b6f      	ldr	r3, [pc, #444]	; (8008a64 <_svfprintf_r+0xec0>)
 80088a6:	6023      	str	r3, [r4, #0]
 80088a8:	2301      	movs	r3, #1
 80088aa:	441e      	add	r6, r3
 80088ac:	6063      	str	r3, [r4, #4]
 80088ae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80088b0:	9628      	str	r6, [sp, #160]	; 0xa0
 80088b2:	3301      	adds	r3, #1
 80088b4:	2b07      	cmp	r3, #7
 80088b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80088b8:	dc38      	bgt.n	800892c <_svfprintf_r+0xd88>
 80088ba:	3408      	adds	r4, #8
 80088bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80088be:	9a08      	ldr	r2, [sp, #32]
 80088c0:	4293      	cmp	r3, r2
 80088c2:	db03      	blt.n	80088cc <_svfprintf_r+0xd28>
 80088c4:	f01a 0f01 	tst.w	sl, #1
 80088c8:	f43f ad33 	beq.w	8008332 <_svfprintf_r+0x78e>
 80088cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80088ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80088d4:	6063      	str	r3, [r4, #4]
 80088d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80088d8:	4413      	add	r3, r2
 80088da:	9328      	str	r3, [sp, #160]	; 0xa0
 80088dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80088de:	3301      	adds	r3, #1
 80088e0:	2b07      	cmp	r3, #7
 80088e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80088e4:	dc2c      	bgt.n	8008940 <_svfprintf_r+0xd9c>
 80088e6:	3408      	adds	r4, #8
 80088e8:	9b08      	ldr	r3, [sp, #32]
 80088ea:	1e5d      	subs	r5, r3, #1
 80088ec:	2d00      	cmp	r5, #0
 80088ee:	f77f ad20 	ble.w	8008332 <_svfprintf_r+0x78e>
 80088f2:	f04f 0810 	mov.w	r8, #16
 80088f6:	4e5c      	ldr	r6, [pc, #368]	; (8008a68 <_svfprintf_r+0xec4>)
 80088f8:	2d10      	cmp	r5, #16
 80088fa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80088fe:	f104 0108 	add.w	r1, r4, #8
 8008902:	f103 0301 	add.w	r3, r3, #1
 8008906:	6026      	str	r6, [r4, #0]
 8008908:	dc24      	bgt.n	8008954 <_svfprintf_r+0xdb0>
 800890a:	6065      	str	r5, [r4, #4]
 800890c:	2b07      	cmp	r3, #7
 800890e:	4415      	add	r5, r2
 8008910:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008914:	f340 829c 	ble.w	8008e50 <_svfprintf_r+0x12ac>
 8008918:	4659      	mov	r1, fp
 800891a:	4648      	mov	r0, r9
 800891c:	aa26      	add	r2, sp, #152	; 0x98
 800891e:	f001 fcf7 	bl	800a310 <__ssprint_r>
 8008922:	2800      	cmp	r0, #0
 8008924:	f040 82b6 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008928:	ac29      	add	r4, sp, #164	; 0xa4
 800892a:	e502      	b.n	8008332 <_svfprintf_r+0x78e>
 800892c:	4659      	mov	r1, fp
 800892e:	4648      	mov	r0, r9
 8008930:	aa26      	add	r2, sp, #152	; 0x98
 8008932:	f001 fced 	bl	800a310 <__ssprint_r>
 8008936:	2800      	cmp	r0, #0
 8008938:	f040 82ac 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 800893c:	ac29      	add	r4, sp, #164	; 0xa4
 800893e:	e7bd      	b.n	80088bc <_svfprintf_r+0xd18>
 8008940:	4659      	mov	r1, fp
 8008942:	4648      	mov	r0, r9
 8008944:	aa26      	add	r2, sp, #152	; 0x98
 8008946:	f001 fce3 	bl	800a310 <__ssprint_r>
 800894a:	2800      	cmp	r0, #0
 800894c:	f040 82a2 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008950:	ac29      	add	r4, sp, #164	; 0xa4
 8008952:	e7c9      	b.n	80088e8 <_svfprintf_r+0xd44>
 8008954:	3210      	adds	r2, #16
 8008956:	2b07      	cmp	r3, #7
 8008958:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800895c:	f8c4 8004 	str.w	r8, [r4, #4]
 8008960:	dd08      	ble.n	8008974 <_svfprintf_r+0xdd0>
 8008962:	4659      	mov	r1, fp
 8008964:	4648      	mov	r0, r9
 8008966:	aa26      	add	r2, sp, #152	; 0x98
 8008968:	f001 fcd2 	bl	800a310 <__ssprint_r>
 800896c:	2800      	cmp	r0, #0
 800896e:	f040 8291 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008972:	a929      	add	r1, sp, #164	; 0xa4
 8008974:	460c      	mov	r4, r1
 8008976:	3d10      	subs	r5, #16
 8008978:	e7be      	b.n	80088f8 <_svfprintf_r+0xd54>
 800897a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800897c:	2b00      	cmp	r3, #0
 800897e:	dc75      	bgt.n	8008a6c <_svfprintf_r+0xec8>
 8008980:	4b38      	ldr	r3, [pc, #224]	; (8008a64 <_svfprintf_r+0xec0>)
 8008982:	6023      	str	r3, [r4, #0]
 8008984:	2301      	movs	r3, #1
 8008986:	441e      	add	r6, r3
 8008988:	6063      	str	r3, [r4, #4]
 800898a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800898c:	9628      	str	r6, [sp, #160]	; 0xa0
 800898e:	3301      	adds	r3, #1
 8008990:	2b07      	cmp	r3, #7
 8008992:	9327      	str	r3, [sp, #156]	; 0x9c
 8008994:	dc3e      	bgt.n	8008a14 <_svfprintf_r+0xe70>
 8008996:	3408      	adds	r4, #8
 8008998:	9908      	ldr	r1, [sp, #32]
 800899a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800899c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800899e:	430a      	orrs	r2, r1
 80089a0:	f00a 0101 	and.w	r1, sl, #1
 80089a4:	430a      	orrs	r2, r1
 80089a6:	f43f acc4 	beq.w	8008332 <_svfprintf_r+0x78e>
 80089aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80089ac:	6022      	str	r2, [r4, #0]
 80089ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80089b0:	4413      	add	r3, r2
 80089b2:	9328      	str	r3, [sp, #160]	; 0xa0
 80089b4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80089b6:	6062      	str	r2, [r4, #4]
 80089b8:	3301      	adds	r3, #1
 80089ba:	2b07      	cmp	r3, #7
 80089bc:	9327      	str	r3, [sp, #156]	; 0x9c
 80089be:	dc33      	bgt.n	8008a28 <_svfprintf_r+0xe84>
 80089c0:	3408      	adds	r4, #8
 80089c2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80089c4:	2d00      	cmp	r5, #0
 80089c6:	da1c      	bge.n	8008a02 <_svfprintf_r+0xe5e>
 80089c8:	4623      	mov	r3, r4
 80089ca:	f04f 0810 	mov.w	r8, #16
 80089ce:	4e26      	ldr	r6, [pc, #152]	; (8008a68 <_svfprintf_r+0xec4>)
 80089d0:	426d      	negs	r5, r5
 80089d2:	2d10      	cmp	r5, #16
 80089d4:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80089d8:	f104 0408 	add.w	r4, r4, #8
 80089dc:	f102 0201 	add.w	r2, r2, #1
 80089e0:	601e      	str	r6, [r3, #0]
 80089e2:	dc2b      	bgt.n	8008a3c <_svfprintf_r+0xe98>
 80089e4:	605d      	str	r5, [r3, #4]
 80089e6:	2a07      	cmp	r2, #7
 80089e8:	440d      	add	r5, r1
 80089ea:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80089ee:	dd08      	ble.n	8008a02 <_svfprintf_r+0xe5e>
 80089f0:	4659      	mov	r1, fp
 80089f2:	4648      	mov	r0, r9
 80089f4:	aa26      	add	r2, sp, #152	; 0x98
 80089f6:	f001 fc8b 	bl	800a310 <__ssprint_r>
 80089fa:	2800      	cmp	r0, #0
 80089fc:	f040 824a 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008a00:	ac29      	add	r4, sp, #164	; 0xa4
 8008a02:	9b07      	ldr	r3, [sp, #28]
 8008a04:	9a08      	ldr	r2, [sp, #32]
 8008a06:	6023      	str	r3, [r4, #0]
 8008a08:	9b08      	ldr	r3, [sp, #32]
 8008a0a:	6063      	str	r3, [r4, #4]
 8008a0c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008a0e:	4413      	add	r3, r2
 8008a10:	9328      	str	r3, [sp, #160]	; 0xa0
 8008a12:	e487      	b.n	8008324 <_svfprintf_r+0x780>
 8008a14:	4659      	mov	r1, fp
 8008a16:	4648      	mov	r0, r9
 8008a18:	aa26      	add	r2, sp, #152	; 0x98
 8008a1a:	f001 fc79 	bl	800a310 <__ssprint_r>
 8008a1e:	2800      	cmp	r0, #0
 8008a20:	f040 8238 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008a24:	ac29      	add	r4, sp, #164	; 0xa4
 8008a26:	e7b7      	b.n	8008998 <_svfprintf_r+0xdf4>
 8008a28:	4659      	mov	r1, fp
 8008a2a:	4648      	mov	r0, r9
 8008a2c:	aa26      	add	r2, sp, #152	; 0x98
 8008a2e:	f001 fc6f 	bl	800a310 <__ssprint_r>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	f040 822e 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008a38:	ac29      	add	r4, sp, #164	; 0xa4
 8008a3a:	e7c2      	b.n	80089c2 <_svfprintf_r+0xe1e>
 8008a3c:	3110      	adds	r1, #16
 8008a3e:	2a07      	cmp	r2, #7
 8008a40:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8008a44:	f8c3 8004 	str.w	r8, [r3, #4]
 8008a48:	dd08      	ble.n	8008a5c <_svfprintf_r+0xeb8>
 8008a4a:	4659      	mov	r1, fp
 8008a4c:	4648      	mov	r0, r9
 8008a4e:	aa26      	add	r2, sp, #152	; 0x98
 8008a50:	f001 fc5e 	bl	800a310 <__ssprint_r>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	f040 821d 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008a5a:	ac29      	add	r4, sp, #164	; 0xa4
 8008a5c:	4623      	mov	r3, r4
 8008a5e:	3d10      	subs	r5, #16
 8008a60:	e7b7      	b.n	80089d2 <_svfprintf_r+0xe2e>
 8008a62:	bf00      	nop
 8008a64:	0800ae4a 	.word	0x0800ae4a
 8008a68:	0800b15c 	.word	0x0800b15c
 8008a6c:	9b08      	ldr	r3, [sp, #32]
 8008a6e:	42ab      	cmp	r3, r5
 8008a70:	bfa8      	it	ge
 8008a72:	462b      	movge	r3, r5
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	4698      	mov	r8, r3
 8008a78:	dd0b      	ble.n	8008a92 <_svfprintf_r+0xeee>
 8008a7a:	9b07      	ldr	r3, [sp, #28]
 8008a7c:	4446      	add	r6, r8
 8008a7e:	e9c4 3800 	strd	r3, r8, [r4]
 8008a82:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008a84:	9628      	str	r6, [sp, #160]	; 0xa0
 8008a86:	3301      	adds	r3, #1
 8008a88:	2b07      	cmp	r3, #7
 8008a8a:	9327      	str	r3, [sp, #156]	; 0x9c
 8008a8c:	f300 808f 	bgt.w	8008bae <_svfprintf_r+0x100a>
 8008a90:	3408      	adds	r4, #8
 8008a92:	f1b8 0f00 	cmp.w	r8, #0
 8008a96:	bfb4      	ite	lt
 8008a98:	462e      	movlt	r6, r5
 8008a9a:	eba5 0608 	subge.w	r6, r5, r8
 8008a9e:	2e00      	cmp	r6, #0
 8008aa0:	dd1c      	ble.n	8008adc <_svfprintf_r+0xf38>
 8008aa2:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8008d24 <_svfprintf_r+0x1180>
 8008aa6:	2e10      	cmp	r6, #16
 8008aa8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008aac:	f104 0108 	add.w	r1, r4, #8
 8008ab0:	f103 0301 	add.w	r3, r3, #1
 8008ab4:	f8c4 8000 	str.w	r8, [r4]
 8008ab8:	f300 8083 	bgt.w	8008bc2 <_svfprintf_r+0x101e>
 8008abc:	6066      	str	r6, [r4, #4]
 8008abe:	2b07      	cmp	r3, #7
 8008ac0:	4416      	add	r6, r2
 8008ac2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008ac6:	f340 808f 	ble.w	8008be8 <_svfprintf_r+0x1044>
 8008aca:	4659      	mov	r1, fp
 8008acc:	4648      	mov	r0, r9
 8008ace:	aa26      	add	r2, sp, #152	; 0x98
 8008ad0:	f001 fc1e 	bl	800a310 <__ssprint_r>
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	f040 81dd 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008ada:	ac29      	add	r4, sp, #164	; 0xa4
 8008adc:	9b07      	ldr	r3, [sp, #28]
 8008ade:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8008ae2:	441d      	add	r5, r3
 8008ae4:	d00c      	beq.n	8008b00 <_svfprintf_r+0xf5c>
 8008ae6:	4e8f      	ldr	r6, [pc, #572]	; (8008d24 <_svfprintf_r+0x1180>)
 8008ae8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d17e      	bne.n	8008bec <_svfprintf_r+0x1048>
 8008aee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d17e      	bne.n	8008bf2 <_svfprintf_r+0x104e>
 8008af4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008af8:	4413      	add	r3, r2
 8008afa:	429d      	cmp	r5, r3
 8008afc:	bf28      	it	cs
 8008afe:	461d      	movcs	r5, r3
 8008b00:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008b02:	9a08      	ldr	r2, [sp, #32]
 8008b04:	4293      	cmp	r3, r2
 8008b06:	db02      	blt.n	8008b0e <_svfprintf_r+0xf6a>
 8008b08:	f01a 0f01 	tst.w	sl, #1
 8008b0c:	d00e      	beq.n	8008b2c <_svfprintf_r+0xf88>
 8008b0e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008b10:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008b12:	6023      	str	r3, [r4, #0]
 8008b14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008b16:	6063      	str	r3, [r4, #4]
 8008b18:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b1a:	4413      	add	r3, r2
 8008b1c:	9328      	str	r3, [sp, #160]	; 0xa0
 8008b1e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b20:	3301      	adds	r3, #1
 8008b22:	2b07      	cmp	r3, #7
 8008b24:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b26:	f300 80e8 	bgt.w	8008cfa <_svfprintf_r+0x1156>
 8008b2a:	3408      	adds	r4, #8
 8008b2c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008b2e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8008b32:	440b      	add	r3, r1
 8008b34:	1b8e      	subs	r6, r1, r6
 8008b36:	1b5a      	subs	r2, r3, r5
 8008b38:	4296      	cmp	r6, r2
 8008b3a:	bfa8      	it	ge
 8008b3c:	4616      	movge	r6, r2
 8008b3e:	2e00      	cmp	r6, #0
 8008b40:	dd0b      	ble.n	8008b5a <_svfprintf_r+0xfb6>
 8008b42:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008b44:	e9c4 5600 	strd	r5, r6, [r4]
 8008b48:	4433      	add	r3, r6
 8008b4a:	9328      	str	r3, [sp, #160]	; 0xa0
 8008b4c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008b4e:	3301      	adds	r3, #1
 8008b50:	2b07      	cmp	r3, #7
 8008b52:	9327      	str	r3, [sp, #156]	; 0x9c
 8008b54:	f300 80db 	bgt.w	8008d0e <_svfprintf_r+0x116a>
 8008b58:	3408      	adds	r4, #8
 8008b5a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008b5c:	9b08      	ldr	r3, [sp, #32]
 8008b5e:	2e00      	cmp	r6, #0
 8008b60:	eba3 0505 	sub.w	r5, r3, r5
 8008b64:	bfa8      	it	ge
 8008b66:	1bad      	subge	r5, r5, r6
 8008b68:	2d00      	cmp	r5, #0
 8008b6a:	f77f abe2 	ble.w	8008332 <_svfprintf_r+0x78e>
 8008b6e:	f04f 0810 	mov.w	r8, #16
 8008b72:	4e6c      	ldr	r6, [pc, #432]	; (8008d24 <_svfprintf_r+0x1180>)
 8008b74:	2d10      	cmp	r5, #16
 8008b76:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008b7a:	f104 0108 	add.w	r1, r4, #8
 8008b7e:	f103 0301 	add.w	r3, r3, #1
 8008b82:	6026      	str	r6, [r4, #0]
 8008b84:	f77f aec1 	ble.w	800890a <_svfprintf_r+0xd66>
 8008b88:	3210      	adds	r2, #16
 8008b8a:	2b07      	cmp	r3, #7
 8008b8c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008b90:	f8c4 8004 	str.w	r8, [r4, #4]
 8008b94:	dd08      	ble.n	8008ba8 <_svfprintf_r+0x1004>
 8008b96:	4659      	mov	r1, fp
 8008b98:	4648      	mov	r0, r9
 8008b9a:	aa26      	add	r2, sp, #152	; 0x98
 8008b9c:	f001 fbb8 	bl	800a310 <__ssprint_r>
 8008ba0:	2800      	cmp	r0, #0
 8008ba2:	f040 8177 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008ba6:	a929      	add	r1, sp, #164	; 0xa4
 8008ba8:	460c      	mov	r4, r1
 8008baa:	3d10      	subs	r5, #16
 8008bac:	e7e2      	b.n	8008b74 <_svfprintf_r+0xfd0>
 8008bae:	4659      	mov	r1, fp
 8008bb0:	4648      	mov	r0, r9
 8008bb2:	aa26      	add	r2, sp, #152	; 0x98
 8008bb4:	f001 fbac 	bl	800a310 <__ssprint_r>
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	f040 816b 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008bbe:	ac29      	add	r4, sp, #164	; 0xa4
 8008bc0:	e767      	b.n	8008a92 <_svfprintf_r+0xeee>
 8008bc2:	2010      	movs	r0, #16
 8008bc4:	2b07      	cmp	r3, #7
 8008bc6:	4402      	add	r2, r0
 8008bc8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008bcc:	6060      	str	r0, [r4, #4]
 8008bce:	dd08      	ble.n	8008be2 <_svfprintf_r+0x103e>
 8008bd0:	4659      	mov	r1, fp
 8008bd2:	4648      	mov	r0, r9
 8008bd4:	aa26      	add	r2, sp, #152	; 0x98
 8008bd6:	f001 fb9b 	bl	800a310 <__ssprint_r>
 8008bda:	2800      	cmp	r0, #0
 8008bdc:	f040 815a 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008be0:	a929      	add	r1, sp, #164	; 0xa4
 8008be2:	460c      	mov	r4, r1
 8008be4:	3e10      	subs	r6, #16
 8008be6:	e75e      	b.n	8008aa6 <_svfprintf_r+0xf02>
 8008be8:	460c      	mov	r4, r1
 8008bea:	e777      	b.n	8008adc <_svfprintf_r+0xf38>
 8008bec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d052      	beq.n	8008c98 <_svfprintf_r+0x10f4>
 8008bf2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008bf4:	3b01      	subs	r3, #1
 8008bf6:	930c      	str	r3, [sp, #48]	; 0x30
 8008bf8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008bfa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008bfc:	6023      	str	r3, [r4, #0]
 8008bfe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008c00:	6063      	str	r3, [r4, #4]
 8008c02:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c04:	4413      	add	r3, r2
 8008c06:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c08:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	2b07      	cmp	r3, #7
 8008c0e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c10:	dc49      	bgt.n	8008ca6 <_svfprintf_r+0x1102>
 8008c12:	3408      	adds	r4, #8
 8008c14:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8008c18:	eb03 0802 	add.w	r8, r3, r2
 8008c1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c1e:	eba8 0805 	sub.w	r8, r8, r5
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	4598      	cmp	r8, r3
 8008c26:	bfa8      	it	ge
 8008c28:	4698      	movge	r8, r3
 8008c2a:	f1b8 0f00 	cmp.w	r8, #0
 8008c2e:	dd0a      	ble.n	8008c46 <_svfprintf_r+0x10a2>
 8008c30:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008c32:	e9c4 5800 	strd	r5, r8, [r4]
 8008c36:	4443      	add	r3, r8
 8008c38:	9328      	str	r3, [sp, #160]	; 0xa0
 8008c3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008c3c:	3301      	adds	r3, #1
 8008c3e:	2b07      	cmp	r3, #7
 8008c40:	9327      	str	r3, [sp, #156]	; 0x9c
 8008c42:	dc3a      	bgt.n	8008cba <_svfprintf_r+0x1116>
 8008c44:	3408      	adds	r4, #8
 8008c46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c48:	f1b8 0f00 	cmp.w	r8, #0
 8008c4c:	781b      	ldrb	r3, [r3, #0]
 8008c4e:	bfb4      	ite	lt
 8008c50:	4698      	movlt	r8, r3
 8008c52:	eba3 0808 	subge.w	r8, r3, r8
 8008c56:	f1b8 0f00 	cmp.w	r8, #0
 8008c5a:	dd19      	ble.n	8008c90 <_svfprintf_r+0x10ec>
 8008c5c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8008c60:	f1b8 0f10 	cmp.w	r8, #16
 8008c64:	f102 0201 	add.w	r2, r2, #1
 8008c68:	f104 0108 	add.w	r1, r4, #8
 8008c6c:	6026      	str	r6, [r4, #0]
 8008c6e:	dc2e      	bgt.n	8008cce <_svfprintf_r+0x112a>
 8008c70:	4443      	add	r3, r8
 8008c72:	2a07      	cmp	r2, #7
 8008c74:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008c78:	f8c4 8004 	str.w	r8, [r4, #4]
 8008c7c:	dd3b      	ble.n	8008cf6 <_svfprintf_r+0x1152>
 8008c7e:	4659      	mov	r1, fp
 8008c80:	4648      	mov	r0, r9
 8008c82:	aa26      	add	r2, sp, #152	; 0x98
 8008c84:	f001 fb44 	bl	800a310 <__ssprint_r>
 8008c88:	2800      	cmp	r0, #0
 8008c8a:	f040 8103 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008c8e:	ac29      	add	r4, sp, #164	; 0xa4
 8008c90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c92:	781b      	ldrb	r3, [r3, #0]
 8008c94:	441d      	add	r5, r3
 8008c96:	e727      	b.n	8008ae8 <_svfprintf_r+0xf44>
 8008c98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	930e      	str	r3, [sp, #56]	; 0x38
 8008c9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	930d      	str	r3, [sp, #52]	; 0x34
 8008ca4:	e7a8      	b.n	8008bf8 <_svfprintf_r+0x1054>
 8008ca6:	4659      	mov	r1, fp
 8008ca8:	4648      	mov	r0, r9
 8008caa:	aa26      	add	r2, sp, #152	; 0x98
 8008cac:	f001 fb30 	bl	800a310 <__ssprint_r>
 8008cb0:	2800      	cmp	r0, #0
 8008cb2:	f040 80ef 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008cb6:	ac29      	add	r4, sp, #164	; 0xa4
 8008cb8:	e7ac      	b.n	8008c14 <_svfprintf_r+0x1070>
 8008cba:	4659      	mov	r1, fp
 8008cbc:	4648      	mov	r0, r9
 8008cbe:	aa26      	add	r2, sp, #152	; 0x98
 8008cc0:	f001 fb26 	bl	800a310 <__ssprint_r>
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	f040 80e5 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008cca:	ac29      	add	r4, sp, #164	; 0xa4
 8008ccc:	e7bb      	b.n	8008c46 <_svfprintf_r+0x10a2>
 8008cce:	2010      	movs	r0, #16
 8008cd0:	2a07      	cmp	r2, #7
 8008cd2:	4403      	add	r3, r0
 8008cd4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008cd8:	6060      	str	r0, [r4, #4]
 8008cda:	dd08      	ble.n	8008cee <_svfprintf_r+0x114a>
 8008cdc:	4659      	mov	r1, fp
 8008cde:	4648      	mov	r0, r9
 8008ce0:	aa26      	add	r2, sp, #152	; 0x98
 8008ce2:	f001 fb15 	bl	800a310 <__ssprint_r>
 8008ce6:	2800      	cmp	r0, #0
 8008ce8:	f040 80d4 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008cec:	a929      	add	r1, sp, #164	; 0xa4
 8008cee:	460c      	mov	r4, r1
 8008cf0:	f1a8 0810 	sub.w	r8, r8, #16
 8008cf4:	e7b2      	b.n	8008c5c <_svfprintf_r+0x10b8>
 8008cf6:	460c      	mov	r4, r1
 8008cf8:	e7ca      	b.n	8008c90 <_svfprintf_r+0x10ec>
 8008cfa:	4659      	mov	r1, fp
 8008cfc:	4648      	mov	r0, r9
 8008cfe:	aa26      	add	r2, sp, #152	; 0x98
 8008d00:	f001 fb06 	bl	800a310 <__ssprint_r>
 8008d04:	2800      	cmp	r0, #0
 8008d06:	f040 80c5 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008d0a:	ac29      	add	r4, sp, #164	; 0xa4
 8008d0c:	e70e      	b.n	8008b2c <_svfprintf_r+0xf88>
 8008d0e:	4659      	mov	r1, fp
 8008d10:	4648      	mov	r0, r9
 8008d12:	aa26      	add	r2, sp, #152	; 0x98
 8008d14:	f001 fafc 	bl	800a310 <__ssprint_r>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	f040 80bb 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008d1e:	ac29      	add	r4, sp, #164	; 0xa4
 8008d20:	e71b      	b.n	8008b5a <_svfprintf_r+0xfb6>
 8008d22:	bf00      	nop
 8008d24:	0800b15c 	.word	0x0800b15c
 8008d28:	9a08      	ldr	r2, [sp, #32]
 8008d2a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d2c:	2a01      	cmp	r2, #1
 8008d2e:	9a07      	ldr	r2, [sp, #28]
 8008d30:	f106 0601 	add.w	r6, r6, #1
 8008d34:	6022      	str	r2, [r4, #0]
 8008d36:	f04f 0201 	mov.w	r2, #1
 8008d3a:	f103 0301 	add.w	r3, r3, #1
 8008d3e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008d42:	f104 0508 	add.w	r5, r4, #8
 8008d46:	6062      	str	r2, [r4, #4]
 8008d48:	dc02      	bgt.n	8008d50 <_svfprintf_r+0x11ac>
 8008d4a:	f01a 0f01 	tst.w	sl, #1
 8008d4e:	d07a      	beq.n	8008e46 <_svfprintf_r+0x12a2>
 8008d50:	2b07      	cmp	r3, #7
 8008d52:	dd08      	ble.n	8008d66 <_svfprintf_r+0x11c2>
 8008d54:	4659      	mov	r1, fp
 8008d56:	4648      	mov	r0, r9
 8008d58:	aa26      	add	r2, sp, #152	; 0x98
 8008d5a:	f001 fad9 	bl	800a310 <__ssprint_r>
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	f040 8098 	bne.w	8008e94 <_svfprintf_r+0x12f0>
 8008d64:	ad29      	add	r5, sp, #164	; 0xa4
 8008d66:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008d68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008d6a:	602b      	str	r3, [r5, #0]
 8008d6c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008d6e:	606b      	str	r3, [r5, #4]
 8008d70:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d72:	4413      	add	r3, r2
 8008d74:	9328      	str	r3, [sp, #160]	; 0xa0
 8008d76:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008d78:	3301      	adds	r3, #1
 8008d7a:	2b07      	cmp	r3, #7
 8008d7c:	9327      	str	r3, [sp, #156]	; 0x9c
 8008d7e:	dc32      	bgt.n	8008de6 <_svfprintf_r+0x1242>
 8008d80:	3508      	adds	r5, #8
 8008d82:	9b08      	ldr	r3, [sp, #32]
 8008d84:	2200      	movs	r2, #0
 8008d86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d8a:	1e5c      	subs	r4, r3, #1
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	f7f7 fe17 	bl	80009c0 <__aeabi_dcmpeq>
 8008d92:	2800      	cmp	r0, #0
 8008d94:	d130      	bne.n	8008df8 <_svfprintf_r+0x1254>
 8008d96:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008d98:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008d9a:	9807      	ldr	r0, [sp, #28]
 8008d9c:	9a08      	ldr	r2, [sp, #32]
 8008d9e:	3101      	adds	r1, #1
 8008da0:	3b01      	subs	r3, #1
 8008da2:	3001      	adds	r0, #1
 8008da4:	4413      	add	r3, r2
 8008da6:	2907      	cmp	r1, #7
 8008da8:	e9c5 0400 	strd	r0, r4, [r5]
 8008dac:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008db0:	dd4c      	ble.n	8008e4c <_svfprintf_r+0x12a8>
 8008db2:	4659      	mov	r1, fp
 8008db4:	4648      	mov	r0, r9
 8008db6:	aa26      	add	r2, sp, #152	; 0x98
 8008db8:	f001 faaa 	bl	800a310 <__ssprint_r>
 8008dbc:	2800      	cmp	r0, #0
 8008dbe:	d169      	bne.n	8008e94 <_svfprintf_r+0x12f0>
 8008dc0:	ad29      	add	r5, sp, #164	; 0xa4
 8008dc2:	ab22      	add	r3, sp, #136	; 0x88
 8008dc4:	602b      	str	r3, [r5, #0]
 8008dc6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008dc8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008dca:	606b      	str	r3, [r5, #4]
 8008dcc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008dce:	4413      	add	r3, r2
 8008dd0:	9328      	str	r3, [sp, #160]	; 0xa0
 8008dd2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	2b07      	cmp	r3, #7
 8008dd8:	9327      	str	r3, [sp, #156]	; 0x9c
 8008dda:	f73f ad9d 	bgt.w	8008918 <_svfprintf_r+0xd74>
 8008dde:	f105 0408 	add.w	r4, r5, #8
 8008de2:	f7ff baa6 	b.w	8008332 <_svfprintf_r+0x78e>
 8008de6:	4659      	mov	r1, fp
 8008de8:	4648      	mov	r0, r9
 8008dea:	aa26      	add	r2, sp, #152	; 0x98
 8008dec:	f001 fa90 	bl	800a310 <__ssprint_r>
 8008df0:	2800      	cmp	r0, #0
 8008df2:	d14f      	bne.n	8008e94 <_svfprintf_r+0x12f0>
 8008df4:	ad29      	add	r5, sp, #164	; 0xa4
 8008df6:	e7c4      	b.n	8008d82 <_svfprintf_r+0x11de>
 8008df8:	2c00      	cmp	r4, #0
 8008dfa:	dde2      	ble.n	8008dc2 <_svfprintf_r+0x121e>
 8008dfc:	f04f 0810 	mov.w	r8, #16
 8008e00:	4e51      	ldr	r6, [pc, #324]	; (8008f48 <_svfprintf_r+0x13a4>)
 8008e02:	2c10      	cmp	r4, #16
 8008e04:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e08:	f105 0108 	add.w	r1, r5, #8
 8008e0c:	f103 0301 	add.w	r3, r3, #1
 8008e10:	602e      	str	r6, [r5, #0]
 8008e12:	dc07      	bgt.n	8008e24 <_svfprintf_r+0x1280>
 8008e14:	606c      	str	r4, [r5, #4]
 8008e16:	2b07      	cmp	r3, #7
 8008e18:	4414      	add	r4, r2
 8008e1a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8008e1e:	dcc8      	bgt.n	8008db2 <_svfprintf_r+0x120e>
 8008e20:	460d      	mov	r5, r1
 8008e22:	e7ce      	b.n	8008dc2 <_svfprintf_r+0x121e>
 8008e24:	3210      	adds	r2, #16
 8008e26:	2b07      	cmp	r3, #7
 8008e28:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008e2c:	f8c5 8004 	str.w	r8, [r5, #4]
 8008e30:	dd06      	ble.n	8008e40 <_svfprintf_r+0x129c>
 8008e32:	4659      	mov	r1, fp
 8008e34:	4648      	mov	r0, r9
 8008e36:	aa26      	add	r2, sp, #152	; 0x98
 8008e38:	f001 fa6a 	bl	800a310 <__ssprint_r>
 8008e3c:	bb50      	cbnz	r0, 8008e94 <_svfprintf_r+0x12f0>
 8008e3e:	a929      	add	r1, sp, #164	; 0xa4
 8008e40:	460d      	mov	r5, r1
 8008e42:	3c10      	subs	r4, #16
 8008e44:	e7dd      	b.n	8008e02 <_svfprintf_r+0x125e>
 8008e46:	2b07      	cmp	r3, #7
 8008e48:	ddbb      	ble.n	8008dc2 <_svfprintf_r+0x121e>
 8008e4a:	e7b2      	b.n	8008db2 <_svfprintf_r+0x120e>
 8008e4c:	3508      	adds	r5, #8
 8008e4e:	e7b8      	b.n	8008dc2 <_svfprintf_r+0x121e>
 8008e50:	460c      	mov	r4, r1
 8008e52:	f7ff ba6e 	b.w	8008332 <_svfprintf_r+0x78e>
 8008e56:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8008e5a:	1a9d      	subs	r5, r3, r2
 8008e5c:	2d00      	cmp	r5, #0
 8008e5e:	f77f aa6c 	ble.w	800833a <_svfprintf_r+0x796>
 8008e62:	f04f 0810 	mov.w	r8, #16
 8008e66:	4e39      	ldr	r6, [pc, #228]	; (8008f4c <_svfprintf_r+0x13a8>)
 8008e68:	2d10      	cmp	r5, #16
 8008e6a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008e6e:	6026      	str	r6, [r4, #0]
 8008e70:	f103 0301 	add.w	r3, r3, #1
 8008e74:	dc17      	bgt.n	8008ea6 <_svfprintf_r+0x1302>
 8008e76:	6065      	str	r5, [r4, #4]
 8008e78:	2b07      	cmp	r3, #7
 8008e7a:	4415      	add	r5, r2
 8008e7c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008e80:	f77f aa5b 	ble.w	800833a <_svfprintf_r+0x796>
 8008e84:	4659      	mov	r1, fp
 8008e86:	4648      	mov	r0, r9
 8008e88:	aa26      	add	r2, sp, #152	; 0x98
 8008e8a:	f001 fa41 	bl	800a310 <__ssprint_r>
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	f43f aa53 	beq.w	800833a <_svfprintf_r+0x796>
 8008e94:	2f00      	cmp	r7, #0
 8008e96:	f43f a87e 	beq.w	8007f96 <_svfprintf_r+0x3f2>
 8008e9a:	4639      	mov	r1, r7
 8008e9c:	4648      	mov	r0, r9
 8008e9e:	f7fe f953 	bl	8007148 <_free_r>
 8008ea2:	f7ff b878 	b.w	8007f96 <_svfprintf_r+0x3f2>
 8008ea6:	3210      	adds	r2, #16
 8008ea8:	2b07      	cmp	r3, #7
 8008eaa:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008eae:	f8c4 8004 	str.w	r8, [r4, #4]
 8008eb2:	dc02      	bgt.n	8008eba <_svfprintf_r+0x1316>
 8008eb4:	3408      	adds	r4, #8
 8008eb6:	3d10      	subs	r5, #16
 8008eb8:	e7d6      	b.n	8008e68 <_svfprintf_r+0x12c4>
 8008eba:	4659      	mov	r1, fp
 8008ebc:	4648      	mov	r0, r9
 8008ebe:	aa26      	add	r2, sp, #152	; 0x98
 8008ec0:	f001 fa26 	bl	800a310 <__ssprint_r>
 8008ec4:	2800      	cmp	r0, #0
 8008ec6:	d1e5      	bne.n	8008e94 <_svfprintf_r+0x12f0>
 8008ec8:	ac29      	add	r4, sp, #164	; 0xa4
 8008eca:	e7f4      	b.n	8008eb6 <_svfprintf_r+0x1312>
 8008ecc:	4639      	mov	r1, r7
 8008ece:	4648      	mov	r0, r9
 8008ed0:	f7fe f93a 	bl	8007148 <_free_r>
 8008ed4:	f7ff ba48 	b.w	8008368 <_svfprintf_r+0x7c4>
 8008ed8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	f43f a85b 	beq.w	8007f96 <_svfprintf_r+0x3f2>
 8008ee0:	4659      	mov	r1, fp
 8008ee2:	4648      	mov	r0, r9
 8008ee4:	aa26      	add	r2, sp, #152	; 0x98
 8008ee6:	f001 fa13 	bl	800a310 <__ssprint_r>
 8008eea:	f7ff b854 	b.w	8007f96 <_svfprintf_r+0x3f2>
 8008eee:	ea56 0207 	orrs.w	r2, r6, r7
 8008ef2:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008ef6:	f43f ab54 	beq.w	80085a2 <_svfprintf_r+0x9fe>
 8008efa:	2b01      	cmp	r3, #1
 8008efc:	f43f abea 	beq.w	80086d4 <_svfprintf_r+0xb30>
 8008f00:	2b02      	cmp	r3, #2
 8008f02:	ab52      	add	r3, sp, #328	; 0x148
 8008f04:	9307      	str	r3, [sp, #28]
 8008f06:	f43f ac3d 	beq.w	8008784 <_svfprintf_r+0xbe0>
 8008f0a:	9907      	ldr	r1, [sp, #28]
 8008f0c:	f006 0307 	and.w	r3, r6, #7
 8008f10:	460a      	mov	r2, r1
 8008f12:	3330      	adds	r3, #48	; 0x30
 8008f14:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8008f18:	9207      	str	r2, [sp, #28]
 8008f1a:	08f2      	lsrs	r2, r6, #3
 8008f1c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008f20:	08f8      	lsrs	r0, r7, #3
 8008f22:	4616      	mov	r6, r2
 8008f24:	4607      	mov	r7, r0
 8008f26:	ea56 0207 	orrs.w	r2, r6, r7
 8008f2a:	d1ee      	bne.n	8008f0a <_svfprintf_r+0x1366>
 8008f2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008f2e:	07d2      	lsls	r2, r2, #31
 8008f30:	f57f ac16 	bpl.w	8008760 <_svfprintf_r+0xbbc>
 8008f34:	2b30      	cmp	r3, #48	; 0x30
 8008f36:	f43f ac13 	beq.w	8008760 <_svfprintf_r+0xbbc>
 8008f3a:	2330      	movs	r3, #48	; 0x30
 8008f3c:	9a07      	ldr	r2, [sp, #28]
 8008f3e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008f42:	1e8b      	subs	r3, r1, #2
 8008f44:	9307      	str	r3, [sp, #28]
 8008f46:	e40b      	b.n	8008760 <_svfprintf_r+0xbbc>
 8008f48:	0800b15c 	.word	0x0800b15c
 8008f4c:	0800b14c 	.word	0x0800b14c

08008f50 <__sprint_r>:
 8008f50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f54:	6893      	ldr	r3, [r2, #8]
 8008f56:	4680      	mov	r8, r0
 8008f58:	460f      	mov	r7, r1
 8008f5a:	4614      	mov	r4, r2
 8008f5c:	b91b      	cbnz	r3, 8008f66 <__sprint_r+0x16>
 8008f5e:	4618      	mov	r0, r3
 8008f60:	6053      	str	r3, [r2, #4]
 8008f62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f66:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008f68:	049d      	lsls	r5, r3, #18
 8008f6a:	d520      	bpl.n	8008fae <__sprint_r+0x5e>
 8008f6c:	6815      	ldr	r5, [r2, #0]
 8008f6e:	3508      	adds	r5, #8
 8008f70:	f04f 0900 	mov.w	r9, #0
 8008f74:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8008f78:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8008f7c:	45ca      	cmp	sl, r9
 8008f7e:	dc0b      	bgt.n	8008f98 <__sprint_r+0x48>
 8008f80:	68a0      	ldr	r0, [r4, #8]
 8008f82:	f026 0603 	bic.w	r6, r6, #3
 8008f86:	1b80      	subs	r0, r0, r6
 8008f88:	60a0      	str	r0, [r4, #8]
 8008f8a:	3508      	adds	r5, #8
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d1ef      	bne.n	8008f70 <__sprint_r+0x20>
 8008f90:	2300      	movs	r3, #0
 8008f92:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8008f96:	e7e4      	b.n	8008f62 <__sprint_r+0x12>
 8008f98:	463a      	mov	r2, r7
 8008f9a:	4640      	mov	r0, r8
 8008f9c:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8008fa0:	f000 fe21 	bl	8009be6 <_fputwc_r>
 8008fa4:	1c43      	adds	r3, r0, #1
 8008fa6:	d0f3      	beq.n	8008f90 <__sprint_r+0x40>
 8008fa8:	f109 0901 	add.w	r9, r9, #1
 8008fac:	e7e6      	b.n	8008f7c <__sprint_r+0x2c>
 8008fae:	f000 fe55 	bl	8009c5c <__sfvwrite_r>
 8008fb2:	e7ed      	b.n	8008f90 <__sprint_r+0x40>

08008fb4 <_vfiprintf_r>:
 8008fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb8:	b0bb      	sub	sp, #236	; 0xec
 8008fba:	460f      	mov	r7, r1
 8008fbc:	461d      	mov	r5, r3
 8008fbe:	461c      	mov	r4, r3
 8008fc0:	4681      	mov	r9, r0
 8008fc2:	9202      	str	r2, [sp, #8]
 8008fc4:	b118      	cbz	r0, 8008fce <_vfiprintf_r+0x1a>
 8008fc6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008fc8:	b90b      	cbnz	r3, 8008fce <_vfiprintf_r+0x1a>
 8008fca:	f7fe f82d 	bl	8007028 <__sinit>
 8008fce:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008fd0:	07d8      	lsls	r0, r3, #31
 8008fd2:	d405      	bmi.n	8008fe0 <_vfiprintf_r+0x2c>
 8008fd4:	89bb      	ldrh	r3, [r7, #12]
 8008fd6:	0599      	lsls	r1, r3, #22
 8008fd8:	d402      	bmi.n	8008fe0 <_vfiprintf_r+0x2c>
 8008fda:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8008fdc:	f7fe f99a 	bl	8007314 <__retarget_lock_acquire_recursive>
 8008fe0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8008fe4:	049a      	lsls	r2, r3, #18
 8008fe6:	d406      	bmi.n	8008ff6 <_vfiprintf_r+0x42>
 8008fe8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008fec:	81bb      	strh	r3, [r7, #12]
 8008fee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ff0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ff4:	667b      	str	r3, [r7, #100]	; 0x64
 8008ff6:	89bb      	ldrh	r3, [r7, #12]
 8008ff8:	071e      	lsls	r6, r3, #28
 8008ffa:	d501      	bpl.n	8009000 <_vfiprintf_r+0x4c>
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	b9ab      	cbnz	r3, 800902c <_vfiprintf_r+0x78>
 8009000:	4639      	mov	r1, r7
 8009002:	4648      	mov	r0, r9
 8009004:	f7fd f862 	bl	80060cc <__swsetup_r>
 8009008:	b180      	cbz	r0, 800902c <_vfiprintf_r+0x78>
 800900a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800900c:	07d8      	lsls	r0, r3, #31
 800900e:	d506      	bpl.n	800901e <_vfiprintf_r+0x6a>
 8009010:	f04f 33ff 	mov.w	r3, #4294967295
 8009014:	9303      	str	r3, [sp, #12]
 8009016:	9803      	ldr	r0, [sp, #12]
 8009018:	b03b      	add	sp, #236	; 0xec
 800901a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800901e:	89bb      	ldrh	r3, [r7, #12]
 8009020:	0599      	lsls	r1, r3, #22
 8009022:	d4f5      	bmi.n	8009010 <_vfiprintf_r+0x5c>
 8009024:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009026:	f7fe f976 	bl	8007316 <__retarget_lock_release_recursive>
 800902a:	e7f1      	b.n	8009010 <_vfiprintf_r+0x5c>
 800902c:	89bb      	ldrh	r3, [r7, #12]
 800902e:	f003 021a 	and.w	r2, r3, #26
 8009032:	2a0a      	cmp	r2, #10
 8009034:	d113      	bne.n	800905e <_vfiprintf_r+0xaa>
 8009036:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800903a:	2a00      	cmp	r2, #0
 800903c:	db0f      	blt.n	800905e <_vfiprintf_r+0xaa>
 800903e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009040:	07d2      	lsls	r2, r2, #31
 8009042:	d404      	bmi.n	800904e <_vfiprintf_r+0x9a>
 8009044:	059e      	lsls	r6, r3, #22
 8009046:	d402      	bmi.n	800904e <_vfiprintf_r+0x9a>
 8009048:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800904a:	f7fe f964 	bl	8007316 <__retarget_lock_release_recursive>
 800904e:	462b      	mov	r3, r5
 8009050:	4639      	mov	r1, r7
 8009052:	4648      	mov	r0, r9
 8009054:	9a02      	ldr	r2, [sp, #8]
 8009056:	f000 fc2d 	bl	80098b4 <__sbprintf>
 800905a:	9003      	str	r0, [sp, #12]
 800905c:	e7db      	b.n	8009016 <_vfiprintf_r+0x62>
 800905e:	2300      	movs	r3, #0
 8009060:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8009064:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8009068:	ae11      	add	r6, sp, #68	; 0x44
 800906a:	960e      	str	r6, [sp, #56]	; 0x38
 800906c:	9308      	str	r3, [sp, #32]
 800906e:	930a      	str	r3, [sp, #40]	; 0x28
 8009070:	9303      	str	r3, [sp, #12]
 8009072:	9b02      	ldr	r3, [sp, #8]
 8009074:	461d      	mov	r5, r3
 8009076:	f813 2b01 	ldrb.w	r2, [r3], #1
 800907a:	b10a      	cbz	r2, 8009080 <_vfiprintf_r+0xcc>
 800907c:	2a25      	cmp	r2, #37	; 0x25
 800907e:	d1f9      	bne.n	8009074 <_vfiprintf_r+0xc0>
 8009080:	9b02      	ldr	r3, [sp, #8]
 8009082:	ebb5 0803 	subs.w	r8, r5, r3
 8009086:	d00d      	beq.n	80090a4 <_vfiprintf_r+0xf0>
 8009088:	e9c6 3800 	strd	r3, r8, [r6]
 800908c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800908e:	4443      	add	r3, r8
 8009090:	9310      	str	r3, [sp, #64]	; 0x40
 8009092:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009094:	3301      	adds	r3, #1
 8009096:	2b07      	cmp	r3, #7
 8009098:	930f      	str	r3, [sp, #60]	; 0x3c
 800909a:	dc75      	bgt.n	8009188 <_vfiprintf_r+0x1d4>
 800909c:	3608      	adds	r6, #8
 800909e:	9b03      	ldr	r3, [sp, #12]
 80090a0:	4443      	add	r3, r8
 80090a2:	9303      	str	r3, [sp, #12]
 80090a4:	782b      	ldrb	r3, [r5, #0]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	f000 83c6 	beq.w	8009838 <_vfiprintf_r+0x884>
 80090ac:	2300      	movs	r3, #0
 80090ae:	f04f 31ff 	mov.w	r1, #4294967295
 80090b2:	469a      	mov	sl, r3
 80090b4:	1c6a      	adds	r2, r5, #1
 80090b6:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 80090ba:	9101      	str	r1, [sp, #4]
 80090bc:	9304      	str	r3, [sp, #16]
 80090be:	f812 3b01 	ldrb.w	r3, [r2], #1
 80090c2:	9202      	str	r2, [sp, #8]
 80090c4:	f1a3 0220 	sub.w	r2, r3, #32
 80090c8:	2a5a      	cmp	r2, #90	; 0x5a
 80090ca:	f200 830e 	bhi.w	80096ea <_vfiprintf_r+0x736>
 80090ce:	e8df f012 	tbh	[pc, r2, lsl #1]
 80090d2:	0098      	.short	0x0098
 80090d4:	030c030c 	.word	0x030c030c
 80090d8:	030c00a0 	.word	0x030c00a0
 80090dc:	030c030c 	.word	0x030c030c
 80090e0:	030c0080 	.word	0x030c0080
 80090e4:	00a3030c 	.word	0x00a3030c
 80090e8:	030c00ad 	.word	0x030c00ad
 80090ec:	00af00aa 	.word	0x00af00aa
 80090f0:	00ca030c 	.word	0x00ca030c
 80090f4:	00cd00cd 	.word	0x00cd00cd
 80090f8:	00cd00cd 	.word	0x00cd00cd
 80090fc:	00cd00cd 	.word	0x00cd00cd
 8009100:	00cd00cd 	.word	0x00cd00cd
 8009104:	030c00cd 	.word	0x030c00cd
 8009108:	030c030c 	.word	0x030c030c
 800910c:	030c030c 	.word	0x030c030c
 8009110:	030c030c 	.word	0x030c030c
 8009114:	030c030c 	.word	0x030c030c
 8009118:	010500f7 	.word	0x010500f7
 800911c:	030c030c 	.word	0x030c030c
 8009120:	030c030c 	.word	0x030c030c
 8009124:	030c030c 	.word	0x030c030c
 8009128:	030c030c 	.word	0x030c030c
 800912c:	030c030c 	.word	0x030c030c
 8009130:	030c014b 	.word	0x030c014b
 8009134:	030c030c 	.word	0x030c030c
 8009138:	030c0191 	.word	0x030c0191
 800913c:	030c026f 	.word	0x030c026f
 8009140:	028d030c 	.word	0x028d030c
 8009144:	030c030c 	.word	0x030c030c
 8009148:	030c030c 	.word	0x030c030c
 800914c:	030c030c 	.word	0x030c030c
 8009150:	030c030c 	.word	0x030c030c
 8009154:	030c030c 	.word	0x030c030c
 8009158:	010700f7 	.word	0x010700f7
 800915c:	030c030c 	.word	0x030c030c
 8009160:	00dd030c 	.word	0x00dd030c
 8009164:	00f10107 	.word	0x00f10107
 8009168:	00ea030c 	.word	0x00ea030c
 800916c:	012e030c 	.word	0x012e030c
 8009170:	0180014d 	.word	0x0180014d
 8009174:	030c00f1 	.word	0x030c00f1
 8009178:	00960191 	.word	0x00960191
 800917c:	030c0271 	.word	0x030c0271
 8009180:	0065030c 	.word	0x0065030c
 8009184:	0096030c 	.word	0x0096030c
 8009188:	4639      	mov	r1, r7
 800918a:	4648      	mov	r0, r9
 800918c:	aa0e      	add	r2, sp, #56	; 0x38
 800918e:	f7ff fedf 	bl	8008f50 <__sprint_r>
 8009192:	2800      	cmp	r0, #0
 8009194:	f040 832f 	bne.w	80097f6 <_vfiprintf_r+0x842>
 8009198:	ae11      	add	r6, sp, #68	; 0x44
 800919a:	e780      	b.n	800909e <_vfiprintf_r+0xea>
 800919c:	4a94      	ldr	r2, [pc, #592]	; (80093f0 <_vfiprintf_r+0x43c>)
 800919e:	f01a 0f20 	tst.w	sl, #32
 80091a2:	9206      	str	r2, [sp, #24]
 80091a4:	f000 8224 	beq.w	80095f0 <_vfiprintf_r+0x63c>
 80091a8:	3407      	adds	r4, #7
 80091aa:	f024 0b07 	bic.w	fp, r4, #7
 80091ae:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 80091b2:	f01a 0f01 	tst.w	sl, #1
 80091b6:	d009      	beq.n	80091cc <_vfiprintf_r+0x218>
 80091b8:	ea54 0205 	orrs.w	r2, r4, r5
 80091bc:	bf1f      	itttt	ne
 80091be:	2230      	movne	r2, #48	; 0x30
 80091c0:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 80091c4:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 80091c8:	f04a 0a02 	orrne.w	sl, sl, #2
 80091cc:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80091d0:	e10b      	b.n	80093ea <_vfiprintf_r+0x436>
 80091d2:	4648      	mov	r0, r9
 80091d4:	f7fe f898 	bl	8007308 <_localeconv_r>
 80091d8:	6843      	ldr	r3, [r0, #4]
 80091da:	4618      	mov	r0, r3
 80091dc:	930a      	str	r3, [sp, #40]	; 0x28
 80091de:	f7f6 ffc3 	bl	8000168 <strlen>
 80091e2:	9008      	str	r0, [sp, #32]
 80091e4:	4648      	mov	r0, r9
 80091e6:	f7fe f88f 	bl	8007308 <_localeconv_r>
 80091ea:	6883      	ldr	r3, [r0, #8]
 80091ec:	9307      	str	r3, [sp, #28]
 80091ee:	9b08      	ldr	r3, [sp, #32]
 80091f0:	b12b      	cbz	r3, 80091fe <_vfiprintf_r+0x24a>
 80091f2:	9b07      	ldr	r3, [sp, #28]
 80091f4:	b11b      	cbz	r3, 80091fe <_vfiprintf_r+0x24a>
 80091f6:	781b      	ldrb	r3, [r3, #0]
 80091f8:	b10b      	cbz	r3, 80091fe <_vfiprintf_r+0x24a>
 80091fa:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80091fe:	9a02      	ldr	r2, [sp, #8]
 8009200:	e75d      	b.n	80090be <_vfiprintf_r+0x10a>
 8009202:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009206:	2b00      	cmp	r3, #0
 8009208:	d1f9      	bne.n	80091fe <_vfiprintf_r+0x24a>
 800920a:	2320      	movs	r3, #32
 800920c:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009210:	e7f5      	b.n	80091fe <_vfiprintf_r+0x24a>
 8009212:	f04a 0a01 	orr.w	sl, sl, #1
 8009216:	e7f2      	b.n	80091fe <_vfiprintf_r+0x24a>
 8009218:	f854 3b04 	ldr.w	r3, [r4], #4
 800921c:	2b00      	cmp	r3, #0
 800921e:	9304      	str	r3, [sp, #16]
 8009220:	daed      	bge.n	80091fe <_vfiprintf_r+0x24a>
 8009222:	425b      	negs	r3, r3
 8009224:	9304      	str	r3, [sp, #16]
 8009226:	f04a 0a04 	orr.w	sl, sl, #4
 800922a:	e7e8      	b.n	80091fe <_vfiprintf_r+0x24a>
 800922c:	232b      	movs	r3, #43	; 0x2b
 800922e:	e7ed      	b.n	800920c <_vfiprintf_r+0x258>
 8009230:	9a02      	ldr	r2, [sp, #8]
 8009232:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009236:	2b2a      	cmp	r3, #42	; 0x2a
 8009238:	d112      	bne.n	8009260 <_vfiprintf_r+0x2ac>
 800923a:	f854 0b04 	ldr.w	r0, [r4], #4
 800923e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8009242:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009246:	e7da      	b.n	80091fe <_vfiprintf_r+0x24a>
 8009248:	200a      	movs	r0, #10
 800924a:	9b01      	ldr	r3, [sp, #4]
 800924c:	fb00 1303 	mla	r3, r0, r3, r1
 8009250:	9301      	str	r3, [sp, #4]
 8009252:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009256:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800925a:	2909      	cmp	r1, #9
 800925c:	d9f4      	bls.n	8009248 <_vfiprintf_r+0x294>
 800925e:	e730      	b.n	80090c2 <_vfiprintf_r+0x10e>
 8009260:	2100      	movs	r1, #0
 8009262:	9101      	str	r1, [sp, #4]
 8009264:	e7f7      	b.n	8009256 <_vfiprintf_r+0x2a2>
 8009266:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800926a:	e7c8      	b.n	80091fe <_vfiprintf_r+0x24a>
 800926c:	2100      	movs	r1, #0
 800926e:	9a02      	ldr	r2, [sp, #8]
 8009270:	9104      	str	r1, [sp, #16]
 8009272:	200a      	movs	r0, #10
 8009274:	9904      	ldr	r1, [sp, #16]
 8009276:	3b30      	subs	r3, #48	; 0x30
 8009278:	fb00 3301 	mla	r3, r0, r1, r3
 800927c:	9304      	str	r3, [sp, #16]
 800927e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009282:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8009286:	2909      	cmp	r1, #9
 8009288:	d9f3      	bls.n	8009272 <_vfiprintf_r+0x2be>
 800928a:	e71a      	b.n	80090c2 <_vfiprintf_r+0x10e>
 800928c:	9b02      	ldr	r3, [sp, #8]
 800928e:	781b      	ldrb	r3, [r3, #0]
 8009290:	2b68      	cmp	r3, #104	; 0x68
 8009292:	bf01      	itttt	eq
 8009294:	9b02      	ldreq	r3, [sp, #8]
 8009296:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800929a:	3301      	addeq	r3, #1
 800929c:	9302      	streq	r3, [sp, #8]
 800929e:	bf18      	it	ne
 80092a0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80092a4:	e7ab      	b.n	80091fe <_vfiprintf_r+0x24a>
 80092a6:	9b02      	ldr	r3, [sp, #8]
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	2b6c      	cmp	r3, #108	; 0x6c
 80092ac:	d105      	bne.n	80092ba <_vfiprintf_r+0x306>
 80092ae:	9b02      	ldr	r3, [sp, #8]
 80092b0:	3301      	adds	r3, #1
 80092b2:	9302      	str	r3, [sp, #8]
 80092b4:	f04a 0a20 	orr.w	sl, sl, #32
 80092b8:	e7a1      	b.n	80091fe <_vfiprintf_r+0x24a>
 80092ba:	f04a 0a10 	orr.w	sl, sl, #16
 80092be:	e79e      	b.n	80091fe <_vfiprintf_r+0x24a>
 80092c0:	46a3      	mov	fp, r4
 80092c2:	2100      	movs	r1, #0
 80092c4:	f85b 3b04 	ldr.w	r3, [fp], #4
 80092c8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 80092cc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 80092d0:	2301      	movs	r3, #1
 80092d2:	460d      	mov	r5, r1
 80092d4:	9301      	str	r3, [sp, #4]
 80092d6:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 80092da:	e0a0      	b.n	800941e <_vfiprintf_r+0x46a>
 80092dc:	f04a 0a10 	orr.w	sl, sl, #16
 80092e0:	f01a 0f20 	tst.w	sl, #32
 80092e4:	d010      	beq.n	8009308 <_vfiprintf_r+0x354>
 80092e6:	3407      	adds	r4, #7
 80092e8:	f024 0b07 	bic.w	fp, r4, #7
 80092ec:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 80092f0:	2c00      	cmp	r4, #0
 80092f2:	f175 0300 	sbcs.w	r3, r5, #0
 80092f6:	da05      	bge.n	8009304 <_vfiprintf_r+0x350>
 80092f8:	232d      	movs	r3, #45	; 0x2d
 80092fa:	4264      	negs	r4, r4
 80092fc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8009300:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009304:	2301      	movs	r3, #1
 8009306:	e03f      	b.n	8009388 <_vfiprintf_r+0x3d4>
 8009308:	f01a 0f10 	tst.w	sl, #16
 800930c:	f104 0b04 	add.w	fp, r4, #4
 8009310:	d002      	beq.n	8009318 <_vfiprintf_r+0x364>
 8009312:	6824      	ldr	r4, [r4, #0]
 8009314:	17e5      	asrs	r5, r4, #31
 8009316:	e7eb      	b.n	80092f0 <_vfiprintf_r+0x33c>
 8009318:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800931c:	6824      	ldr	r4, [r4, #0]
 800931e:	d001      	beq.n	8009324 <_vfiprintf_r+0x370>
 8009320:	b224      	sxth	r4, r4
 8009322:	e7f7      	b.n	8009314 <_vfiprintf_r+0x360>
 8009324:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009328:	bf18      	it	ne
 800932a:	b264      	sxtbne	r4, r4
 800932c:	e7f2      	b.n	8009314 <_vfiprintf_r+0x360>
 800932e:	f01a 0f20 	tst.w	sl, #32
 8009332:	f854 3b04 	ldr.w	r3, [r4], #4
 8009336:	d005      	beq.n	8009344 <_vfiprintf_r+0x390>
 8009338:	9a03      	ldr	r2, [sp, #12]
 800933a:	4610      	mov	r0, r2
 800933c:	17d1      	asrs	r1, r2, #31
 800933e:	e9c3 0100 	strd	r0, r1, [r3]
 8009342:	e696      	b.n	8009072 <_vfiprintf_r+0xbe>
 8009344:	f01a 0f10 	tst.w	sl, #16
 8009348:	d002      	beq.n	8009350 <_vfiprintf_r+0x39c>
 800934a:	9a03      	ldr	r2, [sp, #12]
 800934c:	601a      	str	r2, [r3, #0]
 800934e:	e690      	b.n	8009072 <_vfiprintf_r+0xbe>
 8009350:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009354:	d002      	beq.n	800935c <_vfiprintf_r+0x3a8>
 8009356:	9a03      	ldr	r2, [sp, #12]
 8009358:	801a      	strh	r2, [r3, #0]
 800935a:	e68a      	b.n	8009072 <_vfiprintf_r+0xbe>
 800935c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009360:	d0f3      	beq.n	800934a <_vfiprintf_r+0x396>
 8009362:	9a03      	ldr	r2, [sp, #12]
 8009364:	701a      	strb	r2, [r3, #0]
 8009366:	e684      	b.n	8009072 <_vfiprintf_r+0xbe>
 8009368:	f04a 0a10 	orr.w	sl, sl, #16
 800936c:	f01a 0f20 	tst.w	sl, #32
 8009370:	d01d      	beq.n	80093ae <_vfiprintf_r+0x3fa>
 8009372:	3407      	adds	r4, #7
 8009374:	f024 0b07 	bic.w	fp, r4, #7
 8009378:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800937c:	2300      	movs	r3, #0
 800937e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009382:	2200      	movs	r2, #0
 8009384:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8009388:	9a01      	ldr	r2, [sp, #4]
 800938a:	3201      	adds	r2, #1
 800938c:	f000 8261 	beq.w	8009852 <_vfiprintf_r+0x89e>
 8009390:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009394:	9205      	str	r2, [sp, #20]
 8009396:	ea54 0205 	orrs.w	r2, r4, r5
 800939a:	f040 8260 	bne.w	800985e <_vfiprintf_r+0x8aa>
 800939e:	9a01      	ldr	r2, [sp, #4]
 80093a0:	2a00      	cmp	r2, #0
 80093a2:	f000 8197 	beq.w	80096d4 <_vfiprintf_r+0x720>
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	f040 825c 	bne.w	8009864 <_vfiprintf_r+0x8b0>
 80093ac:	e136      	b.n	800961c <_vfiprintf_r+0x668>
 80093ae:	f01a 0f10 	tst.w	sl, #16
 80093b2:	f104 0b04 	add.w	fp, r4, #4
 80093b6:	d001      	beq.n	80093bc <_vfiprintf_r+0x408>
 80093b8:	6824      	ldr	r4, [r4, #0]
 80093ba:	e003      	b.n	80093c4 <_vfiprintf_r+0x410>
 80093bc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80093c0:	d002      	beq.n	80093c8 <_vfiprintf_r+0x414>
 80093c2:	8824      	ldrh	r4, [r4, #0]
 80093c4:	2500      	movs	r5, #0
 80093c6:	e7d9      	b.n	800937c <_vfiprintf_r+0x3c8>
 80093c8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80093cc:	d0f4      	beq.n	80093b8 <_vfiprintf_r+0x404>
 80093ce:	7824      	ldrb	r4, [r4, #0]
 80093d0:	e7f8      	b.n	80093c4 <_vfiprintf_r+0x410>
 80093d2:	f647 0330 	movw	r3, #30768	; 0x7830
 80093d6:	46a3      	mov	fp, r4
 80093d8:	2500      	movs	r5, #0
 80093da:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 80093de:	4b04      	ldr	r3, [pc, #16]	; (80093f0 <_vfiprintf_r+0x43c>)
 80093e0:	f85b 4b04 	ldr.w	r4, [fp], #4
 80093e4:	f04a 0a02 	orr.w	sl, sl, #2
 80093e8:	9306      	str	r3, [sp, #24]
 80093ea:	2302      	movs	r3, #2
 80093ec:	e7c9      	b.n	8009382 <_vfiprintf_r+0x3ce>
 80093ee:	bf00      	nop
 80093f0:	0800ae28 	.word	0x0800ae28
 80093f4:	46a3      	mov	fp, r4
 80093f6:	2500      	movs	r5, #0
 80093f8:	9b01      	ldr	r3, [sp, #4]
 80093fa:	f85b 8b04 	ldr.w	r8, [fp], #4
 80093fe:	1c5c      	adds	r4, r3, #1
 8009400:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 8009404:	f000 80cf 	beq.w	80095a6 <_vfiprintf_r+0x5f2>
 8009408:	461a      	mov	r2, r3
 800940a:	4629      	mov	r1, r5
 800940c:	4640      	mov	r0, r8
 800940e:	f7fd ffef 	bl	80073f0 <memchr>
 8009412:	2800      	cmp	r0, #0
 8009414:	f000 8173 	beq.w	80096fe <_vfiprintf_r+0x74a>
 8009418:	eba0 0308 	sub.w	r3, r0, r8
 800941c:	9301      	str	r3, [sp, #4]
 800941e:	9b01      	ldr	r3, [sp, #4]
 8009420:	42ab      	cmp	r3, r5
 8009422:	bfb8      	it	lt
 8009424:	462b      	movlt	r3, r5
 8009426:	9305      	str	r3, [sp, #20]
 8009428:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800942c:	b113      	cbz	r3, 8009434 <_vfiprintf_r+0x480>
 800942e:	9b05      	ldr	r3, [sp, #20]
 8009430:	3301      	adds	r3, #1
 8009432:	9305      	str	r3, [sp, #20]
 8009434:	f01a 0302 	ands.w	r3, sl, #2
 8009438:	9309      	str	r3, [sp, #36]	; 0x24
 800943a:	bf1e      	ittt	ne
 800943c:	9b05      	ldrne	r3, [sp, #20]
 800943e:	3302      	addne	r3, #2
 8009440:	9305      	strne	r3, [sp, #20]
 8009442:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8009446:	930b      	str	r3, [sp, #44]	; 0x2c
 8009448:	d11f      	bne.n	800948a <_vfiprintf_r+0x4d6>
 800944a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800944e:	1a9c      	subs	r4, r3, r2
 8009450:	2c00      	cmp	r4, #0
 8009452:	dd1a      	ble.n	800948a <_vfiprintf_r+0x4d6>
 8009454:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 8009458:	48b4      	ldr	r0, [pc, #720]	; (800972c <_vfiprintf_r+0x778>)
 800945a:	2c10      	cmp	r4, #16
 800945c:	f103 0301 	add.w	r3, r3, #1
 8009460:	f106 0108 	add.w	r1, r6, #8
 8009464:	6030      	str	r0, [r6, #0]
 8009466:	f300 814c 	bgt.w	8009702 <_vfiprintf_r+0x74e>
 800946a:	6074      	str	r4, [r6, #4]
 800946c:	2b07      	cmp	r3, #7
 800946e:	4414      	add	r4, r2
 8009470:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 8009474:	f340 8157 	ble.w	8009726 <_vfiprintf_r+0x772>
 8009478:	4639      	mov	r1, r7
 800947a:	4648      	mov	r0, r9
 800947c:	aa0e      	add	r2, sp, #56	; 0x38
 800947e:	f7ff fd67 	bl	8008f50 <__sprint_r>
 8009482:	2800      	cmp	r0, #0
 8009484:	f040 81b7 	bne.w	80097f6 <_vfiprintf_r+0x842>
 8009488:	ae11      	add	r6, sp, #68	; 0x44
 800948a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800948e:	b173      	cbz	r3, 80094ae <_vfiprintf_r+0x4fa>
 8009490:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009494:	6032      	str	r2, [r6, #0]
 8009496:	2201      	movs	r2, #1
 8009498:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800949a:	6072      	str	r2, [r6, #4]
 800949c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800949e:	3301      	adds	r3, #1
 80094a0:	3201      	adds	r2, #1
 80094a2:	2b07      	cmp	r3, #7
 80094a4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80094a8:	f300 8146 	bgt.w	8009738 <_vfiprintf_r+0x784>
 80094ac:	3608      	adds	r6, #8
 80094ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094b0:	b16b      	cbz	r3, 80094ce <_vfiprintf_r+0x51a>
 80094b2:	aa0d      	add	r2, sp, #52	; 0x34
 80094b4:	6032      	str	r2, [r6, #0]
 80094b6:	2202      	movs	r2, #2
 80094b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094ba:	6072      	str	r2, [r6, #4]
 80094bc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80094be:	3301      	adds	r3, #1
 80094c0:	3202      	adds	r2, #2
 80094c2:	2b07      	cmp	r3, #7
 80094c4:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 80094c8:	f300 813f 	bgt.w	800974a <_vfiprintf_r+0x796>
 80094cc:	3608      	adds	r6, #8
 80094ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80094d0:	2b80      	cmp	r3, #128	; 0x80
 80094d2:	d11f      	bne.n	8009514 <_vfiprintf_r+0x560>
 80094d4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 80094d8:	1a9c      	subs	r4, r3, r2
 80094da:	2c00      	cmp	r4, #0
 80094dc:	dd1a      	ble.n	8009514 <_vfiprintf_r+0x560>
 80094de:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 80094e2:	4893      	ldr	r0, [pc, #588]	; (8009730 <_vfiprintf_r+0x77c>)
 80094e4:	2c10      	cmp	r4, #16
 80094e6:	f103 0301 	add.w	r3, r3, #1
 80094ea:	f106 0108 	add.w	r1, r6, #8
 80094ee:	6030      	str	r0, [r6, #0]
 80094f0:	f300 8134 	bgt.w	800975c <_vfiprintf_r+0x7a8>
 80094f4:	6074      	str	r4, [r6, #4]
 80094f6:	2b07      	cmp	r3, #7
 80094f8:	4414      	add	r4, r2
 80094fa:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 80094fe:	f340 813f 	ble.w	8009780 <_vfiprintf_r+0x7cc>
 8009502:	4639      	mov	r1, r7
 8009504:	4648      	mov	r0, r9
 8009506:	aa0e      	add	r2, sp, #56	; 0x38
 8009508:	f7ff fd22 	bl	8008f50 <__sprint_r>
 800950c:	2800      	cmp	r0, #0
 800950e:	f040 8172 	bne.w	80097f6 <_vfiprintf_r+0x842>
 8009512:	ae11      	add	r6, sp, #68	; 0x44
 8009514:	9b01      	ldr	r3, [sp, #4]
 8009516:	1aec      	subs	r4, r5, r3
 8009518:	2c00      	cmp	r4, #0
 800951a:	dd1a      	ble.n	8009552 <_vfiprintf_r+0x59e>
 800951c:	4d84      	ldr	r5, [pc, #528]	; (8009730 <_vfiprintf_r+0x77c>)
 800951e:	2c10      	cmp	r4, #16
 8009520:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 8009524:	f106 0208 	add.w	r2, r6, #8
 8009528:	f103 0301 	add.w	r3, r3, #1
 800952c:	6035      	str	r5, [r6, #0]
 800952e:	f300 8129 	bgt.w	8009784 <_vfiprintf_r+0x7d0>
 8009532:	6074      	str	r4, [r6, #4]
 8009534:	2b07      	cmp	r3, #7
 8009536:	440c      	add	r4, r1
 8009538:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800953c:	f340 8133 	ble.w	80097a6 <_vfiprintf_r+0x7f2>
 8009540:	4639      	mov	r1, r7
 8009542:	4648      	mov	r0, r9
 8009544:	aa0e      	add	r2, sp, #56	; 0x38
 8009546:	f7ff fd03 	bl	8008f50 <__sprint_r>
 800954a:	2800      	cmp	r0, #0
 800954c:	f040 8153 	bne.w	80097f6 <_vfiprintf_r+0x842>
 8009550:	ae11      	add	r6, sp, #68	; 0x44
 8009552:	9b01      	ldr	r3, [sp, #4]
 8009554:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009556:	6073      	str	r3, [r6, #4]
 8009558:	4418      	add	r0, r3
 800955a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800955c:	f8c6 8000 	str.w	r8, [r6]
 8009560:	3301      	adds	r3, #1
 8009562:	2b07      	cmp	r3, #7
 8009564:	9010      	str	r0, [sp, #64]	; 0x40
 8009566:	930f      	str	r3, [sp, #60]	; 0x3c
 8009568:	f300 811f 	bgt.w	80097aa <_vfiprintf_r+0x7f6>
 800956c:	f106 0308 	add.w	r3, r6, #8
 8009570:	f01a 0f04 	tst.w	sl, #4
 8009574:	f040 8121 	bne.w	80097ba <_vfiprintf_r+0x806>
 8009578:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800957c:	9905      	ldr	r1, [sp, #20]
 800957e:	428a      	cmp	r2, r1
 8009580:	bfac      	ite	ge
 8009582:	189b      	addge	r3, r3, r2
 8009584:	185b      	addlt	r3, r3, r1
 8009586:	9303      	str	r3, [sp, #12]
 8009588:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800958a:	b13b      	cbz	r3, 800959c <_vfiprintf_r+0x5e8>
 800958c:	4639      	mov	r1, r7
 800958e:	4648      	mov	r0, r9
 8009590:	aa0e      	add	r2, sp, #56	; 0x38
 8009592:	f7ff fcdd 	bl	8008f50 <__sprint_r>
 8009596:	2800      	cmp	r0, #0
 8009598:	f040 812d 	bne.w	80097f6 <_vfiprintf_r+0x842>
 800959c:	2300      	movs	r3, #0
 800959e:	465c      	mov	r4, fp
 80095a0:	930f      	str	r3, [sp, #60]	; 0x3c
 80095a2:	ae11      	add	r6, sp, #68	; 0x44
 80095a4:	e565      	b.n	8009072 <_vfiprintf_r+0xbe>
 80095a6:	4640      	mov	r0, r8
 80095a8:	f7f6 fdde 	bl	8000168 <strlen>
 80095ac:	9001      	str	r0, [sp, #4]
 80095ae:	e736      	b.n	800941e <_vfiprintf_r+0x46a>
 80095b0:	f04a 0a10 	orr.w	sl, sl, #16
 80095b4:	f01a 0f20 	tst.w	sl, #32
 80095b8:	d006      	beq.n	80095c8 <_vfiprintf_r+0x614>
 80095ba:	3407      	adds	r4, #7
 80095bc:	f024 0b07 	bic.w	fp, r4, #7
 80095c0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 80095c4:	2301      	movs	r3, #1
 80095c6:	e6dc      	b.n	8009382 <_vfiprintf_r+0x3ce>
 80095c8:	f01a 0f10 	tst.w	sl, #16
 80095cc:	f104 0b04 	add.w	fp, r4, #4
 80095d0:	d001      	beq.n	80095d6 <_vfiprintf_r+0x622>
 80095d2:	6824      	ldr	r4, [r4, #0]
 80095d4:	e003      	b.n	80095de <_vfiprintf_r+0x62a>
 80095d6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80095da:	d002      	beq.n	80095e2 <_vfiprintf_r+0x62e>
 80095dc:	8824      	ldrh	r4, [r4, #0]
 80095de:	2500      	movs	r5, #0
 80095e0:	e7f0      	b.n	80095c4 <_vfiprintf_r+0x610>
 80095e2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80095e6:	d0f4      	beq.n	80095d2 <_vfiprintf_r+0x61e>
 80095e8:	7824      	ldrb	r4, [r4, #0]
 80095ea:	e7f8      	b.n	80095de <_vfiprintf_r+0x62a>
 80095ec:	4a51      	ldr	r2, [pc, #324]	; (8009734 <_vfiprintf_r+0x780>)
 80095ee:	e5d6      	b.n	800919e <_vfiprintf_r+0x1ea>
 80095f0:	f01a 0f10 	tst.w	sl, #16
 80095f4:	f104 0b04 	add.w	fp, r4, #4
 80095f8:	d001      	beq.n	80095fe <_vfiprintf_r+0x64a>
 80095fa:	6824      	ldr	r4, [r4, #0]
 80095fc:	e003      	b.n	8009606 <_vfiprintf_r+0x652>
 80095fe:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009602:	d002      	beq.n	800960a <_vfiprintf_r+0x656>
 8009604:	8824      	ldrh	r4, [r4, #0]
 8009606:	2500      	movs	r5, #0
 8009608:	e5d3      	b.n	80091b2 <_vfiprintf_r+0x1fe>
 800960a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800960e:	d0f4      	beq.n	80095fa <_vfiprintf_r+0x646>
 8009610:	7824      	ldrb	r4, [r4, #0]
 8009612:	e7f8      	b.n	8009606 <_vfiprintf_r+0x652>
 8009614:	2d00      	cmp	r5, #0
 8009616:	bf08      	it	eq
 8009618:	2c0a      	cmpeq	r4, #10
 800961a:	d205      	bcs.n	8009628 <_vfiprintf_r+0x674>
 800961c:	3430      	adds	r4, #48	; 0x30
 800961e:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 8009622:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 8009626:	e13b      	b.n	80098a0 <_vfiprintf_r+0x8ec>
 8009628:	f04f 0a00 	mov.w	sl, #0
 800962c:	ab3a      	add	r3, sp, #232	; 0xe8
 800962e:	9309      	str	r3, [sp, #36]	; 0x24
 8009630:	9b05      	ldr	r3, [sp, #20]
 8009632:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009636:	930b      	str	r3, [sp, #44]	; 0x2c
 8009638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800963a:	220a      	movs	r2, #10
 800963c:	4620      	mov	r0, r4
 800963e:	4629      	mov	r1, r5
 8009640:	f103 38ff 	add.w	r8, r3, #4294967295
 8009644:	2300      	movs	r3, #0
 8009646:	f7f7 fa2b 	bl	8000aa0 <__aeabi_uldivmod>
 800964a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800964c:	3230      	adds	r2, #48	; 0x30
 800964e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8009652:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009654:	f10a 0a01 	add.w	sl, sl, #1
 8009658:	b1d3      	cbz	r3, 8009690 <_vfiprintf_r+0x6dc>
 800965a:	9b07      	ldr	r3, [sp, #28]
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	4553      	cmp	r3, sl
 8009660:	d116      	bne.n	8009690 <_vfiprintf_r+0x6dc>
 8009662:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8009666:	d013      	beq.n	8009690 <_vfiprintf_r+0x6dc>
 8009668:	2d00      	cmp	r5, #0
 800966a:	bf08      	it	eq
 800966c:	2c0a      	cmpeq	r4, #10
 800966e:	d30f      	bcc.n	8009690 <_vfiprintf_r+0x6dc>
 8009670:	9b08      	ldr	r3, [sp, #32]
 8009672:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009674:	eba8 0803 	sub.w	r8, r8, r3
 8009678:	461a      	mov	r2, r3
 800967a:	4640      	mov	r0, r8
 800967c:	f7fe fa7f 	bl	8007b7e <strncpy>
 8009680:	9b07      	ldr	r3, [sp, #28]
 8009682:	785b      	ldrb	r3, [r3, #1]
 8009684:	b1a3      	cbz	r3, 80096b0 <_vfiprintf_r+0x6fc>
 8009686:	f04f 0a00 	mov.w	sl, #0
 800968a:	9b07      	ldr	r3, [sp, #28]
 800968c:	3301      	adds	r3, #1
 800968e:	9307      	str	r3, [sp, #28]
 8009690:	220a      	movs	r2, #10
 8009692:	2300      	movs	r3, #0
 8009694:	4620      	mov	r0, r4
 8009696:	4629      	mov	r1, r5
 8009698:	f7f7 fa02 	bl	8000aa0 <__aeabi_uldivmod>
 800969c:	2d00      	cmp	r5, #0
 800969e:	bf08      	it	eq
 80096a0:	2c0a      	cmpeq	r4, #10
 80096a2:	f0c0 80fd 	bcc.w	80098a0 <_vfiprintf_r+0x8ec>
 80096a6:	4604      	mov	r4, r0
 80096a8:	460d      	mov	r5, r1
 80096aa:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 80096ae:	e7c3      	b.n	8009638 <_vfiprintf_r+0x684>
 80096b0:	469a      	mov	sl, r3
 80096b2:	e7ed      	b.n	8009690 <_vfiprintf_r+0x6dc>
 80096b4:	9a06      	ldr	r2, [sp, #24]
 80096b6:	f004 030f 	and.w	r3, r4, #15
 80096ba:	5cd3      	ldrb	r3, [r2, r3]
 80096bc:	092a      	lsrs	r2, r5, #4
 80096be:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80096c2:	0923      	lsrs	r3, r4, #4
 80096c4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 80096c8:	461c      	mov	r4, r3
 80096ca:	4615      	mov	r5, r2
 80096cc:	ea54 0305 	orrs.w	r3, r4, r5
 80096d0:	d1f0      	bne.n	80096b4 <_vfiprintf_r+0x700>
 80096d2:	e0e5      	b.n	80098a0 <_vfiprintf_r+0x8ec>
 80096d4:	b933      	cbnz	r3, 80096e4 <_vfiprintf_r+0x730>
 80096d6:	f01a 0f01 	tst.w	sl, #1
 80096da:	d003      	beq.n	80096e4 <_vfiprintf_r+0x730>
 80096dc:	2330      	movs	r3, #48	; 0x30
 80096de:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 80096e2:	e79e      	b.n	8009622 <_vfiprintf_r+0x66e>
 80096e4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 80096e8:	e0da      	b.n	80098a0 <_vfiprintf_r+0x8ec>
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	f000 80a4 	beq.w	8009838 <_vfiprintf_r+0x884>
 80096f0:	2100      	movs	r1, #0
 80096f2:	46a3      	mov	fp, r4
 80096f4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 80096f8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 80096fc:	e5e8      	b.n	80092d0 <_vfiprintf_r+0x31c>
 80096fe:	4605      	mov	r5, r0
 8009700:	e68d      	b.n	800941e <_vfiprintf_r+0x46a>
 8009702:	2010      	movs	r0, #16
 8009704:	2b07      	cmp	r3, #7
 8009706:	4402      	add	r2, r0
 8009708:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800970c:	6070      	str	r0, [r6, #4]
 800970e:	dd07      	ble.n	8009720 <_vfiprintf_r+0x76c>
 8009710:	4639      	mov	r1, r7
 8009712:	4648      	mov	r0, r9
 8009714:	aa0e      	add	r2, sp, #56	; 0x38
 8009716:	f7ff fc1b 	bl	8008f50 <__sprint_r>
 800971a:	2800      	cmp	r0, #0
 800971c:	d16b      	bne.n	80097f6 <_vfiprintf_r+0x842>
 800971e:	a911      	add	r1, sp, #68	; 0x44
 8009720:	460e      	mov	r6, r1
 8009722:	3c10      	subs	r4, #16
 8009724:	e696      	b.n	8009454 <_vfiprintf_r+0x4a0>
 8009726:	460e      	mov	r6, r1
 8009728:	e6af      	b.n	800948a <_vfiprintf_r+0x4d6>
 800972a:	bf00      	nop
 800972c:	0800b16c 	.word	0x0800b16c
 8009730:	0800b17c 	.word	0x0800b17c
 8009734:	0800ae39 	.word	0x0800ae39
 8009738:	4639      	mov	r1, r7
 800973a:	4648      	mov	r0, r9
 800973c:	aa0e      	add	r2, sp, #56	; 0x38
 800973e:	f7ff fc07 	bl	8008f50 <__sprint_r>
 8009742:	2800      	cmp	r0, #0
 8009744:	d157      	bne.n	80097f6 <_vfiprintf_r+0x842>
 8009746:	ae11      	add	r6, sp, #68	; 0x44
 8009748:	e6b1      	b.n	80094ae <_vfiprintf_r+0x4fa>
 800974a:	4639      	mov	r1, r7
 800974c:	4648      	mov	r0, r9
 800974e:	aa0e      	add	r2, sp, #56	; 0x38
 8009750:	f7ff fbfe 	bl	8008f50 <__sprint_r>
 8009754:	2800      	cmp	r0, #0
 8009756:	d14e      	bne.n	80097f6 <_vfiprintf_r+0x842>
 8009758:	ae11      	add	r6, sp, #68	; 0x44
 800975a:	e6b8      	b.n	80094ce <_vfiprintf_r+0x51a>
 800975c:	2010      	movs	r0, #16
 800975e:	2b07      	cmp	r3, #7
 8009760:	4402      	add	r2, r0
 8009762:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 8009766:	6070      	str	r0, [r6, #4]
 8009768:	dd07      	ble.n	800977a <_vfiprintf_r+0x7c6>
 800976a:	4639      	mov	r1, r7
 800976c:	4648      	mov	r0, r9
 800976e:	aa0e      	add	r2, sp, #56	; 0x38
 8009770:	f7ff fbee 	bl	8008f50 <__sprint_r>
 8009774:	2800      	cmp	r0, #0
 8009776:	d13e      	bne.n	80097f6 <_vfiprintf_r+0x842>
 8009778:	a911      	add	r1, sp, #68	; 0x44
 800977a:	460e      	mov	r6, r1
 800977c:	3c10      	subs	r4, #16
 800977e:	e6ae      	b.n	80094de <_vfiprintf_r+0x52a>
 8009780:	460e      	mov	r6, r1
 8009782:	e6c7      	b.n	8009514 <_vfiprintf_r+0x560>
 8009784:	2010      	movs	r0, #16
 8009786:	2b07      	cmp	r3, #7
 8009788:	4401      	add	r1, r0
 800978a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800978e:	6070      	str	r0, [r6, #4]
 8009790:	dd06      	ble.n	80097a0 <_vfiprintf_r+0x7ec>
 8009792:	4639      	mov	r1, r7
 8009794:	4648      	mov	r0, r9
 8009796:	aa0e      	add	r2, sp, #56	; 0x38
 8009798:	f7ff fbda 	bl	8008f50 <__sprint_r>
 800979c:	bb58      	cbnz	r0, 80097f6 <_vfiprintf_r+0x842>
 800979e:	aa11      	add	r2, sp, #68	; 0x44
 80097a0:	4616      	mov	r6, r2
 80097a2:	3c10      	subs	r4, #16
 80097a4:	e6bb      	b.n	800951e <_vfiprintf_r+0x56a>
 80097a6:	4616      	mov	r6, r2
 80097a8:	e6d3      	b.n	8009552 <_vfiprintf_r+0x59e>
 80097aa:	4639      	mov	r1, r7
 80097ac:	4648      	mov	r0, r9
 80097ae:	aa0e      	add	r2, sp, #56	; 0x38
 80097b0:	f7ff fbce 	bl	8008f50 <__sprint_r>
 80097b4:	b9f8      	cbnz	r0, 80097f6 <_vfiprintf_r+0x842>
 80097b6:	ab11      	add	r3, sp, #68	; 0x44
 80097b8:	e6da      	b.n	8009570 <_vfiprintf_r+0x5bc>
 80097ba:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80097be:	1a54      	subs	r4, r2, r1
 80097c0:	2c00      	cmp	r4, #0
 80097c2:	f77f aed9 	ble.w	8009578 <_vfiprintf_r+0x5c4>
 80097c6:	2610      	movs	r6, #16
 80097c8:	4d39      	ldr	r5, [pc, #228]	; (80098b0 <_vfiprintf_r+0x8fc>)
 80097ca:	2c10      	cmp	r4, #16
 80097cc:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 80097d0:	601d      	str	r5, [r3, #0]
 80097d2:	f102 0201 	add.w	r2, r2, #1
 80097d6:	dc1d      	bgt.n	8009814 <_vfiprintf_r+0x860>
 80097d8:	605c      	str	r4, [r3, #4]
 80097da:	2a07      	cmp	r2, #7
 80097dc:	440c      	add	r4, r1
 80097de:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 80097e2:	f77f aec9 	ble.w	8009578 <_vfiprintf_r+0x5c4>
 80097e6:	4639      	mov	r1, r7
 80097e8:	4648      	mov	r0, r9
 80097ea:	aa0e      	add	r2, sp, #56	; 0x38
 80097ec:	f7ff fbb0 	bl	8008f50 <__sprint_r>
 80097f0:	2800      	cmp	r0, #0
 80097f2:	f43f aec1 	beq.w	8009578 <_vfiprintf_r+0x5c4>
 80097f6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80097f8:	07d9      	lsls	r1, r3, #31
 80097fa:	d405      	bmi.n	8009808 <_vfiprintf_r+0x854>
 80097fc:	89bb      	ldrh	r3, [r7, #12]
 80097fe:	059a      	lsls	r2, r3, #22
 8009800:	d402      	bmi.n	8009808 <_vfiprintf_r+0x854>
 8009802:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009804:	f7fd fd87 	bl	8007316 <__retarget_lock_release_recursive>
 8009808:	89bb      	ldrh	r3, [r7, #12]
 800980a:	065b      	lsls	r3, r3, #25
 800980c:	f57f ac03 	bpl.w	8009016 <_vfiprintf_r+0x62>
 8009810:	f7ff bbfe 	b.w	8009010 <_vfiprintf_r+0x5c>
 8009814:	3110      	adds	r1, #16
 8009816:	2a07      	cmp	r2, #7
 8009818:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800981c:	605e      	str	r6, [r3, #4]
 800981e:	dc02      	bgt.n	8009826 <_vfiprintf_r+0x872>
 8009820:	3308      	adds	r3, #8
 8009822:	3c10      	subs	r4, #16
 8009824:	e7d1      	b.n	80097ca <_vfiprintf_r+0x816>
 8009826:	4639      	mov	r1, r7
 8009828:	4648      	mov	r0, r9
 800982a:	aa0e      	add	r2, sp, #56	; 0x38
 800982c:	f7ff fb90 	bl	8008f50 <__sprint_r>
 8009830:	2800      	cmp	r0, #0
 8009832:	d1e0      	bne.n	80097f6 <_vfiprintf_r+0x842>
 8009834:	ab11      	add	r3, sp, #68	; 0x44
 8009836:	e7f4      	b.n	8009822 <_vfiprintf_r+0x86e>
 8009838:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800983a:	b913      	cbnz	r3, 8009842 <_vfiprintf_r+0x88e>
 800983c:	2300      	movs	r3, #0
 800983e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009840:	e7d9      	b.n	80097f6 <_vfiprintf_r+0x842>
 8009842:	4639      	mov	r1, r7
 8009844:	4648      	mov	r0, r9
 8009846:	aa0e      	add	r2, sp, #56	; 0x38
 8009848:	f7ff fb82 	bl	8008f50 <__sprint_r>
 800984c:	2800      	cmp	r0, #0
 800984e:	d0f5      	beq.n	800983c <_vfiprintf_r+0x888>
 8009850:	e7d1      	b.n	80097f6 <_vfiprintf_r+0x842>
 8009852:	ea54 0205 	orrs.w	r2, r4, r5
 8009856:	f8cd a014 	str.w	sl, [sp, #20]
 800985a:	f43f ada4 	beq.w	80093a6 <_vfiprintf_r+0x3f2>
 800985e:	2b01      	cmp	r3, #1
 8009860:	f43f aed8 	beq.w	8009614 <_vfiprintf_r+0x660>
 8009864:	2b02      	cmp	r3, #2
 8009866:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800986a:	f43f af23 	beq.w	80096b4 <_vfiprintf_r+0x700>
 800986e:	08e2      	lsrs	r2, r4, #3
 8009870:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 8009874:	08e8      	lsrs	r0, r5, #3
 8009876:	f004 0307 	and.w	r3, r4, #7
 800987a:	4605      	mov	r5, r0
 800987c:	4614      	mov	r4, r2
 800987e:	3330      	adds	r3, #48	; 0x30
 8009880:	ea54 0205 	orrs.w	r2, r4, r5
 8009884:	4641      	mov	r1, r8
 8009886:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800988a:	d1f0      	bne.n	800986e <_vfiprintf_r+0x8ba>
 800988c:	9a05      	ldr	r2, [sp, #20]
 800988e:	07d0      	lsls	r0, r2, #31
 8009890:	d506      	bpl.n	80098a0 <_vfiprintf_r+0x8ec>
 8009892:	2b30      	cmp	r3, #48	; 0x30
 8009894:	d004      	beq.n	80098a0 <_vfiprintf_r+0x8ec>
 8009896:	2330      	movs	r3, #48	; 0x30
 8009898:	f808 3c01 	strb.w	r3, [r8, #-1]
 800989c:	f1a1 0802 	sub.w	r8, r1, #2
 80098a0:	ab3a      	add	r3, sp, #232	; 0xe8
 80098a2:	eba3 0308 	sub.w	r3, r3, r8
 80098a6:	9d01      	ldr	r5, [sp, #4]
 80098a8:	f8dd a014 	ldr.w	sl, [sp, #20]
 80098ac:	9301      	str	r3, [sp, #4]
 80098ae:	e5b6      	b.n	800941e <_vfiprintf_r+0x46a>
 80098b0:	0800b16c 	.word	0x0800b16c

080098b4 <__sbprintf>:
 80098b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098b6:	461f      	mov	r7, r3
 80098b8:	898b      	ldrh	r3, [r1, #12]
 80098ba:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80098be:	f023 0302 	bic.w	r3, r3, #2
 80098c2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80098c6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80098c8:	4615      	mov	r5, r2
 80098ca:	9319      	str	r3, [sp, #100]	; 0x64
 80098cc:	89cb      	ldrh	r3, [r1, #14]
 80098ce:	4606      	mov	r6, r0
 80098d0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80098d4:	69cb      	ldr	r3, [r1, #28]
 80098d6:	a816      	add	r0, sp, #88	; 0x58
 80098d8:	9307      	str	r3, [sp, #28]
 80098da:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80098dc:	460c      	mov	r4, r1
 80098de:	9309      	str	r3, [sp, #36]	; 0x24
 80098e0:	ab1a      	add	r3, sp, #104	; 0x68
 80098e2:	9300      	str	r3, [sp, #0]
 80098e4:	9304      	str	r3, [sp, #16]
 80098e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098ea:	9302      	str	r3, [sp, #8]
 80098ec:	9305      	str	r3, [sp, #20]
 80098ee:	2300      	movs	r3, #0
 80098f0:	9306      	str	r3, [sp, #24]
 80098f2:	f7fd fd0d 	bl	8007310 <__retarget_lock_init_recursive>
 80098f6:	462a      	mov	r2, r5
 80098f8:	463b      	mov	r3, r7
 80098fa:	4669      	mov	r1, sp
 80098fc:	4630      	mov	r0, r6
 80098fe:	f7ff fb59 	bl	8008fb4 <_vfiprintf_r>
 8009902:	1e05      	subs	r5, r0, #0
 8009904:	db07      	blt.n	8009916 <__sbprintf+0x62>
 8009906:	4669      	mov	r1, sp
 8009908:	4630      	mov	r0, r6
 800990a:	f7fd fb21 	bl	8006f50 <_fflush_r>
 800990e:	2800      	cmp	r0, #0
 8009910:	bf18      	it	ne
 8009912:	f04f 35ff 	movne.w	r5, #4294967295
 8009916:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800991a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800991c:	065b      	lsls	r3, r3, #25
 800991e:	bf42      	ittt	mi
 8009920:	89a3      	ldrhmi	r3, [r4, #12]
 8009922:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8009926:	81a3      	strhmi	r3, [r4, #12]
 8009928:	f7fd fcf3 	bl	8007312 <__retarget_lock_close_recursive>
 800992c:	4628      	mov	r0, r5
 800992e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8009932:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009934 <_write_r>:
 8009934:	b538      	push	{r3, r4, r5, lr}
 8009936:	4604      	mov	r4, r0
 8009938:	4608      	mov	r0, r1
 800993a:	4611      	mov	r1, r2
 800993c:	2200      	movs	r2, #0
 800993e:	4d05      	ldr	r5, [pc, #20]	; (8009954 <_write_r+0x20>)
 8009940:	602a      	str	r2, [r5, #0]
 8009942:	461a      	mov	r2, r3
 8009944:	f7f7 ffb4 	bl	80018b0 <_write>
 8009948:	1c43      	adds	r3, r0, #1
 800994a:	d102      	bne.n	8009952 <_write_r+0x1e>
 800994c:	682b      	ldr	r3, [r5, #0]
 800994e:	b103      	cbz	r3, 8009952 <_write_r+0x1e>
 8009950:	6023      	str	r3, [r4, #0]
 8009952:	bd38      	pop	{r3, r4, r5, pc}
 8009954:	20000f1c 	.word	0x20000f1c

08009958 <__register_exitproc>:
 8009958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800995c:	4d1c      	ldr	r5, [pc, #112]	; (80099d0 <__register_exitproc+0x78>)
 800995e:	4606      	mov	r6, r0
 8009960:	6828      	ldr	r0, [r5, #0]
 8009962:	4698      	mov	r8, r3
 8009964:	460f      	mov	r7, r1
 8009966:	4691      	mov	r9, r2
 8009968:	f7fd fcd4 	bl	8007314 <__retarget_lock_acquire_recursive>
 800996c:	4b19      	ldr	r3, [pc, #100]	; (80099d4 <__register_exitproc+0x7c>)
 800996e:	4628      	mov	r0, r5
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 8009976:	b91c      	cbnz	r4, 8009980 <__register_exitproc+0x28>
 8009978:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800997c:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 8009980:	6865      	ldr	r5, [r4, #4]
 8009982:	6800      	ldr	r0, [r0, #0]
 8009984:	2d1f      	cmp	r5, #31
 8009986:	dd05      	ble.n	8009994 <__register_exitproc+0x3c>
 8009988:	f7fd fcc5 	bl	8007316 <__retarget_lock_release_recursive>
 800998c:	f04f 30ff 	mov.w	r0, #4294967295
 8009990:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009994:	b19e      	cbz	r6, 80099be <__register_exitproc+0x66>
 8009996:	2201      	movs	r2, #1
 8009998:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800999c:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 80099a0:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 80099a4:	40aa      	lsls	r2, r5
 80099a6:	4313      	orrs	r3, r2
 80099a8:	2e02      	cmp	r6, #2
 80099aa:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 80099ae:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 80099b2:	bf02      	ittt	eq
 80099b4:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 80099b8:	431a      	orreq	r2, r3
 80099ba:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 80099be:	1c6b      	adds	r3, r5, #1
 80099c0:	3502      	adds	r5, #2
 80099c2:	6063      	str	r3, [r4, #4]
 80099c4:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 80099c8:	f7fd fca5 	bl	8007316 <__retarget_lock_release_recursive>
 80099cc:	2000      	movs	r0, #0
 80099ce:	e7df      	b.n	8009990 <__register_exitproc+0x38>
 80099d0:	20000890 	.word	0x20000890
 80099d4:	0800ae14 	.word	0x0800ae14

080099d8 <__assert_func>:
 80099d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80099da:	4614      	mov	r4, r2
 80099dc:	461a      	mov	r2, r3
 80099de:	4b09      	ldr	r3, [pc, #36]	; (8009a04 <__assert_func+0x2c>)
 80099e0:	4605      	mov	r5, r0
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	68d8      	ldr	r0, [r3, #12]
 80099e6:	b14c      	cbz	r4, 80099fc <__assert_func+0x24>
 80099e8:	4b07      	ldr	r3, [pc, #28]	; (8009a08 <__assert_func+0x30>)
 80099ea:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80099ee:	9100      	str	r1, [sp, #0]
 80099f0:	462b      	mov	r3, r5
 80099f2:	4906      	ldr	r1, [pc, #24]	; (8009a0c <__assert_func+0x34>)
 80099f4:	f000 f8a4 	bl	8009b40 <fiprintf>
 80099f8:	f000 fd71 	bl	800a4de <abort>
 80099fc:	4b04      	ldr	r3, [pc, #16]	; (8009a10 <__assert_func+0x38>)
 80099fe:	461c      	mov	r4, r3
 8009a00:	e7f3      	b.n	80099ea <__assert_func+0x12>
 8009a02:	bf00      	nop
 8009a04:	20000054 	.word	0x20000054
 8009a08:	0800b18c 	.word	0x0800b18c
 8009a0c:	0800b199 	.word	0x0800b199
 8009a10:	0800b1c7 	.word	0x0800b1c7

08009a14 <_calloc_r>:
 8009a14:	b510      	push	{r4, lr}
 8009a16:	4351      	muls	r1, r2
 8009a18:	f7fa fce2 	bl	80043e0 <_malloc_r>
 8009a1c:	4604      	mov	r4, r0
 8009a1e:	b198      	cbz	r0, 8009a48 <_calloc_r+0x34>
 8009a20:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8009a24:	f022 0203 	bic.w	r2, r2, #3
 8009a28:	3a04      	subs	r2, #4
 8009a2a:	2a24      	cmp	r2, #36	; 0x24
 8009a2c:	d81b      	bhi.n	8009a66 <_calloc_r+0x52>
 8009a2e:	2a13      	cmp	r2, #19
 8009a30:	d917      	bls.n	8009a62 <_calloc_r+0x4e>
 8009a32:	2100      	movs	r1, #0
 8009a34:	2a1b      	cmp	r2, #27
 8009a36:	e9c0 1100 	strd	r1, r1, [r0]
 8009a3a:	d807      	bhi.n	8009a4c <_calloc_r+0x38>
 8009a3c:	f100 0308 	add.w	r3, r0, #8
 8009a40:	2200      	movs	r2, #0
 8009a42:	e9c3 2200 	strd	r2, r2, [r3]
 8009a46:	609a      	str	r2, [r3, #8]
 8009a48:	4620      	mov	r0, r4
 8009a4a:	bd10      	pop	{r4, pc}
 8009a4c:	2a24      	cmp	r2, #36	; 0x24
 8009a4e:	e9c0 1102 	strd	r1, r1, [r0, #8]
 8009a52:	bf11      	iteee	ne
 8009a54:	f100 0310 	addne.w	r3, r0, #16
 8009a58:	6101      	streq	r1, [r0, #16]
 8009a5a:	f100 0318 	addeq.w	r3, r0, #24
 8009a5e:	6141      	streq	r1, [r0, #20]
 8009a60:	e7ee      	b.n	8009a40 <_calloc_r+0x2c>
 8009a62:	4603      	mov	r3, r0
 8009a64:	e7ec      	b.n	8009a40 <_calloc_r+0x2c>
 8009a66:	2100      	movs	r1, #0
 8009a68:	f7fa fefc 	bl	8004864 <memset>
 8009a6c:	e7ec      	b.n	8009a48 <_calloc_r+0x34>
	...

08009a70 <_close_r>:
 8009a70:	b538      	push	{r3, r4, r5, lr}
 8009a72:	2300      	movs	r3, #0
 8009a74:	4d05      	ldr	r5, [pc, #20]	; (8009a8c <_close_r+0x1c>)
 8009a76:	4604      	mov	r4, r0
 8009a78:	4608      	mov	r0, r1
 8009a7a:	602b      	str	r3, [r5, #0]
 8009a7c:	f000 fdf2 	bl	800a664 <_close>
 8009a80:	1c43      	adds	r3, r0, #1
 8009a82:	d102      	bne.n	8009a8a <_close_r+0x1a>
 8009a84:	682b      	ldr	r3, [r5, #0]
 8009a86:	b103      	cbz	r3, 8009a8a <_close_r+0x1a>
 8009a88:	6023      	str	r3, [r4, #0]
 8009a8a:	bd38      	pop	{r3, r4, r5, pc}
 8009a8c:	20000f1c 	.word	0x20000f1c

08009a90 <_fclose_r>:
 8009a90:	b570      	push	{r4, r5, r6, lr}
 8009a92:	4606      	mov	r6, r0
 8009a94:	460c      	mov	r4, r1
 8009a96:	b911      	cbnz	r1, 8009a9e <_fclose_r+0xe>
 8009a98:	2500      	movs	r5, #0
 8009a9a:	4628      	mov	r0, r5
 8009a9c:	bd70      	pop	{r4, r5, r6, pc}
 8009a9e:	b118      	cbz	r0, 8009aa8 <_fclose_r+0x18>
 8009aa0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009aa2:	b90b      	cbnz	r3, 8009aa8 <_fclose_r+0x18>
 8009aa4:	f7fd fac0 	bl	8007028 <__sinit>
 8009aa8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009aaa:	07d8      	lsls	r0, r3, #31
 8009aac:	d405      	bmi.n	8009aba <_fclose_r+0x2a>
 8009aae:	89a3      	ldrh	r3, [r4, #12]
 8009ab0:	0599      	lsls	r1, r3, #22
 8009ab2:	d402      	bmi.n	8009aba <_fclose_r+0x2a>
 8009ab4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ab6:	f7fd fc2d 	bl	8007314 <__retarget_lock_acquire_recursive>
 8009aba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009abe:	b93b      	cbnz	r3, 8009ad0 <_fclose_r+0x40>
 8009ac0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8009ac2:	f015 0501 	ands.w	r5, r5, #1
 8009ac6:	d1e7      	bne.n	8009a98 <_fclose_r+0x8>
 8009ac8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009aca:	f7fd fc24 	bl	8007316 <__retarget_lock_release_recursive>
 8009ace:	e7e4      	b.n	8009a9a <_fclose_r+0xa>
 8009ad0:	4621      	mov	r1, r4
 8009ad2:	4630      	mov	r0, r6
 8009ad4:	f7fd f9ae 	bl	8006e34 <__sflush_r>
 8009ad8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009ada:	4605      	mov	r5, r0
 8009adc:	b133      	cbz	r3, 8009aec <_fclose_r+0x5c>
 8009ade:	4630      	mov	r0, r6
 8009ae0:	69e1      	ldr	r1, [r4, #28]
 8009ae2:	4798      	blx	r3
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	bfb8      	it	lt
 8009ae8:	f04f 35ff 	movlt.w	r5, #4294967295
 8009aec:	89a3      	ldrh	r3, [r4, #12]
 8009aee:	061a      	lsls	r2, r3, #24
 8009af0:	d503      	bpl.n	8009afa <_fclose_r+0x6a>
 8009af2:	4630      	mov	r0, r6
 8009af4:	6921      	ldr	r1, [r4, #16]
 8009af6:	f7fd fb27 	bl	8007148 <_free_r>
 8009afa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8009afc:	b141      	cbz	r1, 8009b10 <_fclose_r+0x80>
 8009afe:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009b02:	4299      	cmp	r1, r3
 8009b04:	d002      	beq.n	8009b0c <_fclose_r+0x7c>
 8009b06:	4630      	mov	r0, r6
 8009b08:	f7fd fb1e 	bl	8007148 <_free_r>
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	6323      	str	r3, [r4, #48]	; 0x30
 8009b10:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8009b12:	b121      	cbz	r1, 8009b1e <_fclose_r+0x8e>
 8009b14:	4630      	mov	r0, r6
 8009b16:	f7fd fb17 	bl	8007148 <_free_r>
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	6463      	str	r3, [r4, #68]	; 0x44
 8009b1e:	f7fd fa6b 	bl	8006ff8 <__sfp_lock_acquire>
 8009b22:	2300      	movs	r3, #0
 8009b24:	81a3      	strh	r3, [r4, #12]
 8009b26:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009b28:	07db      	lsls	r3, r3, #31
 8009b2a:	d402      	bmi.n	8009b32 <_fclose_r+0xa2>
 8009b2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b2e:	f7fd fbf2 	bl	8007316 <__retarget_lock_release_recursive>
 8009b32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009b34:	f7fd fbed 	bl	8007312 <__retarget_lock_close_recursive>
 8009b38:	f7fd fa64 	bl	8007004 <__sfp_lock_release>
 8009b3c:	e7ad      	b.n	8009a9a <_fclose_r+0xa>
	...

08009b40 <fiprintf>:
 8009b40:	b40e      	push	{r1, r2, r3}
 8009b42:	b503      	push	{r0, r1, lr}
 8009b44:	4601      	mov	r1, r0
 8009b46:	ab03      	add	r3, sp, #12
 8009b48:	4805      	ldr	r0, [pc, #20]	; (8009b60 <fiprintf+0x20>)
 8009b4a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b4e:	6800      	ldr	r0, [r0, #0]
 8009b50:	9301      	str	r3, [sp, #4]
 8009b52:	f7ff fa2f 	bl	8008fb4 <_vfiprintf_r>
 8009b56:	b002      	add	sp, #8
 8009b58:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b5c:	b003      	add	sp, #12
 8009b5e:	4770      	bx	lr
 8009b60:	20000054 	.word	0x20000054

08009b64 <__fputwc>:
 8009b64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009b68:	4680      	mov	r8, r0
 8009b6a:	460e      	mov	r6, r1
 8009b6c:	4615      	mov	r5, r2
 8009b6e:	f000 f9cf 	bl	8009f10 <__locale_mb_cur_max>
 8009b72:	2801      	cmp	r0, #1
 8009b74:	4604      	mov	r4, r0
 8009b76:	d11b      	bne.n	8009bb0 <__fputwc+0x4c>
 8009b78:	1e73      	subs	r3, r6, #1
 8009b7a:	2bfe      	cmp	r3, #254	; 0xfe
 8009b7c:	d818      	bhi.n	8009bb0 <__fputwc+0x4c>
 8009b7e:	f88d 6004 	strb.w	r6, [sp, #4]
 8009b82:	2700      	movs	r7, #0
 8009b84:	f10d 0904 	add.w	r9, sp, #4
 8009b88:	42a7      	cmp	r7, r4
 8009b8a:	d020      	beq.n	8009bce <__fputwc+0x6a>
 8009b8c:	68ab      	ldr	r3, [r5, #8]
 8009b8e:	f817 1009 	ldrb.w	r1, [r7, r9]
 8009b92:	3b01      	subs	r3, #1
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	60ab      	str	r3, [r5, #8]
 8009b98:	da04      	bge.n	8009ba4 <__fputwc+0x40>
 8009b9a:	69aa      	ldr	r2, [r5, #24]
 8009b9c:	4293      	cmp	r3, r2
 8009b9e:	db1a      	blt.n	8009bd6 <__fputwc+0x72>
 8009ba0:	290a      	cmp	r1, #10
 8009ba2:	d018      	beq.n	8009bd6 <__fputwc+0x72>
 8009ba4:	682b      	ldr	r3, [r5, #0]
 8009ba6:	1c5a      	adds	r2, r3, #1
 8009ba8:	602a      	str	r2, [r5, #0]
 8009baa:	7019      	strb	r1, [r3, #0]
 8009bac:	3701      	adds	r7, #1
 8009bae:	e7eb      	b.n	8009b88 <__fputwc+0x24>
 8009bb0:	4632      	mov	r2, r6
 8009bb2:	4640      	mov	r0, r8
 8009bb4:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 8009bb8:	a901      	add	r1, sp, #4
 8009bba:	f000 fc6d 	bl	800a498 <_wcrtomb_r>
 8009bbe:	1c42      	adds	r2, r0, #1
 8009bc0:	4604      	mov	r4, r0
 8009bc2:	d1de      	bne.n	8009b82 <__fputwc+0x1e>
 8009bc4:	4606      	mov	r6, r0
 8009bc6:	89ab      	ldrh	r3, [r5, #12]
 8009bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bcc:	81ab      	strh	r3, [r5, #12]
 8009bce:	4630      	mov	r0, r6
 8009bd0:	b003      	add	sp, #12
 8009bd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bd6:	462a      	mov	r2, r5
 8009bd8:	4640      	mov	r0, r8
 8009bda:	f000 fc14 	bl	800a406 <__swbuf_r>
 8009bde:	1c43      	adds	r3, r0, #1
 8009be0:	d1e4      	bne.n	8009bac <__fputwc+0x48>
 8009be2:	4606      	mov	r6, r0
 8009be4:	e7f3      	b.n	8009bce <__fputwc+0x6a>

08009be6 <_fputwc_r>:
 8009be6:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8009be8:	b570      	push	{r4, r5, r6, lr}
 8009bea:	07db      	lsls	r3, r3, #31
 8009bec:	4605      	mov	r5, r0
 8009bee:	460e      	mov	r6, r1
 8009bf0:	4614      	mov	r4, r2
 8009bf2:	d405      	bmi.n	8009c00 <_fputwc_r+0x1a>
 8009bf4:	8993      	ldrh	r3, [r2, #12]
 8009bf6:	0598      	lsls	r0, r3, #22
 8009bf8:	d402      	bmi.n	8009c00 <_fputwc_r+0x1a>
 8009bfa:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8009bfc:	f7fd fb8a 	bl	8007314 <__retarget_lock_acquire_recursive>
 8009c00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c04:	0499      	lsls	r1, r3, #18
 8009c06:	d406      	bmi.n	8009c16 <_fputwc_r+0x30>
 8009c08:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009c0c:	81a3      	strh	r3, [r4, #12]
 8009c0e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c10:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009c14:	6663      	str	r3, [r4, #100]	; 0x64
 8009c16:	4622      	mov	r2, r4
 8009c18:	4628      	mov	r0, r5
 8009c1a:	4631      	mov	r1, r6
 8009c1c:	f7ff ffa2 	bl	8009b64 <__fputwc>
 8009c20:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c22:	4605      	mov	r5, r0
 8009c24:	07da      	lsls	r2, r3, #31
 8009c26:	d405      	bmi.n	8009c34 <_fputwc_r+0x4e>
 8009c28:	89a3      	ldrh	r3, [r4, #12]
 8009c2a:	059b      	lsls	r3, r3, #22
 8009c2c:	d402      	bmi.n	8009c34 <_fputwc_r+0x4e>
 8009c2e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c30:	f7fd fb71 	bl	8007316 <__retarget_lock_release_recursive>
 8009c34:	4628      	mov	r0, r5
 8009c36:	bd70      	pop	{r4, r5, r6, pc}

08009c38 <_fstat_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	4d06      	ldr	r5, [pc, #24]	; (8009c58 <_fstat_r+0x20>)
 8009c3e:	4604      	mov	r4, r0
 8009c40:	4608      	mov	r0, r1
 8009c42:	4611      	mov	r1, r2
 8009c44:	602b      	str	r3, [r5, #0]
 8009c46:	f7f7 fd5b 	bl	8001700 <_fstat>
 8009c4a:	1c43      	adds	r3, r0, #1
 8009c4c:	d102      	bne.n	8009c54 <_fstat_r+0x1c>
 8009c4e:	682b      	ldr	r3, [r5, #0]
 8009c50:	b103      	cbz	r3, 8009c54 <_fstat_r+0x1c>
 8009c52:	6023      	str	r3, [r4, #0]
 8009c54:	bd38      	pop	{r3, r4, r5, pc}
 8009c56:	bf00      	nop
 8009c58:	20000f1c 	.word	0x20000f1c

08009c5c <__sfvwrite_r>:
 8009c5c:	6893      	ldr	r3, [r2, #8]
 8009c5e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c62:	4606      	mov	r6, r0
 8009c64:	460c      	mov	r4, r1
 8009c66:	4690      	mov	r8, r2
 8009c68:	b91b      	cbnz	r3, 8009c72 <__sfvwrite_r+0x16>
 8009c6a:	2000      	movs	r0, #0
 8009c6c:	b003      	add	sp, #12
 8009c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c72:	898b      	ldrh	r3, [r1, #12]
 8009c74:	0718      	lsls	r0, r3, #28
 8009c76:	d550      	bpl.n	8009d1a <__sfvwrite_r+0xbe>
 8009c78:	690b      	ldr	r3, [r1, #16]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d04d      	beq.n	8009d1a <__sfvwrite_r+0xbe>
 8009c7e:	89a3      	ldrh	r3, [r4, #12]
 8009c80:	f8d8 7000 	ldr.w	r7, [r8]
 8009c84:	f013 0902 	ands.w	r9, r3, #2
 8009c88:	d16c      	bne.n	8009d64 <__sfvwrite_r+0x108>
 8009c8a:	f013 0301 	ands.w	r3, r3, #1
 8009c8e:	f000 809c 	beq.w	8009dca <__sfvwrite_r+0x16e>
 8009c92:	4648      	mov	r0, r9
 8009c94:	46ca      	mov	sl, r9
 8009c96:	46cb      	mov	fp, r9
 8009c98:	f1bb 0f00 	cmp.w	fp, #0
 8009c9c:	f000 8103 	beq.w	8009ea6 <__sfvwrite_r+0x24a>
 8009ca0:	b950      	cbnz	r0, 8009cb8 <__sfvwrite_r+0x5c>
 8009ca2:	465a      	mov	r2, fp
 8009ca4:	210a      	movs	r1, #10
 8009ca6:	4650      	mov	r0, sl
 8009ca8:	f7fd fba2 	bl	80073f0 <memchr>
 8009cac:	2800      	cmp	r0, #0
 8009cae:	f000 80ff 	beq.w	8009eb0 <__sfvwrite_r+0x254>
 8009cb2:	3001      	adds	r0, #1
 8009cb4:	eba0 090a 	sub.w	r9, r0, sl
 8009cb8:	6820      	ldr	r0, [r4, #0]
 8009cba:	6921      	ldr	r1, [r4, #16]
 8009cbc:	45d9      	cmp	r9, fp
 8009cbe:	464a      	mov	r2, r9
 8009cc0:	bf28      	it	cs
 8009cc2:	465a      	movcs	r2, fp
 8009cc4:	4288      	cmp	r0, r1
 8009cc6:	6963      	ldr	r3, [r4, #20]
 8009cc8:	f240 80f5 	bls.w	8009eb6 <__sfvwrite_r+0x25a>
 8009ccc:	68a5      	ldr	r5, [r4, #8]
 8009cce:	441d      	add	r5, r3
 8009cd0:	42aa      	cmp	r2, r5
 8009cd2:	f340 80f0 	ble.w	8009eb6 <__sfvwrite_r+0x25a>
 8009cd6:	4651      	mov	r1, sl
 8009cd8:	462a      	mov	r2, r5
 8009cda:	f000 f943 	bl	8009f64 <memmove>
 8009cde:	6823      	ldr	r3, [r4, #0]
 8009ce0:	4621      	mov	r1, r4
 8009ce2:	442b      	add	r3, r5
 8009ce4:	4630      	mov	r0, r6
 8009ce6:	6023      	str	r3, [r4, #0]
 8009ce8:	f7fd f932 	bl	8006f50 <_fflush_r>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d167      	bne.n	8009dc0 <__sfvwrite_r+0x164>
 8009cf0:	ebb9 0905 	subs.w	r9, r9, r5
 8009cf4:	f040 80f7 	bne.w	8009ee6 <__sfvwrite_r+0x28a>
 8009cf8:	4621      	mov	r1, r4
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7fd f928 	bl	8006f50 <_fflush_r>
 8009d00:	2800      	cmp	r0, #0
 8009d02:	d15d      	bne.n	8009dc0 <__sfvwrite_r+0x164>
 8009d04:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009d08:	44aa      	add	sl, r5
 8009d0a:	ebab 0b05 	sub.w	fp, fp, r5
 8009d0e:	1b55      	subs	r5, r2, r5
 8009d10:	f8c8 5008 	str.w	r5, [r8, #8]
 8009d14:	2d00      	cmp	r5, #0
 8009d16:	d1bf      	bne.n	8009c98 <__sfvwrite_r+0x3c>
 8009d18:	e7a7      	b.n	8009c6a <__sfvwrite_r+0xe>
 8009d1a:	4621      	mov	r1, r4
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	f7fc f9d5 	bl	80060cc <__swsetup_r>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	d0ab      	beq.n	8009c7e <__sfvwrite_r+0x22>
 8009d26:	f04f 30ff 	mov.w	r0, #4294967295
 8009d2a:	e79f      	b.n	8009c6c <__sfvwrite_r+0x10>
 8009d2c:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009d30:	3708      	adds	r7, #8
 8009d32:	f1b9 0f00 	cmp.w	r9, #0
 8009d36:	d0f9      	beq.n	8009d2c <__sfvwrite_r+0xd0>
 8009d38:	45d1      	cmp	r9, sl
 8009d3a:	464b      	mov	r3, r9
 8009d3c:	465a      	mov	r2, fp
 8009d3e:	bf28      	it	cs
 8009d40:	4653      	movcs	r3, sl
 8009d42:	4630      	mov	r0, r6
 8009d44:	69e1      	ldr	r1, [r4, #28]
 8009d46:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d48:	47a8      	blx	r5
 8009d4a:	2800      	cmp	r0, #0
 8009d4c:	dd38      	ble.n	8009dc0 <__sfvwrite_r+0x164>
 8009d4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009d52:	4483      	add	fp, r0
 8009d54:	eba9 0900 	sub.w	r9, r9, r0
 8009d58:	1a18      	subs	r0, r3, r0
 8009d5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d5e:	2800      	cmp	r0, #0
 8009d60:	d1e7      	bne.n	8009d32 <__sfvwrite_r+0xd6>
 8009d62:	e782      	b.n	8009c6a <__sfvwrite_r+0xe>
 8009d64:	f04f 0b00 	mov.w	fp, #0
 8009d68:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009eec <__sfvwrite_r+0x290>
 8009d6c:	46d9      	mov	r9, fp
 8009d6e:	e7e0      	b.n	8009d32 <__sfvwrite_r+0xd6>
 8009d70:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009d74:	3708      	adds	r7, #8
 8009d76:	f1ba 0f00 	cmp.w	sl, #0
 8009d7a:	d0f9      	beq.n	8009d70 <__sfvwrite_r+0x114>
 8009d7c:	89a3      	ldrh	r3, [r4, #12]
 8009d7e:	68a2      	ldr	r2, [r4, #8]
 8009d80:	0599      	lsls	r1, r3, #22
 8009d82:	6820      	ldr	r0, [r4, #0]
 8009d84:	d563      	bpl.n	8009e4e <__sfvwrite_r+0x1f2>
 8009d86:	4552      	cmp	r2, sl
 8009d88:	d836      	bhi.n	8009df8 <__sfvwrite_r+0x19c>
 8009d8a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009d8e:	d033      	beq.n	8009df8 <__sfvwrite_r+0x19c>
 8009d90:	6921      	ldr	r1, [r4, #16]
 8009d92:	6965      	ldr	r5, [r4, #20]
 8009d94:	eba0 0b01 	sub.w	fp, r0, r1
 8009d98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009da0:	f10b 0201 	add.w	r2, fp, #1
 8009da4:	106d      	asrs	r5, r5, #1
 8009da6:	4452      	add	r2, sl
 8009da8:	4295      	cmp	r5, r2
 8009daa:	bf38      	it	cc
 8009dac:	4615      	movcc	r5, r2
 8009dae:	055b      	lsls	r3, r3, #21
 8009db0:	d53d      	bpl.n	8009e2e <__sfvwrite_r+0x1d2>
 8009db2:	4629      	mov	r1, r5
 8009db4:	4630      	mov	r0, r6
 8009db6:	f7fa fb13 	bl	80043e0 <_malloc_r>
 8009dba:	b948      	cbnz	r0, 8009dd0 <__sfvwrite_r+0x174>
 8009dbc:	230c      	movs	r3, #12
 8009dbe:	6033      	str	r3, [r6, #0]
 8009dc0:	89a3      	ldrh	r3, [r4, #12]
 8009dc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dc6:	81a3      	strh	r3, [r4, #12]
 8009dc8:	e7ad      	b.n	8009d26 <__sfvwrite_r+0xca>
 8009dca:	4699      	mov	r9, r3
 8009dcc:	469a      	mov	sl, r3
 8009dce:	e7d2      	b.n	8009d76 <__sfvwrite_r+0x11a>
 8009dd0:	465a      	mov	r2, fp
 8009dd2:	6921      	ldr	r1, [r4, #16]
 8009dd4:	9001      	str	r0, [sp, #4]
 8009dd6:	f7fd fb19 	bl	800740c <memcpy>
 8009dda:	89a2      	ldrh	r2, [r4, #12]
 8009ddc:	9b01      	ldr	r3, [sp, #4]
 8009dde:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009de2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009de6:	81a2      	strh	r2, [r4, #12]
 8009de8:	4652      	mov	r2, sl
 8009dea:	6123      	str	r3, [r4, #16]
 8009dec:	6165      	str	r5, [r4, #20]
 8009dee:	445b      	add	r3, fp
 8009df0:	eba5 050b 	sub.w	r5, r5, fp
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	60a5      	str	r5, [r4, #8]
 8009df8:	4552      	cmp	r2, sl
 8009dfa:	bf28      	it	cs
 8009dfc:	4652      	movcs	r2, sl
 8009dfe:	4655      	mov	r5, sl
 8009e00:	4649      	mov	r1, r9
 8009e02:	6820      	ldr	r0, [r4, #0]
 8009e04:	9201      	str	r2, [sp, #4]
 8009e06:	f000 f8ad 	bl	8009f64 <memmove>
 8009e0a:	68a3      	ldr	r3, [r4, #8]
 8009e0c:	9a01      	ldr	r2, [sp, #4]
 8009e0e:	1a9b      	subs	r3, r3, r2
 8009e10:	60a3      	str	r3, [r4, #8]
 8009e12:	6823      	ldr	r3, [r4, #0]
 8009e14:	441a      	add	r2, r3
 8009e16:	6022      	str	r2, [r4, #0]
 8009e18:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009e1c:	44a9      	add	r9, r5
 8009e1e:	ebaa 0a05 	sub.w	sl, sl, r5
 8009e22:	1b45      	subs	r5, r0, r5
 8009e24:	f8c8 5008 	str.w	r5, [r8, #8]
 8009e28:	2d00      	cmp	r5, #0
 8009e2a:	d1a4      	bne.n	8009d76 <__sfvwrite_r+0x11a>
 8009e2c:	e71d      	b.n	8009c6a <__sfvwrite_r+0xe>
 8009e2e:	462a      	mov	r2, r5
 8009e30:	4630      	mov	r0, r6
 8009e32:	f000 f8c3 	bl	8009fbc <_realloc_r>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2800      	cmp	r0, #0
 8009e3a:	d1d5      	bne.n	8009de8 <__sfvwrite_r+0x18c>
 8009e3c:	4630      	mov	r0, r6
 8009e3e:	6921      	ldr	r1, [r4, #16]
 8009e40:	f7fd f982 	bl	8007148 <_free_r>
 8009e44:	89a3      	ldrh	r3, [r4, #12]
 8009e46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e4a:	81a3      	strh	r3, [r4, #12]
 8009e4c:	e7b6      	b.n	8009dbc <__sfvwrite_r+0x160>
 8009e4e:	6923      	ldr	r3, [r4, #16]
 8009e50:	4283      	cmp	r3, r0
 8009e52:	d302      	bcc.n	8009e5a <__sfvwrite_r+0x1fe>
 8009e54:	6961      	ldr	r1, [r4, #20]
 8009e56:	4551      	cmp	r1, sl
 8009e58:	d915      	bls.n	8009e86 <__sfvwrite_r+0x22a>
 8009e5a:	4552      	cmp	r2, sl
 8009e5c:	bf28      	it	cs
 8009e5e:	4652      	movcs	r2, sl
 8009e60:	4615      	mov	r5, r2
 8009e62:	4649      	mov	r1, r9
 8009e64:	f000 f87e 	bl	8009f64 <memmove>
 8009e68:	68a3      	ldr	r3, [r4, #8]
 8009e6a:	6822      	ldr	r2, [r4, #0]
 8009e6c:	1b5b      	subs	r3, r3, r5
 8009e6e:	442a      	add	r2, r5
 8009e70:	60a3      	str	r3, [r4, #8]
 8009e72:	6022      	str	r2, [r4, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d1cf      	bne.n	8009e18 <__sfvwrite_r+0x1bc>
 8009e78:	4621      	mov	r1, r4
 8009e7a:	4630      	mov	r0, r6
 8009e7c:	f7fd f868 	bl	8006f50 <_fflush_r>
 8009e80:	2800      	cmp	r0, #0
 8009e82:	d0c9      	beq.n	8009e18 <__sfvwrite_r+0x1bc>
 8009e84:	e79c      	b.n	8009dc0 <__sfvwrite_r+0x164>
 8009e86:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009e8a:	459a      	cmp	sl, r3
 8009e8c:	bf38      	it	cc
 8009e8e:	4653      	movcc	r3, sl
 8009e90:	fb93 f3f1 	sdiv	r3, r3, r1
 8009e94:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009e96:	434b      	muls	r3, r1
 8009e98:	464a      	mov	r2, r9
 8009e9a:	4630      	mov	r0, r6
 8009e9c:	69e1      	ldr	r1, [r4, #28]
 8009e9e:	47a8      	blx	r5
 8009ea0:	1e05      	subs	r5, r0, #0
 8009ea2:	dcb9      	bgt.n	8009e18 <__sfvwrite_r+0x1bc>
 8009ea4:	e78c      	b.n	8009dc0 <__sfvwrite_r+0x164>
 8009ea6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009eaa:	2000      	movs	r0, #0
 8009eac:	3708      	adds	r7, #8
 8009eae:	e6f3      	b.n	8009c98 <__sfvwrite_r+0x3c>
 8009eb0:	f10b 0901 	add.w	r9, fp, #1
 8009eb4:	e700      	b.n	8009cb8 <__sfvwrite_r+0x5c>
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	dc08      	bgt.n	8009ecc <__sfvwrite_r+0x270>
 8009eba:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009ebc:	4652      	mov	r2, sl
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	69e1      	ldr	r1, [r4, #28]
 8009ec2:	47a8      	blx	r5
 8009ec4:	1e05      	subs	r5, r0, #0
 8009ec6:	f73f af13 	bgt.w	8009cf0 <__sfvwrite_r+0x94>
 8009eca:	e779      	b.n	8009dc0 <__sfvwrite_r+0x164>
 8009ecc:	4651      	mov	r1, sl
 8009ece:	9201      	str	r2, [sp, #4]
 8009ed0:	f000 f848 	bl	8009f64 <memmove>
 8009ed4:	9a01      	ldr	r2, [sp, #4]
 8009ed6:	68a3      	ldr	r3, [r4, #8]
 8009ed8:	4615      	mov	r5, r2
 8009eda:	1a9b      	subs	r3, r3, r2
 8009edc:	60a3      	str	r3, [r4, #8]
 8009ede:	6823      	ldr	r3, [r4, #0]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	6023      	str	r3, [r4, #0]
 8009ee4:	e704      	b.n	8009cf0 <__sfvwrite_r+0x94>
 8009ee6:	2001      	movs	r0, #1
 8009ee8:	e70c      	b.n	8009d04 <__sfvwrite_r+0xa8>
 8009eea:	bf00      	nop
 8009eec:	7ffffc00 	.word	0x7ffffc00

08009ef0 <_isatty_r>:
 8009ef0:	b538      	push	{r3, r4, r5, lr}
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	4d05      	ldr	r5, [pc, #20]	; (8009f0c <_isatty_r+0x1c>)
 8009ef6:	4604      	mov	r4, r0
 8009ef8:	4608      	mov	r0, r1
 8009efa:	602b      	str	r3, [r5, #0]
 8009efc:	f000 fbd8 	bl	800a6b0 <_isatty>
 8009f00:	1c43      	adds	r3, r0, #1
 8009f02:	d102      	bne.n	8009f0a <_isatty_r+0x1a>
 8009f04:	682b      	ldr	r3, [r5, #0]
 8009f06:	b103      	cbz	r3, 8009f0a <_isatty_r+0x1a>
 8009f08:	6023      	str	r3, [r4, #0]
 8009f0a:	bd38      	pop	{r3, r4, r5, pc}
 8009f0c:	20000f1c 	.word	0x20000f1c

08009f10 <__locale_mb_cur_max>:
 8009f10:	4b01      	ldr	r3, [pc, #4]	; (8009f18 <__locale_mb_cur_max+0x8>)
 8009f12:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8009f16:	4770      	bx	lr
 8009f18:	20000894 	.word	0x20000894

08009f1c <_lseek_r>:
 8009f1c:	b538      	push	{r3, r4, r5, lr}
 8009f1e:	4604      	mov	r4, r0
 8009f20:	4608      	mov	r0, r1
 8009f22:	4611      	mov	r1, r2
 8009f24:	2200      	movs	r2, #0
 8009f26:	4d05      	ldr	r5, [pc, #20]	; (8009f3c <_lseek_r+0x20>)
 8009f28:	602a      	str	r2, [r5, #0]
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	f000 fb8a 	bl	800a644 <_lseek>
 8009f30:	1c43      	adds	r3, r0, #1
 8009f32:	d102      	bne.n	8009f3a <_lseek_r+0x1e>
 8009f34:	682b      	ldr	r3, [r5, #0]
 8009f36:	b103      	cbz	r3, 8009f3a <_lseek_r+0x1e>
 8009f38:	6023      	str	r3, [r4, #0]
 8009f3a:	bd38      	pop	{r3, r4, r5, pc}
 8009f3c:	20000f1c 	.word	0x20000f1c

08009f40 <__ascii_mbtowc>:
 8009f40:	b082      	sub	sp, #8
 8009f42:	b901      	cbnz	r1, 8009f46 <__ascii_mbtowc+0x6>
 8009f44:	a901      	add	r1, sp, #4
 8009f46:	b142      	cbz	r2, 8009f5a <__ascii_mbtowc+0x1a>
 8009f48:	b14b      	cbz	r3, 8009f5e <__ascii_mbtowc+0x1e>
 8009f4a:	7813      	ldrb	r3, [r2, #0]
 8009f4c:	600b      	str	r3, [r1, #0]
 8009f4e:	7812      	ldrb	r2, [r2, #0]
 8009f50:	1e10      	subs	r0, r2, #0
 8009f52:	bf18      	it	ne
 8009f54:	2001      	movne	r0, #1
 8009f56:	b002      	add	sp, #8
 8009f58:	4770      	bx	lr
 8009f5a:	4610      	mov	r0, r2
 8009f5c:	e7fb      	b.n	8009f56 <__ascii_mbtowc+0x16>
 8009f5e:	f06f 0001 	mvn.w	r0, #1
 8009f62:	e7f8      	b.n	8009f56 <__ascii_mbtowc+0x16>

08009f64 <memmove>:
 8009f64:	4288      	cmp	r0, r1
 8009f66:	b510      	push	{r4, lr}
 8009f68:	eb01 0402 	add.w	r4, r1, r2
 8009f6c:	d902      	bls.n	8009f74 <memmove+0x10>
 8009f6e:	4284      	cmp	r4, r0
 8009f70:	4623      	mov	r3, r4
 8009f72:	d807      	bhi.n	8009f84 <memmove+0x20>
 8009f74:	1e43      	subs	r3, r0, #1
 8009f76:	42a1      	cmp	r1, r4
 8009f78:	d008      	beq.n	8009f8c <memmove+0x28>
 8009f7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f82:	e7f8      	b.n	8009f76 <memmove+0x12>
 8009f84:	4601      	mov	r1, r0
 8009f86:	4402      	add	r2, r0
 8009f88:	428a      	cmp	r2, r1
 8009f8a:	d100      	bne.n	8009f8e <memmove+0x2a>
 8009f8c:	bd10      	pop	{r4, pc}
 8009f8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f96:	e7f7      	b.n	8009f88 <memmove+0x24>

08009f98 <_read_r>:
 8009f98:	b538      	push	{r3, r4, r5, lr}
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	4611      	mov	r1, r2
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	4d05      	ldr	r5, [pc, #20]	; (8009fb8 <_read_r+0x20>)
 8009fa4:	602a      	str	r2, [r5, #0]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	f7f7 fc44 	bl	8001834 <_read>
 8009fac:	1c43      	adds	r3, r0, #1
 8009fae:	d102      	bne.n	8009fb6 <_read_r+0x1e>
 8009fb0:	682b      	ldr	r3, [r5, #0]
 8009fb2:	b103      	cbz	r3, 8009fb6 <_read_r+0x1e>
 8009fb4:	6023      	str	r3, [r4, #0]
 8009fb6:	bd38      	pop	{r3, r4, r5, pc}
 8009fb8:	20000f1c 	.word	0x20000f1c

08009fbc <_realloc_r>:
 8009fbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	4681      	mov	r9, r0
 8009fc4:	4611      	mov	r1, r2
 8009fc6:	b924      	cbnz	r4, 8009fd2 <_realloc_r+0x16>
 8009fc8:	b003      	add	sp, #12
 8009fca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fce:	f7fa ba07 	b.w	80043e0 <_malloc_r>
 8009fd2:	9201      	str	r2, [sp, #4]
 8009fd4:	f7fa fc4e 	bl	8004874 <__malloc_lock>
 8009fd8:	9901      	ldr	r1, [sp, #4]
 8009fda:	f101 080b 	add.w	r8, r1, #11
 8009fde:	f1b8 0f16 	cmp.w	r8, #22
 8009fe2:	d90b      	bls.n	8009ffc <_realloc_r+0x40>
 8009fe4:	f038 0807 	bics.w	r8, r8, #7
 8009fe8:	d50a      	bpl.n	800a000 <_realloc_r+0x44>
 8009fea:	230c      	movs	r3, #12
 8009fec:	f04f 0b00 	mov.w	fp, #0
 8009ff0:	f8c9 3000 	str.w	r3, [r9]
 8009ff4:	4658      	mov	r0, fp
 8009ff6:	b003      	add	sp, #12
 8009ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ffc:	f04f 0810 	mov.w	r8, #16
 800a000:	4588      	cmp	r8, r1
 800a002:	d3f2      	bcc.n	8009fea <_realloc_r+0x2e>
 800a004:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a008:	f1a4 0a08 	sub.w	sl, r4, #8
 800a00c:	f025 0603 	bic.w	r6, r5, #3
 800a010:	45b0      	cmp	r8, r6
 800a012:	f340 8173 	ble.w	800a2fc <_realloc_r+0x340>
 800a016:	48aa      	ldr	r0, [pc, #680]	; (800a2c0 <_realloc_r+0x304>)
 800a018:	eb0a 0306 	add.w	r3, sl, r6
 800a01c:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a020:	685a      	ldr	r2, [r3, #4]
 800a022:	459c      	cmp	ip, r3
 800a024:	9001      	str	r0, [sp, #4]
 800a026:	d005      	beq.n	800a034 <_realloc_r+0x78>
 800a028:	f022 0001 	bic.w	r0, r2, #1
 800a02c:	4418      	add	r0, r3
 800a02e:	6840      	ldr	r0, [r0, #4]
 800a030:	07c7      	lsls	r7, r0, #31
 800a032:	d427      	bmi.n	800a084 <_realloc_r+0xc8>
 800a034:	f022 0203 	bic.w	r2, r2, #3
 800a038:	459c      	cmp	ip, r3
 800a03a:	eb06 0702 	add.w	r7, r6, r2
 800a03e:	d119      	bne.n	800a074 <_realloc_r+0xb8>
 800a040:	f108 0010 	add.w	r0, r8, #16
 800a044:	42b8      	cmp	r0, r7
 800a046:	dc1f      	bgt.n	800a088 <_realloc_r+0xcc>
 800a048:	9a01      	ldr	r2, [sp, #4]
 800a04a:	eba7 0708 	sub.w	r7, r7, r8
 800a04e:	eb0a 0308 	add.w	r3, sl, r8
 800a052:	f047 0701 	orr.w	r7, r7, #1
 800a056:	6093      	str	r3, [r2, #8]
 800a058:	605f      	str	r7, [r3, #4]
 800a05a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a05e:	4648      	mov	r0, r9
 800a060:	f003 0301 	and.w	r3, r3, #1
 800a064:	ea43 0308 	orr.w	r3, r3, r8
 800a068:	f844 3c04 	str.w	r3, [r4, #-4]
 800a06c:	f7fa fc08 	bl	8004880 <__malloc_unlock>
 800a070:	46a3      	mov	fp, r4
 800a072:	e7bf      	b.n	8009ff4 <_realloc_r+0x38>
 800a074:	45b8      	cmp	r8, r7
 800a076:	dc07      	bgt.n	800a088 <_realloc_r+0xcc>
 800a078:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a07c:	60da      	str	r2, [r3, #12]
 800a07e:	6093      	str	r3, [r2, #8]
 800a080:	4655      	mov	r5, sl
 800a082:	e080      	b.n	800a186 <_realloc_r+0x1ca>
 800a084:	2200      	movs	r2, #0
 800a086:	4613      	mov	r3, r2
 800a088:	07e8      	lsls	r0, r5, #31
 800a08a:	f100 80e8 	bmi.w	800a25e <_realloc_r+0x2a2>
 800a08e:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a092:	ebaa 0505 	sub.w	r5, sl, r5
 800a096:	6868      	ldr	r0, [r5, #4]
 800a098:	f020 0003 	bic.w	r0, r0, #3
 800a09c:	eb00 0b06 	add.w	fp, r0, r6
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	f000 80a7 	beq.w	800a1f4 <_realloc_r+0x238>
 800a0a6:	459c      	cmp	ip, r3
 800a0a8:	eb02 070b 	add.w	r7, r2, fp
 800a0ac:	d14b      	bne.n	800a146 <_realloc_r+0x18a>
 800a0ae:	f108 0310 	add.w	r3, r8, #16
 800a0b2:	42bb      	cmp	r3, r7
 800a0b4:	f300 809e 	bgt.w	800a1f4 <_realloc_r+0x238>
 800a0b8:	46ab      	mov	fp, r5
 800a0ba:	68eb      	ldr	r3, [r5, #12]
 800a0bc:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a0c0:	60d3      	str	r3, [r2, #12]
 800a0c2:	609a      	str	r2, [r3, #8]
 800a0c4:	1f32      	subs	r2, r6, #4
 800a0c6:	2a24      	cmp	r2, #36	; 0x24
 800a0c8:	d838      	bhi.n	800a13c <_realloc_r+0x180>
 800a0ca:	2a13      	cmp	r2, #19
 800a0cc:	d934      	bls.n	800a138 <_realloc_r+0x17c>
 800a0ce:	6823      	ldr	r3, [r4, #0]
 800a0d0:	2a1b      	cmp	r2, #27
 800a0d2:	60ab      	str	r3, [r5, #8]
 800a0d4:	6863      	ldr	r3, [r4, #4]
 800a0d6:	60eb      	str	r3, [r5, #12]
 800a0d8:	d81b      	bhi.n	800a112 <_realloc_r+0x156>
 800a0da:	3408      	adds	r4, #8
 800a0dc:	f105 0310 	add.w	r3, r5, #16
 800a0e0:	6822      	ldr	r2, [r4, #0]
 800a0e2:	601a      	str	r2, [r3, #0]
 800a0e4:	6862      	ldr	r2, [r4, #4]
 800a0e6:	605a      	str	r2, [r3, #4]
 800a0e8:	68a2      	ldr	r2, [r4, #8]
 800a0ea:	609a      	str	r2, [r3, #8]
 800a0ec:	9a01      	ldr	r2, [sp, #4]
 800a0ee:	eba7 0708 	sub.w	r7, r7, r8
 800a0f2:	eb05 0308 	add.w	r3, r5, r8
 800a0f6:	f047 0701 	orr.w	r7, r7, #1
 800a0fa:	6093      	str	r3, [r2, #8]
 800a0fc:	605f      	str	r7, [r3, #4]
 800a0fe:	686b      	ldr	r3, [r5, #4]
 800a100:	f003 0301 	and.w	r3, r3, #1
 800a104:	ea43 0308 	orr.w	r3, r3, r8
 800a108:	606b      	str	r3, [r5, #4]
 800a10a:	4648      	mov	r0, r9
 800a10c:	f7fa fbb8 	bl	8004880 <__malloc_unlock>
 800a110:	e770      	b.n	8009ff4 <_realloc_r+0x38>
 800a112:	68a3      	ldr	r3, [r4, #8]
 800a114:	2a24      	cmp	r2, #36	; 0x24
 800a116:	612b      	str	r3, [r5, #16]
 800a118:	68e3      	ldr	r3, [r4, #12]
 800a11a:	bf18      	it	ne
 800a11c:	3410      	addne	r4, #16
 800a11e:	616b      	str	r3, [r5, #20]
 800a120:	bf09      	itett	eq
 800a122:	6923      	ldreq	r3, [r4, #16]
 800a124:	f105 0318 	addne.w	r3, r5, #24
 800a128:	61ab      	streq	r3, [r5, #24]
 800a12a:	6962      	ldreq	r2, [r4, #20]
 800a12c:	bf02      	ittt	eq
 800a12e:	f105 0320 	addeq.w	r3, r5, #32
 800a132:	61ea      	streq	r2, [r5, #28]
 800a134:	3418      	addeq	r4, #24
 800a136:	e7d3      	b.n	800a0e0 <_realloc_r+0x124>
 800a138:	465b      	mov	r3, fp
 800a13a:	e7d1      	b.n	800a0e0 <_realloc_r+0x124>
 800a13c:	4621      	mov	r1, r4
 800a13e:	4658      	mov	r0, fp
 800a140:	f7ff ff10 	bl	8009f64 <memmove>
 800a144:	e7d2      	b.n	800a0ec <_realloc_r+0x130>
 800a146:	45b8      	cmp	r8, r7
 800a148:	dc54      	bgt.n	800a1f4 <_realloc_r+0x238>
 800a14a:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a14e:	4628      	mov	r0, r5
 800a150:	60da      	str	r2, [r3, #12]
 800a152:	6093      	str	r3, [r2, #8]
 800a154:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a158:	68eb      	ldr	r3, [r5, #12]
 800a15a:	60d3      	str	r3, [r2, #12]
 800a15c:	609a      	str	r2, [r3, #8]
 800a15e:	1f32      	subs	r2, r6, #4
 800a160:	2a24      	cmp	r2, #36	; 0x24
 800a162:	d843      	bhi.n	800a1ec <_realloc_r+0x230>
 800a164:	2a13      	cmp	r2, #19
 800a166:	d908      	bls.n	800a17a <_realloc_r+0x1be>
 800a168:	6823      	ldr	r3, [r4, #0]
 800a16a:	2a1b      	cmp	r2, #27
 800a16c:	60ab      	str	r3, [r5, #8]
 800a16e:	6863      	ldr	r3, [r4, #4]
 800a170:	60eb      	str	r3, [r5, #12]
 800a172:	d828      	bhi.n	800a1c6 <_realloc_r+0x20a>
 800a174:	3408      	adds	r4, #8
 800a176:	f105 0010 	add.w	r0, r5, #16
 800a17a:	6823      	ldr	r3, [r4, #0]
 800a17c:	6003      	str	r3, [r0, #0]
 800a17e:	6863      	ldr	r3, [r4, #4]
 800a180:	6043      	str	r3, [r0, #4]
 800a182:	68a3      	ldr	r3, [r4, #8]
 800a184:	6083      	str	r3, [r0, #8]
 800a186:	686a      	ldr	r2, [r5, #4]
 800a188:	eba7 0008 	sub.w	r0, r7, r8
 800a18c:	280f      	cmp	r0, #15
 800a18e:	f002 0201 	and.w	r2, r2, #1
 800a192:	eb05 0307 	add.w	r3, r5, r7
 800a196:	f240 80b3 	bls.w	800a300 <_realloc_r+0x344>
 800a19a:	eb05 0108 	add.w	r1, r5, r8
 800a19e:	ea48 0202 	orr.w	r2, r8, r2
 800a1a2:	f040 0001 	orr.w	r0, r0, #1
 800a1a6:	606a      	str	r2, [r5, #4]
 800a1a8:	6048      	str	r0, [r1, #4]
 800a1aa:	685a      	ldr	r2, [r3, #4]
 800a1ac:	4648      	mov	r0, r9
 800a1ae:	f042 0201 	orr.w	r2, r2, #1
 800a1b2:	605a      	str	r2, [r3, #4]
 800a1b4:	3108      	adds	r1, #8
 800a1b6:	f7fc ffc7 	bl	8007148 <_free_r>
 800a1ba:	4648      	mov	r0, r9
 800a1bc:	f7fa fb60 	bl	8004880 <__malloc_unlock>
 800a1c0:	f105 0b08 	add.w	fp, r5, #8
 800a1c4:	e716      	b.n	8009ff4 <_realloc_r+0x38>
 800a1c6:	68a3      	ldr	r3, [r4, #8]
 800a1c8:	2a24      	cmp	r2, #36	; 0x24
 800a1ca:	612b      	str	r3, [r5, #16]
 800a1cc:	68e3      	ldr	r3, [r4, #12]
 800a1ce:	bf18      	it	ne
 800a1d0:	f105 0018 	addne.w	r0, r5, #24
 800a1d4:	616b      	str	r3, [r5, #20]
 800a1d6:	bf09      	itett	eq
 800a1d8:	6923      	ldreq	r3, [r4, #16]
 800a1da:	3410      	addne	r4, #16
 800a1dc:	61ab      	streq	r3, [r5, #24]
 800a1de:	6963      	ldreq	r3, [r4, #20]
 800a1e0:	bf02      	ittt	eq
 800a1e2:	f105 0020 	addeq.w	r0, r5, #32
 800a1e6:	61eb      	streq	r3, [r5, #28]
 800a1e8:	3418      	addeq	r4, #24
 800a1ea:	e7c6      	b.n	800a17a <_realloc_r+0x1be>
 800a1ec:	4621      	mov	r1, r4
 800a1ee:	f7ff feb9 	bl	8009f64 <memmove>
 800a1f2:	e7c8      	b.n	800a186 <_realloc_r+0x1ca>
 800a1f4:	45d8      	cmp	r8, fp
 800a1f6:	dc32      	bgt.n	800a25e <_realloc_r+0x2a2>
 800a1f8:	4628      	mov	r0, r5
 800a1fa:	68eb      	ldr	r3, [r5, #12]
 800a1fc:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a200:	60d3      	str	r3, [r2, #12]
 800a202:	609a      	str	r2, [r3, #8]
 800a204:	1f32      	subs	r2, r6, #4
 800a206:	2a24      	cmp	r2, #36	; 0x24
 800a208:	d825      	bhi.n	800a256 <_realloc_r+0x29a>
 800a20a:	2a13      	cmp	r2, #19
 800a20c:	d908      	bls.n	800a220 <_realloc_r+0x264>
 800a20e:	6823      	ldr	r3, [r4, #0]
 800a210:	2a1b      	cmp	r2, #27
 800a212:	60ab      	str	r3, [r5, #8]
 800a214:	6863      	ldr	r3, [r4, #4]
 800a216:	60eb      	str	r3, [r5, #12]
 800a218:	d80a      	bhi.n	800a230 <_realloc_r+0x274>
 800a21a:	3408      	adds	r4, #8
 800a21c:	f105 0010 	add.w	r0, r5, #16
 800a220:	6823      	ldr	r3, [r4, #0]
 800a222:	6003      	str	r3, [r0, #0]
 800a224:	6863      	ldr	r3, [r4, #4]
 800a226:	6043      	str	r3, [r0, #4]
 800a228:	68a3      	ldr	r3, [r4, #8]
 800a22a:	6083      	str	r3, [r0, #8]
 800a22c:	465f      	mov	r7, fp
 800a22e:	e7aa      	b.n	800a186 <_realloc_r+0x1ca>
 800a230:	68a3      	ldr	r3, [r4, #8]
 800a232:	2a24      	cmp	r2, #36	; 0x24
 800a234:	612b      	str	r3, [r5, #16]
 800a236:	68e3      	ldr	r3, [r4, #12]
 800a238:	bf18      	it	ne
 800a23a:	f105 0018 	addne.w	r0, r5, #24
 800a23e:	616b      	str	r3, [r5, #20]
 800a240:	bf09      	itett	eq
 800a242:	6923      	ldreq	r3, [r4, #16]
 800a244:	3410      	addne	r4, #16
 800a246:	61ab      	streq	r3, [r5, #24]
 800a248:	6963      	ldreq	r3, [r4, #20]
 800a24a:	bf02      	ittt	eq
 800a24c:	f105 0020 	addeq.w	r0, r5, #32
 800a250:	61eb      	streq	r3, [r5, #28]
 800a252:	3418      	addeq	r4, #24
 800a254:	e7e4      	b.n	800a220 <_realloc_r+0x264>
 800a256:	4621      	mov	r1, r4
 800a258:	f7ff fe84 	bl	8009f64 <memmove>
 800a25c:	e7e6      	b.n	800a22c <_realloc_r+0x270>
 800a25e:	4648      	mov	r0, r9
 800a260:	f7fa f8be 	bl	80043e0 <_malloc_r>
 800a264:	4683      	mov	fp, r0
 800a266:	2800      	cmp	r0, #0
 800a268:	f43f af4f 	beq.w	800a10a <_realloc_r+0x14e>
 800a26c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a270:	f1a0 0208 	sub.w	r2, r0, #8
 800a274:	f023 0301 	bic.w	r3, r3, #1
 800a278:	4453      	add	r3, sl
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d105      	bne.n	800a28a <_realloc_r+0x2ce>
 800a27e:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a282:	f027 0703 	bic.w	r7, r7, #3
 800a286:	4437      	add	r7, r6
 800a288:	e6fa      	b.n	800a080 <_realloc_r+0xc4>
 800a28a:	1f32      	subs	r2, r6, #4
 800a28c:	2a24      	cmp	r2, #36	; 0x24
 800a28e:	d831      	bhi.n	800a2f4 <_realloc_r+0x338>
 800a290:	2a13      	cmp	r2, #19
 800a292:	d92c      	bls.n	800a2ee <_realloc_r+0x332>
 800a294:	6823      	ldr	r3, [r4, #0]
 800a296:	2a1b      	cmp	r2, #27
 800a298:	6003      	str	r3, [r0, #0]
 800a29a:	6863      	ldr	r3, [r4, #4]
 800a29c:	6043      	str	r3, [r0, #4]
 800a29e:	d811      	bhi.n	800a2c4 <_realloc_r+0x308>
 800a2a0:	f104 0208 	add.w	r2, r4, #8
 800a2a4:	f100 0308 	add.w	r3, r0, #8
 800a2a8:	6811      	ldr	r1, [r2, #0]
 800a2aa:	6019      	str	r1, [r3, #0]
 800a2ac:	6851      	ldr	r1, [r2, #4]
 800a2ae:	6059      	str	r1, [r3, #4]
 800a2b0:	6892      	ldr	r2, [r2, #8]
 800a2b2:	609a      	str	r2, [r3, #8]
 800a2b4:	4621      	mov	r1, r4
 800a2b6:	4648      	mov	r0, r9
 800a2b8:	f7fc ff46 	bl	8007148 <_free_r>
 800a2bc:	e725      	b.n	800a10a <_realloc_r+0x14e>
 800a2be:	bf00      	nop
 800a2c0:	20000480 	.word	0x20000480
 800a2c4:	68a3      	ldr	r3, [r4, #8]
 800a2c6:	2a24      	cmp	r2, #36	; 0x24
 800a2c8:	6083      	str	r3, [r0, #8]
 800a2ca:	68e3      	ldr	r3, [r4, #12]
 800a2cc:	bf18      	it	ne
 800a2ce:	f104 0210 	addne.w	r2, r4, #16
 800a2d2:	60c3      	str	r3, [r0, #12]
 800a2d4:	bf09      	itett	eq
 800a2d6:	6923      	ldreq	r3, [r4, #16]
 800a2d8:	f100 0310 	addne.w	r3, r0, #16
 800a2dc:	6103      	streq	r3, [r0, #16]
 800a2de:	6961      	ldreq	r1, [r4, #20]
 800a2e0:	bf02      	ittt	eq
 800a2e2:	f104 0218 	addeq.w	r2, r4, #24
 800a2e6:	f100 0318 	addeq.w	r3, r0, #24
 800a2ea:	6141      	streq	r1, [r0, #20]
 800a2ec:	e7dc      	b.n	800a2a8 <_realloc_r+0x2ec>
 800a2ee:	4603      	mov	r3, r0
 800a2f0:	4622      	mov	r2, r4
 800a2f2:	e7d9      	b.n	800a2a8 <_realloc_r+0x2ec>
 800a2f4:	4621      	mov	r1, r4
 800a2f6:	f7ff fe35 	bl	8009f64 <memmove>
 800a2fa:	e7db      	b.n	800a2b4 <_realloc_r+0x2f8>
 800a2fc:	4637      	mov	r7, r6
 800a2fe:	e6bf      	b.n	800a080 <_realloc_r+0xc4>
 800a300:	4317      	orrs	r7, r2
 800a302:	606f      	str	r7, [r5, #4]
 800a304:	685a      	ldr	r2, [r3, #4]
 800a306:	f042 0201 	orr.w	r2, r2, #1
 800a30a:	605a      	str	r2, [r3, #4]
 800a30c:	e755      	b.n	800a1ba <_realloc_r+0x1fe>
 800a30e:	bf00      	nop

0800a310 <__ssprint_r>:
 800a310:	6893      	ldr	r3, [r2, #8]
 800a312:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a316:	4680      	mov	r8, r0
 800a318:	460c      	mov	r4, r1
 800a31a:	4617      	mov	r7, r2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d061      	beq.n	800a3e4 <__ssprint_r+0xd4>
 800a320:	2300      	movs	r3, #0
 800a322:	469b      	mov	fp, r3
 800a324:	f8d2 a000 	ldr.w	sl, [r2]
 800a328:	9301      	str	r3, [sp, #4]
 800a32a:	f1bb 0f00 	cmp.w	fp, #0
 800a32e:	d02b      	beq.n	800a388 <__ssprint_r+0x78>
 800a330:	68a6      	ldr	r6, [r4, #8]
 800a332:	45b3      	cmp	fp, r6
 800a334:	d342      	bcc.n	800a3bc <__ssprint_r+0xac>
 800a336:	89a2      	ldrh	r2, [r4, #12]
 800a338:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a33c:	d03e      	beq.n	800a3bc <__ssprint_r+0xac>
 800a33e:	6825      	ldr	r5, [r4, #0]
 800a340:	6921      	ldr	r1, [r4, #16]
 800a342:	eba5 0901 	sub.w	r9, r5, r1
 800a346:	6965      	ldr	r5, [r4, #20]
 800a348:	f109 0001 	add.w	r0, r9, #1
 800a34c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a350:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a354:	106d      	asrs	r5, r5, #1
 800a356:	4458      	add	r0, fp
 800a358:	4285      	cmp	r5, r0
 800a35a:	bf38      	it	cc
 800a35c:	4605      	movcc	r5, r0
 800a35e:	0553      	lsls	r3, r2, #21
 800a360:	d545      	bpl.n	800a3ee <__ssprint_r+0xde>
 800a362:	4629      	mov	r1, r5
 800a364:	4640      	mov	r0, r8
 800a366:	f7fa f83b 	bl	80043e0 <_malloc_r>
 800a36a:	4606      	mov	r6, r0
 800a36c:	b9a0      	cbnz	r0, 800a398 <__ssprint_r+0x88>
 800a36e:	230c      	movs	r3, #12
 800a370:	f8c8 3000 	str.w	r3, [r8]
 800a374:	89a3      	ldrh	r3, [r4, #12]
 800a376:	f04f 30ff 	mov.w	r0, #4294967295
 800a37a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a37e:	81a3      	strh	r3, [r4, #12]
 800a380:	2300      	movs	r3, #0
 800a382:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800a386:	e02f      	b.n	800a3e8 <__ssprint_r+0xd8>
 800a388:	f8da 3000 	ldr.w	r3, [sl]
 800a38c:	f8da b004 	ldr.w	fp, [sl, #4]
 800a390:	9301      	str	r3, [sp, #4]
 800a392:	f10a 0a08 	add.w	sl, sl, #8
 800a396:	e7c8      	b.n	800a32a <__ssprint_r+0x1a>
 800a398:	464a      	mov	r2, r9
 800a39a:	6921      	ldr	r1, [r4, #16]
 800a39c:	f7fd f836 	bl	800740c <memcpy>
 800a3a0:	89a2      	ldrh	r2, [r4, #12]
 800a3a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a3a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a3aa:	81a2      	strh	r2, [r4, #12]
 800a3ac:	6126      	str	r6, [r4, #16]
 800a3ae:	444e      	add	r6, r9
 800a3b0:	6026      	str	r6, [r4, #0]
 800a3b2:	465e      	mov	r6, fp
 800a3b4:	6165      	str	r5, [r4, #20]
 800a3b6:	eba5 0509 	sub.w	r5, r5, r9
 800a3ba:	60a5      	str	r5, [r4, #8]
 800a3bc:	455e      	cmp	r6, fp
 800a3be:	bf28      	it	cs
 800a3c0:	465e      	movcs	r6, fp
 800a3c2:	9901      	ldr	r1, [sp, #4]
 800a3c4:	4632      	mov	r2, r6
 800a3c6:	6820      	ldr	r0, [r4, #0]
 800a3c8:	f7ff fdcc 	bl	8009f64 <memmove>
 800a3cc:	68a2      	ldr	r2, [r4, #8]
 800a3ce:	1b92      	subs	r2, r2, r6
 800a3d0:	60a2      	str	r2, [r4, #8]
 800a3d2:	6822      	ldr	r2, [r4, #0]
 800a3d4:	4432      	add	r2, r6
 800a3d6:	6022      	str	r2, [r4, #0]
 800a3d8:	68ba      	ldr	r2, [r7, #8]
 800a3da:	eba2 030b 	sub.w	r3, r2, fp
 800a3de:	60bb      	str	r3, [r7, #8]
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d1d1      	bne.n	800a388 <__ssprint_r+0x78>
 800a3e4:	2000      	movs	r0, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	b003      	add	sp, #12
 800a3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ee:	462a      	mov	r2, r5
 800a3f0:	4640      	mov	r0, r8
 800a3f2:	f7ff fde3 	bl	8009fbc <_realloc_r>
 800a3f6:	4606      	mov	r6, r0
 800a3f8:	2800      	cmp	r0, #0
 800a3fa:	d1d7      	bne.n	800a3ac <__ssprint_r+0x9c>
 800a3fc:	4640      	mov	r0, r8
 800a3fe:	6921      	ldr	r1, [r4, #16]
 800a400:	f7fc fea2 	bl	8007148 <_free_r>
 800a404:	e7b3      	b.n	800a36e <__ssprint_r+0x5e>

0800a406 <__swbuf_r>:
 800a406:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a408:	460e      	mov	r6, r1
 800a40a:	4614      	mov	r4, r2
 800a40c:	4605      	mov	r5, r0
 800a40e:	b118      	cbz	r0, 800a418 <__swbuf_r+0x12>
 800a410:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a412:	b90b      	cbnz	r3, 800a418 <__swbuf_r+0x12>
 800a414:	f7fc fe08 	bl	8007028 <__sinit>
 800a418:	69a3      	ldr	r3, [r4, #24]
 800a41a:	60a3      	str	r3, [r4, #8]
 800a41c:	89a3      	ldrh	r3, [r4, #12]
 800a41e:	0719      	lsls	r1, r3, #28
 800a420:	d529      	bpl.n	800a476 <__swbuf_r+0x70>
 800a422:	6923      	ldr	r3, [r4, #16]
 800a424:	b33b      	cbz	r3, 800a476 <__swbuf_r+0x70>
 800a426:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a42a:	b2f6      	uxtb	r6, r6
 800a42c:	049a      	lsls	r2, r3, #18
 800a42e:	4637      	mov	r7, r6
 800a430:	d52a      	bpl.n	800a488 <__swbuf_r+0x82>
 800a432:	6823      	ldr	r3, [r4, #0]
 800a434:	6920      	ldr	r0, [r4, #16]
 800a436:	1a18      	subs	r0, r3, r0
 800a438:	6963      	ldr	r3, [r4, #20]
 800a43a:	4283      	cmp	r3, r0
 800a43c:	dc04      	bgt.n	800a448 <__swbuf_r+0x42>
 800a43e:	4621      	mov	r1, r4
 800a440:	4628      	mov	r0, r5
 800a442:	f7fc fd85 	bl	8006f50 <_fflush_r>
 800a446:	b9e0      	cbnz	r0, 800a482 <__swbuf_r+0x7c>
 800a448:	68a3      	ldr	r3, [r4, #8]
 800a44a:	3001      	adds	r0, #1
 800a44c:	3b01      	subs	r3, #1
 800a44e:	60a3      	str	r3, [r4, #8]
 800a450:	6823      	ldr	r3, [r4, #0]
 800a452:	1c5a      	adds	r2, r3, #1
 800a454:	6022      	str	r2, [r4, #0]
 800a456:	701e      	strb	r6, [r3, #0]
 800a458:	6963      	ldr	r3, [r4, #20]
 800a45a:	4283      	cmp	r3, r0
 800a45c:	d004      	beq.n	800a468 <__swbuf_r+0x62>
 800a45e:	89a3      	ldrh	r3, [r4, #12]
 800a460:	07db      	lsls	r3, r3, #31
 800a462:	d506      	bpl.n	800a472 <__swbuf_r+0x6c>
 800a464:	2e0a      	cmp	r6, #10
 800a466:	d104      	bne.n	800a472 <__swbuf_r+0x6c>
 800a468:	4621      	mov	r1, r4
 800a46a:	4628      	mov	r0, r5
 800a46c:	f7fc fd70 	bl	8006f50 <_fflush_r>
 800a470:	b938      	cbnz	r0, 800a482 <__swbuf_r+0x7c>
 800a472:	4638      	mov	r0, r7
 800a474:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a476:	4621      	mov	r1, r4
 800a478:	4628      	mov	r0, r5
 800a47a:	f7fb fe27 	bl	80060cc <__swsetup_r>
 800a47e:	2800      	cmp	r0, #0
 800a480:	d0d1      	beq.n	800a426 <__swbuf_r+0x20>
 800a482:	f04f 37ff 	mov.w	r7, #4294967295
 800a486:	e7f4      	b.n	800a472 <__swbuf_r+0x6c>
 800a488:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a48c:	81a3      	strh	r3, [r4, #12]
 800a48e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a490:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a494:	6663      	str	r3, [r4, #100]	; 0x64
 800a496:	e7cc      	b.n	800a432 <__swbuf_r+0x2c>

0800a498 <_wcrtomb_r>:
 800a498:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a49a:	4c09      	ldr	r4, [pc, #36]	; (800a4c0 <_wcrtomb_r+0x28>)
 800a49c:	4605      	mov	r5, r0
 800a49e:	461e      	mov	r6, r3
 800a4a0:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800a4a4:	b085      	sub	sp, #20
 800a4a6:	b909      	cbnz	r1, 800a4ac <_wcrtomb_r+0x14>
 800a4a8:	460a      	mov	r2, r1
 800a4aa:	a901      	add	r1, sp, #4
 800a4ac:	47b8      	blx	r7
 800a4ae:	1c43      	adds	r3, r0, #1
 800a4b0:	bf01      	itttt	eq
 800a4b2:	2300      	moveq	r3, #0
 800a4b4:	6033      	streq	r3, [r6, #0]
 800a4b6:	238a      	moveq	r3, #138	; 0x8a
 800a4b8:	602b      	streq	r3, [r5, #0]
 800a4ba:	b005      	add	sp, #20
 800a4bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4be:	bf00      	nop
 800a4c0:	20000894 	.word	0x20000894

0800a4c4 <__ascii_wctomb>:
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	4608      	mov	r0, r1
 800a4c8:	b141      	cbz	r1, 800a4dc <__ascii_wctomb+0x18>
 800a4ca:	2aff      	cmp	r2, #255	; 0xff
 800a4cc:	d904      	bls.n	800a4d8 <__ascii_wctomb+0x14>
 800a4ce:	228a      	movs	r2, #138	; 0x8a
 800a4d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a4d4:	601a      	str	r2, [r3, #0]
 800a4d6:	4770      	bx	lr
 800a4d8:	2001      	movs	r0, #1
 800a4da:	700a      	strb	r2, [r1, #0]
 800a4dc:	4770      	bx	lr

0800a4de <abort>:
 800a4de:	2006      	movs	r0, #6
 800a4e0:	b508      	push	{r3, lr}
 800a4e2:	f000 f82d 	bl	800a540 <raise>
 800a4e6:	2001      	movs	r0, #1
 800a4e8:	f7f7 f8fe 	bl	80016e8 <_exit>

0800a4ec <_raise_r>:
 800a4ec:	291f      	cmp	r1, #31
 800a4ee:	b538      	push	{r3, r4, r5, lr}
 800a4f0:	4604      	mov	r4, r0
 800a4f2:	460d      	mov	r5, r1
 800a4f4:	d904      	bls.n	800a500 <_raise_r+0x14>
 800a4f6:	2316      	movs	r3, #22
 800a4f8:	6003      	str	r3, [r0, #0]
 800a4fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a4fe:	bd38      	pop	{r3, r4, r5, pc}
 800a500:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800a504:	b112      	cbz	r2, 800a50c <_raise_r+0x20>
 800a506:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a50a:	b94b      	cbnz	r3, 800a520 <_raise_r+0x34>
 800a50c:	4620      	mov	r0, r4
 800a50e:	f000 f831 	bl	800a574 <_getpid_r>
 800a512:	462a      	mov	r2, r5
 800a514:	4601      	mov	r1, r0
 800a516:	4620      	mov	r0, r4
 800a518:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a51c:	f000 b818 	b.w	800a550 <_kill_r>
 800a520:	2b01      	cmp	r3, #1
 800a522:	d00a      	beq.n	800a53a <_raise_r+0x4e>
 800a524:	1c59      	adds	r1, r3, #1
 800a526:	d103      	bne.n	800a530 <_raise_r+0x44>
 800a528:	2316      	movs	r3, #22
 800a52a:	6003      	str	r3, [r0, #0]
 800a52c:	2001      	movs	r0, #1
 800a52e:	e7e6      	b.n	800a4fe <_raise_r+0x12>
 800a530:	2400      	movs	r4, #0
 800a532:	4628      	mov	r0, r5
 800a534:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a538:	4798      	blx	r3
 800a53a:	2000      	movs	r0, #0
 800a53c:	e7df      	b.n	800a4fe <_raise_r+0x12>
	...

0800a540 <raise>:
 800a540:	4b02      	ldr	r3, [pc, #8]	; (800a54c <raise+0xc>)
 800a542:	4601      	mov	r1, r0
 800a544:	6818      	ldr	r0, [r3, #0]
 800a546:	f7ff bfd1 	b.w	800a4ec <_raise_r>
 800a54a:	bf00      	nop
 800a54c:	20000054 	.word	0x20000054

0800a550 <_kill_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	2300      	movs	r3, #0
 800a554:	4d06      	ldr	r5, [pc, #24]	; (800a570 <_kill_r+0x20>)
 800a556:	4604      	mov	r4, r0
 800a558:	4608      	mov	r0, r1
 800a55a:	4611      	mov	r1, r2
 800a55c:	602b      	str	r3, [r5, #0]
 800a55e:	f7f7 f8e5 	bl	800172c <_kill>
 800a562:	1c43      	adds	r3, r0, #1
 800a564:	d102      	bne.n	800a56c <_kill_r+0x1c>
 800a566:	682b      	ldr	r3, [r5, #0]
 800a568:	b103      	cbz	r3, 800a56c <_kill_r+0x1c>
 800a56a:	6023      	str	r3, [r4, #0]
 800a56c:	bd38      	pop	{r3, r4, r5, pc}
 800a56e:	bf00      	nop
 800a570:	20000f1c 	.word	0x20000f1c

0800a574 <_getpid_r>:
 800a574:	f7f7 b8d3 	b.w	800171e <_getpid>

0800a578 <findslot>:
 800a578:	4b0a      	ldr	r3, [pc, #40]	; (800a5a4 <findslot+0x2c>)
 800a57a:	b510      	push	{r4, lr}
 800a57c:	4604      	mov	r4, r0
 800a57e:	6818      	ldr	r0, [r3, #0]
 800a580:	b118      	cbz	r0, 800a58a <findslot+0x12>
 800a582:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a584:	b90b      	cbnz	r3, 800a58a <findslot+0x12>
 800a586:	f7fc fd4f 	bl	8007028 <__sinit>
 800a58a:	2c13      	cmp	r4, #19
 800a58c:	d807      	bhi.n	800a59e <findslot+0x26>
 800a58e:	4806      	ldr	r0, [pc, #24]	; (800a5a8 <findslot+0x30>)
 800a590:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800a594:	3201      	adds	r2, #1
 800a596:	d002      	beq.n	800a59e <findslot+0x26>
 800a598:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800a59c:	bd10      	pop	{r4, pc}
 800a59e:	2000      	movs	r0, #0
 800a5a0:	e7fc      	b.n	800a59c <findslot+0x24>
 800a5a2:	bf00      	nop
 800a5a4:	20000054 	.word	0x20000054
 800a5a8:	20000e4c 	.word	0x20000e4c

0800a5ac <checkerror>:
 800a5ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5ae:	1c43      	adds	r3, r0, #1
 800a5b0:	4604      	mov	r4, r0
 800a5b2:	d109      	bne.n	800a5c8 <checkerror+0x1c>
 800a5b4:	f7f9 feda 	bl	800436c <__errno>
 800a5b8:	2613      	movs	r6, #19
 800a5ba:	4605      	mov	r5, r0
 800a5bc:	2700      	movs	r7, #0
 800a5be:	4630      	mov	r0, r6
 800a5c0:	4639      	mov	r1, r7
 800a5c2:	beab      	bkpt	0x00ab
 800a5c4:	4606      	mov	r6, r0
 800a5c6:	602e      	str	r6, [r5, #0]
 800a5c8:	4620      	mov	r0, r4
 800a5ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a5cc <_swilseek>:
 800a5cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5ce:	460c      	mov	r4, r1
 800a5d0:	4616      	mov	r6, r2
 800a5d2:	f7ff ffd1 	bl	800a578 <findslot>
 800a5d6:	4605      	mov	r5, r0
 800a5d8:	b940      	cbnz	r0, 800a5ec <_swilseek+0x20>
 800a5da:	f7f9 fec7 	bl	800436c <__errno>
 800a5de:	2309      	movs	r3, #9
 800a5e0:	6003      	str	r3, [r0, #0]
 800a5e2:	f04f 34ff 	mov.w	r4, #4294967295
 800a5e6:	4620      	mov	r0, r4
 800a5e8:	b003      	add	sp, #12
 800a5ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5ec:	2e02      	cmp	r6, #2
 800a5ee:	d903      	bls.n	800a5f8 <_swilseek+0x2c>
 800a5f0:	f7f9 febc 	bl	800436c <__errno>
 800a5f4:	2316      	movs	r3, #22
 800a5f6:	e7f3      	b.n	800a5e0 <_swilseek+0x14>
 800a5f8:	2e01      	cmp	r6, #1
 800a5fa:	d112      	bne.n	800a622 <_swilseek+0x56>
 800a5fc:	6843      	ldr	r3, [r0, #4]
 800a5fe:	18e4      	adds	r4, r4, r3
 800a600:	d4f6      	bmi.n	800a5f0 <_swilseek+0x24>
 800a602:	682b      	ldr	r3, [r5, #0]
 800a604:	260a      	movs	r6, #10
 800a606:	466f      	mov	r7, sp
 800a608:	e9cd 3400 	strd	r3, r4, [sp]
 800a60c:	4630      	mov	r0, r6
 800a60e:	4639      	mov	r1, r7
 800a610:	beab      	bkpt	0x00ab
 800a612:	4606      	mov	r6, r0
 800a614:	4630      	mov	r0, r6
 800a616:	f7ff ffc9 	bl	800a5ac <checkerror>
 800a61a:	2800      	cmp	r0, #0
 800a61c:	dbe1      	blt.n	800a5e2 <_swilseek+0x16>
 800a61e:	606c      	str	r4, [r5, #4]
 800a620:	e7e1      	b.n	800a5e6 <_swilseek+0x1a>
 800a622:	2e02      	cmp	r6, #2
 800a624:	d1ed      	bne.n	800a602 <_swilseek+0x36>
 800a626:	6803      	ldr	r3, [r0, #0]
 800a628:	260c      	movs	r6, #12
 800a62a:	466f      	mov	r7, sp
 800a62c:	9300      	str	r3, [sp, #0]
 800a62e:	4630      	mov	r0, r6
 800a630:	4639      	mov	r1, r7
 800a632:	beab      	bkpt	0x00ab
 800a634:	4606      	mov	r6, r0
 800a636:	4630      	mov	r0, r6
 800a638:	f7ff ffb8 	bl	800a5ac <checkerror>
 800a63c:	1c43      	adds	r3, r0, #1
 800a63e:	d0d0      	beq.n	800a5e2 <_swilseek+0x16>
 800a640:	4404      	add	r4, r0
 800a642:	e7de      	b.n	800a602 <_swilseek+0x36>

0800a644 <_lseek>:
 800a644:	f7ff bfc2 	b.w	800a5cc <_swilseek>

0800a648 <_swiclose>:
 800a648:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a64a:	2402      	movs	r4, #2
 800a64c:	9001      	str	r0, [sp, #4]
 800a64e:	ad01      	add	r5, sp, #4
 800a650:	4620      	mov	r0, r4
 800a652:	4629      	mov	r1, r5
 800a654:	beab      	bkpt	0x00ab
 800a656:	4604      	mov	r4, r0
 800a658:	4620      	mov	r0, r4
 800a65a:	f7ff ffa7 	bl	800a5ac <checkerror>
 800a65e:	b003      	add	sp, #12
 800a660:	bd30      	pop	{r4, r5, pc}
	...

0800a664 <_close>:
 800a664:	b538      	push	{r3, r4, r5, lr}
 800a666:	4605      	mov	r5, r0
 800a668:	f7ff ff86 	bl	800a578 <findslot>
 800a66c:	4604      	mov	r4, r0
 800a66e:	b930      	cbnz	r0, 800a67e <_close+0x1a>
 800a670:	f7f9 fe7c 	bl	800436c <__errno>
 800a674:	2309      	movs	r3, #9
 800a676:	6003      	str	r3, [r0, #0]
 800a678:	f04f 30ff 	mov.w	r0, #4294967295
 800a67c:	bd38      	pop	{r3, r4, r5, pc}
 800a67e:	3d01      	subs	r5, #1
 800a680:	2d01      	cmp	r5, #1
 800a682:	d809      	bhi.n	800a698 <_close+0x34>
 800a684:	4b09      	ldr	r3, [pc, #36]	; (800a6ac <_close+0x48>)
 800a686:	689a      	ldr	r2, [r3, #8]
 800a688:	691b      	ldr	r3, [r3, #16]
 800a68a:	429a      	cmp	r2, r3
 800a68c:	d104      	bne.n	800a698 <_close+0x34>
 800a68e:	f04f 33ff 	mov.w	r3, #4294967295
 800a692:	6003      	str	r3, [r0, #0]
 800a694:	2000      	movs	r0, #0
 800a696:	e7f1      	b.n	800a67c <_close+0x18>
 800a698:	6820      	ldr	r0, [r4, #0]
 800a69a:	f7ff ffd5 	bl	800a648 <_swiclose>
 800a69e:	2800      	cmp	r0, #0
 800a6a0:	d1ec      	bne.n	800a67c <_close+0x18>
 800a6a2:	f04f 33ff 	mov.w	r3, #4294967295
 800a6a6:	6023      	str	r3, [r4, #0]
 800a6a8:	e7e8      	b.n	800a67c <_close+0x18>
 800a6aa:	bf00      	nop
 800a6ac:	20000e4c 	.word	0x20000e4c

0800a6b0 <_isatty>:
 800a6b0:	b570      	push	{r4, r5, r6, lr}
 800a6b2:	f7ff ff61 	bl	800a578 <findslot>
 800a6b6:	2509      	movs	r5, #9
 800a6b8:	4604      	mov	r4, r0
 800a6ba:	b920      	cbnz	r0, 800a6c6 <_isatty+0x16>
 800a6bc:	f7f9 fe56 	bl	800436c <__errno>
 800a6c0:	6005      	str	r5, [r0, #0]
 800a6c2:	4620      	mov	r0, r4
 800a6c4:	bd70      	pop	{r4, r5, r6, pc}
 800a6c6:	4628      	mov	r0, r5
 800a6c8:	4621      	mov	r1, r4
 800a6ca:	beab      	bkpt	0x00ab
 800a6cc:	4604      	mov	r4, r0
 800a6ce:	2c01      	cmp	r4, #1
 800a6d0:	d0f7      	beq.n	800a6c2 <_isatty+0x12>
 800a6d2:	f7f9 fe4b 	bl	800436c <__errno>
 800a6d6:	2400      	movs	r4, #0
 800a6d8:	4605      	mov	r5, r0
 800a6da:	2613      	movs	r6, #19
 800a6dc:	4630      	mov	r0, r6
 800a6de:	4621      	mov	r1, r4
 800a6e0:	beab      	bkpt	0x00ab
 800a6e2:	4606      	mov	r6, r0
 800a6e4:	602e      	str	r6, [r5, #0]
 800a6e6:	e7ec      	b.n	800a6c2 <_isatty+0x12>

0800a6e8 <_init>:
 800a6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6ea:	bf00      	nop
 800a6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6ee:	bc08      	pop	{r3}
 800a6f0:	469e      	mov	lr, r3
 800a6f2:	4770      	bx	lr

0800a6f4 <_fini>:
 800a6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6f6:	bf00      	nop
 800a6f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a6fa:	bc08      	pop	{r3}
 800a6fc:	469e      	mov	lr, r3
 800a6fe:	4770      	bx	lr
