
timer_and_delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000364  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  0800050c  08000514  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  0800050c  0800050c  00010514  2**0
                  CONTENTS
  4 .ARM          00000000  0800050c  0800050c  00010514  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800050c  08000514  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800050c  0800050c  0001050c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000510  08000510  00010510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010514  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010514  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010514  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000d77  00000000  00000000  00010544  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000334  00000000  00000000  000112bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b0  00000000  00000000  000115f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000078  00000000  00000000  000116a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000182f0  00000000  00000000  00011718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000fcd  00000000  00000000  00029a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008816b  00000000  00000000  0002a9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000b2b40  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000016c  00000000  00000000  000b2b90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	080004f4 	.word	0x080004f4

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	080004f4 	.word	0x080004f4

080001e8 <TIM6_Config>:
#include "Delay.h"

void TIM6_Config(void){
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
		 */

		// Timer period is 1us -> f = 1MHz. f_system = 64MHz. Choose Prescaler =

		// 1. Enable clock for timer
		RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 80001ec:	4b12      	ldr	r3, [pc, #72]	; (8000238 <TIM6_Config+0x50>)
 80001ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80001f0:	4a11      	ldr	r2, [pc, #68]	; (8000238 <TIM6_Config+0x50>)
 80001f2:	f043 0310 	orr.w	r3, r3, #16
 80001f6:	6413      	str	r3, [r2, #64]	; 0x40

		// 2. Set prescaler for timer and the ARR
		TIM6->ARR = 0xFFFF;
 80001f8:	4b10      	ldr	r3, [pc, #64]	; (800023c <TIM6_Config+0x54>)
 80001fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80001fe:	62da      	str	r2, [r3, #44]	; 0x2c
		TIM6->PSC = 64 - 1;
 8000200:	4b0e      	ldr	r3, [pc, #56]	; (800023c <TIM6_Config+0x54>)
 8000202:	223f      	movs	r2, #63	; 0x3f
 8000204:	629a      	str	r2, [r3, #40]	; 0x28

		// 3. Enable timer and wait for update flag to set
		TIM6->CR1 |= 1;
 8000206:	4b0d      	ldr	r3, [pc, #52]	; (800023c <TIM6_Config+0x54>)
 8000208:	681b      	ldr	r3, [r3, #0]
 800020a:	4a0c      	ldr	r2, [pc, #48]	; (800023c <TIM6_Config+0x54>)
 800020c:	f043 0301 	orr.w	r3, r3, #1
 8000210:	6013      	str	r3, [r2, #0]
		while(!(TIM6->SR & 1)){} //wait for update flag set (UEV need to be updated to get new psc and arr
 8000212:	bf00      	nop
 8000214:	4b09      	ldr	r3, [pc, #36]	; (800023c <TIM6_Config+0x54>)
 8000216:	691b      	ldr	r3, [r3, #16]
 8000218:	f003 0301 	and.w	r3, r3, #1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d0f9      	beq.n	8000214 <TIM6_Config+0x2c>
		TIM6->SR &= ~1; //clear flag
 8000220:	4b06      	ldr	r3, [pc, #24]	; (800023c <TIM6_Config+0x54>)
 8000222:	691b      	ldr	r3, [r3, #16]
 8000224:	4a05      	ldr	r2, [pc, #20]	; (800023c <TIM6_Config+0x54>)
 8000226:	f023 0301 	bic.w	r3, r3, #1
 800022a:	6113      	str	r3, [r2, #16]
}
 800022c:	bf00      	nop
 800022e:	46bd      	mov	sp, r7
 8000230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000234:	4770      	bx	lr
 8000236:	bf00      	nop
 8000238:	40023800 	.word	0x40023800
 800023c:	40001000 	.word	0x40001000

08000240 <Delay_us>:

void Delay_us(uint16_t us){
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	80fb      	strh	r3, [r7, #6]
	 * 1. reset counter
	 * 2. wait for the counter reach to the value
	 */

	// 1. reset counter
	TIM6->CNT = 0;
 800024a:	4b08      	ldr	r3, [pc, #32]	; (800026c <Delay_us+0x2c>)
 800024c:	2200      	movs	r2, #0
 800024e:	625a      	str	r2, [r3, #36]	; 0x24
	while(TIM6->CNT < us){}
 8000250:	bf00      	nop
 8000252:	4b06      	ldr	r3, [pc, #24]	; (800026c <Delay_us+0x2c>)
 8000254:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000256:	88fb      	ldrh	r3, [r7, #6]
 8000258:	429a      	cmp	r2, r3
 800025a:	d3fa      	bcc.n	8000252 <Delay_us+0x12>
}
 800025c:	bf00      	nop
 800025e:	bf00      	nop
 8000260:	370c      	adds	r7, #12
 8000262:	46bd      	mov	sp, r7
 8000264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000268:	4770      	bx	lr
 800026a:	bf00      	nop
 800026c:	40001000 	.word	0x40001000

08000270 <Delay_ms>:


void Delay_ms(uint16_t ms){
 8000270:	b580      	push	{r7, lr}
 8000272:	b084      	sub	sp, #16
 8000274:	af00      	add	r7, sp, #0
 8000276:	4603      	mov	r3, r0
 8000278:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i = 0; i < ms; i++){
 800027a:	2300      	movs	r3, #0
 800027c:	81fb      	strh	r3, [r7, #14]
 800027e:	e006      	b.n	800028e <Delay_ms+0x1e>
		Delay_us(1000);
 8000280:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000284:	f7ff ffdc 	bl	8000240 <Delay_us>
	for(uint16_t i = 0; i < ms; i++){
 8000288:	89fb      	ldrh	r3, [r7, #14]
 800028a:	3301      	adds	r3, #1
 800028c:	81fb      	strh	r3, [r7, #14]
 800028e:	89fa      	ldrh	r2, [r7, #14]
 8000290:	88fb      	ldrh	r3, [r7, #6]
 8000292:	429a      	cmp	r2, r3
 8000294:	d3f4      	bcc.n	8000280 <Delay_ms+0x10>
	}
}
 8000296:	bf00      	nop
 8000298:	bf00      	nop
 800029a:	3710      	adds	r7, #16
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}

080002a0 <SysClockConfig>:
#include <stdint.h>
#include <stm32f4xx.h>
#include "Delay.h"

void SysClockConfig(void){
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0

	// select HSE (8MHz in system_stm32f4xx.c and in schematics), expected systemclock is 64Mhz, select PLL (M=25, N=128, 	P=2)


	// 1. Enabel HSE and wait HSE become ready
	RCC->CR |= RCC_CR_HSEON;
 80002a4:	4b2d      	ldr	r3, [pc, #180]	; (800035c <SysClockConfig+0xbc>)
 80002a6:	681b      	ldr	r3, [r3, #0]
 80002a8:	4a2c      	ldr	r2, [pc, #176]	; (800035c <SysClockConfig+0xbc>)
 80002aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80002ae:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_HSERDY)){}
 80002b0:	bf00      	nop
 80002b2:	4b2a      	ldr	r3, [pc, #168]	; (800035c <SysClockConfig+0xbc>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d0f9      	beq.n	80002b2 <SysClockConfig+0x12>

	// 2. Set the power enable clock and voltage regulator
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80002be:	4b27      	ldr	r3, [pc, #156]	; (800035c <SysClockConfig+0xbc>)
 80002c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002c2:	4a26      	ldr	r2, [pc, #152]	; (800035c <SysClockConfig+0xbc>)
 80002c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002c8:	6413      	str	r3, [r2, #64]	; 0x40
	//because I just want to run at 64MHz, I choose scale 2 mode (<144MHz) to save energy
	PWR->CR &= ~(1 << 14);
 80002ca:	4b25      	ldr	r3, [pc, #148]	; (8000360 <SysClockConfig+0xc0>)
 80002cc:	681b      	ldr	r3, [r3, #0]
 80002ce:	4a24      	ldr	r2, [pc, #144]	; (8000360 <SysClockConfig+0xc0>)
 80002d0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80002d4:	6013      	str	r3, [r2, #0]

	// 3. Config the Flash prefetch and LATENCY Related Settings
	FLASH->ACR = FLASH_ACR_LATENCY_2WS | FLASH_ACR_DCEN | FLASH_ACR_ICEN | FLASH_ACR_PRFTEN;
 80002d6:	4b23      	ldr	r3, [pc, #140]	; (8000364 <SysClockConfig+0xc4>)
 80002d8:	f240 7202 	movw	r2, #1794	; 0x702
 80002dc:	601a      	str	r2, [r3, #0]

	// 4. Config the prescaler HCLK, PCKL1, PCKL2
	RCC->CFGR &= ~(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);
 80002de:	4b1f      	ldr	r3, [pc, #124]	; (800035c <SysClockConfig+0xbc>)
 80002e0:	689b      	ldr	r3, [r3, #8]
 80002e2:	4a1e      	ldr	r2, [pc, #120]	; (800035c <SysClockConfig+0xbc>)
 80002e4:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 80002e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80002ec:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1; //SET AHB PRESCALER
 80002ee:	4b1b      	ldr	r3, [pc, #108]	; (800035c <SysClockConfig+0xbc>)
 80002f0:	4a1a      	ldr	r2, [pc, #104]	; (800035c <SysClockConfig+0xbc>)
 80002f2:	689b      	ldr	r3, [r3, #8]
 80002f4:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV2; //SET APB1 PRESCALER
 80002f6:	4b19      	ldr	r3, [pc, #100]	; (800035c <SysClockConfig+0xbc>)
 80002f8:	689b      	ldr	r3, [r3, #8]
 80002fa:	4a18      	ldr	r2, [pc, #96]	; (800035c <SysClockConfig+0xbc>)
 80002fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000300:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV1; //SET APB2 PRESCALER
 8000302:	4b16      	ldr	r3, [pc, #88]	; (800035c <SysClockConfig+0xbc>)
 8000304:	4a15      	ldr	r2, [pc, #84]	; (800035c <SysClockConfig+0xbc>)
 8000306:	689b      	ldr	r3, [r3, #8]
 8000308:	6093      	str	r3, [r2, #8]

	//5. Config the main PLL
	RCC->PLLCFGR = (RCC_PLLCFGR_PLLSRC_HSE | (0 << 16) | (64 << 6) | (4 << 0));
 800030a:	4b14      	ldr	r3, [pc, #80]	; (800035c <SysClockConfig+0xbc>)
 800030c:	4a16      	ldr	r2, [pc, #88]	; (8000368 <SysClockConfig+0xc8>)
 800030e:	605a      	str	r2, [r3, #4]

	// 6. Enable PLL and wait for it become ready
	RCC->CR |= RCC_CR_PLLON;
 8000310:	4b12      	ldr	r3, [pc, #72]	; (800035c <SysClockConfig+0xbc>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a11      	ldr	r2, [pc, #68]	; (800035c <SysClockConfig+0xbc>)
 8000316:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800031a:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY)){}
 800031c:	bf00      	nop
 800031e:	4b0f      	ldr	r3, [pc, #60]	; (800035c <SysClockConfig+0xbc>)
 8000320:	681b      	ldr	r3, [r3, #0]
 8000322:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000326:	2b00      	cmp	r3, #0
 8000328:	d0f9      	beq.n	800031e <SysClockConfig+0x7e>

	// 7. Select the clock source and wait for it to be set
	RCC->CFGR &= ~RCC_CFGR_SW;
 800032a:	4b0c      	ldr	r3, [pc, #48]	; (800035c <SysClockConfig+0xbc>)
 800032c:	689b      	ldr	r3, [r3, #8]
 800032e:	4a0b      	ldr	r2, [pc, #44]	; (800035c <SysClockConfig+0xbc>)
 8000330:	f023 0303 	bic.w	r3, r3, #3
 8000334:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000336:	4b09      	ldr	r3, [pc, #36]	; (800035c <SysClockConfig+0xbc>)
 8000338:	689b      	ldr	r3, [r3, #8]
 800033a:	4a08      	ldr	r2, [pc, #32]	; (800035c <SysClockConfig+0xbc>)
 800033c:	f043 0302 	orr.w	r3, r3, #2
 8000340:	6093      	str	r3, [r2, #8]
	while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL){}
 8000342:	bf00      	nop
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <SysClockConfig+0xbc>)
 8000346:	689b      	ldr	r3, [r3, #8]
 8000348:	f003 030c 	and.w	r3, r3, #12
 800034c:	2b08      	cmp	r3, #8
 800034e:	d1f9      	bne.n	8000344 <SysClockConfig+0xa4>
}
 8000350:	bf00      	nop
 8000352:	bf00      	nop
 8000354:	46bd      	mov	sp, r7
 8000356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800035a:	4770      	bx	lr
 800035c:	40023800 	.word	0x40023800
 8000360:	40007000 	.word	0x40007000
 8000364:	40023c00 	.word	0x40023c00
 8000368:	00401004 	.word	0x00401004

0800036c <GPIO_Config>:

void GPIO_Config(void){
 800036c:	b480      	push	{r7}
 800036e:	af00      	add	r7, sp, #0
	 * 2. Set the pin as output
	 * 3. Configure OUTPUT mode
	 */

	// 1. Enable GPIO clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
 8000370:	4b0f      	ldr	r3, [pc, #60]	; (80003b0 <GPIO_Config+0x44>)
 8000372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000374:	4a0e      	ldr	r2, [pc, #56]	; (80003b0 <GPIO_Config+0x44>)
 8000376:	f043 0308 	orr.w	r3, r3, #8
 800037a:	6313      	str	r3, [r2, #48]	; 0x30

	// 2. Set the pin as output
	GPIOD->MODER &= ~((0x3 << 30) | (0x3 << 28) | (0x3 << 26) | (0x3 << 24)); //CLEAR
 800037c:	4b0d      	ldr	r3, [pc, #52]	; (80003b4 <GPIO_Config+0x48>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a0c      	ldr	r2, [pc, #48]	; (80003b4 <GPIO_Config+0x48>)
 8000382:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000386:	6013      	str	r3, [r2, #0]
	GPIOD->MODER |= ((0x1 << 30) | (0x1 << 28) | (0x1 << 26) | (0x1 << 24)); // SET OUPUT FOR PD12->15
 8000388:	4b0a      	ldr	r3, [pc, #40]	; (80003b4 <GPIO_Config+0x48>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a09      	ldr	r2, [pc, #36]	; (80003b4 <GPIO_Config+0x48>)
 800038e:	f043 43aa 	orr.w	r3, r3, #1426063360	; 0x55000000
 8000392:	6013      	str	r3, [r2, #0]

	// 3. Configure OUTPUT mode
	GPIOD->OTYPER = 0; //MODE PUSH-PULL
 8000394:	4b07      	ldr	r3, [pc, #28]	; (80003b4 <GPIO_Config+0x48>)
 8000396:	2200      	movs	r2, #0
 8000398:	605a      	str	r2, [r3, #4]
	GPIOD->OSPEEDR = 0; //MODE LOW SPEED
 800039a:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <GPIO_Config+0x48>)
 800039c:	2200      	movs	r2, #0
 800039e:	609a      	str	r2, [r3, #8]
	GPIOD->PUPDR = 0; //MODE No pull-up, pull-down
 80003a0:	4b04      	ldr	r3, [pc, #16]	; (80003b4 <GPIO_Config+0x48>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	60da      	str	r2, [r3, #12]
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr
 80003b0:	40023800 	.word	0x40023800
 80003b4:	40020c00 	.word	0x40020c00

080003b8 <main>:


int main(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
	SysClockConfig();
 80003bc:	f7ff ff70 	bl	80002a0 <SysClockConfig>
	GPIO_Config();
 80003c0:	f7ff ffd4 	bl	800036c <GPIO_Config>
	TIM6_Config();
 80003c4:	f7ff ff10 	bl	80001e8 <TIM6_Config>

	while(1){
		GPIOD->BSRR |= (1<<12);
 80003c8:	4b19      	ldr	r3, [pc, #100]	; (8000430 <main+0x78>)
 80003ca:	699b      	ldr	r3, [r3, #24]
 80003cc:	4a18      	ldr	r2, [pc, #96]	; (8000430 <main+0x78>)
 80003ce:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80003d2:	6193      	str	r3, [r2, #24]
		Delay_ms(1000);
 80003d4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003d8:	f7ff ff4a 	bl	8000270 <Delay_ms>
		GPIOD->BSRR |= (1<<13);
 80003dc:	4b14      	ldr	r3, [pc, #80]	; (8000430 <main+0x78>)
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	4a13      	ldr	r2, [pc, #76]	; (8000430 <main+0x78>)
 80003e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80003e6:	6193      	str	r3, [r2, #24]
		Delay_ms(1000);
 80003e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80003ec:	f7ff ff40 	bl	8000270 <Delay_ms>
		GPIOD->BSRR |= (1<<14);
 80003f0:	4b0f      	ldr	r3, [pc, #60]	; (8000430 <main+0x78>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a0e      	ldr	r2, [pc, #56]	; (8000430 <main+0x78>)
 80003f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80003fa:	6193      	str	r3, [r2, #24]
		Delay_ms(1000);
 80003fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000400:	f7ff ff36 	bl	8000270 <Delay_ms>
		GPIOD->BSRR |= (1<<15);
 8000404:	4b0a      	ldr	r3, [pc, #40]	; (8000430 <main+0x78>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	4a09      	ldr	r2, [pc, #36]	; (8000430 <main+0x78>)
 800040a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800040e:	6193      	str	r3, [r2, #24]
		Delay_ms(1000);
 8000410:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000414:	f7ff ff2c 	bl	8000270 <Delay_ms>
		GPIOD->BSRR |= (0b1111 << 12) << 16;
 8000418:	4b05      	ldr	r3, [pc, #20]	; (8000430 <main+0x78>)
 800041a:	699b      	ldr	r3, [r3, #24]
 800041c:	4a04      	ldr	r2, [pc, #16]	; (8000430 <main+0x78>)
 800041e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8000422:	6193      	str	r3, [r2, #24]
		Delay_ms(1000);
 8000424:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000428:	f7ff ff22 	bl	8000270 <Delay_ms>
		GPIOD->BSRR |= (1<<12);
 800042c:	e7cc      	b.n	80003c8 <main+0x10>
 800042e:	bf00      	nop
 8000430:	40020c00 	.word	0x40020c00

08000434 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000438:	4b06      	ldr	r3, [pc, #24]	; (8000454 <SystemInit+0x20>)
 800043a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800043e:	4a05      	ldr	r2, [pc, #20]	; (8000454 <SystemInit+0x20>)
 8000440:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000444:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000448:	bf00      	nop
 800044a:	46bd      	mov	sp, r7
 800044c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	e000ed00 	.word	0xe000ed00

08000458 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000458:	480d      	ldr	r0, [pc, #52]	; (8000490 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800045a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800045c:	f7ff ffea 	bl	8000434 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000460:	480c      	ldr	r0, [pc, #48]	; (8000494 <LoopForever+0x6>)
  ldr r1, =_edata
 8000462:	490d      	ldr	r1, [pc, #52]	; (8000498 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000464:	4a0d      	ldr	r2, [pc, #52]	; (800049c <LoopForever+0xe>)
  movs r3, #0
 8000466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000468:	e002      	b.n	8000470 <LoopCopyDataInit>

0800046a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800046a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800046c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800046e:	3304      	adds	r3, #4

08000470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000474:	d3f9      	bcc.n	800046a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000476:	4a0a      	ldr	r2, [pc, #40]	; (80004a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000478:	4c0a      	ldr	r4, [pc, #40]	; (80004a4 <LoopForever+0x16>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800047c:	e001      	b.n	8000482 <LoopFillZerobss>

0800047e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800047e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000480:	3204      	adds	r2, #4

08000482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000484:	d3fb      	bcc.n	800047e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000486:	f000 f811 	bl	80004ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800048a:	f7ff ff95 	bl	80003b8 <main>

0800048e <LoopForever>:

LoopForever:
  b LoopForever
 800048e:	e7fe      	b.n	800048e <LoopForever>
  ldr   r0, =_estack
 8000490:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000498:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800049c:	08000514 	.word	0x08000514
  ldr r2, =_sbss
 80004a0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80004a4:	2000001c 	.word	0x2000001c

080004a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004a8:	e7fe      	b.n	80004a8 <ADC_IRQHandler>
	...

080004ac <__libc_init_array>:
 80004ac:	b570      	push	{r4, r5, r6, lr}
 80004ae:	4d0d      	ldr	r5, [pc, #52]	; (80004e4 <__libc_init_array+0x38>)
 80004b0:	4c0d      	ldr	r4, [pc, #52]	; (80004e8 <__libc_init_array+0x3c>)
 80004b2:	1b64      	subs	r4, r4, r5
 80004b4:	10a4      	asrs	r4, r4, #2
 80004b6:	2600      	movs	r6, #0
 80004b8:	42a6      	cmp	r6, r4
 80004ba:	d109      	bne.n	80004d0 <__libc_init_array+0x24>
 80004bc:	4d0b      	ldr	r5, [pc, #44]	; (80004ec <__libc_init_array+0x40>)
 80004be:	4c0c      	ldr	r4, [pc, #48]	; (80004f0 <__libc_init_array+0x44>)
 80004c0:	f000 f818 	bl	80004f4 <_init>
 80004c4:	1b64      	subs	r4, r4, r5
 80004c6:	10a4      	asrs	r4, r4, #2
 80004c8:	2600      	movs	r6, #0
 80004ca:	42a6      	cmp	r6, r4
 80004cc:	d105      	bne.n	80004da <__libc_init_array+0x2e>
 80004ce:	bd70      	pop	{r4, r5, r6, pc}
 80004d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80004d4:	4798      	blx	r3
 80004d6:	3601      	adds	r6, #1
 80004d8:	e7ee      	b.n	80004b8 <__libc_init_array+0xc>
 80004da:	f855 3b04 	ldr.w	r3, [r5], #4
 80004de:	4798      	blx	r3
 80004e0:	3601      	adds	r6, #1
 80004e2:	e7f2      	b.n	80004ca <__libc_init_array+0x1e>
 80004e4:	0800050c 	.word	0x0800050c
 80004e8:	0800050c 	.word	0x0800050c
 80004ec:	0800050c 	.word	0x0800050c
 80004f0:	08000510 	.word	0x08000510

080004f4 <_init>:
 80004f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004f6:	bf00      	nop
 80004f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004fa:	bc08      	pop	{r3}
 80004fc:	469e      	mov	lr, r3
 80004fe:	4770      	bx	lr

08000500 <_fini>:
 8000500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000502:	bf00      	nop
 8000504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000506:	bc08      	pop	{r3}
 8000508:	469e      	mov	lr, r3
 800050a:	4770      	bx	lr
