

================================================================
== Vitis HLS Report for 'yuv2rgb_1'
================================================================
* Date:           Mon Nov  1 17:43:38 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.960 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40013|  2457613|  0.400 ms|  24.576 ms|  40013|  2457613|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |    40008|  2457608|        10|          1|          1|  40000 ~ 2457600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    5|       -|      -|    -|
|Expression       |        -|    -|       0|    339|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     283|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     283|    453|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_18s_18_4_1_U40   |mac_muladd_8s_8s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_8s_9ns_18s_18_4_1_U38  |mac_muladd_8s_9ns_18s_18_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_9s_18s_18_4_1_U39   |mac_muladd_8s_9s_18s_18_4_1   |  i0 + i1 * i2|
    |mac_muladd_9s_9ns_8ns_18_4_1_U37  |mac_muladd_9s_9ns_8ns_18_4_1  |  i0 * i1 + i2|
    |mul_mul_16ns_16ns_32_4_1_U36      |mul_mul_16ns_16ns_32_4_1      |       i0 * i1|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |C_fu_351_p2              |         +|   0|  0|  14|           9|           6|
    |add_ln102_1_fu_407_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln102_fu_416_p2      |         +|   0|  0|  26|          19|          19|
    |add_ln89_fu_245_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln94_1_fu_332_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln94_fu_323_p2       |         +|   0|  0|  22|          22|          22|
    |x_4_fu_286_p2            |         +|   0|  0|  23|          16|           1|
    |y_2_fu_267_p2            |         +|   0|  0|  23|          16|           1|
    |icmp_ln100_fu_441_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln101_fu_538_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln102_fu_485_p2     |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln89_fu_240_p2      |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln92_fu_254_p2      |      icmp|   0|  0|  13|          16|          16|
    |or_ln100_fu_471_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_568_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_514_p2       |        or|   0|  0|   2|           1|           1|
    |G_fu_574_p3              |    select|   0|  0|   8|           1|           8|
    |R_fu_477_p3              |    select|   0|  0|   8|           1|           8|
    |out_channels_ch3_d0      |    select|   0|  0|   8|           1|           8|
    |select_ln100_fu_463_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln101_fu_560_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln102_fu_506_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln72_1_fu_292_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln72_fu_259_p3    |    select|   0|  0|  16|           1|           1|
    |D_fu_375_p2              |       xor|   0|  0|   9|           8|           9|
    |E_fu_361_p2              |       xor|   0|  0|   9|           8|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 339|         239|         212|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter9  |   9|          2|    1|          2|
    |indvar_flatten_fu_120    |   9|          2|   32|         64|
    |x_fu_116                 |   9|          2|   16|         32|
    |y_fu_112                 |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         17|   67|        139|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |D_reg_741                |   8|   0|    8|          0|
    |G_reg_779                |   8|   0|    8|          0|
    |R_reg_769                |   8|   0|    8|          0|
    |add_ln102_reg_758        |  19|   0|   19|          0|
    |add_ln94_1_reg_697       |  22|   0|   22|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9  |   1|   0|    1|          0|
    |bound_reg_679            |  32|   0|   32|          0|
    |icmp_ln92_reg_687        |   1|   0|    1|          0|
    |indvar_flatten_fu_120    |  32|   0|   32|          0|
    |select_ln72_reg_692      |  16|   0|   16|          0|
    |tmp_4_reg_764            |   3|   0|    3|          0|
    |x_fu_116                 |  16|   0|   16|          0|
    |y_fu_112                 |  16|   0|   16|          0|
    |zext_ln94_1_reg_702      |  22|   0|   64|         42|
    |zext_ln94_1_reg_702      |  64|  32|   64|         42|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 283|  32|  325|         84|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_return_0                |  out|   16|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|ap_return_1                |  out|   16|  ap_ctrl_hs|         yuv2rgb.1|  return value|
|in_channels_ch1_address0   |  out|   22|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_ce0        |  out|    1|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch1_q0         |   in|    8|   ap_memory|   in_channels_ch1|         array|
|in_channels_ch2_address0   |  out|   22|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_ce0        |  out|    1|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch2_q0         |   in|    8|   ap_memory|   in_channels_ch2|         array|
|in_channels_ch3_address0   |  out|   22|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_ce0        |  out|    1|   ap_memory|   in_channels_ch3|         array|
|in_channels_ch3_q0         |   in|    8|   ap_memory|   in_channels_ch3|         array|
|p_read                     |   in|   16|     ap_none|            p_read|        scalar|
|p_read1                    |   in|   16|     ap_none|           p_read1|        scalar|
|out_channels_ch1_address0  |  out|   22|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_ce0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_we0       |  out|    1|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch1_d0        |  out|    8|   ap_memory|  out_channels_ch1|         array|
|out_channels_ch2_address0  |  out|   22|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_ce0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_we0       |  out|    1|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch2_d0        |  out|    8|   ap_memory|  out_channels_ch2|         array|
|out_channels_ch3_address0  |  out|   22|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_ce0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_we0       |  out|    1|   ap_memory|  out_channels_ch3|         array|
|out_channels_ch3_d0        |  out|    8|   ap_memory|  out_channels_ch3|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

