ARM GAS  /tmp/ccmpGu2Q.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB145:
  27              		.file 1 "../Core/Src/main.c"
   1:../Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/main.c **** /**
   3:../Core/Src/main.c ****  ******************************************************************************
   4:../Core/Src/main.c ****  * @file           : main.c
   5:../Core/Src/main.c ****  * @brief          : Main program body
   6:../Core/Src/main.c ****  ******************************************************************************
   7:../Core/Src/main.c ****  * @attention
   8:../Core/Src/main.c ****  *
   9:../Core/Src/main.c ****  * Copyright (c) 2022 STMicroelectronics.
  10:../Core/Src/main.c ****  * All rights reserved.
  11:../Core/Src/main.c ****  *
  12:../Core/Src/main.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:../Core/Src/main.c ****  * in the root directory of this software component.
  14:../Core/Src/main.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../Core/Src/main.c ****  *
  16:../Core/Src/main.c ****  ******************************************************************************
  17:../Core/Src/main.c ****  */
  18:../Core/Src/main.c **** /* USER CODE END Header */
  19:../Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../Core/Src/main.c **** #include "main.h"
  21:../Core/Src/main.c **** #include "cmsis_os.h"
  22:../Core/Src/main.c **** #include "usb_host.h"
  23:../Core/Src/main.c **** 
  24:../Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:../Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:../Core/Src/main.c **** #include "Blinky/projectMain.h"
  27:../Core/Src/main.c **** /* USER CODE END Includes */
  28:../Core/Src/main.c **** 
  29:../Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:../Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:../Core/Src/main.c **** 
ARM GAS  /tmp/ccmpGu2Q.s 			page 2


  32:../Core/Src/main.c **** /* USER CODE END PTD */
  33:../Core/Src/main.c **** 
  34:../Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:../Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:../Core/Src/main.c **** /* USER CODE END PD */
  37:../Core/Src/main.c **** 
  38:../Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:../Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:../Core/Src/main.c **** 
  41:../Core/Src/main.c **** /* USER CODE END PM */
  42:../Core/Src/main.c **** 
  43:../Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:../Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  45:../Core/Src/main.c **** 
  46:../Core/Src/main.c **** DMA2D_HandleTypeDef hdma2d;
  47:../Core/Src/main.c **** 
  48:../Core/Src/main.c **** I2C_HandleTypeDef hi2c3;
  49:../Core/Src/main.c **** 
  50:../Core/Src/main.c **** LTDC_HandleTypeDef hltdc;
  51:../Core/Src/main.c **** 
  52:../Core/Src/main.c **** SPI_HandleTypeDef hspi5;
  53:../Core/Src/main.c **** 
  54:../Core/Src/main.c **** TIM_HandleTypeDef htim1;
  55:../Core/Src/main.c **** 
  56:../Core/Src/main.c **** UART_HandleTypeDef huart1;
  57:../Core/Src/main.c **** 
  58:../Core/Src/main.c **** SDRAM_HandleTypeDef hsdram1;
  59:../Core/Src/main.c **** 
  60:../Core/Src/main.c **** osThreadId defaultTaskHandle;
  61:../Core/Src/main.c **** /* USER CODE BEGIN PV */
  62:../Core/Src/main.c **** 
  63:../Core/Src/main.c **** /* USER CODE END PV */
  64:../Core/Src/main.c **** 
  65:../Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  66:../Core/Src/main.c **** void SystemClock_Config(void);
  67:../Core/Src/main.c **** static void MX_GPIO_Init(void);
  68:../Core/Src/main.c **** static void MX_CRC_Init(void);
  69:../Core/Src/main.c **** static void MX_DMA2D_Init(void);
  70:../Core/Src/main.c **** static void MX_FMC_Init(void);
  71:../Core/Src/main.c **** static void MX_I2C3_Init(void);
  72:../Core/Src/main.c **** static void MX_LTDC_Init(void);
  73:../Core/Src/main.c **** static void MX_SPI5_Init(void);
  74:../Core/Src/main.c **** static void MX_TIM1_Init(void);
  75:../Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  76:../Core/Src/main.c **** void StartDefaultTask(void const* argument);
  77:../Core/Src/main.c **** 
  78:../Core/Src/main.c **** /* USER CODE BEGIN PFP */
  79:../Core/Src/main.c **** 
  80:../Core/Src/main.c **** /* USER CODE END PFP */
  81:../Core/Src/main.c **** 
  82:../Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  83:../Core/Src/main.c **** /* USER CODE BEGIN 0 */
  84:../Core/Src/main.c **** 
  85:../Core/Src/main.c **** /* USER CODE END 0 */
  86:../Core/Src/main.c **** 
  87:../Core/Src/main.c **** /**
  88:../Core/Src/main.c ****  * @brief  The application entry point.
ARM GAS  /tmp/ccmpGu2Q.s 			page 3


  89:../Core/Src/main.c ****  * @retval int
  90:../Core/Src/main.c ****  */
  91:../Core/Src/main.c **** int main(void)
  92:../Core/Src/main.c **** {
  93:../Core/Src/main.c ****     /* USER CODE BEGIN 1 */
  94:../Core/Src/main.c **** 
  95:../Core/Src/main.c ****     /* USER CODE END 1 */
  96:../Core/Src/main.c **** 
  97:../Core/Src/main.c ****     /* MCU Configuration--------------------------------------------------------*/
  98:../Core/Src/main.c **** 
  99:../Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 100:../Core/Src/main.c ****     HAL_Init();
 101:../Core/Src/main.c **** 
 102:../Core/Src/main.c ****     /* USER CODE BEGIN Init */
 103:../Core/Src/main.c **** 
 104:../Core/Src/main.c ****     /* USER CODE END Init */
 105:../Core/Src/main.c **** 
 106:../Core/Src/main.c ****     /* Configure the system clock */
 107:../Core/Src/main.c ****     SystemClock_Config();
 108:../Core/Src/main.c **** 
 109:../Core/Src/main.c ****     /* USER CODE BEGIN SysInit */
 110:../Core/Src/main.c **** 
 111:../Core/Src/main.c ****     /* USER CODE END SysInit */
 112:../Core/Src/main.c **** 
 113:../Core/Src/main.c ****     /* Initialize all configured peripherals */
 114:../Core/Src/main.c ****     MX_GPIO_Init();
 115:../Core/Src/main.c ****     MX_CRC_Init();
 116:../Core/Src/main.c ****     MX_DMA2D_Init();
 117:../Core/Src/main.c ****     MX_FMC_Init();
 118:../Core/Src/main.c ****     MX_I2C3_Init();
 119:../Core/Src/main.c ****     MX_LTDC_Init();
 120:../Core/Src/main.c ****     MX_SPI5_Init();
 121:../Core/Src/main.c ****     MX_TIM1_Init();
 122:../Core/Src/main.c ****     MX_USART1_UART_Init();
 123:../Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 124:../Core/Src/main.c **** 
 125:../Core/Src/main.c ****     projectMain();
 126:../Core/Src/main.c **** 
 127:../Core/Src/main.c ****     /* USER CODE END 2 */
 128:../Core/Src/main.c **** 
 129:../Core/Src/main.c ****     /* USER CODE BEGIN RTOS_MUTEX */
 130:../Core/Src/main.c ****     /* add mutexes, ... */
 131:../Core/Src/main.c ****     /* USER CODE END RTOS_MUTEX */
 132:../Core/Src/main.c **** 
 133:../Core/Src/main.c ****     /* USER CODE BEGIN RTOS_SEMAPHORES */
 134:../Core/Src/main.c ****     /* add semaphores, ... */
 135:../Core/Src/main.c ****     /* USER CODE END RTOS_SEMAPHORES */
 136:../Core/Src/main.c **** 
 137:../Core/Src/main.c ****     /* USER CODE BEGIN RTOS_TIMERS */
 138:../Core/Src/main.c ****     /* start timers, add new ones, ... */
 139:../Core/Src/main.c ****     /* USER CODE END RTOS_TIMERS */
 140:../Core/Src/main.c **** 
 141:../Core/Src/main.c ****     /* USER CODE BEGIN RTOS_QUEUES */
 142:../Core/Src/main.c ****     /* add queues, ... */
 143:../Core/Src/main.c ****     /* USER CODE END RTOS_QUEUES */
 144:../Core/Src/main.c **** 
 145:../Core/Src/main.c ****     /* Create the thread(s) */
ARM GAS  /tmp/ccmpGu2Q.s 			page 4


 146:../Core/Src/main.c ****     /* definition and creation of defaultTask */
 147:../Core/Src/main.c ****     osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 148:../Core/Src/main.c ****     defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 149:../Core/Src/main.c **** 
 150:../Core/Src/main.c ****     /* USER CODE BEGIN RTOS_THREADS */
 151:../Core/Src/main.c ****     /* add threads, ... */
 152:../Core/Src/main.c ****     /* USER CODE END RTOS_THREADS */
 153:../Core/Src/main.c **** 
 154:../Core/Src/main.c ****     /* Start scheduler */
 155:../Core/Src/main.c ****     osKernelStart();
 156:../Core/Src/main.c **** 
 157:../Core/Src/main.c ****     /* We should never get here as control is now taken by the scheduler */
 158:../Core/Src/main.c ****     /* Infinite loop */
 159:../Core/Src/main.c ****     /* USER CODE BEGIN WHILE */
 160:../Core/Src/main.c ****     while (1)
 161:../Core/Src/main.c ****     {
 162:../Core/Src/main.c ****         /* USER CODE END WHILE */
 163:../Core/Src/main.c **** 
 164:../Core/Src/main.c ****         /* USER CODE BEGIN 3 */
 165:../Core/Src/main.c ****     }
 166:../Core/Src/main.c ****     /* USER CODE END 3 */
 167:../Core/Src/main.c **** }
 168:../Core/Src/main.c **** 
 169:../Core/Src/main.c **** /**
 170:../Core/Src/main.c ****  * @brief System Clock Configuration
 171:../Core/Src/main.c ****  * @retval None
 172:../Core/Src/main.c ****  */
 173:../Core/Src/main.c **** void SystemClock_Config(void)
 174:../Core/Src/main.c **** {
 175:../Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 176:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 177:../Core/Src/main.c **** 
 178:../Core/Src/main.c ****     /** Configure the main internal regulator output voltage
 179:../Core/Src/main.c ****      */
 180:../Core/Src/main.c ****     __HAL_RCC_PWR_CLK_ENABLE();
 181:../Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 182:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 183:../Core/Src/main.c ****      * in the RCC_OscInitTypeDef structure.
 184:../Core/Src/main.c ****      */
 185:../Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 186:../Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 187:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 188:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 189:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 4;
 190:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 72;
 191:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 192:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 3;
 193:../Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 194:../Core/Src/main.c ****     {
 195:../Core/Src/main.c ****         Error_Handler();
 196:../Core/Src/main.c ****     }
 197:../Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
 198:../Core/Src/main.c ****      */
 199:../Core/Src/main.c ****     RCC_ClkInitStruct.ClockType =
 200:../Core/Src/main.c ****         RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 201:../Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 202:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  /tmp/ccmpGu2Q.s 			page 5


 203:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 204:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 205:../Core/Src/main.c **** 
 206:../Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 207:../Core/Src/main.c ****     {
 208:../Core/Src/main.c ****         Error_Handler();
 209:../Core/Src/main.c ****     }
 210:../Core/Src/main.c **** }
 211:../Core/Src/main.c **** 
 212:../Core/Src/main.c **** /**
 213:../Core/Src/main.c ****  * @brief CRC Initialization Function
 214:../Core/Src/main.c ****  * @param None
 215:../Core/Src/main.c ****  * @retval None
 216:../Core/Src/main.c ****  */
 217:../Core/Src/main.c **** static void MX_CRC_Init(void)
 218:../Core/Src/main.c **** {
 219:../Core/Src/main.c **** 
 220:../Core/Src/main.c ****     /* USER CODE BEGIN CRC_Init 0 */
 221:../Core/Src/main.c **** 
 222:../Core/Src/main.c ****     /* USER CODE END CRC_Init 0 */
 223:../Core/Src/main.c **** 
 224:../Core/Src/main.c ****     /* USER CODE BEGIN CRC_Init 1 */
 225:../Core/Src/main.c **** 
 226:../Core/Src/main.c ****     /* USER CODE END CRC_Init 1 */
 227:../Core/Src/main.c ****     hcrc.Instance = CRC;
 228:../Core/Src/main.c ****     if (HAL_CRC_Init(&hcrc) != HAL_OK)
 229:../Core/Src/main.c ****     {
 230:../Core/Src/main.c ****         Error_Handler();
 231:../Core/Src/main.c ****     }
 232:../Core/Src/main.c ****     /* USER CODE BEGIN CRC_Init 2 */
 233:../Core/Src/main.c **** 
 234:../Core/Src/main.c ****     /* USER CODE END CRC_Init 2 */
 235:../Core/Src/main.c **** }
 236:../Core/Src/main.c **** 
 237:../Core/Src/main.c **** /**
 238:../Core/Src/main.c ****  * @brief DMA2D Initialization Function
 239:../Core/Src/main.c ****  * @param None
 240:../Core/Src/main.c ****  * @retval None
 241:../Core/Src/main.c ****  */
 242:../Core/Src/main.c **** static void MX_DMA2D_Init(void)
 243:../Core/Src/main.c **** {
 244:../Core/Src/main.c **** 
 245:../Core/Src/main.c ****     /* USER CODE BEGIN DMA2D_Init 0 */
 246:../Core/Src/main.c **** 
 247:../Core/Src/main.c ****     /* USER CODE END DMA2D_Init 0 */
 248:../Core/Src/main.c **** 
 249:../Core/Src/main.c ****     /* USER CODE BEGIN DMA2D_Init 1 */
 250:../Core/Src/main.c **** 
 251:../Core/Src/main.c ****     /* USER CODE END DMA2D_Init 1 */
 252:../Core/Src/main.c ****     hdma2d.Instance = DMA2D;
 253:../Core/Src/main.c ****     hdma2d.Init.Mode = DMA2D_M2M;
 254:../Core/Src/main.c ****     hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 255:../Core/Src/main.c ****     hdma2d.Init.OutputOffset = 0;
 256:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputOffset = 0;
 257:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 258:../Core/Src/main.c ****     hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 259:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputAlpha = 0;
ARM GAS  /tmp/ccmpGu2Q.s 			page 6


 260:../Core/Src/main.c ****     if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 261:../Core/Src/main.c ****     {
 262:../Core/Src/main.c ****         Error_Handler();
 263:../Core/Src/main.c ****     }
 264:../Core/Src/main.c ****     if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 265:../Core/Src/main.c ****     {
 266:../Core/Src/main.c ****         Error_Handler();
 267:../Core/Src/main.c ****     }
 268:../Core/Src/main.c ****     /* USER CODE BEGIN DMA2D_Init 2 */
 269:../Core/Src/main.c **** 
 270:../Core/Src/main.c ****     /* USER CODE END DMA2D_Init 2 */
 271:../Core/Src/main.c **** }
 272:../Core/Src/main.c **** 
 273:../Core/Src/main.c **** /**
 274:../Core/Src/main.c ****  * @brief I2C3 Initialization Function
 275:../Core/Src/main.c ****  * @param None
 276:../Core/Src/main.c ****  * @retval None
 277:../Core/Src/main.c ****  */
 278:../Core/Src/main.c **** static void MX_I2C3_Init(void)
 279:../Core/Src/main.c **** {
 280:../Core/Src/main.c **** 
 281:../Core/Src/main.c ****     /* USER CODE BEGIN I2C3_Init 0 */
 282:../Core/Src/main.c **** 
 283:../Core/Src/main.c ****     /* USER CODE END I2C3_Init 0 */
 284:../Core/Src/main.c **** 
 285:../Core/Src/main.c ****     /* USER CODE BEGIN I2C3_Init 1 */
 286:../Core/Src/main.c **** 
 287:../Core/Src/main.c ****     /* USER CODE END I2C3_Init 1 */
 288:../Core/Src/main.c ****     hi2c3.Instance = I2C3;
 289:../Core/Src/main.c ****     hi2c3.Init.ClockSpeed = 100000;
 290:../Core/Src/main.c ****     hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 291:../Core/Src/main.c ****     hi2c3.Init.OwnAddress1 = 0;
 292:../Core/Src/main.c ****     hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 293:../Core/Src/main.c ****     hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 294:../Core/Src/main.c ****     hi2c3.Init.OwnAddress2 = 0;
 295:../Core/Src/main.c ****     hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 296:../Core/Src/main.c ****     hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 297:../Core/Src/main.c ****     if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 298:../Core/Src/main.c ****     {
 299:../Core/Src/main.c ****         Error_Handler();
 300:../Core/Src/main.c ****     }
 301:../Core/Src/main.c ****     /** Configure Analogue filter
 302:../Core/Src/main.c ****      */
 303:../Core/Src/main.c ****     if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 304:../Core/Src/main.c ****     {
 305:../Core/Src/main.c ****         Error_Handler();
 306:../Core/Src/main.c ****     }
 307:../Core/Src/main.c ****     /** Configure Digital filter
 308:../Core/Src/main.c ****      */
 309:../Core/Src/main.c ****     if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 310:../Core/Src/main.c ****     {
 311:../Core/Src/main.c ****         Error_Handler();
 312:../Core/Src/main.c ****     }
 313:../Core/Src/main.c ****     /* USER CODE BEGIN I2C3_Init 2 */
 314:../Core/Src/main.c **** 
 315:../Core/Src/main.c ****     /* USER CODE END I2C3_Init 2 */
 316:../Core/Src/main.c **** }
ARM GAS  /tmp/ccmpGu2Q.s 			page 7


 317:../Core/Src/main.c **** 
 318:../Core/Src/main.c **** /**
 319:../Core/Src/main.c ****  * @brief LTDC Initialization Function
 320:../Core/Src/main.c ****  * @param None
 321:../Core/Src/main.c ****  * @retval None
 322:../Core/Src/main.c ****  */
 323:../Core/Src/main.c **** static void MX_LTDC_Init(void)
 324:../Core/Src/main.c **** {
 325:../Core/Src/main.c **** 
 326:../Core/Src/main.c ****     /* USER CODE BEGIN LTDC_Init 0 */
 327:../Core/Src/main.c **** 
 328:../Core/Src/main.c ****     /* USER CODE END LTDC_Init 0 */
 329:../Core/Src/main.c **** 
 330:../Core/Src/main.c ****     LTDC_LayerCfgTypeDef pLayerCfg = {0};
 331:../Core/Src/main.c **** 
 332:../Core/Src/main.c ****     /* USER CODE BEGIN LTDC_Init 1 */
 333:../Core/Src/main.c **** 
 334:../Core/Src/main.c ****     /* USER CODE END LTDC_Init 1 */
 335:../Core/Src/main.c ****     hltdc.Instance = LTDC;
 336:../Core/Src/main.c ****     hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 337:../Core/Src/main.c ****     hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 338:../Core/Src/main.c ****     hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 339:../Core/Src/main.c ****     hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 340:../Core/Src/main.c ****     hltdc.Init.HorizontalSync = 9;
 341:../Core/Src/main.c ****     hltdc.Init.VerticalSync = 1;
 342:../Core/Src/main.c ****     hltdc.Init.AccumulatedHBP = 29;
 343:../Core/Src/main.c ****     hltdc.Init.AccumulatedVBP = 3;
 344:../Core/Src/main.c ****     hltdc.Init.AccumulatedActiveW = 269;
 345:../Core/Src/main.c ****     hltdc.Init.AccumulatedActiveH = 323;
 346:../Core/Src/main.c ****     hltdc.Init.TotalWidth = 279;
 347:../Core/Src/main.c ****     hltdc.Init.TotalHeigh = 327;
 348:../Core/Src/main.c ****     hltdc.Init.Backcolor.Blue = 0;
 349:../Core/Src/main.c ****     hltdc.Init.Backcolor.Green = 0;
 350:../Core/Src/main.c ****     hltdc.Init.Backcolor.Red = 0;
 351:../Core/Src/main.c ****     if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 352:../Core/Src/main.c ****     {
 353:../Core/Src/main.c ****         Error_Handler();
 354:../Core/Src/main.c ****     }
 355:../Core/Src/main.c ****     pLayerCfg.WindowX0 = 0;
 356:../Core/Src/main.c ****     pLayerCfg.WindowX1 = 240;
 357:../Core/Src/main.c ****     pLayerCfg.WindowY0 = 0;
 358:../Core/Src/main.c ****     pLayerCfg.WindowY1 = 320;
 359:../Core/Src/main.c ****     pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 360:../Core/Src/main.c ****     pLayerCfg.Alpha = 255;
 361:../Core/Src/main.c ****     pLayerCfg.Alpha0 = 0;
 362:../Core/Src/main.c ****     pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 363:../Core/Src/main.c ****     pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 364:../Core/Src/main.c ****     pLayerCfg.FBStartAdress = 0xD0000000;
 365:../Core/Src/main.c ****     pLayerCfg.ImageWidth = 240;
 366:../Core/Src/main.c ****     pLayerCfg.ImageHeight = 320;
 367:../Core/Src/main.c ****     pLayerCfg.Backcolor.Blue = 0;
 368:../Core/Src/main.c ****     pLayerCfg.Backcolor.Green = 0;
 369:../Core/Src/main.c ****     pLayerCfg.Backcolor.Red = 0;
 370:../Core/Src/main.c ****     if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 371:../Core/Src/main.c ****     {
 372:../Core/Src/main.c ****         Error_Handler();
 373:../Core/Src/main.c ****     }
ARM GAS  /tmp/ccmpGu2Q.s 			page 8


 374:../Core/Src/main.c ****     /* USER CODE BEGIN LTDC_Init 2 */
 375:../Core/Src/main.c **** 
 376:../Core/Src/main.c ****     /* USER CODE END LTDC_Init 2 */
 377:../Core/Src/main.c **** }
 378:../Core/Src/main.c **** 
 379:../Core/Src/main.c **** /**
 380:../Core/Src/main.c ****  * @brief SPI5 Initialization Function
 381:../Core/Src/main.c ****  * @param None
 382:../Core/Src/main.c ****  * @retval None
 383:../Core/Src/main.c ****  */
 384:../Core/Src/main.c **** static void MX_SPI5_Init(void)
 385:../Core/Src/main.c **** {
 386:../Core/Src/main.c **** 
 387:../Core/Src/main.c ****     /* USER CODE BEGIN SPI5_Init 0 */
 388:../Core/Src/main.c **** 
 389:../Core/Src/main.c ****     /* USER CODE END SPI5_Init 0 */
 390:../Core/Src/main.c **** 
 391:../Core/Src/main.c ****     /* USER CODE BEGIN SPI5_Init 1 */
 392:../Core/Src/main.c **** 
 393:../Core/Src/main.c ****     /* USER CODE END SPI5_Init 1 */
 394:../Core/Src/main.c ****     /* SPI5 parameter configuration*/
 395:../Core/Src/main.c ****     hspi5.Instance = SPI5;
 396:../Core/Src/main.c ****     hspi5.Init.Mode = SPI_MODE_MASTER;
 397:../Core/Src/main.c ****     hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 398:../Core/Src/main.c ****     hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 399:../Core/Src/main.c ****     hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 400:../Core/Src/main.c ****     hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 401:../Core/Src/main.c ****     hspi5.Init.NSS = SPI_NSS_SOFT;
 402:../Core/Src/main.c ****     hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 403:../Core/Src/main.c ****     hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 404:../Core/Src/main.c ****     hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 405:../Core/Src/main.c ****     hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 406:../Core/Src/main.c ****     hspi5.Init.CRCPolynomial = 10;
 407:../Core/Src/main.c ****     if (HAL_SPI_Init(&hspi5) != HAL_OK)
 408:../Core/Src/main.c ****     {
 409:../Core/Src/main.c ****         Error_Handler();
 410:../Core/Src/main.c ****     }
 411:../Core/Src/main.c ****     /* USER CODE BEGIN SPI5_Init 2 */
 412:../Core/Src/main.c **** 
 413:../Core/Src/main.c ****     /* USER CODE END SPI5_Init 2 */
 414:../Core/Src/main.c **** }
 415:../Core/Src/main.c **** 
 416:../Core/Src/main.c **** /**
 417:../Core/Src/main.c ****  * @brief TIM1 Initialization Function
 418:../Core/Src/main.c ****  * @param None
 419:../Core/Src/main.c ****  * @retval None
 420:../Core/Src/main.c ****  */
 421:../Core/Src/main.c **** static void MX_TIM1_Init(void)
 422:../Core/Src/main.c **** {
 423:../Core/Src/main.c **** 
 424:../Core/Src/main.c ****     /* USER CODE BEGIN TIM1_Init 0 */
 425:../Core/Src/main.c **** 
 426:../Core/Src/main.c ****     /* USER CODE END TIM1_Init 0 */
 427:../Core/Src/main.c **** 
 428:../Core/Src/main.c ****     TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 429:../Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 430:../Core/Src/main.c **** 
ARM GAS  /tmp/ccmpGu2Q.s 			page 9


 431:../Core/Src/main.c ****     /* USER CODE BEGIN TIM1_Init 1 */
 432:../Core/Src/main.c **** 
 433:../Core/Src/main.c ****     /* USER CODE END TIM1_Init 1 */
 434:../Core/Src/main.c ****     htim1.Instance = TIM1;
 435:../Core/Src/main.c ****     htim1.Init.Prescaler = 0;
 436:../Core/Src/main.c ****     htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 437:../Core/Src/main.c ****     htim1.Init.Period = 65535;
 438:../Core/Src/main.c ****     htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 439:../Core/Src/main.c ****     htim1.Init.RepetitionCounter = 0;
 440:../Core/Src/main.c ****     htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 441:../Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 442:../Core/Src/main.c ****     {
 443:../Core/Src/main.c ****         Error_Handler();
 444:../Core/Src/main.c ****     }
 445:../Core/Src/main.c ****     sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 446:../Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 447:../Core/Src/main.c ****     {
 448:../Core/Src/main.c ****         Error_Handler();
 449:../Core/Src/main.c ****     }
 450:../Core/Src/main.c ****     sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 451:../Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 452:../Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 453:../Core/Src/main.c ****     {
 454:../Core/Src/main.c ****         Error_Handler();
 455:../Core/Src/main.c ****     }
 456:../Core/Src/main.c ****     /* USER CODE BEGIN TIM1_Init 2 */
 457:../Core/Src/main.c **** 
 458:../Core/Src/main.c ****     /* USER CODE END TIM1_Init 2 */
 459:../Core/Src/main.c **** }
 460:../Core/Src/main.c **** 
 461:../Core/Src/main.c **** /**
 462:../Core/Src/main.c ****  * @brief USART1 Initialization Function
 463:../Core/Src/main.c ****  * @param None
 464:../Core/Src/main.c ****  * @retval None
 465:../Core/Src/main.c ****  */
 466:../Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 467:../Core/Src/main.c **** {
 468:../Core/Src/main.c **** 
 469:../Core/Src/main.c ****     /* USER CODE BEGIN USART1_Init 0 */
 470:../Core/Src/main.c **** 
 471:../Core/Src/main.c ****     /* USER CODE END USART1_Init 0 */
 472:../Core/Src/main.c **** 
 473:../Core/Src/main.c ****     /* USER CODE BEGIN USART1_Init 1 */
 474:../Core/Src/main.c **** 
 475:../Core/Src/main.c ****     /* USER CODE END USART1_Init 1 */
 476:../Core/Src/main.c ****     huart1.Instance = USART1;
 477:../Core/Src/main.c ****     huart1.Init.BaudRate = 115200;
 478:../Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
 479:../Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 480:../Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 481:../Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 482:../Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 483:../Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 484:../Core/Src/main.c ****     if (HAL_UART_Init(&huart1) != HAL_OK)
 485:../Core/Src/main.c ****     {
 486:../Core/Src/main.c ****         Error_Handler();
 487:../Core/Src/main.c ****     }
ARM GAS  /tmp/ccmpGu2Q.s 			page 10


 488:../Core/Src/main.c ****     /* USER CODE BEGIN USART1_Init 2 */
 489:../Core/Src/main.c **** 
 490:../Core/Src/main.c ****     /* USER CODE END USART1_Init 2 */
 491:../Core/Src/main.c **** }
 492:../Core/Src/main.c **** 
 493:../Core/Src/main.c **** /* FMC initialization function */
 494:../Core/Src/main.c **** static void MX_FMC_Init(void)
 495:../Core/Src/main.c **** {
 496:../Core/Src/main.c **** 
 497:../Core/Src/main.c ****     /* USER CODE BEGIN FMC_Init 0 */
 498:../Core/Src/main.c **** 
 499:../Core/Src/main.c ****     /* USER CODE END FMC_Init 0 */
 500:../Core/Src/main.c **** 
 501:../Core/Src/main.c ****     FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 502:../Core/Src/main.c **** 
 503:../Core/Src/main.c ****     /* USER CODE BEGIN FMC_Init 1 */
 504:../Core/Src/main.c **** 
 505:../Core/Src/main.c ****     /* USER CODE END FMC_Init 1 */
 506:../Core/Src/main.c **** 
 507:../Core/Src/main.c ****     /** Perform the SDRAM1 memory initialization sequence
 508:../Core/Src/main.c ****      */
 509:../Core/Src/main.c ****     hsdram1.Instance = FMC_SDRAM_DEVICE;
 510:../Core/Src/main.c ****     /* hsdram1.Init */
 511:../Core/Src/main.c ****     hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 512:../Core/Src/main.c ****     hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 513:../Core/Src/main.c ****     hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 514:../Core/Src/main.c ****     hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 515:../Core/Src/main.c ****     hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 516:../Core/Src/main.c ****     hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 517:../Core/Src/main.c ****     hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 518:../Core/Src/main.c ****     hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 519:../Core/Src/main.c ****     hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 520:../Core/Src/main.c ****     hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 521:../Core/Src/main.c ****     /* SdramTiming */
 522:../Core/Src/main.c ****     SdramTiming.LoadToActiveDelay = 2;
 523:../Core/Src/main.c ****     SdramTiming.ExitSelfRefreshDelay = 7;
 524:../Core/Src/main.c ****     SdramTiming.SelfRefreshTime = 4;
 525:../Core/Src/main.c ****     SdramTiming.RowCycleDelay = 7;
 526:../Core/Src/main.c ****     SdramTiming.WriteRecoveryTime = 3;
 527:../Core/Src/main.c ****     SdramTiming.RPDelay = 2;
 528:../Core/Src/main.c ****     SdramTiming.RCDDelay = 2;
 529:../Core/Src/main.c **** 
 530:../Core/Src/main.c ****     if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 531:../Core/Src/main.c ****     {
 532:../Core/Src/main.c ****         Error_Handler();
 533:../Core/Src/main.c ****     }
 534:../Core/Src/main.c **** 
 535:../Core/Src/main.c ****     /* USER CODE BEGIN FMC_Init 2 */
 536:../Core/Src/main.c **** 
 537:../Core/Src/main.c ****     /* USER CODE END FMC_Init 2 */
 538:../Core/Src/main.c **** }
 539:../Core/Src/main.c **** 
 540:../Core/Src/main.c **** /**
 541:../Core/Src/main.c ****  * @brief GPIO Initialization Function
 542:../Core/Src/main.c ****  * @param None
 543:../Core/Src/main.c ****  * @retval None
 544:../Core/Src/main.c ****  */
ARM GAS  /tmp/ccmpGu2Q.s 			page 11


 545:../Core/Src/main.c **** static void MX_GPIO_Init(void)
 546:../Core/Src/main.c **** {
  28              		.loc 1 546 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 56
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43 0004 8EB0     		sub	sp, sp, #56
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 88
 547:../Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 547 5 view .LVU1
  47              		.loc 1 547 22 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0994     		str	r4, [sp, #36]
  50 000a 0A94     		str	r4, [sp, #40]
  51 000c 0B94     		str	r4, [sp, #44]
  52 000e 0C94     		str	r4, [sp, #48]
  53 0010 0D94     		str	r4, [sp, #52]
 548:../Core/Src/main.c **** 
 549:../Core/Src/main.c ****     /* GPIO Ports Clock Enable */
 550:../Core/Src/main.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 550 5 is_stmt 1 view .LVU3
  55              	.LBB4:
  56              		.loc 1 550 5 view .LVU4
  57 0012 0194     		str	r4, [sp, #4]
  58              		.loc 1 550 5 view .LVU5
  59 0014 5D4B     		ldr	r3, .L3
  60 0016 1A6B     		ldr	r2, [r3, #48]
  61 0018 42F00402 		orr	r2, r2, #4
  62 001c 1A63     		str	r2, [r3, #48]
  63              		.loc 1 550 5 view .LVU6
  64 001e 1A6B     		ldr	r2, [r3, #48]
  65 0020 02F00402 		and	r2, r2, #4
  66 0024 0192     		str	r2, [sp, #4]
  67              		.loc 1 550 5 view .LVU7
  68 0026 019A     		ldr	r2, [sp, #4]
  69              	.LBE4:
  70              		.loc 1 550 5 view .LVU8
 551:../Core/Src/main.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
  71              		.loc 1 551 5 view .LVU9
  72              	.LBB5:
  73              		.loc 1 551 5 view .LVU10
  74 0028 0294     		str	r4, [sp, #8]
  75              		.loc 1 551 5 view .LVU11
  76 002a 1A6B     		ldr	r2, [r3, #48]
  77 002c 42F02002 		orr	r2, r2, #32
ARM GAS  /tmp/ccmpGu2Q.s 			page 12


  78 0030 1A63     		str	r2, [r3, #48]
  79              		.loc 1 551 5 view .LVU12
  80 0032 1A6B     		ldr	r2, [r3, #48]
  81 0034 02F02002 		and	r2, r2, #32
  82 0038 0292     		str	r2, [sp, #8]
  83              		.loc 1 551 5 view .LVU13
  84 003a 029A     		ldr	r2, [sp, #8]
  85              	.LBE5:
  86              		.loc 1 551 5 view .LVU14
 552:../Core/Src/main.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
  87              		.loc 1 552 5 view .LVU15
  88              	.LBB6:
  89              		.loc 1 552 5 view .LVU16
  90 003c 0394     		str	r4, [sp, #12]
  91              		.loc 1 552 5 view .LVU17
  92 003e 1A6B     		ldr	r2, [r3, #48]
  93 0040 42F08002 		orr	r2, r2, #128
  94 0044 1A63     		str	r2, [r3, #48]
  95              		.loc 1 552 5 view .LVU18
  96 0046 1A6B     		ldr	r2, [r3, #48]
  97 0048 02F08002 		and	r2, r2, #128
  98 004c 0392     		str	r2, [sp, #12]
  99              		.loc 1 552 5 view .LVU19
 100 004e 039A     		ldr	r2, [sp, #12]
 101              	.LBE6:
 102              		.loc 1 552 5 view .LVU20
 553:../Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 103              		.loc 1 553 5 view .LVU21
 104              	.LBB7:
 105              		.loc 1 553 5 view .LVU22
 106 0050 0494     		str	r4, [sp, #16]
 107              		.loc 1 553 5 view .LVU23
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 42F00102 		orr	r2, r2, #1
 110 0058 1A63     		str	r2, [r3, #48]
 111              		.loc 1 553 5 view .LVU24
 112 005a 1A6B     		ldr	r2, [r3, #48]
 113 005c 02F00102 		and	r2, r2, #1
 114 0060 0492     		str	r2, [sp, #16]
 115              		.loc 1 553 5 view .LVU25
 116 0062 049A     		ldr	r2, [sp, #16]
 117              	.LBE7:
 118              		.loc 1 553 5 view .LVU26
 554:../Core/Src/main.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 119              		.loc 1 554 5 view .LVU27
 120              	.LBB8:
 121              		.loc 1 554 5 view .LVU28
 122 0064 0594     		str	r4, [sp, #20]
 123              		.loc 1 554 5 view .LVU29
 124 0066 1A6B     		ldr	r2, [r3, #48]
 125 0068 42F00202 		orr	r2, r2, #2
 126 006c 1A63     		str	r2, [r3, #48]
 127              		.loc 1 554 5 view .LVU30
 128 006e 1A6B     		ldr	r2, [r3, #48]
 129 0070 02F00202 		and	r2, r2, #2
 130 0074 0592     		str	r2, [sp, #20]
 131              		.loc 1 554 5 view .LVU31
ARM GAS  /tmp/ccmpGu2Q.s 			page 13


 132 0076 059A     		ldr	r2, [sp, #20]
 133              	.LBE8:
 134              		.loc 1 554 5 view .LVU32
 555:../Core/Src/main.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 135              		.loc 1 555 5 view .LVU33
 136              	.LBB9:
 137              		.loc 1 555 5 view .LVU34
 138 0078 0694     		str	r4, [sp, #24]
 139              		.loc 1 555 5 view .LVU35
 140 007a 1A6B     		ldr	r2, [r3, #48]
 141 007c 42F04002 		orr	r2, r2, #64
 142 0080 1A63     		str	r2, [r3, #48]
 143              		.loc 1 555 5 view .LVU36
 144 0082 1A6B     		ldr	r2, [r3, #48]
 145 0084 02F04002 		and	r2, r2, #64
 146 0088 0692     		str	r2, [sp, #24]
 147              		.loc 1 555 5 view .LVU37
 148 008a 069A     		ldr	r2, [sp, #24]
 149              	.LBE9:
 150              		.loc 1 555 5 view .LVU38
 556:../Core/Src/main.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 151              		.loc 1 556 5 view .LVU39
 152              	.LBB10:
 153              		.loc 1 556 5 view .LVU40
 154 008c 0794     		str	r4, [sp, #28]
 155              		.loc 1 556 5 view .LVU41
 156 008e 1A6B     		ldr	r2, [r3, #48]
 157 0090 42F01002 		orr	r2, r2, #16
 158 0094 1A63     		str	r2, [r3, #48]
 159              		.loc 1 556 5 view .LVU42
 160 0096 1A6B     		ldr	r2, [r3, #48]
 161 0098 02F01002 		and	r2, r2, #16
 162 009c 0792     		str	r2, [sp, #28]
 163              		.loc 1 556 5 view .LVU43
 164 009e 079A     		ldr	r2, [sp, #28]
 165              	.LBE10:
 166              		.loc 1 556 5 view .LVU44
 557:../Core/Src/main.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 167              		.loc 1 557 5 view .LVU45
 168              	.LBB11:
 169              		.loc 1 557 5 view .LVU46
 170 00a0 0894     		str	r4, [sp, #32]
 171              		.loc 1 557 5 view .LVU47
 172 00a2 1A6B     		ldr	r2, [r3, #48]
 173 00a4 42F00802 		orr	r2, r2, #8
 174 00a8 1A63     		str	r2, [r3, #48]
 175              		.loc 1 557 5 view .LVU48
 176 00aa 1B6B     		ldr	r3, [r3, #48]
 177 00ac 03F00803 		and	r3, r3, #8
 178 00b0 0893     		str	r3, [sp, #32]
 179              		.loc 1 557 5 view .LVU49
 180 00b2 089B     		ldr	r3, [sp, #32]
 181              	.LBE11:
 182              		.loc 1 557 5 view .LVU50
 558:../Core/Src/main.c **** 
 559:../Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 560:../Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin | CSX_Pin | OTG_FS_PSO_Pin, GPIO_PIN_RESET);
ARM GAS  /tmp/ccmpGu2Q.s 			page 14


 183              		.loc 1 560 5 view .LVU51
 184 00b4 364F     		ldr	r7, .L3+4
 185 00b6 2246     		mov	r2, r4
 186 00b8 1621     		movs	r1, #22
 187 00ba 3846     		mov	r0, r7
 188 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 189              	.LVL0:
 561:../Core/Src/main.c **** 
 562:../Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 563:../Core/Src/main.c ****     HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 190              		.loc 1 563 5 view .LVU52
 191 00c0 DFF8D880 		ldr	r8, .L3+16
 192 00c4 2246     		mov	r2, r4
 193 00c6 8021     		movs	r1, #128
 194 00c8 4046     		mov	r0, r8
 195 00ca FFF7FEFF 		bl	HAL_GPIO_WritePin
 196              	.LVL1:
 564:../Core/Src/main.c **** 
 565:../Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 566:../Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD, RDX_Pin | WRX_DCX_Pin, GPIO_PIN_RESET);
 197              		.loc 1 566 5 view .LVU53
 198 00ce 314E     		ldr	r6, .L3+8
 199 00d0 2246     		mov	r2, r4
 200 00d2 4FF44051 		mov	r1, #12288
 201 00d6 3046     		mov	r0, r6
 202 00d8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 203              	.LVL2:
 567:../Core/Src/main.c **** 
 568:../Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 569:../Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOG, LD3_Pin | LD4_Pin, GPIO_PIN_RESET);
 204              		.loc 1 569 5 view .LVU54
 205 00dc DFF8C090 		ldr	r9, .L3+20
 206 00e0 2246     		mov	r2, r4
 207 00e2 4FF4C041 		mov	r1, #24576
 208 00e6 4846     		mov	r0, r9
 209 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 210              	.LVL3:
 570:../Core/Src/main.c **** 
 571:../Core/Src/main.c ****     /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
 572:../Core/Src/main.c ****     GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin | CSX_Pin | OTG_FS_PSO_Pin;
 211              		.loc 1 572 5 view .LVU55
 212              		.loc 1 572 25 is_stmt 0 view .LVU56
 213 00ec 1623     		movs	r3, #22
 214 00ee 0993     		str	r3, [sp, #36]
 573:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 215              		.loc 1 573 5 is_stmt 1 view .LVU57
 216              		.loc 1 573 26 is_stmt 0 view .LVU58
 217 00f0 0125     		movs	r5, #1
 218 00f2 0A95     		str	r5, [sp, #40]
 574:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 574 5 is_stmt 1 view .LVU59
 220              		.loc 1 574 26 is_stmt 0 view .LVU60
 221 00f4 0B94     		str	r4, [sp, #44]
 575:../Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 222              		.loc 1 575 5 is_stmt 1 view .LVU61
 223              		.loc 1 575 27 is_stmt 0 view .LVU62
 224 00f6 0C94     		str	r4, [sp, #48]
ARM GAS  /tmp/ccmpGu2Q.s 			page 15


 576:../Core/Src/main.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 225              		.loc 1 576 5 is_stmt 1 view .LVU63
 226 00f8 09A9     		add	r1, sp, #36
 227 00fa 3846     		mov	r0, r7
 228 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL4:
 577:../Core/Src/main.c **** 
 578:../Core/Src/main.c ****     /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
 579:../Core/Src/main.c ****     GPIO_InitStruct.Pin = B1_Pin | MEMS_INT1_Pin | MEMS_INT2_Pin | TP_INT1_Pin;
 230              		.loc 1 579 5 view .LVU64
 231              		.loc 1 579 25 is_stmt 0 view .LVU65
 232 0100 48F20703 		movw	r3, #32775
 233 0104 0993     		str	r3, [sp, #36]
 580:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 234              		.loc 1 580 5 is_stmt 1 view .LVU66
 235              		.loc 1 580 26 is_stmt 0 view .LVU67
 236 0106 4FF4901A 		mov	r10, #1179648
 237 010a CDF828A0 		str	r10, [sp, #40]
 581:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 238              		.loc 1 581 5 is_stmt 1 view .LVU68
 239              		.loc 1 581 26 is_stmt 0 view .LVU69
 240 010e 0B94     		str	r4, [sp, #44]
 582:../Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 241              		.loc 1 582 5 is_stmt 1 view .LVU70
 242 0110 09A9     		add	r1, sp, #36
 243 0112 4046     		mov	r0, r8
 244 0114 FFF7FEFF 		bl	HAL_GPIO_Init
 245              	.LVL5:
 583:../Core/Src/main.c **** 
 584:../Core/Src/main.c ****     /*Configure GPIO pin : ACP_RST_Pin */
 585:../Core/Src/main.c ****     GPIO_InitStruct.Pin = ACP_RST_Pin;
 246              		.loc 1 585 5 view .LVU71
 247              		.loc 1 585 25 is_stmt 0 view .LVU72
 248 0118 8023     		movs	r3, #128
 249 011a 0993     		str	r3, [sp, #36]
 586:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 250              		.loc 1 586 5 is_stmt 1 view .LVU73
 251              		.loc 1 586 26 is_stmt 0 view .LVU74
 252 011c 0A95     		str	r5, [sp, #40]
 587:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 253              		.loc 1 587 5 is_stmt 1 view .LVU75
 254              		.loc 1 587 26 is_stmt 0 view .LVU76
 255 011e 0B94     		str	r4, [sp, #44]
 588:../Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256              		.loc 1 588 5 is_stmt 1 view .LVU77
 257              		.loc 1 588 27 is_stmt 0 view .LVU78
 258 0120 0C94     		str	r4, [sp, #48]
 589:../Core/Src/main.c ****     HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 259              		.loc 1 589 5 is_stmt 1 view .LVU79
 260 0122 09A9     		add	r1, sp, #36
 261 0124 4046     		mov	r0, r8
 262 0126 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL6:
 590:../Core/Src/main.c **** 
 591:../Core/Src/main.c ****     /*Configure GPIO pin : OTG_FS_OC_Pin */
 592:../Core/Src/main.c ****     GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 264              		.loc 1 592 5 view .LVU80
ARM GAS  /tmp/ccmpGu2Q.s 			page 16


 265              		.loc 1 592 25 is_stmt 0 view .LVU81
 266 012a 2023     		movs	r3, #32
 267 012c 0993     		str	r3, [sp, #36]
 593:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 268              		.loc 1 593 5 is_stmt 1 view .LVU82
 269              		.loc 1 593 26 is_stmt 0 view .LVU83
 270 012e CDF828A0 		str	r10, [sp, #40]
 594:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 271              		.loc 1 594 5 is_stmt 1 view .LVU84
 272              		.loc 1 594 26 is_stmt 0 view .LVU85
 273 0132 0B94     		str	r4, [sp, #44]
 595:../Core/Src/main.c ****     HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 274              		.loc 1 595 5 is_stmt 1 view .LVU86
 275 0134 09A9     		add	r1, sp, #36
 276 0136 3846     		mov	r0, r7
 277 0138 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL7:
 596:../Core/Src/main.c **** 
 597:../Core/Src/main.c ****     /*Configure GPIO pin : BOOT1_Pin */
 598:../Core/Src/main.c ****     GPIO_InitStruct.Pin = BOOT1_Pin;
 279              		.loc 1 598 5 view .LVU87
 280              		.loc 1 598 25 is_stmt 0 view .LVU88
 281 013c 0423     		movs	r3, #4
 282 013e 0993     		str	r3, [sp, #36]
 599:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 599 5 is_stmt 1 view .LVU89
 284              		.loc 1 599 26 is_stmt 0 view .LVU90
 285 0140 0A94     		str	r4, [sp, #40]
 600:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 600 5 is_stmt 1 view .LVU91
 287              		.loc 1 600 26 is_stmt 0 view .LVU92
 288 0142 0B94     		str	r4, [sp, #44]
 601:../Core/Src/main.c ****     HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 601 5 is_stmt 1 view .LVU93
 290 0144 09A9     		add	r1, sp, #36
 291 0146 1448     		ldr	r0, .L3+12
 292 0148 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL8:
 602:../Core/Src/main.c **** 
 603:../Core/Src/main.c ****     /*Configure GPIO pin : TE_Pin */
 604:../Core/Src/main.c ****     GPIO_InitStruct.Pin = TE_Pin;
 294              		.loc 1 604 5 view .LVU94
 295              		.loc 1 604 25 is_stmt 0 view .LVU95
 296 014c 4FF40063 		mov	r3, #2048
 297 0150 0993     		str	r3, [sp, #36]
 605:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 298              		.loc 1 605 5 is_stmt 1 view .LVU96
 299              		.loc 1 605 26 is_stmt 0 view .LVU97
 300 0152 0A94     		str	r4, [sp, #40]
 606:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 606 5 is_stmt 1 view .LVU98
 302              		.loc 1 606 26 is_stmt 0 view .LVU99
 303 0154 0B94     		str	r4, [sp, #44]
 607:../Core/Src/main.c ****     HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 304              		.loc 1 607 5 is_stmt 1 view .LVU100
 305 0156 09A9     		add	r1, sp, #36
 306 0158 3046     		mov	r0, r6
ARM GAS  /tmp/ccmpGu2Q.s 			page 17


 307 015a FFF7FEFF 		bl	HAL_GPIO_Init
 308              	.LVL9:
 608:../Core/Src/main.c **** 
 609:../Core/Src/main.c ****     /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
 610:../Core/Src/main.c ****     GPIO_InitStruct.Pin = RDX_Pin | WRX_DCX_Pin;
 309              		.loc 1 610 5 view .LVU101
 310              		.loc 1 610 25 is_stmt 0 view .LVU102
 311 015e 4FF44053 		mov	r3, #12288
 312 0162 0993     		str	r3, [sp, #36]
 611:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 313              		.loc 1 611 5 is_stmt 1 view .LVU103
 314              		.loc 1 611 26 is_stmt 0 view .LVU104
 315 0164 0A95     		str	r5, [sp, #40]
 612:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 316              		.loc 1 612 5 is_stmt 1 view .LVU105
 317              		.loc 1 612 26 is_stmt 0 view .LVU106
 318 0166 0B94     		str	r4, [sp, #44]
 613:../Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 319              		.loc 1 613 5 is_stmt 1 view .LVU107
 320              		.loc 1 613 27 is_stmt 0 view .LVU108
 321 0168 0C94     		str	r4, [sp, #48]
 614:../Core/Src/main.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 322              		.loc 1 614 5 is_stmt 1 view .LVU109
 323 016a 09A9     		add	r1, sp, #36
 324 016c 3046     		mov	r0, r6
 325 016e FFF7FEFF 		bl	HAL_GPIO_Init
 326              	.LVL10:
 615:../Core/Src/main.c **** 
 616:../Core/Src/main.c ****     /*Configure GPIO pins : LD3_Pin LD4_Pin */
 617:../Core/Src/main.c ****     GPIO_InitStruct.Pin = LD3_Pin | LD4_Pin;
 327              		.loc 1 617 5 view .LVU110
 328              		.loc 1 617 25 is_stmt 0 view .LVU111
 329 0172 4FF4C043 		mov	r3, #24576
 330 0176 0993     		str	r3, [sp, #36]
 618:../Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 331              		.loc 1 618 5 is_stmt 1 view .LVU112
 332              		.loc 1 618 26 is_stmt 0 view .LVU113
 333 0178 0A95     		str	r5, [sp, #40]
 619:../Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 619 5 is_stmt 1 view .LVU114
 335              		.loc 1 619 26 is_stmt 0 view .LVU115
 336 017a 0B94     		str	r4, [sp, #44]
 620:../Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 337              		.loc 1 620 5 is_stmt 1 view .LVU116
 338              		.loc 1 620 27 is_stmt 0 view .LVU117
 339 017c 0C94     		str	r4, [sp, #48]
 621:../Core/Src/main.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 340              		.loc 1 621 5 is_stmt 1 view .LVU118
 341 017e 09A9     		add	r1, sp, #36
 342 0180 4846     		mov	r0, r9
 343 0182 FFF7FEFF 		bl	HAL_GPIO_Init
 344              	.LVL11:
 622:../Core/Src/main.c **** }
 345              		.loc 1 622 1 is_stmt 0 view .LVU119
 346 0186 0EB0     		add	sp, sp, #56
 347              	.LCFI2:
 348              		.cfi_def_cfa_offset 32
ARM GAS  /tmp/ccmpGu2Q.s 			page 18


 349              		@ sp needed
 350 0188 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 351              	.L4:
 352              		.align	2
 353              	.L3:
 354 018c 00380240 		.word	1073887232
 355 0190 00080240 		.word	1073874944
 356 0194 000C0240 		.word	1073875968
 357 0198 00040240 		.word	1073873920
 358 019c 00000240 		.word	1073872896
 359 01a0 00180240 		.word	1073879040
 360              		.cfi_endproc
 361              	.LFE145:
 363              		.section	.text.StartDefaultTask,"ax",%progbits
 364              		.align	1
 365              		.global	StartDefaultTask
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 369              		.fpu fpv4-sp-d16
 371              	StartDefaultTask:
 372              	.LVL12:
 373              	.LFB146:
 623:../Core/Src/main.c **** 
 624:../Core/Src/main.c **** /* USER CODE BEGIN 4 */
 625:../Core/Src/main.c **** 
 626:../Core/Src/main.c **** /* USER CODE END 4 */
 627:../Core/Src/main.c **** 
 628:../Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 629:../Core/Src/main.c **** /**
 630:../Core/Src/main.c ****  * @brief  Function implementing the defaultTask thread.
 631:../Core/Src/main.c ****  * @param  argument: Not used
 632:../Core/Src/main.c ****  * @retval None
 633:../Core/Src/main.c ****  */
 634:../Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 635:../Core/Src/main.c **** void StartDefaultTask(void const* argument)
 636:../Core/Src/main.c **** {
 374              		.loc 1 636 1 is_stmt 1 view -0
 375              		.cfi_startproc
 376              		@ Volatile: function does not return.
 377              		@ args = 0, pretend = 0, frame = 0
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		.loc 1 636 1 is_stmt 0 view .LVU121
 380 0000 08B5     		push	{r3, lr}
 381              	.LCFI3:
 382              		.cfi_def_cfa_offset 8
 383              		.cfi_offset 3, -8
 384              		.cfi_offset 14, -4
 637:../Core/Src/main.c ****     /* init code for USB_HOST */
 638:../Core/Src/main.c ****     MX_USB_HOST_Init();
 385              		.loc 1 638 5 is_stmt 1 view .LVU122
 386 0002 FFF7FEFF 		bl	MX_USB_HOST_Init
 387              	.LVL13:
 388              	.L6:
 639:../Core/Src/main.c ****     /* USER CODE BEGIN 5 */
 640:../Core/Src/main.c ****     /* Infinite loop */
 641:../Core/Src/main.c ****     for (;;)
ARM GAS  /tmp/ccmpGu2Q.s 			page 19


 389              		.loc 1 641 5 discriminator 1 view .LVU123
 642:../Core/Src/main.c ****     {
 643:../Core/Src/main.c ****         osDelay(1);
 390              		.loc 1 643 9 discriminator 1 view .LVU124
 391 0006 0120     		movs	r0, #1
 392 0008 FFF7FEFF 		bl	osDelay
 393              	.LVL14:
 641:../Core/Src/main.c ****     {
 394              		.loc 1 641 5 discriminator 1 view .LVU125
 395 000c FBE7     		b	.L6
 396              		.cfi_endproc
 397              	.LFE146:
 399              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 400              		.align	1
 401              		.global	HAL_TIM_PeriodElapsedCallback
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv4-sp-d16
 407              	HAL_TIM_PeriodElapsedCallback:
 408              	.LVL15:
 409              	.LFB147:
 644:../Core/Src/main.c ****     }
 645:../Core/Src/main.c ****     /* USER CODE END 5 */
 646:../Core/Src/main.c **** }
 647:../Core/Src/main.c **** 
 648:../Core/Src/main.c **** /**
 649:../Core/Src/main.c ****  * @brief  Period elapsed callback in non blocking mode
 650:../Core/Src/main.c ****  * @note   This function is called  when TIM6 interrupt took place, inside
 651:../Core/Src/main.c ****  * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 652:../Core/Src/main.c ****  * a global variable "uwTick" used as application time base.
 653:../Core/Src/main.c ****  * @param  htim : TIM handle
 654:../Core/Src/main.c ****  * @retval None
 655:../Core/Src/main.c ****  */
 656:../Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
 657:../Core/Src/main.c **** {
 410              		.loc 1 657 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		.loc 1 657 1 is_stmt 0 view .LVU127
 415 0000 08B5     		push	{r3, lr}
 416              	.LCFI4:
 417              		.cfi_def_cfa_offset 8
 418              		.cfi_offset 3, -8
 419              		.cfi_offset 14, -4
 658:../Core/Src/main.c ****     /* USER CODE BEGIN Callback 0 */
 659:../Core/Src/main.c **** 
 660:../Core/Src/main.c ****     /* USER CODE END Callback 0 */
 661:../Core/Src/main.c ****     if (htim->Instance == TIM6)
 420              		.loc 1 661 5 is_stmt 1 view .LVU128
 421              		.loc 1 661 13 is_stmt 0 view .LVU129
 422 0002 0268     		ldr	r2, [r0]
 423              		.loc 1 661 8 view .LVU130
 424 0004 034B     		ldr	r3, .L12
 425 0006 9A42     		cmp	r2, r3
 426 0008 00D0     		beq	.L11
ARM GAS  /tmp/ccmpGu2Q.s 			page 20


 427              	.LVL16:
 428              	.L8:
 662:../Core/Src/main.c ****     {
 663:../Core/Src/main.c ****         HAL_IncTick();
 664:../Core/Src/main.c ****     }
 665:../Core/Src/main.c ****     /* USER CODE BEGIN Callback 1 */
 666:../Core/Src/main.c **** 
 667:../Core/Src/main.c ****     /* USER CODE END Callback 1 */
 668:../Core/Src/main.c **** }
 429              		.loc 1 668 1 view .LVU131
 430 000a 08BD     		pop	{r3, pc}
 431              	.LVL17:
 432              	.L11:
 663:../Core/Src/main.c ****     }
 433              		.loc 1 663 9 is_stmt 1 view .LVU132
 434 000c FFF7FEFF 		bl	HAL_IncTick
 435              	.LVL18:
 436              		.loc 1 668 1 is_stmt 0 view .LVU133
 437 0010 FBE7     		b	.L8
 438              	.L13:
 439 0012 00BF     		.align	2
 440              	.L12:
 441 0014 00100040 		.word	1073745920
 442              		.cfi_endproc
 443              	.LFE147:
 445              		.section	.text.Error_Handler,"ax",%progbits
 446              		.align	1
 447              		.global	Error_Handler
 448              		.syntax unified
 449              		.thumb
 450              		.thumb_func
 451              		.fpu fpv4-sp-d16
 453              	Error_Handler:
 454              	.LFB148:
 669:../Core/Src/main.c **** 
 670:../Core/Src/main.c **** /**
 671:../Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 672:../Core/Src/main.c ****  * @retval None
 673:../Core/Src/main.c ****  */
 674:../Core/Src/main.c **** void Error_Handler(void)
 675:../Core/Src/main.c **** {
 455              		.loc 1 675 1 is_stmt 1 view -0
 456              		.cfi_startproc
 457              		@ Volatile: function does not return.
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460              		@ link register save eliminated.
 676:../Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 677:../Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state */
 678:../Core/Src/main.c ****     __disable_irq();
 461              		.loc 1 678 5 view .LVU135
 462              	.LBB12:
 463              	.LBI12:
 464              		.file 2 "../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  /tmp/ccmpGu2Q.s 			page 21


   4:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccmpGu2Q.s 			page 22


  61:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccmpGu2Q.s 			page 23


 118:../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 465              		.loc 2 140 27 view .LVU136
 466              	.LBB13:
 141:../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 467              		.loc 2 142 3 view .LVU137
 468              		.syntax unified
 469              	@ 142 "../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 470 0000 72B6     		cpsid i
 471              	@ 0 "" 2
 472              		.thumb
 473              		.syntax unified
 474              	.L15:
 475              	.LBE13:
 476              	.LBE12:
 679:../Core/Src/main.c ****     while (1)
 477              		.loc 1 679 5 discriminator 1 view .LVU138
 680:../Core/Src/main.c ****     {
 681:../Core/Src/main.c ****     }
 478              		.loc 1 681 5 discriminator 1 view .LVU139
 679:../Core/Src/main.c ****     while (1)
 479              		.loc 1 679 11 discriminator 1 view .LVU140
 480 0002 FEE7     		b	.L15
 481              		.cfi_endproc
 482              	.LFE148:
 484              		.section	.text.MX_CRC_Init,"ax",%progbits
 485              		.align	1
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 489              		.fpu fpv4-sp-d16
 491              	MX_CRC_Init:
 492              	.LFB137:
 218:../Core/Src/main.c **** 
 493              		.loc 1 218 1 view -0
ARM GAS  /tmp/ccmpGu2Q.s 			page 24


 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 497 0000 08B5     		push	{r3, lr}
 498              	.LCFI5:
 499              		.cfi_def_cfa_offset 8
 500              		.cfi_offset 3, -8
 501              		.cfi_offset 14, -4
 227:../Core/Src/main.c ****     if (HAL_CRC_Init(&hcrc) != HAL_OK)
 502              		.loc 1 227 5 view .LVU142
 227:../Core/Src/main.c ****     if (HAL_CRC_Init(&hcrc) != HAL_OK)
 503              		.loc 1 227 19 is_stmt 0 view .LVU143
 504 0002 0448     		ldr	r0, .L20
 505 0004 044B     		ldr	r3, .L20+4
 506 0006 0360     		str	r3, [r0]
 228:../Core/Src/main.c ****     {
 507              		.loc 1 228 5 is_stmt 1 view .LVU144
 228:../Core/Src/main.c ****     {
 508              		.loc 1 228 9 is_stmt 0 view .LVU145
 509 0008 FFF7FEFF 		bl	HAL_CRC_Init
 510              	.LVL19:
 228:../Core/Src/main.c ****     {
 511              		.loc 1 228 8 view .LVU146
 512 000c 00B9     		cbnz	r0, .L19
 235:../Core/Src/main.c **** 
 513              		.loc 1 235 1 view .LVU147
 514 000e 08BD     		pop	{r3, pc}
 515              	.L19:
 230:../Core/Src/main.c ****     }
 516              		.loc 1 230 9 is_stmt 1 view .LVU148
 517 0010 FFF7FEFF 		bl	Error_Handler
 518              	.LVL20:
 519              	.L21:
 520              		.align	2
 521              	.L20:
 522 0014 00000000 		.word	.LANCHOR0
 523 0018 00300240 		.word	1073885184
 524              		.cfi_endproc
 525              	.LFE137:
 527              		.section	.text.MX_DMA2D_Init,"ax",%progbits
 528              		.align	1
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 532              		.fpu fpv4-sp-d16
 534              	MX_DMA2D_Init:
 535              	.LFB138:
 243:../Core/Src/main.c **** 
 536              		.loc 1 243 1 view -0
 537              		.cfi_startproc
 538              		@ args = 0, pretend = 0, frame = 0
 539              		@ frame_needed = 0, uses_anonymous_args = 0
 540 0000 08B5     		push	{r3, lr}
 541              	.LCFI6:
 542              		.cfi_def_cfa_offset 8
 543              		.cfi_offset 3, -8
 544              		.cfi_offset 14, -4
ARM GAS  /tmp/ccmpGu2Q.s 			page 25


 252:../Core/Src/main.c ****     hdma2d.Init.Mode = DMA2D_M2M;
 545              		.loc 1 252 5 view .LVU150
 252:../Core/Src/main.c ****     hdma2d.Init.Mode = DMA2D_M2M;
 546              		.loc 1 252 21 is_stmt 0 view .LVU151
 547 0002 0C48     		ldr	r0, .L28
 548 0004 0C4B     		ldr	r3, .L28+4
 549 0006 0360     		str	r3, [r0]
 253:../Core/Src/main.c ****     hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 550              		.loc 1 253 5 is_stmt 1 view .LVU152
 253:../Core/Src/main.c ****     hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 551              		.loc 1 253 22 is_stmt 0 view .LVU153
 552 0008 0023     		movs	r3, #0
 553 000a 4360     		str	r3, [r0, #4]
 254:../Core/Src/main.c ****     hdma2d.Init.OutputOffset = 0;
 554              		.loc 1 254 5 is_stmt 1 view .LVU154
 254:../Core/Src/main.c ****     hdma2d.Init.OutputOffset = 0;
 555              		.loc 1 254 27 is_stmt 0 view .LVU155
 556 000c 8360     		str	r3, [r0, #8]
 255:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputOffset = 0;
 557              		.loc 1 255 5 is_stmt 1 view .LVU156
 255:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputOffset = 0;
 558              		.loc 1 255 30 is_stmt 0 view .LVU157
 559 000e C360     		str	r3, [r0, #12]
 256:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 560              		.loc 1 256 5 is_stmt 1 view .LVU158
 256:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 561              		.loc 1 256 36 is_stmt 0 view .LVU159
 562 0010 8362     		str	r3, [r0, #40]
 257:../Core/Src/main.c ****     hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 563              		.loc 1 257 5 is_stmt 1 view .LVU160
 257:../Core/Src/main.c ****     hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 564              		.loc 1 257 39 is_stmt 0 view .LVU161
 565 0012 C362     		str	r3, [r0, #44]
 258:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputAlpha = 0;
 566              		.loc 1 258 5 is_stmt 1 view .LVU162
 258:../Core/Src/main.c ****     hdma2d.LayerCfg[1].InputAlpha = 0;
 567              		.loc 1 258 34 is_stmt 0 view .LVU163
 568 0014 0363     		str	r3, [r0, #48]
 259:../Core/Src/main.c ****     if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 569              		.loc 1 259 5 is_stmt 1 view .LVU164
 259:../Core/Src/main.c ****     if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 570              		.loc 1 259 35 is_stmt 0 view .LVU165
 571 0016 4363     		str	r3, [r0, #52]
 260:../Core/Src/main.c ****     {
 572              		.loc 1 260 5 is_stmt 1 view .LVU166
 260:../Core/Src/main.c ****     {
 573              		.loc 1 260 9 is_stmt 0 view .LVU167
 574 0018 FFF7FEFF 		bl	HAL_DMA2D_Init
 575              	.LVL21:
 260:../Core/Src/main.c ****     {
 576              		.loc 1 260 8 view .LVU168
 577 001c 28B9     		cbnz	r0, .L26
 264:../Core/Src/main.c ****     {
 578              		.loc 1 264 5 is_stmt 1 view .LVU169
 264:../Core/Src/main.c ****     {
 579              		.loc 1 264 9 is_stmt 0 view .LVU170
 580 001e 0121     		movs	r1, #1
ARM GAS  /tmp/ccmpGu2Q.s 			page 26


 581 0020 0448     		ldr	r0, .L28
 582 0022 FFF7FEFF 		bl	HAL_DMA2D_ConfigLayer
 583              	.LVL22:
 264:../Core/Src/main.c ****     {
 584              		.loc 1 264 8 view .LVU171
 585 0026 10B9     		cbnz	r0, .L27
 271:../Core/Src/main.c **** 
 586              		.loc 1 271 1 view .LVU172
 587 0028 08BD     		pop	{r3, pc}
 588              	.L26:
 262:../Core/Src/main.c ****     }
 589              		.loc 1 262 9 is_stmt 1 view .LVU173
 590 002a FFF7FEFF 		bl	Error_Handler
 591              	.LVL23:
 592              	.L27:
 266:../Core/Src/main.c ****     }
 593              		.loc 1 266 9 view .LVU174
 594 002e FFF7FEFF 		bl	Error_Handler
 595              	.LVL24:
 596              	.L29:
 597 0032 00BF     		.align	2
 598              	.L28:
 599 0034 00000000 		.word	.LANCHOR1
 600 0038 00B00240 		.word	1073917952
 601              		.cfi_endproc
 602              	.LFE138:
 604              		.section	.text.MX_FMC_Init,"ax",%progbits
 605              		.align	1
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 609              		.fpu fpv4-sp-d16
 611              	MX_FMC_Init:
 612              	.LFB144:
 495:../Core/Src/main.c **** 
 613              		.loc 1 495 1 view -0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 32
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617 0000 00B5     		push	{lr}
 618              	.LCFI7:
 619              		.cfi_def_cfa_offset 4
 620              		.cfi_offset 14, -4
 621 0002 89B0     		sub	sp, sp, #36
 622              	.LCFI8:
 623              		.cfi_def_cfa_offset 40
 501:../Core/Src/main.c **** 
 624              		.loc 1 501 5 view .LVU176
 501:../Core/Src/main.c **** 
 625              		.loc 1 501 29 is_stmt 0 view .LVU177
 626 0004 0023     		movs	r3, #0
 627 0006 0193     		str	r3, [sp, #4]
 628 0008 0293     		str	r3, [sp, #8]
 629 000a 0393     		str	r3, [sp, #12]
 630 000c 0493     		str	r3, [sp, #16]
 631 000e 0593     		str	r3, [sp, #20]
 632 0010 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccmpGu2Q.s 			page 27


 633 0012 0793     		str	r3, [sp, #28]
 509:../Core/Src/main.c ****     /* hsdram1.Init */
 634              		.loc 1 509 5 is_stmt 1 view .LVU178
 509:../Core/Src/main.c ****     /* hsdram1.Init */
 635              		.loc 1 509 22 is_stmt 0 view .LVU179
 636 0014 1448     		ldr	r0, .L34
 637 0016 154A     		ldr	r2, .L34+4
 638 0018 0260     		str	r2, [r0]
 511:../Core/Src/main.c ****     hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 639              		.loc 1 511 5 is_stmt 1 view .LVU180
 511:../Core/Src/main.c ****     hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 640              		.loc 1 511 25 is_stmt 0 view .LVU181
 641 001a 0122     		movs	r2, #1
 642 001c 4260     		str	r2, [r0, #4]
 512:../Core/Src/main.c ****     hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 643              		.loc 1 512 5 is_stmt 1 view .LVU182
 512:../Core/Src/main.c ****     hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 644              		.loc 1 512 35 is_stmt 0 view .LVU183
 645 001e 8360     		str	r3, [r0, #8]
 513:../Core/Src/main.c ****     hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 646              		.loc 1 513 5 is_stmt 1 view .LVU184
 513:../Core/Src/main.c ****     hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 647              		.loc 1 513 32 is_stmt 0 view .LVU185
 648 0020 0421     		movs	r1, #4
 649 0022 C160     		str	r1, [r0, #12]
 514:../Core/Src/main.c ****     hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 650              		.loc 1 514 5 is_stmt 1 view .LVU186
 514:../Core/Src/main.c ****     hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 651              		.loc 1 514 34 is_stmt 0 view .LVU187
 652 0024 1022     		movs	r2, #16
 653 0026 0261     		str	r2, [r0, #16]
 515:../Core/Src/main.c ****     hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 654              		.loc 1 515 5 is_stmt 1 view .LVU188
 515:../Core/Src/main.c ****     hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 655              		.loc 1 515 37 is_stmt 0 view .LVU189
 656 0028 4022     		movs	r2, #64
 657 002a 4261     		str	r2, [r0, #20]
 516:../Core/Src/main.c ****     hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 658              		.loc 1 516 5 is_stmt 1 view .LVU190
 516:../Core/Src/main.c ****     hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 659              		.loc 1 516 29 is_stmt 0 view .LVU191
 660 002c 4FF4C072 		mov	r2, #384
 661 0030 8261     		str	r2, [r0, #24]
 517:../Core/Src/main.c ****     hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 662              		.loc 1 517 5 is_stmt 1 view .LVU192
 517:../Core/Src/main.c ****     hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 663              		.loc 1 517 34 is_stmt 0 view .LVU193
 664 0032 C361     		str	r3, [r0, #28]
 518:../Core/Src/main.c ****     hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 665              		.loc 1 518 5 is_stmt 1 view .LVU194
 518:../Core/Src/main.c ****     hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 666              		.loc 1 518 32 is_stmt 0 view .LVU195
 667 0034 4FF40062 		mov	r2, #2048
 668 0038 0262     		str	r2, [r0, #32]
 519:../Core/Src/main.c ****     hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 669              		.loc 1 519 5 is_stmt 1 view .LVU196
 519:../Core/Src/main.c ****     hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
ARM GAS  /tmp/ccmpGu2Q.s 			page 28


 670              		.loc 1 519 28 is_stmt 0 view .LVU197
 671 003a 4362     		str	r3, [r0, #36]
 520:../Core/Src/main.c ****     /* SdramTiming */
 672              		.loc 1 520 5 is_stmt 1 view .LVU198
 520:../Core/Src/main.c ****     /* SdramTiming */
 673              		.loc 1 520 32 is_stmt 0 view .LVU199
 674 003c 4FF40053 		mov	r3, #8192
 675 0040 8362     		str	r3, [r0, #40]
 522:../Core/Src/main.c ****     SdramTiming.ExitSelfRefreshDelay = 7;
 676              		.loc 1 522 5 is_stmt 1 view .LVU200
 522:../Core/Src/main.c ****     SdramTiming.ExitSelfRefreshDelay = 7;
 677              		.loc 1 522 35 is_stmt 0 view .LVU201
 678 0042 0223     		movs	r3, #2
 679 0044 0193     		str	r3, [sp, #4]
 523:../Core/Src/main.c ****     SdramTiming.SelfRefreshTime = 4;
 680              		.loc 1 523 5 is_stmt 1 view .LVU202
 523:../Core/Src/main.c ****     SdramTiming.SelfRefreshTime = 4;
 681              		.loc 1 523 38 is_stmt 0 view .LVU203
 682 0046 0722     		movs	r2, #7
 683 0048 0292     		str	r2, [sp, #8]
 524:../Core/Src/main.c ****     SdramTiming.RowCycleDelay = 7;
 684              		.loc 1 524 5 is_stmt 1 view .LVU204
 524:../Core/Src/main.c ****     SdramTiming.RowCycleDelay = 7;
 685              		.loc 1 524 33 is_stmt 0 view .LVU205
 686 004a 0391     		str	r1, [sp, #12]
 525:../Core/Src/main.c ****     SdramTiming.WriteRecoveryTime = 3;
 687              		.loc 1 525 5 is_stmt 1 view .LVU206
 525:../Core/Src/main.c ****     SdramTiming.WriteRecoveryTime = 3;
 688              		.loc 1 525 31 is_stmt 0 view .LVU207
 689 004c 0492     		str	r2, [sp, #16]
 526:../Core/Src/main.c ****     SdramTiming.RPDelay = 2;
 690              		.loc 1 526 5 is_stmt 1 view .LVU208
 526:../Core/Src/main.c ****     SdramTiming.RPDelay = 2;
 691              		.loc 1 526 35 is_stmt 0 view .LVU209
 692 004e 0322     		movs	r2, #3
 693 0050 0592     		str	r2, [sp, #20]
 527:../Core/Src/main.c ****     SdramTiming.RCDDelay = 2;
 694              		.loc 1 527 5 is_stmt 1 view .LVU210
 527:../Core/Src/main.c ****     SdramTiming.RCDDelay = 2;
 695              		.loc 1 527 25 is_stmt 0 view .LVU211
 696 0052 0693     		str	r3, [sp, #24]
 528:../Core/Src/main.c **** 
 697              		.loc 1 528 5 is_stmt 1 view .LVU212
 528:../Core/Src/main.c **** 
 698              		.loc 1 528 26 is_stmt 0 view .LVU213
 699 0054 0793     		str	r3, [sp, #28]
 530:../Core/Src/main.c ****     {
 700              		.loc 1 530 5 is_stmt 1 view .LVU214
 530:../Core/Src/main.c ****     {
 701              		.loc 1 530 9 is_stmt 0 view .LVU215
 702 0056 6944     		add	r1, sp, r1
 703 0058 FFF7FEFF 		bl	HAL_SDRAM_Init
 704              	.LVL25:
 530:../Core/Src/main.c ****     {
 705              		.loc 1 530 8 view .LVU216
 706 005c 10B9     		cbnz	r0, .L33
 538:../Core/Src/main.c **** 
ARM GAS  /tmp/ccmpGu2Q.s 			page 29


 707              		.loc 1 538 1 view .LVU217
 708 005e 09B0     		add	sp, sp, #36
 709              	.LCFI9:
 710              		.cfi_remember_state
 711              		.cfi_def_cfa_offset 4
 712              		@ sp needed
 713 0060 5DF804FB 		ldr	pc, [sp], #4
 714              	.L33:
 715              	.LCFI10:
 716              		.cfi_restore_state
 532:../Core/Src/main.c ****     }
 717              		.loc 1 532 9 is_stmt 1 view .LVU218
 718 0064 FFF7FEFF 		bl	Error_Handler
 719              	.LVL26:
 720              	.L35:
 721              		.align	2
 722              	.L34:
 723 0068 00000000 		.word	.LANCHOR2
 724 006c 400100A0 		.word	-1610612416
 725              		.cfi_endproc
 726              	.LFE144:
 728              		.section	.text.MX_I2C3_Init,"ax",%progbits
 729              		.align	1
 730              		.syntax unified
 731              		.thumb
 732              		.thumb_func
 733              		.fpu fpv4-sp-d16
 735              	MX_I2C3_Init:
 736              	.LFB139:
 279:../Core/Src/main.c **** 
 737              		.loc 1 279 1 view -0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741 0000 08B5     		push	{r3, lr}
 742              	.LCFI11:
 743              		.cfi_def_cfa_offset 8
 744              		.cfi_offset 3, -8
 745              		.cfi_offset 14, -4
 288:../Core/Src/main.c ****     hi2c3.Init.ClockSpeed = 100000;
 746              		.loc 1 288 5 view .LVU220
 288:../Core/Src/main.c ****     hi2c3.Init.ClockSpeed = 100000;
 747              		.loc 1 288 20 is_stmt 0 view .LVU221
 748 0002 1148     		ldr	r0, .L44
 749 0004 114B     		ldr	r3, .L44+4
 750 0006 0360     		str	r3, [r0]
 289:../Core/Src/main.c ****     hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 751              		.loc 1 289 5 is_stmt 1 view .LVU222
 289:../Core/Src/main.c ****     hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 752              		.loc 1 289 27 is_stmt 0 view .LVU223
 753 0008 114B     		ldr	r3, .L44+8
 754 000a 4360     		str	r3, [r0, #4]
 290:../Core/Src/main.c ****     hi2c3.Init.OwnAddress1 = 0;
 755              		.loc 1 290 5 is_stmt 1 view .LVU224
 290:../Core/Src/main.c ****     hi2c3.Init.OwnAddress1 = 0;
 756              		.loc 1 290 26 is_stmt 0 view .LVU225
 757 000c 0023     		movs	r3, #0
ARM GAS  /tmp/ccmpGu2Q.s 			page 30


 758 000e 8360     		str	r3, [r0, #8]
 291:../Core/Src/main.c ****     hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 759              		.loc 1 291 5 is_stmt 1 view .LVU226
 291:../Core/Src/main.c ****     hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 760              		.loc 1 291 28 is_stmt 0 view .LVU227
 761 0010 C360     		str	r3, [r0, #12]
 292:../Core/Src/main.c ****     hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 762              		.loc 1 292 5 is_stmt 1 view .LVU228
 292:../Core/Src/main.c ****     hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 763              		.loc 1 292 31 is_stmt 0 view .LVU229
 764 0012 4FF48042 		mov	r2, #16384
 765 0016 0261     		str	r2, [r0, #16]
 293:../Core/Src/main.c ****     hi2c3.Init.OwnAddress2 = 0;
 766              		.loc 1 293 5 is_stmt 1 view .LVU230
 293:../Core/Src/main.c ****     hi2c3.Init.OwnAddress2 = 0;
 767              		.loc 1 293 32 is_stmt 0 view .LVU231
 768 0018 4361     		str	r3, [r0, #20]
 294:../Core/Src/main.c ****     hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 769              		.loc 1 294 5 is_stmt 1 view .LVU232
 294:../Core/Src/main.c ****     hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 770              		.loc 1 294 28 is_stmt 0 view .LVU233
 771 001a 8361     		str	r3, [r0, #24]
 295:../Core/Src/main.c ****     hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 772              		.loc 1 295 5 is_stmt 1 view .LVU234
 295:../Core/Src/main.c ****     hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 773              		.loc 1 295 32 is_stmt 0 view .LVU235
 774 001c C361     		str	r3, [r0, #28]
 296:../Core/Src/main.c ****     if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 775              		.loc 1 296 5 is_stmt 1 view .LVU236
 296:../Core/Src/main.c ****     if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 776              		.loc 1 296 30 is_stmt 0 view .LVU237
 777 001e 0362     		str	r3, [r0, #32]
 297:../Core/Src/main.c ****     {
 778              		.loc 1 297 5 is_stmt 1 view .LVU238
 297:../Core/Src/main.c ****     {
 779              		.loc 1 297 9 is_stmt 0 view .LVU239
 780 0020 FFF7FEFF 		bl	HAL_I2C_Init
 781              	.LVL27:
 297:../Core/Src/main.c ****     {
 782              		.loc 1 297 8 view .LVU240
 783 0024 50B9     		cbnz	r0, .L41
 303:../Core/Src/main.c ****     {
 784              		.loc 1 303 5 is_stmt 1 view .LVU241
 303:../Core/Src/main.c ****     {
 785              		.loc 1 303 9 is_stmt 0 view .LVU242
 786 0026 0021     		movs	r1, #0
 787 0028 0748     		ldr	r0, .L44
 788 002a FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 789              	.LVL28:
 303:../Core/Src/main.c ****     {
 790              		.loc 1 303 8 view .LVU243
 791 002e 38B9     		cbnz	r0, .L42
 309:../Core/Src/main.c ****     {
 792              		.loc 1 309 5 is_stmt 1 view .LVU244
 309:../Core/Src/main.c ****     {
 793              		.loc 1 309 9 is_stmt 0 view .LVU245
 794 0030 0021     		movs	r1, #0
ARM GAS  /tmp/ccmpGu2Q.s 			page 31


 795 0032 0548     		ldr	r0, .L44
 796 0034 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 797              	.LVL29:
 309:../Core/Src/main.c ****     {
 798              		.loc 1 309 8 view .LVU246
 799 0038 20B9     		cbnz	r0, .L43
 316:../Core/Src/main.c **** 
 800              		.loc 1 316 1 view .LVU247
 801 003a 08BD     		pop	{r3, pc}
 802              	.L41:
 299:../Core/Src/main.c ****     }
 803              		.loc 1 299 9 is_stmt 1 view .LVU248
 804 003c FFF7FEFF 		bl	Error_Handler
 805              	.LVL30:
 806              	.L42:
 305:../Core/Src/main.c ****     }
 807              		.loc 1 305 9 view .LVU249
 808 0040 FFF7FEFF 		bl	Error_Handler
 809              	.LVL31:
 810              	.L43:
 311:../Core/Src/main.c ****     }
 811              		.loc 1 311 9 view .LVU250
 812 0044 FFF7FEFF 		bl	Error_Handler
 813              	.LVL32:
 814              	.L45:
 815              		.align	2
 816              	.L44:
 817 0048 00000000 		.word	.LANCHOR3
 818 004c 005C0040 		.word	1073765376
 819 0050 A0860100 		.word	100000
 820              		.cfi_endproc
 821              	.LFE139:
 823              		.section	.text.MX_LTDC_Init,"ax",%progbits
 824              		.align	1
 825              		.syntax unified
 826              		.thumb
 827              		.thumb_func
 828              		.fpu fpv4-sp-d16
 830              	MX_LTDC_Init:
 831              	.LFB140:
 324:../Core/Src/main.c **** 
 832              		.loc 1 324 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 56
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836 0000 00B5     		push	{lr}
 837              	.LCFI12:
 838              		.cfi_def_cfa_offset 4
 839              		.cfi_offset 14, -4
 840 0002 8FB0     		sub	sp, sp, #60
 841              	.LCFI13:
 842              		.cfi_def_cfa_offset 64
 330:../Core/Src/main.c **** 
 843              		.loc 1 330 5 view .LVU252
 330:../Core/Src/main.c **** 
 844              		.loc 1 330 26 is_stmt 0 view .LVU253
 845 0004 3422     		movs	r2, #52
ARM GAS  /tmp/ccmpGu2Q.s 			page 32


 846 0006 0021     		movs	r1, #0
 847 0008 01A8     		add	r0, sp, #4
 848 000a FFF7FEFF 		bl	memset
 849              	.LVL33:
 335:../Core/Src/main.c ****     hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 850              		.loc 1 335 5 is_stmt 1 view .LVU254
 335:../Core/Src/main.c ****     hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 851              		.loc 1 335 20 is_stmt 0 view .LVU255
 852 000e 2748     		ldr	r0, .L52
 853 0010 274B     		ldr	r3, .L52+4
 854 0012 0360     		str	r3, [r0]
 336:../Core/Src/main.c ****     hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 855              		.loc 1 336 5 is_stmt 1 view .LVU256
 336:../Core/Src/main.c ****     hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 856              		.loc 1 336 27 is_stmt 0 view .LVU257
 857 0014 0023     		movs	r3, #0
 858 0016 4360     		str	r3, [r0, #4]
 337:../Core/Src/main.c ****     hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 859              		.loc 1 337 5 is_stmt 1 view .LVU258
 337:../Core/Src/main.c ****     hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 860              		.loc 1 337 27 is_stmt 0 view .LVU259
 861 0018 8360     		str	r3, [r0, #8]
 338:../Core/Src/main.c ****     hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 862              		.loc 1 338 5 is_stmt 1 view .LVU260
 338:../Core/Src/main.c ****     hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 863              		.loc 1 338 27 is_stmt 0 view .LVU261
 864 001a C360     		str	r3, [r0, #12]
 339:../Core/Src/main.c ****     hltdc.Init.HorizontalSync = 9;
 865              		.loc 1 339 5 is_stmt 1 view .LVU262
 339:../Core/Src/main.c ****     hltdc.Init.HorizontalSync = 9;
 866              		.loc 1 339 27 is_stmt 0 view .LVU263
 867 001c 0361     		str	r3, [r0, #16]
 340:../Core/Src/main.c ****     hltdc.Init.VerticalSync = 1;
 868              		.loc 1 340 5 is_stmt 1 view .LVU264
 340:../Core/Src/main.c ****     hltdc.Init.VerticalSync = 1;
 869              		.loc 1 340 31 is_stmt 0 view .LVU265
 870 001e 0922     		movs	r2, #9
 871 0020 4261     		str	r2, [r0, #20]
 341:../Core/Src/main.c ****     hltdc.Init.AccumulatedHBP = 29;
 872              		.loc 1 341 5 is_stmt 1 view .LVU266
 341:../Core/Src/main.c ****     hltdc.Init.AccumulatedHBP = 29;
 873              		.loc 1 341 29 is_stmt 0 view .LVU267
 874 0022 0122     		movs	r2, #1
 875 0024 8261     		str	r2, [r0, #24]
 342:../Core/Src/main.c ****     hltdc.Init.AccumulatedVBP = 3;
 876              		.loc 1 342 5 is_stmt 1 view .LVU268
 342:../Core/Src/main.c ****     hltdc.Init.AccumulatedVBP = 3;
 877              		.loc 1 342 31 is_stmt 0 view .LVU269
 878 0026 1D22     		movs	r2, #29
 879 0028 C261     		str	r2, [r0, #28]
 343:../Core/Src/main.c ****     hltdc.Init.AccumulatedActiveW = 269;
 880              		.loc 1 343 5 is_stmt 1 view .LVU270
 343:../Core/Src/main.c ****     hltdc.Init.AccumulatedActiveW = 269;
 881              		.loc 1 343 31 is_stmt 0 view .LVU271
 882 002a 0322     		movs	r2, #3
 883 002c 0262     		str	r2, [r0, #32]
 344:../Core/Src/main.c ****     hltdc.Init.AccumulatedActiveH = 323;
ARM GAS  /tmp/ccmpGu2Q.s 			page 33


 884              		.loc 1 344 5 is_stmt 1 view .LVU272
 344:../Core/Src/main.c ****     hltdc.Init.AccumulatedActiveH = 323;
 885              		.loc 1 344 35 is_stmt 0 view .LVU273
 886 002e 40F20D12 		movw	r2, #269
 887 0032 4262     		str	r2, [r0, #36]
 345:../Core/Src/main.c ****     hltdc.Init.TotalWidth = 279;
 888              		.loc 1 345 5 is_stmt 1 view .LVU274
 345:../Core/Src/main.c ****     hltdc.Init.TotalWidth = 279;
 889              		.loc 1 345 35 is_stmt 0 view .LVU275
 890 0034 40F24312 		movw	r2, #323
 891 0038 8262     		str	r2, [r0, #40]
 346:../Core/Src/main.c ****     hltdc.Init.TotalHeigh = 327;
 892              		.loc 1 346 5 is_stmt 1 view .LVU276
 346:../Core/Src/main.c ****     hltdc.Init.TotalHeigh = 327;
 893              		.loc 1 346 27 is_stmt 0 view .LVU277
 894 003a 40F21712 		movw	r2, #279
 895 003e C262     		str	r2, [r0, #44]
 347:../Core/Src/main.c ****     hltdc.Init.Backcolor.Blue = 0;
 896              		.loc 1 347 5 is_stmt 1 view .LVU278
 347:../Core/Src/main.c ****     hltdc.Init.Backcolor.Blue = 0;
 897              		.loc 1 347 27 is_stmt 0 view .LVU279
 898 0040 40F24712 		movw	r2, #327
 899 0044 0263     		str	r2, [r0, #48]
 348:../Core/Src/main.c ****     hltdc.Init.Backcolor.Green = 0;
 900              		.loc 1 348 5 is_stmt 1 view .LVU280
 348:../Core/Src/main.c ****     hltdc.Init.Backcolor.Green = 0;
 901              		.loc 1 348 31 is_stmt 0 view .LVU281
 902 0046 80F83430 		strb	r3, [r0, #52]
 349:../Core/Src/main.c ****     hltdc.Init.Backcolor.Red = 0;
 903              		.loc 1 349 5 is_stmt 1 view .LVU282
 349:../Core/Src/main.c ****     hltdc.Init.Backcolor.Red = 0;
 904              		.loc 1 349 32 is_stmt 0 view .LVU283
 905 004a 80F83530 		strb	r3, [r0, #53]
 350:../Core/Src/main.c ****     if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 906              		.loc 1 350 5 is_stmt 1 view .LVU284
 350:../Core/Src/main.c ****     if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 907              		.loc 1 350 30 is_stmt 0 view .LVU285
 908 004e 80F83630 		strb	r3, [r0, #54]
 351:../Core/Src/main.c ****     {
 909              		.loc 1 351 5 is_stmt 1 view .LVU286
 351:../Core/Src/main.c ****     {
 910              		.loc 1 351 9 is_stmt 0 view .LVU287
 911 0052 FFF7FEFF 		bl	HAL_LTDC_Init
 912              	.LVL34:
 351:../Core/Src/main.c ****     {
 913              		.loc 1 351 8 view .LVU288
 914 0056 20BB     		cbnz	r0, .L50
 355:../Core/Src/main.c ****     pLayerCfg.WindowX1 = 240;
 915              		.loc 1 355 5 is_stmt 1 view .LVU289
 355:../Core/Src/main.c ****     pLayerCfg.WindowX1 = 240;
 916              		.loc 1 355 24 is_stmt 0 view .LVU290
 917 0058 0022     		movs	r2, #0
 918 005a 0192     		str	r2, [sp, #4]
 356:../Core/Src/main.c ****     pLayerCfg.WindowY0 = 0;
 919              		.loc 1 356 5 is_stmt 1 view .LVU291
 356:../Core/Src/main.c ****     pLayerCfg.WindowY0 = 0;
 920              		.loc 1 356 24 is_stmt 0 view .LVU292
ARM GAS  /tmp/ccmpGu2Q.s 			page 34


 921 005c F021     		movs	r1, #240
 922 005e 0291     		str	r1, [sp, #8]
 357:../Core/Src/main.c ****     pLayerCfg.WindowY1 = 320;
 923              		.loc 1 357 5 is_stmt 1 view .LVU293
 357:../Core/Src/main.c ****     pLayerCfg.WindowY1 = 320;
 924              		.loc 1 357 24 is_stmt 0 view .LVU294
 925 0060 0392     		str	r2, [sp, #12]
 358:../Core/Src/main.c ****     pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 926              		.loc 1 358 5 is_stmt 1 view .LVU295
 358:../Core/Src/main.c ****     pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 927              		.loc 1 358 24 is_stmt 0 view .LVU296
 928 0062 4FF4A073 		mov	r3, #320
 929 0066 0493     		str	r3, [sp, #16]
 359:../Core/Src/main.c ****     pLayerCfg.Alpha = 255;
 930              		.loc 1 359 5 is_stmt 1 view .LVU297
 359:../Core/Src/main.c ****     pLayerCfg.Alpha = 255;
 931              		.loc 1 359 27 is_stmt 0 view .LVU298
 932 0068 0220     		movs	r0, #2
 933 006a 0590     		str	r0, [sp, #20]
 360:../Core/Src/main.c ****     pLayerCfg.Alpha0 = 0;
 934              		.loc 1 360 5 is_stmt 1 view .LVU299
 360:../Core/Src/main.c ****     pLayerCfg.Alpha0 = 0;
 935              		.loc 1 360 21 is_stmt 0 view .LVU300
 936 006c FF20     		movs	r0, #255
 937 006e 0690     		str	r0, [sp, #24]
 361:../Core/Src/main.c ****     pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 938              		.loc 1 361 5 is_stmt 1 view .LVU301
 361:../Core/Src/main.c ****     pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 939              		.loc 1 361 22 is_stmt 0 view .LVU302
 940 0070 0792     		str	r2, [sp, #28]
 362:../Core/Src/main.c ****     pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 941              		.loc 1 362 5 is_stmt 1 view .LVU303
 362:../Core/Src/main.c ****     pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 942              		.loc 1 362 31 is_stmt 0 view .LVU304
 943 0072 4FF4C060 		mov	r0, #1536
 944 0076 0890     		str	r0, [sp, #32]
 363:../Core/Src/main.c ****     pLayerCfg.FBStartAdress = 0xD0000000;
 945              		.loc 1 363 5 is_stmt 1 view .LVU305
 363:../Core/Src/main.c ****     pLayerCfg.FBStartAdress = 0xD0000000;
 946              		.loc 1 363 31 is_stmt 0 view .LVU306
 947 0078 0720     		movs	r0, #7
 948 007a 0990     		str	r0, [sp, #36]
 364:../Core/Src/main.c ****     pLayerCfg.ImageWidth = 240;
 949              		.loc 1 364 5 is_stmt 1 view .LVU307
 364:../Core/Src/main.c ****     pLayerCfg.ImageWidth = 240;
 950              		.loc 1 364 29 is_stmt 0 view .LVU308
 951 007c 4FF05040 		mov	r0, #-805306368
 952 0080 0A90     		str	r0, [sp, #40]
 365:../Core/Src/main.c ****     pLayerCfg.ImageHeight = 320;
 953              		.loc 1 365 5 is_stmt 1 view .LVU309
 365:../Core/Src/main.c ****     pLayerCfg.ImageHeight = 320;
 954              		.loc 1 365 26 is_stmt 0 view .LVU310
 955 0082 0B91     		str	r1, [sp, #44]
 366:../Core/Src/main.c ****     pLayerCfg.Backcolor.Blue = 0;
 956              		.loc 1 366 5 is_stmt 1 view .LVU311
 366:../Core/Src/main.c ****     pLayerCfg.Backcolor.Blue = 0;
 957              		.loc 1 366 27 is_stmt 0 view .LVU312
ARM GAS  /tmp/ccmpGu2Q.s 			page 35


 958 0084 0C93     		str	r3, [sp, #48]
 367:../Core/Src/main.c ****     pLayerCfg.Backcolor.Green = 0;
 959              		.loc 1 367 5 is_stmt 1 view .LVU313
 367:../Core/Src/main.c ****     pLayerCfg.Backcolor.Green = 0;
 960              		.loc 1 367 30 is_stmt 0 view .LVU314
 961 0086 8DF83420 		strb	r2, [sp, #52]
 368:../Core/Src/main.c ****     pLayerCfg.Backcolor.Red = 0;
 962              		.loc 1 368 5 is_stmt 1 view .LVU315
 368:../Core/Src/main.c ****     pLayerCfg.Backcolor.Red = 0;
 963              		.loc 1 368 31 is_stmt 0 view .LVU316
 964 008a 8DF83520 		strb	r2, [sp, #53]
 369:../Core/Src/main.c ****     if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 965              		.loc 1 369 5 is_stmt 1 view .LVU317
 369:../Core/Src/main.c ****     if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 966              		.loc 1 369 29 is_stmt 0 view .LVU318
 967 008e 8DF83620 		strb	r2, [sp, #54]
 370:../Core/Src/main.c ****     {
 968              		.loc 1 370 5 is_stmt 1 view .LVU319
 370:../Core/Src/main.c ****     {
 969              		.loc 1 370 9 is_stmt 0 view .LVU320
 970 0092 01A9     		add	r1, sp, #4
 971 0094 0548     		ldr	r0, .L52
 972 0096 FFF7FEFF 		bl	HAL_LTDC_ConfigLayer
 973              	.LVL35:
 370:../Core/Src/main.c ****     {
 974              		.loc 1 370 8 view .LVU321
 975 009a 20B9     		cbnz	r0, .L51
 377:../Core/Src/main.c **** 
 976              		.loc 1 377 1 view .LVU322
 977 009c 0FB0     		add	sp, sp, #60
 978              	.LCFI14:
 979              		.cfi_remember_state
 980              		.cfi_def_cfa_offset 4
 981              		@ sp needed
 982 009e 5DF804FB 		ldr	pc, [sp], #4
 983              	.L50:
 984              	.LCFI15:
 985              		.cfi_restore_state
 353:../Core/Src/main.c ****     }
 986              		.loc 1 353 9 is_stmt 1 view .LVU323
 987 00a2 FFF7FEFF 		bl	Error_Handler
 988              	.LVL36:
 989              	.L51:
 372:../Core/Src/main.c ****     }
 990              		.loc 1 372 9 view .LVU324
 991 00a6 FFF7FEFF 		bl	Error_Handler
 992              	.LVL37:
 993              	.L53:
 994 00aa 00BF     		.align	2
 995              	.L52:
 996 00ac 00000000 		.word	.LANCHOR4
 997 00b0 00680140 		.word	1073833984
 998              		.cfi_endproc
 999              	.LFE140:
 1001              		.section	.text.MX_SPI5_Init,"ax",%progbits
 1002              		.align	1
 1003              		.syntax unified
ARM GAS  /tmp/ccmpGu2Q.s 			page 36


 1004              		.thumb
 1005              		.thumb_func
 1006              		.fpu fpv4-sp-d16
 1008              	MX_SPI5_Init:
 1009              	.LFB141:
 385:../Core/Src/main.c **** 
 1010              		.loc 1 385 1 view -0
 1011              		.cfi_startproc
 1012              		@ args = 0, pretend = 0, frame = 0
 1013              		@ frame_needed = 0, uses_anonymous_args = 0
 1014 0000 08B5     		push	{r3, lr}
 1015              	.LCFI16:
 1016              		.cfi_def_cfa_offset 8
 1017              		.cfi_offset 3, -8
 1018              		.cfi_offset 14, -4
 395:../Core/Src/main.c ****     hspi5.Init.Mode = SPI_MODE_MASTER;
 1019              		.loc 1 395 5 view .LVU326
 395:../Core/Src/main.c ****     hspi5.Init.Mode = SPI_MODE_MASTER;
 1020              		.loc 1 395 20 is_stmt 0 view .LVU327
 1021 0002 0D48     		ldr	r0, .L58
 1022 0004 0D4B     		ldr	r3, .L58+4
 1023 0006 0360     		str	r3, [r0]
 396:../Core/Src/main.c ****     hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1024              		.loc 1 396 5 is_stmt 1 view .LVU328
 396:../Core/Src/main.c ****     hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 1025              		.loc 1 396 21 is_stmt 0 view .LVU329
 1026 0008 4FF48273 		mov	r3, #260
 1027 000c 4360     		str	r3, [r0, #4]
 397:../Core/Src/main.c ****     hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1028              		.loc 1 397 5 is_stmt 1 view .LVU330
 397:../Core/Src/main.c ****     hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 1029              		.loc 1 397 26 is_stmt 0 view .LVU331
 1030 000e 0023     		movs	r3, #0
 1031 0010 8360     		str	r3, [r0, #8]
 398:../Core/Src/main.c ****     hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1032              		.loc 1 398 5 is_stmt 1 view .LVU332
 398:../Core/Src/main.c ****     hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 1033              		.loc 1 398 25 is_stmt 0 view .LVU333
 1034 0012 C360     		str	r3, [r0, #12]
 399:../Core/Src/main.c ****     hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1035              		.loc 1 399 5 is_stmt 1 view .LVU334
 399:../Core/Src/main.c ****     hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 1036              		.loc 1 399 28 is_stmt 0 view .LVU335
 1037 0014 0361     		str	r3, [r0, #16]
 400:../Core/Src/main.c ****     hspi5.Init.NSS = SPI_NSS_SOFT;
 1038              		.loc 1 400 5 is_stmt 1 view .LVU336
 400:../Core/Src/main.c ****     hspi5.Init.NSS = SPI_NSS_SOFT;
 1039              		.loc 1 400 25 is_stmt 0 view .LVU337
 1040 0016 4361     		str	r3, [r0, #20]
 401:../Core/Src/main.c ****     hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1041              		.loc 1 401 5 is_stmt 1 view .LVU338
 401:../Core/Src/main.c ****     hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1042              		.loc 1 401 20 is_stmt 0 view .LVU339
 1043 0018 4FF40072 		mov	r2, #512
 1044 001c 8261     		str	r2, [r0, #24]
 402:../Core/Src/main.c ****     hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1045              		.loc 1 402 5 is_stmt 1 view .LVU340
ARM GAS  /tmp/ccmpGu2Q.s 			page 37


 402:../Core/Src/main.c ****     hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1046              		.loc 1 402 34 is_stmt 0 view .LVU341
 1047 001e 1822     		movs	r2, #24
 1048 0020 C261     		str	r2, [r0, #28]
 403:../Core/Src/main.c ****     hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1049              		.loc 1 403 5 is_stmt 1 view .LVU342
 403:../Core/Src/main.c ****     hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 1050              		.loc 1 403 25 is_stmt 0 view .LVU343
 1051 0022 0362     		str	r3, [r0, #32]
 404:../Core/Src/main.c ****     hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1052              		.loc 1 404 5 is_stmt 1 view .LVU344
 404:../Core/Src/main.c ****     hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1053              		.loc 1 404 23 is_stmt 0 view .LVU345
 1054 0024 4362     		str	r3, [r0, #36]
 405:../Core/Src/main.c ****     hspi5.Init.CRCPolynomial = 10;
 1055              		.loc 1 405 5 is_stmt 1 view .LVU346
 405:../Core/Src/main.c ****     hspi5.Init.CRCPolynomial = 10;
 1056              		.loc 1 405 31 is_stmt 0 view .LVU347
 1057 0026 8362     		str	r3, [r0, #40]
 406:../Core/Src/main.c ****     if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1058              		.loc 1 406 5 is_stmt 1 view .LVU348
 406:../Core/Src/main.c ****     if (HAL_SPI_Init(&hspi5) != HAL_OK)
 1059              		.loc 1 406 30 is_stmt 0 view .LVU349
 1060 0028 0A23     		movs	r3, #10
 1061 002a C362     		str	r3, [r0, #44]
 407:../Core/Src/main.c ****     {
 1062              		.loc 1 407 5 is_stmt 1 view .LVU350
 407:../Core/Src/main.c ****     {
 1063              		.loc 1 407 9 is_stmt 0 view .LVU351
 1064 002c FFF7FEFF 		bl	HAL_SPI_Init
 1065              	.LVL38:
 407:../Core/Src/main.c ****     {
 1066              		.loc 1 407 8 view .LVU352
 1067 0030 00B9     		cbnz	r0, .L57
 414:../Core/Src/main.c **** 
 1068              		.loc 1 414 1 view .LVU353
 1069 0032 08BD     		pop	{r3, pc}
 1070              	.L57:
 409:../Core/Src/main.c ****     }
 1071              		.loc 1 409 9 is_stmt 1 view .LVU354
 1072 0034 FFF7FEFF 		bl	Error_Handler
 1073              	.LVL39:
 1074              	.L59:
 1075              		.align	2
 1076              	.L58:
 1077 0038 00000000 		.word	.LANCHOR5
 1078 003c 00500140 		.word	1073827840
 1079              		.cfi_endproc
 1080              	.LFE141:
 1082              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1083              		.align	1
 1084              		.syntax unified
 1085              		.thumb
 1086              		.thumb_func
 1087              		.fpu fpv4-sp-d16
 1089              	MX_TIM1_Init:
 1090              	.LFB142:
ARM GAS  /tmp/ccmpGu2Q.s 			page 38


 422:../Core/Src/main.c **** 
 1091              		.loc 1 422 1 view -0
 1092              		.cfi_startproc
 1093              		@ args = 0, pretend = 0, frame = 24
 1094              		@ frame_needed = 0, uses_anonymous_args = 0
 1095 0000 00B5     		push	{lr}
 1096              	.LCFI17:
 1097              		.cfi_def_cfa_offset 4
 1098              		.cfi_offset 14, -4
 1099 0002 87B0     		sub	sp, sp, #28
 1100              	.LCFI18:
 1101              		.cfi_def_cfa_offset 32
 428:../Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 1102              		.loc 1 428 5 view .LVU356
 428:../Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 1103              		.loc 1 428 28 is_stmt 0 view .LVU357
 1104 0004 0023     		movs	r3, #0
 1105 0006 0293     		str	r3, [sp, #8]
 1106 0008 0393     		str	r3, [sp, #12]
 1107 000a 0493     		str	r3, [sp, #16]
 1108 000c 0593     		str	r3, [sp, #20]
 429:../Core/Src/main.c **** 
 1109              		.loc 1 429 5 is_stmt 1 view .LVU358
 429:../Core/Src/main.c **** 
 1110              		.loc 1 429 29 is_stmt 0 view .LVU359
 1111 000e 0093     		str	r3, [sp]
 1112 0010 0193     		str	r3, [sp, #4]
 434:../Core/Src/main.c ****     htim1.Init.Prescaler = 0;
 1113              		.loc 1 434 5 is_stmt 1 view .LVU360
 434:../Core/Src/main.c ****     htim1.Init.Prescaler = 0;
 1114              		.loc 1 434 20 is_stmt 0 view .LVU361
 1115 0012 1348     		ldr	r0, .L68
 1116 0014 134A     		ldr	r2, .L68+4
 1117 0016 0260     		str	r2, [r0]
 435:../Core/Src/main.c ****     htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1118              		.loc 1 435 5 is_stmt 1 view .LVU362
 435:../Core/Src/main.c ****     htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1119              		.loc 1 435 26 is_stmt 0 view .LVU363
 1120 0018 4360     		str	r3, [r0, #4]
 436:../Core/Src/main.c ****     htim1.Init.Period = 65535;
 1121              		.loc 1 436 5 is_stmt 1 view .LVU364
 436:../Core/Src/main.c ****     htim1.Init.Period = 65535;
 1122              		.loc 1 436 28 is_stmt 0 view .LVU365
 1123 001a 8360     		str	r3, [r0, #8]
 437:../Core/Src/main.c ****     htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1124              		.loc 1 437 5 is_stmt 1 view .LVU366
 437:../Core/Src/main.c ****     htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1125              		.loc 1 437 23 is_stmt 0 view .LVU367
 1126 001c 4FF6FF72 		movw	r2, #65535
 1127 0020 C260     		str	r2, [r0, #12]
 438:../Core/Src/main.c ****     htim1.Init.RepetitionCounter = 0;
 1128              		.loc 1 438 5 is_stmt 1 view .LVU368
 438:../Core/Src/main.c ****     htim1.Init.RepetitionCounter = 0;
 1129              		.loc 1 438 30 is_stmt 0 view .LVU369
 1130 0022 0361     		str	r3, [r0, #16]
 439:../Core/Src/main.c ****     htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1131              		.loc 1 439 5 is_stmt 1 view .LVU370
ARM GAS  /tmp/ccmpGu2Q.s 			page 39


 439:../Core/Src/main.c ****     htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1132              		.loc 1 439 34 is_stmt 0 view .LVU371
 1133 0024 4361     		str	r3, [r0, #20]
 440:../Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1134              		.loc 1 440 5 is_stmt 1 view .LVU372
 440:../Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1135              		.loc 1 440 34 is_stmt 0 view .LVU373
 1136 0026 8361     		str	r3, [r0, #24]
 441:../Core/Src/main.c ****     {
 1137              		.loc 1 441 5 is_stmt 1 view .LVU374
 441:../Core/Src/main.c ****     {
 1138              		.loc 1 441 9 is_stmt 0 view .LVU375
 1139 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1140              	.LVL40:
 441:../Core/Src/main.c ****     {
 1141              		.loc 1 441 8 view .LVU376
 1142 002c 90B9     		cbnz	r0, .L65
 445:../Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1143              		.loc 1 445 5 is_stmt 1 view .LVU377
 445:../Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1144              		.loc 1 445 36 is_stmt 0 view .LVU378
 1145 002e 4FF48053 		mov	r3, #4096
 1146 0032 0293     		str	r3, [sp, #8]
 446:../Core/Src/main.c ****     {
 1147              		.loc 1 446 5 is_stmt 1 view .LVU379
 446:../Core/Src/main.c ****     {
 1148              		.loc 1 446 9 is_stmt 0 view .LVU380
 1149 0034 02A9     		add	r1, sp, #8
 1150 0036 0A48     		ldr	r0, .L68
 1151 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1152              	.LVL41:
 446:../Core/Src/main.c ****     {
 1153              		.loc 1 446 8 view .LVU381
 1154 003c 60B9     		cbnz	r0, .L66
 450:../Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1155              		.loc 1 450 5 is_stmt 1 view .LVU382
 450:../Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1156              		.loc 1 450 39 is_stmt 0 view .LVU383
 1157 003e 0023     		movs	r3, #0
 1158 0040 0093     		str	r3, [sp]
 451:../Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1159              		.loc 1 451 5 is_stmt 1 view .LVU384
 451:../Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1160              		.loc 1 451 35 is_stmt 0 view .LVU385
 1161 0042 0193     		str	r3, [sp, #4]
 452:../Core/Src/main.c ****     {
 1162              		.loc 1 452 5 is_stmt 1 view .LVU386
 452:../Core/Src/main.c ****     {
 1163              		.loc 1 452 9 is_stmt 0 view .LVU387
 1164 0044 6946     		mov	r1, sp
 1165 0046 0648     		ldr	r0, .L68
 1166 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1167              	.LVL42:
 452:../Core/Src/main.c ****     {
 1168              		.loc 1 452 8 view .LVU388
 1169 004c 30B9     		cbnz	r0, .L67
 459:../Core/Src/main.c **** 
ARM GAS  /tmp/ccmpGu2Q.s 			page 40


 1170              		.loc 1 459 1 view .LVU389
 1171 004e 07B0     		add	sp, sp, #28
 1172              	.LCFI19:
 1173              		.cfi_remember_state
 1174              		.cfi_def_cfa_offset 4
 1175              		@ sp needed
 1176 0050 5DF804FB 		ldr	pc, [sp], #4
 1177              	.L65:
 1178              	.LCFI20:
 1179              		.cfi_restore_state
 443:../Core/Src/main.c ****     }
 1180              		.loc 1 443 9 is_stmt 1 view .LVU390
 1181 0054 FFF7FEFF 		bl	Error_Handler
 1182              	.LVL43:
 1183              	.L66:
 448:../Core/Src/main.c ****     }
 1184              		.loc 1 448 9 view .LVU391
 1185 0058 FFF7FEFF 		bl	Error_Handler
 1186              	.LVL44:
 1187              	.L67:
 454:../Core/Src/main.c ****     }
 1188              		.loc 1 454 9 view .LVU392
 1189 005c FFF7FEFF 		bl	Error_Handler
 1190              	.LVL45:
 1191              	.L69:
 1192              		.align	2
 1193              	.L68:
 1194 0060 00000000 		.word	.LANCHOR6
 1195 0064 00000140 		.word	1073807360
 1196              		.cfi_endproc
 1197              	.LFE142:
 1199              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1200              		.align	1
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu fpv4-sp-d16
 1206              	MX_USART1_UART_Init:
 1207              	.LFB143:
 467:../Core/Src/main.c **** 
 1208              		.loc 1 467 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 0
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212 0000 08B5     		push	{r3, lr}
 1213              	.LCFI21:
 1214              		.cfi_def_cfa_offset 8
 1215              		.cfi_offset 3, -8
 1216              		.cfi_offset 14, -4
 476:../Core/Src/main.c ****     huart1.Init.BaudRate = 115200;
 1217              		.loc 1 476 5 view .LVU394
 476:../Core/Src/main.c ****     huart1.Init.BaudRate = 115200;
 1218              		.loc 1 476 21 is_stmt 0 view .LVU395
 1219 0002 0A48     		ldr	r0, .L74
 1220 0004 0A4B     		ldr	r3, .L74+4
 1221 0006 0360     		str	r3, [r0]
 477:../Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  /tmp/ccmpGu2Q.s 			page 41


 1222              		.loc 1 477 5 is_stmt 1 view .LVU396
 477:../Core/Src/main.c ****     huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1223              		.loc 1 477 26 is_stmt 0 view .LVU397
 1224 0008 4FF4E133 		mov	r3, #115200
 1225 000c 4360     		str	r3, [r0, #4]
 478:../Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 1226              		.loc 1 478 5 is_stmt 1 view .LVU398
 478:../Core/Src/main.c ****     huart1.Init.StopBits = UART_STOPBITS_1;
 1227              		.loc 1 478 28 is_stmt 0 view .LVU399
 1228 000e 0023     		movs	r3, #0
 1229 0010 8360     		str	r3, [r0, #8]
 479:../Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 1230              		.loc 1 479 5 is_stmt 1 view .LVU400
 479:../Core/Src/main.c ****     huart1.Init.Parity = UART_PARITY_NONE;
 1231              		.loc 1 479 26 is_stmt 0 view .LVU401
 1232 0012 C360     		str	r3, [r0, #12]
 480:../Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 1233              		.loc 1 480 5 is_stmt 1 view .LVU402
 480:../Core/Src/main.c ****     huart1.Init.Mode = UART_MODE_TX_RX;
 1234              		.loc 1 480 24 is_stmt 0 view .LVU403
 1235 0014 0361     		str	r3, [r0, #16]
 481:../Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1236              		.loc 1 481 5 is_stmt 1 view .LVU404
 481:../Core/Src/main.c ****     huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1237              		.loc 1 481 22 is_stmt 0 view .LVU405
 1238 0016 0C22     		movs	r2, #12
 1239 0018 4261     		str	r2, [r0, #20]
 482:../Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1240              		.loc 1 482 5 is_stmt 1 view .LVU406
 482:../Core/Src/main.c ****     huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1241              		.loc 1 482 27 is_stmt 0 view .LVU407
 1242 001a 8361     		str	r3, [r0, #24]
 483:../Core/Src/main.c ****     if (HAL_UART_Init(&huart1) != HAL_OK)
 1243              		.loc 1 483 5 is_stmt 1 view .LVU408
 483:../Core/Src/main.c ****     if (HAL_UART_Init(&huart1) != HAL_OK)
 1244              		.loc 1 483 30 is_stmt 0 view .LVU409
 1245 001c C361     		str	r3, [r0, #28]
 484:../Core/Src/main.c ****     {
 1246              		.loc 1 484 5 is_stmt 1 view .LVU410
 484:../Core/Src/main.c ****     {
 1247              		.loc 1 484 9 is_stmt 0 view .LVU411
 1248 001e FFF7FEFF 		bl	HAL_UART_Init
 1249              	.LVL46:
 484:../Core/Src/main.c ****     {
 1250              		.loc 1 484 8 view .LVU412
 1251 0022 00B9     		cbnz	r0, .L73
 491:../Core/Src/main.c **** 
 1252              		.loc 1 491 1 view .LVU413
 1253 0024 08BD     		pop	{r3, pc}
 1254              	.L73:
 486:../Core/Src/main.c ****     }
 1255              		.loc 1 486 9 is_stmt 1 view .LVU414
 1256 0026 FFF7FEFF 		bl	Error_Handler
 1257              	.LVL47:
 1258              	.L75:
 1259 002a 00BF     		.align	2
 1260              	.L74:
ARM GAS  /tmp/ccmpGu2Q.s 			page 42


 1261 002c 00000000 		.word	.LANCHOR7
 1262 0030 00100140 		.word	1073811456
 1263              		.cfi_endproc
 1264              	.LFE143:
 1266              		.section	.text.SystemClock_Config,"ax",%progbits
 1267              		.align	1
 1268              		.global	SystemClock_Config
 1269              		.syntax unified
 1270              		.thumb
 1271              		.thumb_func
 1272              		.fpu fpv4-sp-d16
 1274              	SystemClock_Config:
 1275              	.LFB136:
 174:../Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1276              		.loc 1 174 1 view -0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 80
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 1280 0000 00B5     		push	{lr}
 1281              	.LCFI22:
 1282              		.cfi_def_cfa_offset 4
 1283              		.cfi_offset 14, -4
 1284 0002 95B0     		sub	sp, sp, #84
 1285              	.LCFI23:
 1286              		.cfi_def_cfa_offset 88
 175:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1287              		.loc 1 175 5 view .LVU416
 175:../Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1288              		.loc 1 175 24 is_stmt 0 view .LVU417
 1289 0004 3022     		movs	r2, #48
 1290 0006 0021     		movs	r1, #0
 1291 0008 08A8     		add	r0, sp, #32
 1292 000a FFF7FEFF 		bl	memset
 1293              	.LVL48:
 176:../Core/Src/main.c **** 
 1294              		.loc 1 176 5 is_stmt 1 view .LVU418
 176:../Core/Src/main.c **** 
 1295              		.loc 1 176 24 is_stmt 0 view .LVU419
 1296 000e 0023     		movs	r3, #0
 1297 0010 0393     		str	r3, [sp, #12]
 1298 0012 0493     		str	r3, [sp, #16]
 1299 0014 0593     		str	r3, [sp, #20]
 1300 0016 0693     		str	r3, [sp, #24]
 1301 0018 0793     		str	r3, [sp, #28]
 180:../Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1302              		.loc 1 180 5 is_stmt 1 view .LVU420
 1303              	.LBB14:
 180:../Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1304              		.loc 1 180 5 view .LVU421
 1305 001a 0193     		str	r3, [sp, #4]
 180:../Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1306              		.loc 1 180 5 view .LVU422
 1307 001c 204A     		ldr	r2, .L82
 1308 001e 116C     		ldr	r1, [r2, #64]
 1309 0020 41F08051 		orr	r1, r1, #268435456
 1310 0024 1164     		str	r1, [r2, #64]
 180:../Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
ARM GAS  /tmp/ccmpGu2Q.s 			page 43


 1311              		.loc 1 180 5 view .LVU423
 1312 0026 126C     		ldr	r2, [r2, #64]
 1313 0028 02F08052 		and	r2, r2, #268435456
 1314 002c 0192     		str	r2, [sp, #4]
 180:../Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1315              		.loc 1 180 5 view .LVU424
 1316 002e 019A     		ldr	r2, [sp, #4]
 1317              	.LBE14:
 180:../Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 1318              		.loc 1 180 5 view .LVU425
 181:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 1319              		.loc 1 181 5 view .LVU426
 1320              	.LBB15:
 181:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 1321              		.loc 1 181 5 view .LVU427
 1322 0030 0293     		str	r3, [sp, #8]
 181:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 1323              		.loc 1 181 5 view .LVU428
 1324 0032 1C4A     		ldr	r2, .L82+4
 1325 0034 1368     		ldr	r3, [r2]
 1326 0036 23F44043 		bic	r3, r3, #49152
 1327 003a 43F48043 		orr	r3, r3, #16384
 1328 003e 1360     		str	r3, [r2]
 181:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 1329              		.loc 1 181 5 view .LVU429
 1330 0040 1368     		ldr	r3, [r2]
 1331 0042 03F44043 		and	r3, r3, #49152
 1332 0046 0293     		str	r3, [sp, #8]
 181:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 1333              		.loc 1 181 5 view .LVU430
 1334 0048 029B     		ldr	r3, [sp, #8]
 1335              	.LBE15:
 181:../Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
 1336              		.loc 1 181 5 view .LVU431
 185:../Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1337              		.loc 1 185 5 view .LVU432
 185:../Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1338              		.loc 1 185 38 is_stmt 0 view .LVU433
 1339 004a 0123     		movs	r3, #1
 1340 004c 0893     		str	r3, [sp, #32]
 186:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1341              		.loc 1 186 5 is_stmt 1 view .LVU434
 186:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1342              		.loc 1 186 32 is_stmt 0 view .LVU435
 1343 004e 4FF48033 		mov	r3, #65536
 1344 0052 0993     		str	r3, [sp, #36]
 187:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1345              		.loc 1 187 5 is_stmt 1 view .LVU436
 187:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1346              		.loc 1 187 36 is_stmt 0 view .LVU437
 1347 0054 0223     		movs	r3, #2
 1348 0056 0E93     		str	r3, [sp, #56]
 188:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 4;
 1349              		.loc 1 188 5 is_stmt 1 view .LVU438
 188:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 4;
 1350              		.loc 1 188 37 is_stmt 0 view .LVU439
 1351 0058 4FF48002 		mov	r2, #4194304
ARM GAS  /tmp/ccmpGu2Q.s 			page 44


 1352 005c 0F92     		str	r2, [sp, #60]
 189:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 72;
 1353              		.loc 1 189 5 is_stmt 1 view .LVU440
 189:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 72;
 1354              		.loc 1 189 32 is_stmt 0 view .LVU441
 1355 005e 0422     		movs	r2, #4
 1356 0060 1092     		str	r2, [sp, #64]
 190:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1357              		.loc 1 190 5 is_stmt 1 view .LVU442
 190:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1358              		.loc 1 190 32 is_stmt 0 view .LVU443
 1359 0062 4822     		movs	r2, #72
 1360 0064 1192     		str	r2, [sp, #68]
 191:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 3;
 1361              		.loc 1 191 5 is_stmt 1 view .LVU444
 191:../Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 3;
 1362              		.loc 1 191 32 is_stmt 0 view .LVU445
 1363 0066 1293     		str	r3, [sp, #72]
 192:../Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1364              		.loc 1 192 5 is_stmt 1 view .LVU446
 192:../Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1365              		.loc 1 192 32 is_stmt 0 view .LVU447
 1366 0068 0323     		movs	r3, #3
 1367 006a 1393     		str	r3, [sp, #76]
 193:../Core/Src/main.c ****     {
 1368              		.loc 1 193 5 is_stmt 1 view .LVU448
 193:../Core/Src/main.c ****     {
 1369              		.loc 1 193 9 is_stmt 0 view .LVU449
 1370 006c 08A8     		add	r0, sp, #32
 1371 006e FFF7FEFF 		bl	HAL_RCC_OscConfig
 1372              	.LVL49:
 193:../Core/Src/main.c ****     {
 1373              		.loc 1 193 8 view .LVU450
 1374 0072 80B9     		cbnz	r0, .L80
 199:../Core/Src/main.c ****         RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 1375              		.loc 1 199 5 is_stmt 1 view .LVU451
 199:../Core/Src/main.c ****         RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 1376              		.loc 1 199 33 is_stmt 0 view .LVU452
 1377 0074 0F23     		movs	r3, #15
 1378 0076 0393     		str	r3, [sp, #12]
 201:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1379              		.loc 1 201 5 is_stmt 1 view .LVU453
 201:../Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1380              		.loc 1 201 36 is_stmt 0 view .LVU454
 1381 0078 0221     		movs	r1, #2
 1382 007a 0491     		str	r1, [sp, #16]
 202:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1383              		.loc 1 202 5 is_stmt 1 view .LVU455
 202:../Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1384              		.loc 1 202 37 is_stmt 0 view .LVU456
 1385 007c 0023     		movs	r3, #0
 1386 007e 0593     		str	r3, [sp, #20]
 203:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1387              		.loc 1 203 5 is_stmt 1 view .LVU457
 203:../Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1388              		.loc 1 203 38 is_stmt 0 view .LVU458
 1389 0080 4FF48052 		mov	r2, #4096
ARM GAS  /tmp/ccmpGu2Q.s 			page 45


 1390 0084 0692     		str	r2, [sp, #24]
 204:../Core/Src/main.c **** 
 1391              		.loc 1 204 5 is_stmt 1 view .LVU459
 204:../Core/Src/main.c **** 
 1392              		.loc 1 204 38 is_stmt 0 view .LVU460
 1393 0086 0793     		str	r3, [sp, #28]
 206:../Core/Src/main.c ****     {
 1394              		.loc 1 206 5 is_stmt 1 view .LVU461
 206:../Core/Src/main.c ****     {
 1395              		.loc 1 206 9 is_stmt 0 view .LVU462
 1396 0088 03A8     		add	r0, sp, #12
 1397 008a FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1398              	.LVL50:
 206:../Core/Src/main.c ****     {
 1399              		.loc 1 206 8 view .LVU463
 1400 008e 20B9     		cbnz	r0, .L81
 210:../Core/Src/main.c **** 
 1401              		.loc 1 210 1 view .LVU464
 1402 0090 15B0     		add	sp, sp, #84
 1403              	.LCFI24:
 1404              		.cfi_remember_state
 1405              		.cfi_def_cfa_offset 4
 1406              		@ sp needed
 1407 0092 5DF804FB 		ldr	pc, [sp], #4
 1408              	.L80:
 1409              	.LCFI25:
 1410              		.cfi_restore_state
 195:../Core/Src/main.c ****     }
 1411              		.loc 1 195 9 is_stmt 1 view .LVU465
 1412 0096 FFF7FEFF 		bl	Error_Handler
 1413              	.LVL51:
 1414              	.L81:
 208:../Core/Src/main.c ****     }
 1415              		.loc 1 208 9 view .LVU466
 1416 009a FFF7FEFF 		bl	Error_Handler
 1417              	.LVL52:
 1418              	.L83:
 1419 009e 00BF     		.align	2
 1420              	.L82:
 1421 00a0 00380240 		.word	1073887232
 1422 00a4 00700040 		.word	1073770496
 1423              		.cfi_endproc
 1424              	.LFE136:
 1426              		.section	.text.main,"ax",%progbits
 1427              		.align	1
 1428              		.global	main
 1429              		.syntax unified
 1430              		.thumb
 1431              		.thumb_func
 1432              		.fpu fpv4-sp-d16
 1434              	main:
 1435              	.LFB135:
  92:../Core/Src/main.c ****     /* USER CODE BEGIN 1 */
 1436              		.loc 1 92 1 view -0
 1437              		.cfi_startproc
 1438              		@ Volatile: function does not return.
 1439              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /tmp/ccmpGu2Q.s 			page 46


 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 1441 0000 00B5     		push	{lr}
 1442              	.LCFI26:
 1443              		.cfi_def_cfa_offset 4
 1444              		.cfi_offset 14, -4
 1445 0002 89B0     		sub	sp, sp, #36
 1446              	.LCFI27:
 1447              		.cfi_def_cfa_offset 40
 100:../Core/Src/main.c **** 
 1448              		.loc 1 100 5 view .LVU468
 1449 0004 FFF7FEFF 		bl	HAL_Init
 1450              	.LVL53:
 107:../Core/Src/main.c **** 
 1451              		.loc 1 107 5 view .LVU469
 1452 0008 FFF7FEFF 		bl	SystemClock_Config
 1453              	.LVL54:
 114:../Core/Src/main.c ****     MX_CRC_Init();
 1454              		.loc 1 114 5 view .LVU470
 1455 000c FFF7FEFF 		bl	MX_GPIO_Init
 1456              	.LVL55:
 115:../Core/Src/main.c ****     MX_DMA2D_Init();
 1457              		.loc 1 115 5 view .LVU471
 1458 0010 FFF7FEFF 		bl	MX_CRC_Init
 1459              	.LVL56:
 116:../Core/Src/main.c ****     MX_FMC_Init();
 1460              		.loc 1 116 5 view .LVU472
 1461 0014 FFF7FEFF 		bl	MX_DMA2D_Init
 1462              	.LVL57:
 117:../Core/Src/main.c ****     MX_I2C3_Init();
 1463              		.loc 1 117 5 view .LVU473
 1464 0018 FFF7FEFF 		bl	MX_FMC_Init
 1465              	.LVL58:
 118:../Core/Src/main.c ****     MX_LTDC_Init();
 1466              		.loc 1 118 5 view .LVU474
 1467 001c FFF7FEFF 		bl	MX_I2C3_Init
 1468              	.LVL59:
 119:../Core/Src/main.c ****     MX_SPI5_Init();
 1469              		.loc 1 119 5 view .LVU475
 1470 0020 FFF7FEFF 		bl	MX_LTDC_Init
 1471              	.LVL60:
 120:../Core/Src/main.c ****     MX_TIM1_Init();
 1472              		.loc 1 120 5 view .LVU476
 1473 0024 FFF7FEFF 		bl	MX_SPI5_Init
 1474              	.LVL61:
 121:../Core/Src/main.c ****     MX_USART1_UART_Init();
 1475              		.loc 1 121 5 view .LVU477
 1476 0028 FFF7FEFF 		bl	MX_TIM1_Init
 1477              	.LVL62:
 122:../Core/Src/main.c ****     /* USER CODE BEGIN 2 */
 1478              		.loc 1 122 5 view .LVU478
 1479 002c FFF7FEFF 		bl	MX_USART1_UART_Init
 1480              	.LVL63:
 125:../Core/Src/main.c **** 
 1481              		.loc 1 125 5 view .LVU479
 1482 0030 FFF7FEFF 		bl	projectMain
 1483              	.LVL64:
 147:../Core/Src/main.c ****     defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
ARM GAS  /tmp/ccmpGu2Q.s 			page 47


 1484              		.loc 1 147 5 view .LVU480
 1485 0034 0DF1040C 		add	ip, sp, #4
 1486 0038 084C     		ldr	r4, .L87
 1487 003a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 1488 003c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1489 0040 94E80700 		ldm	r4, {r0, r1, r2}
 1490 0044 8CE80700 		stm	ip, {r0, r1, r2}
 148:../Core/Src/main.c **** 
 1491              		.loc 1 148 5 view .LVU481
 148:../Core/Src/main.c **** 
 1492              		.loc 1 148 25 is_stmt 0 view .LVU482
 1493 0048 0021     		movs	r1, #0
 1494 004a 01A8     		add	r0, sp, #4
 1495 004c FFF7FEFF 		bl	osThreadCreate
 1496              	.LVL65:
 148:../Core/Src/main.c **** 
 1497              		.loc 1 148 23 view .LVU483
 1498 0050 034B     		ldr	r3, .L87+4
 1499 0052 1860     		str	r0, [r3]
 155:../Core/Src/main.c **** 
 1500              		.loc 1 155 5 is_stmt 1 view .LVU484
 1501 0054 FFF7FEFF 		bl	osKernelStart
 1502              	.LVL66:
 1503              	.L85:
 160:../Core/Src/main.c ****     {
 1504              		.loc 1 160 5 discriminator 1 view .LVU485
 165:../Core/Src/main.c ****     /* USER CODE END 3 */
 1505              		.loc 1 165 5 discriminator 1 view .LVU486
 160:../Core/Src/main.c ****     {
 1506              		.loc 1 160 11 discriminator 1 view .LVU487
 1507 0058 FEE7     		b	.L85
 1508              	.L88:
 1509 005a 00BF     		.align	2
 1510              	.L87:
 1511 005c 00000000 		.word	.LANCHOR8
 1512 0060 00000000 		.word	.LANCHOR9
 1513              		.cfi_endproc
 1514              	.LFE135:
 1516              		.section	.rodata.str1.4,"aMS",%progbits,1
 1517              		.align	2
 1518              	.LC0:
 1519 0000 64656661 		.ascii	"defaultTask\000"
 1519      756C7454 
 1519      61736B00 
 1520              		.global	defaultTaskHandle
 1521              		.global	hsdram1
 1522              		.global	huart1
 1523              		.global	htim1
 1524              		.global	hspi5
 1525              		.global	hltdc
 1526              		.global	hi2c3
 1527              		.global	hdma2d
 1528              		.global	hcrc
 1529              		.section	.rodata
 1530              		.align	2
 1531              		.set	.LANCHOR8,. + 0
 1532              	.LC2:
ARM GAS  /tmp/ccmpGu2Q.s 			page 48


 1533 0000 00000000 		.word	.LC0
 1534 0004 00000000 		.word	StartDefaultTask
 1535 0008 0000     		.short	0
 1536 000a 0000     		.space	2
 1537 000c 00000000 		.word	0
 1538 0010 00100000 		.word	4096
 1539 0014 00000000 		.word	0
 1540 0018 00000000 		.word	0
 1541              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1542              		.align	2
 1543              		.set	.LANCHOR9,. + 0
 1546              	defaultTaskHandle:
 1547 0000 00000000 		.space	4
 1548              		.section	.bss.hcrc,"aw",%nobits
 1549              		.align	2
 1550              		.set	.LANCHOR0,. + 0
 1553              	hcrc:
 1554 0000 00000000 		.space	8
 1554      00000000 
 1555              		.section	.bss.hdma2d,"aw",%nobits
 1556              		.align	2
 1557              		.set	.LANCHOR1,. + 0
 1560              	hdma2d:
 1561 0000 00000000 		.space	64
 1561      00000000 
 1561      00000000 
 1561      00000000 
 1561      00000000 
 1562              		.section	.bss.hi2c3,"aw",%nobits
 1563              		.align	2
 1564              		.set	.LANCHOR3,. + 0
 1567              	hi2c3:
 1568 0000 00000000 		.space	84
 1568      00000000 
 1568      00000000 
 1568      00000000 
 1568      00000000 
 1569              		.section	.bss.hltdc,"aw",%nobits
 1570              		.align	2
 1571              		.set	.LANCHOR4,. + 0
 1574              	hltdc:
 1575 0000 00000000 		.space	168
 1575      00000000 
 1575      00000000 
 1575      00000000 
 1575      00000000 
 1576              		.section	.bss.hsdram1,"aw",%nobits
 1577              		.align	2
 1578              		.set	.LANCHOR2,. + 0
 1581              	hsdram1:
 1582 0000 00000000 		.space	52
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1583              		.section	.bss.hspi5,"aw",%nobits
 1584              		.align	2
ARM GAS  /tmp/ccmpGu2Q.s 			page 49


 1585              		.set	.LANCHOR5,. + 0
 1588              	hspi5:
 1589 0000 00000000 		.space	88
 1589      00000000 
 1589      00000000 
 1589      00000000 
 1589      00000000 
 1590              		.section	.bss.htim1,"aw",%nobits
 1591              		.align	2
 1592              		.set	.LANCHOR6,. + 0
 1595              	htim1:
 1596 0000 00000000 		.space	72
 1596      00000000 
 1596      00000000 
 1596      00000000 
 1596      00000000 
 1597              		.section	.bss.huart1,"aw",%nobits
 1598              		.align	2
 1599              		.set	.LANCHOR7,. + 0
 1602              	huart1:
 1603 0000 00000000 		.space	68
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1603      00000000 
 1604              		.text
 1605              	.Letext0:
 1606              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1607              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1608              		.file 5 "../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 1609              		.file 6 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1610              		.file 7 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1611              		.file 8 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1612              		.file 9 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1613              		.file 10 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1614              		.file 11 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_crc.h"
 1615              		.file 12 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma2d.h"
 1616              		.file 13 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fmc.h"
 1617              		.file 14 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sdram.h"
 1618              		.file 15 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1619              		.file 16 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_ltdc.h"
 1620              		.file 17 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1621              		.file 18 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1622              		.file 19 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1623              		.file 20 "../Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 1624              		.file 21 "../Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 1625              		.file 22 "../Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 1626              		.file 23 "../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1627              		.file 24 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1628              		.file 25 "../USB_HOST/App/usb_host.h"
 1629              		.file 26 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1630              		.file 27 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c_ex.h"
 1631              		.file 28 "../Blinky/projectMain.h"
 1632              		.file 29 "<built-in>"
ARM GAS  /tmp/ccmpGu2Q.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccmpGu2Q.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccmpGu2Q.s:354    .text.MX_GPIO_Init:000000000000018c $d
     /tmp/ccmpGu2Q.s:364    .text.StartDefaultTask:0000000000000000 $t
     /tmp/ccmpGu2Q.s:371    .text.StartDefaultTask:0000000000000000 StartDefaultTask
     /tmp/ccmpGu2Q.s:400    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccmpGu2Q.s:407    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccmpGu2Q.s:441    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccmpGu2Q.s:446    .text.Error_Handler:0000000000000000 $t
     /tmp/ccmpGu2Q.s:453    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccmpGu2Q.s:485    .text.MX_CRC_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:491    .text.MX_CRC_Init:0000000000000000 MX_CRC_Init
     /tmp/ccmpGu2Q.s:522    .text.MX_CRC_Init:0000000000000014 $d
     /tmp/ccmpGu2Q.s:528    .text.MX_DMA2D_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:534    .text.MX_DMA2D_Init:0000000000000000 MX_DMA2D_Init
     /tmp/ccmpGu2Q.s:599    .text.MX_DMA2D_Init:0000000000000034 $d
     /tmp/ccmpGu2Q.s:605    .text.MX_FMC_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:611    .text.MX_FMC_Init:0000000000000000 MX_FMC_Init
     /tmp/ccmpGu2Q.s:723    .text.MX_FMC_Init:0000000000000068 $d
     /tmp/ccmpGu2Q.s:729    .text.MX_I2C3_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:735    .text.MX_I2C3_Init:0000000000000000 MX_I2C3_Init
     /tmp/ccmpGu2Q.s:817    .text.MX_I2C3_Init:0000000000000048 $d
     /tmp/ccmpGu2Q.s:824    .text.MX_LTDC_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:830    .text.MX_LTDC_Init:0000000000000000 MX_LTDC_Init
     /tmp/ccmpGu2Q.s:996    .text.MX_LTDC_Init:00000000000000ac $d
     /tmp/ccmpGu2Q.s:1002   .text.MX_SPI5_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:1008   .text.MX_SPI5_Init:0000000000000000 MX_SPI5_Init
     /tmp/ccmpGu2Q.s:1077   .text.MX_SPI5_Init:0000000000000038 $d
     /tmp/ccmpGu2Q.s:1083   .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:1089   .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccmpGu2Q.s:1194   .text.MX_TIM1_Init:0000000000000060 $d
     /tmp/ccmpGu2Q.s:1200   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccmpGu2Q.s:1206   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccmpGu2Q.s:1261   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccmpGu2Q.s:1267   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccmpGu2Q.s:1274   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccmpGu2Q.s:1421   .text.SystemClock_Config:00000000000000a0 $d
     /tmp/ccmpGu2Q.s:1427   .text.main:0000000000000000 $t
     /tmp/ccmpGu2Q.s:1434   .text.main:0000000000000000 main
     /tmp/ccmpGu2Q.s:1511   .text.main:000000000000005c $d
     /tmp/ccmpGu2Q.s:1517   .rodata.str1.4:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1546   .bss.defaultTaskHandle:0000000000000000 defaultTaskHandle
     /tmp/ccmpGu2Q.s:1581   .bss.hsdram1:0000000000000000 hsdram1
     /tmp/ccmpGu2Q.s:1602   .bss.huart1:0000000000000000 huart1
     /tmp/ccmpGu2Q.s:1595   .bss.htim1:0000000000000000 htim1
     /tmp/ccmpGu2Q.s:1588   .bss.hspi5:0000000000000000 hspi5
     /tmp/ccmpGu2Q.s:1574   .bss.hltdc:0000000000000000 hltdc
     /tmp/ccmpGu2Q.s:1567   .bss.hi2c3:0000000000000000 hi2c3
     /tmp/ccmpGu2Q.s:1560   .bss.hdma2d:0000000000000000 hdma2d
     /tmp/ccmpGu2Q.s:1553   .bss.hcrc:0000000000000000 hcrc
     /tmp/ccmpGu2Q.s:1530   .rodata:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1542   .bss.defaultTaskHandle:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1549   .bss.hcrc:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1556   .bss.hdma2d:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1563   .bss.hi2c3:0000000000000000 $d
ARM GAS  /tmp/ccmpGu2Q.s 			page 51


     /tmp/ccmpGu2Q.s:1570   .bss.hltdc:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1577   .bss.hsdram1:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1584   .bss.hspi5:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1591   .bss.htim1:0000000000000000 $d
     /tmp/ccmpGu2Q.s:1598   .bss.huart1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
MX_USB_HOST_Init
osDelay
HAL_IncTick
HAL_CRC_Init
HAL_DMA2D_Init
HAL_DMA2D_ConfigLayer
HAL_SDRAM_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
memset
HAL_LTDC_Init
HAL_LTDC_ConfigLayer
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
projectMain
osThreadCreate
osKernelStart
