#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 13;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5587532fbe30 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x558753362cc0_0 .var "clk", 0 0;
S_0x55875332f720 .scope module, "top_module" "cpu" 2 5, 3 3 0, S_0x5587532fbe30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
L_0x558753373950 .functor OR 1, v0x55875334b330_0, v0x55875334b8d0_0, C4<0>, C4<0>;
L_0x558753374a90 .functor OR 1, v0x55875335b870_0, v0x55875335ce20_0, C4<0>, C4<0>;
v0x55875335fc80_0 .net "PC", 31 0, v0x558753357410_0;  1 drivers
v0x55875335fd60_0 .net "PC_to_ID", 31 0, v0x558753325db0_0;  1 drivers
v0x55875335fe70_0 .net "alu_1_EX", 31 0, v0x55875335b050_0;  1 drivers
v0x55875335ff10_0 .net "alu_1_ID", 31 0, L_0x558753378bf0;  1 drivers
v0x55875335ffd0_0 .net "alu_1_sel", 1 0, v0x558753344b80_0;  1 drivers
v0x5587533600e0_0 .net "alu_2_EX", 31 0, v0x55875335b250_0;  1 drivers
v0x5587533601a0_0 .net "alu_2_ID", 31 0, L_0x5587533784f0;  1 drivers
v0x558753360260_0 .net "alu_2_sel", 1 0, v0x558753344c60_0;  1 drivers
v0x558753360320_0 .net "alu_MEM", 31 0, v0x55875335cbd0_0;  1 drivers
v0x558753360470_0 .net "alu_op_EX", 3 0, v0x55875335b4c0_0;  1 drivers
v0x558753360530_0 .net "alu_op_ID", 3 0, v0x55875334b230_0;  1 drivers
v0x5587533605f0_0 .net "alu_out_EX", 31 0, v0x558753341070_0;  1 drivers
v0x5587533606b0_0 .net "alu_out_MEM", 31 0, L_0x558753377fb0;  1 drivers
v0x558753360770_0 .net "alu_out_WB", 31 0, v0x55875335dfc0_0;  1 drivers
v0x558753360830_0 .net "branch_a1_sel", 1 0, v0x558753345770_0;  1 drivers
v0x5587533608f0_0 .net "branch_a2_sel", 1 0, v0x558753345870_0;  1 drivers
v0x5587533609b0_0 .net "branch_offset", 31 0, L_0x558753376420;  1 drivers
v0x558753360bd0_0 .net "branch_taken", 0 0, v0x55875334b330_0;  1 drivers
v0x558753360c70_0 .net "clk", 0 0, v0x558753362cc0_0;  1 drivers
v0x558753360d10_0 .net "instruction", 31 0, L_0x558753374500;  1 drivers
v0x558753360dd0_0 .net "instruction_out", 31 0, v0x558753340520_0;  1 drivers
v0x558753360e90_0 .net "is_branch", 0 0, v0x55875334b5d0_0;  1 drivers
v0x558753360f30_0 .net "jump_taken", 0 0, v0x55875334b8d0_0;  1 drivers
v0x558753360fd0_0 .net "jump_target", 31 0, L_0x558753376250;  1 drivers
v0x5587533610e0_0 .net "mem_out_MEM", 31 0, L_0x55875337b6b0;  1 drivers
v0x5587533611a0_0 .net "mem_out_WB", 31 0, v0x55875335e410_0;  1 drivers
v0x558753361260_0 .net "mem_r_EX", 0 0, v0x55875335b870_0;  1 drivers
v0x558753361300_0 .net "mem_r_ID", 0 0, v0x55875334ba00_0;  1 drivers
v0x5587533613a0_0 .net "mem_r_MEM", 0 0, v0x55875335ce20_0;  1 drivers
v0x558753361440_0 .net "mem_r_WB", 0 0, v0x55875335e210_0;  1 drivers
v0x5587533614e0_0 .net "mem_w_EX", 0 0, v0x55875335b9b0_0;  1 drivers
v0x5587533615d0_0 .net "mem_w_ID", 0 0, v0x55875334baa0_0;  1 drivers
v0x558753361670_0 .net "mem_w_MEM", 0 0, v0x55875335cfb0_0;  1 drivers
v0x558753361920_0 .net "reg_dest_EX", 4 0, v0x55875335bb60_0;  1 drivers
v0x5587533619e0_0 .net "reg_dest_ID", 4 0, L_0x5587533767f0;  1 drivers
v0x558753361aa0_0 .net "reg_dest_MEM", 4 0, v0x55875335d1d0_0;  1 drivers
v0x558753361bf0_0 .net "reg_dest_WB", 4 0, v0x55875335e5b0_0;  1 drivers
v0x558753361cb0_0 .net "reg_rs_EX", 4 0, v0x55875335bce0_0;  1 drivers
v0x558753361d70_0 .net "reg_rs_ID", 4 0, L_0x558753379850;  1 drivers
v0x558753361e30_0 .net "reg_rt_EX", 4 0, v0x55875335bed0_0;  1 drivers
v0x558753361f40_0 .net "reg_rt_ID", 4 0, L_0x5587533792b0;  1 drivers
L_0x7f83fbbf8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558753362000_0 .net "rst", 0 0, L_0x7f83fbbf8018;  1 drivers
v0x5587533620a0_0 .net "st_MEM", 31 0, v0x55875335d440_0;  1 drivers
v0x558753362160_0 .net "st_data_EX", 31 0, v0x55875335c1e0_0;  1 drivers
v0x558753362220_0 .net "st_data_ID", 31 0, L_0x558753377310;  1 drivers
v0x558753362330_0 .net "st_data_out_EX", 31 0, L_0x55875337a9a0;  1 drivers
v0x5587533623f0_0 .net "st_data_sel", 1 0, v0x5587533451b0_0;  1 drivers
v0x5587533624b0_0 .net "stall", 0 0, v0x558753346a30_0;  1 drivers
v0x558753362550_0 .net "tem_EX", 0 0, v0x55875335c320_0;  1 drivers
v0x558753362640_0 .net "tem_ID", 0 0, v0x55875334beb0_0;  1 drivers
v0x5587533626e0_0 .net "tem_MEM", 0 0, v0x55875335d5f0_0;  1 drivers
v0x558753362810_0 .net "tem_WB", 0 0, v0x55875335e840_0;  1 drivers
v0x5587533628b0_0 .net "wb_data", 31 0, L_0x55875337bf00;  1 drivers
v0x558753362970_0 .net "wb_en_EX", 0 0, v0x55875335c4d0_0;  1 drivers
v0x558753362a10_0 .net "wb_en_ID", 0 0, v0x55875334bf50_0;  1 drivers
v0x558753362ab0_0 .net "wb_en_MEM", 0 0, v0x55875335d7d0_0;  1 drivers
v0x558753362be0_0 .net "wb_en_WB", 0 0, v0x55875335e9a0_0;  1 drivers
S_0x558753329cd0 .scope module, "IFID" "IF_to_ID" 3 55, 4 3 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "freeze"
    .port_info 4 /INPUT 32 "PC_in"
    .port_info 5 /INPUT 32 "instruction_in"
    .port_info 6 /OUTPUT 32 "PC_out"
    .port_info 7 /OUTPUT 32 "instruction_out"
v0x55875332e390_0 .net "PC_in", 31 0, v0x558753357410_0;  alias, 1 drivers
v0x558753325db0_0 .var "PC_out", 31 0;
v0x558753316c40_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x55875332bde0_0 .net "flush", 0 0, L_0x558753373950;  1 drivers
v0x5587532de120_0 .net "freeze", 0 0, v0x558753346a30_0;  alias, 1 drivers
v0x558753340440_0 .net "instruction_in", 31 0, L_0x558753374500;  alias, 1 drivers
v0x558753340520_0 .var "instruction_out", 31 0;
v0x558753340600_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
E_0x55875325f400 .event posedge, v0x558753316c40_0;
S_0x558753340810 .scope module, "ex" "EX_stage" 3 162, 5 3 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 4 "alu_op"
    .port_info 3 /INPUT 32 "alu_1_data"
    .port_info 4 /INPUT 32 "alu_1_MEM"
    .port_info 5 /INPUT 32 "alu_1_WB"
    .port_info 6 /INPUT 2 "alu_1_sel"
    .port_info 7 /INPUT 32 "alu_2_data"
    .port_info 8 /INPUT 32 "alu_2_MEM"
    .port_info 9 /INPUT 32 "alu_2_WB"
    .port_info 10 /INPUT 2 "alu_2_sel"
    .port_info 11 /INPUT 32 "st_data"
    .port_info 12 /INPUT 32 "st_data_MEM"
    .port_info 13 /INPUT 32 "st_data_WB"
    .port_info 14 /INPUT 2 "st_data_sel"
    .port_info 15 /OUTPUT 32 "alu_out"
    .port_info 16 /OUTPUT 32 "st_data_out"
v0x558753343450_0 .net "alu_1", 31 0, L_0x55875337a080;  1 drivers
v0x558753343530_0 .net "alu_1_MEM", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x5587533435f0_0 .net "alu_1_WB", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x558753343690_0 .net "alu_1_data", 31 0, v0x55875335b050_0;  alias, 1 drivers
v0x558753343750_0 .net "alu_1_sel", 1 0, v0x558753344b80_0;  alias, 1 drivers
v0x558753343840_0 .net "alu_2", 31 0, L_0x55875337a510;  1 drivers
v0x558753343930_0 .net "alu_2_MEM", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x5587533439f0_0 .net "alu_2_WB", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x558753343b40_0 .net "alu_2_data", 31 0, v0x55875335b250_0;  alias, 1 drivers
v0x558753343c90_0 .net "alu_2_sel", 1 0, v0x558753344c60_0;  alias, 1 drivers
v0x558753343d30_0 .net "alu_op", 3 0, v0x55875335b4c0_0;  alias, 1 drivers
v0x558753343dd0_0 .net "alu_out", 31 0, v0x558753341070_0;  alias, 1 drivers
v0x558753343ea0_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
o0x7f83fbc41be8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x558753343f70_0 .net "reg_dest", 4 0, o0x7f83fbc41be8;  0 drivers
o0x7f83fbc41c18 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x558753344010_0 .net "reg_rs", 4 0, o0x7f83fbc41c18;  0 drivers
o0x7f83fbc41c48 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5587533440f0_0 .net "reg_rt", 4 0, o0x7f83fbc41c48;  0 drivers
v0x5587533441d0_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x5587533442a0_0 .net "st_data", 31 0, v0x55875335c1e0_0;  alias, 1 drivers
v0x558753344370_0 .net "st_data_MEM", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x558753344410_0 .net "st_data_WB", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x5587533444d0_0 .net "st_data_out", 31 0, L_0x55875337a9a0;  alias, 1 drivers
v0x5587533445c0_0 .net "st_data_sel", 1 0, v0x5587533451b0_0;  alias, 1 drivers
S_0x558753340b50 .scope module, "a" "alu" 5 48, 6 3 0, S_0x558753340810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 4 "alu_op"
    .port_info 3 /OUTPUT 32 "result"
v0x558753340dd0_0 .net "alu_op", 3 0, v0x55875335b4c0_0;  alias, 1 drivers
v0x558753340ed0_0 .net "data1", 31 0, L_0x55875337a080;  alias, 1 drivers
v0x558753340fb0_0 .net "data2", 31 0, L_0x55875337a510;  alias, 1 drivers
v0x558753341070_0 .var "result", 31 0;
E_0x55875325f540 .event edge, v0x558753340dd0_0, v0x558753340ed0_0, v0x558753340fb0_0;
S_0x5587533411d0 .scope module, "alu_1_src" "data_mux_3" 5 24, 7 25 0, S_0x558753340810;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f83fbbf8e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5587533413c0_0 .net/2u *"_s0", 1 0, L_0x7f83fbbf8e70;  1 drivers
v0x5587533414a0_0 .net *"_s2", 0 0, L_0x558753379b60;  1 drivers
L_0x7f83fbbf8eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558753341560_0 .net/2u *"_s4", 1 0, L_0x7f83fbbf8eb8;  1 drivers
v0x558753341620_0 .net *"_s6", 0 0, L_0x558753379c90;  1 drivers
v0x5587533416e0_0 .net *"_s8", 31 0, L_0x558753379d80;  1 drivers
v0x558753341810_0 .net "in1", 31 0, v0x55875335b050_0;  alias, 1 drivers
v0x5587533418f0_0 .net "in2", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x5587533419d0_0 .net "in3", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x558753341ab0_0 .net "out", 31 0, L_0x55875337a080;  alias, 1 drivers
v0x558753341b70_0 .net "sel", 1 0, v0x558753344b80_0;  alias, 1 drivers
L_0x558753379b60 .cmp/eq 2, v0x558753344b80_0, L_0x7f83fbbf8e70;
L_0x558753379c90 .cmp/eq 2, v0x558753344b80_0, L_0x7f83fbbf8eb8;
L_0x558753379d80 .functor MUXZ 32, L_0x55875337bf00, v0x55875335cbd0_0, L_0x558753379c90, C4<>;
L_0x55875337a080 .functor MUXZ 32, L_0x558753379d80, v0x55875335b050_0, L_0x558753379b60, C4<>;
S_0x558753341cd0 .scope module, "alu_2_src" "data_mux_3" 5 32, 7 25 0, S_0x558753340810;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f83fbbf8f00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558753341f00_0 .net/2u *"_s0", 1 0, L_0x7f83fbbf8f00;  1 drivers
v0x558753341fe0_0 .net *"_s2", 0 0, L_0x55875337a250;  1 drivers
L_0x7f83fbbf8f48 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5587533420a0_0 .net/2u *"_s4", 1 0, L_0x7f83fbbf8f48;  1 drivers
v0x558753342190_0 .net *"_s6", 0 0, L_0x55875337a380;  1 drivers
v0x558753342250_0 .net *"_s8", 31 0, L_0x55875337a420;  1 drivers
v0x558753342380_0 .net "in1", 31 0, v0x55875335b250_0;  alias, 1 drivers
v0x558753342460_0 .net "in2", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x558753342520_0 .net "in3", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x5587533425f0_0 .net "out", 31 0, L_0x55875337a510;  alias, 1 drivers
v0x5587533426c0_0 .net "sel", 1 0, v0x558753344c60_0;  alias, 1 drivers
L_0x55875337a250 .cmp/eq 2, v0x558753344c60_0, L_0x7f83fbbf8f00;
L_0x55875337a380 .cmp/eq 2, v0x558753344c60_0, L_0x7f83fbbf8f48;
L_0x55875337a420 .functor MUXZ 32, L_0x55875337bf00, v0x55875335cbd0_0, L_0x55875337a380, C4<>;
L_0x55875337a510 .functor MUXZ 32, L_0x55875337a420, v0x55875335b250_0, L_0x55875337a250, C4<>;
S_0x558753342850 .scope module, "st_d" "data_mux_3" 5 40, 7 25 0, S_0x558753340810;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /OUTPUT 32 "out"
L_0x7f83fbbf8f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558753342a50_0 .net/2u *"_s0", 1 0, L_0x7f83fbbf8f90;  1 drivers
v0x558753342b50_0 .net *"_s2", 0 0, L_0x55875337a6e0;  1 drivers
L_0x7f83fbbf8fd8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x558753342c10_0 .net/2u *"_s4", 1 0, L_0x7f83fbbf8fd8;  1 drivers
v0x558753342d00_0 .net *"_s6", 0 0, L_0x55875337a810;  1 drivers
v0x558753342dc0_0 .net *"_s8", 31 0, L_0x55875337a8b0;  1 drivers
v0x558753342ef0_0 .net "in1", 31 0, v0x55875335c1e0_0;  alias, 1 drivers
v0x558753342fd0_0 .net "in2", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x5587533430e0_0 .net "in3", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x5587533431f0_0 .net "out", 31 0, L_0x55875337a9a0;  alias, 1 drivers
v0x5587533432d0_0 .net "sel", 1 0, v0x5587533451b0_0;  alias, 1 drivers
L_0x55875337a6e0 .cmp/eq 2, v0x5587533451b0_0, L_0x7f83fbbf8f90;
L_0x55875337a810 .cmp/eq 2, v0x5587533451b0_0, L_0x7f83fbbf8fd8;
L_0x55875337a8b0 .functor MUXZ 32, L_0x55875337bf00, v0x55875335cbd0_0, L_0x55875337a810, C4<>;
L_0x55875337a9a0 .functor MUXZ 32, L_0x55875337a8b0, v0x55875335c1e0_0, L_0x55875337a6e0, C4<>;
S_0x558753344890 .scope module, "f" "forward" 3 186, 8 3 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_en_MEM"
    .port_info 1 /INPUT 1 "wb_en_WB"
    .port_info 2 /INPUT 5 "reg_rs"
    .port_info 3 /INPUT 5 "reg_rt"
    .port_info 4 /INPUT 5 "reg_dest"
    .port_info 5 /INPUT 5 "reg_dest_MEM"
    .port_info 6 /INPUT 5 "reg_dest_WB"
    .port_info 7 /OUTPUT 2 "alu_1_sel"
    .port_info 8 /OUTPUT 2 "alu_2_sel"
    .port_info 9 /OUTPUT 2 "st_data_sel"
v0x558753344b80_0 .var "alu_1_sel", 1 0;
v0x558753344c60_0 .var "alu_2_sel", 1 0;
v0x558753344d20_0 .net "reg_dest", 4 0, v0x55875335bb60_0;  alias, 1 drivers
v0x558753344de0_0 .net "reg_dest_MEM", 4 0, v0x55875335d1d0_0;  alias, 1 drivers
v0x558753344ec0_0 .net "reg_dest_WB", 4 0, v0x55875335e5b0_0;  alias, 1 drivers
v0x558753344ff0_0 .net "reg_rs", 4 0, v0x55875335bce0_0;  alias, 1 drivers
v0x5587533450d0_0 .net "reg_rt", 4 0, v0x55875335bed0_0;  alias, 1 drivers
v0x5587533451b0_0 .var "st_data_sel", 1 0;
v0x5587533452c0_0 .net "wb_en_MEM", 0 0, v0x55875335d7d0_0;  alias, 1 drivers
v0x558753345380_0 .net "wb_en_WB", 0 0, v0x55875335e9a0_0;  alias, 1 drivers
E_0x55875325f680/0 .event edge, v0x558753344de0_0, v0x558753344ff0_0, v0x5587533452c0_0, v0x558753344ec0_0;
E_0x55875325f680/1 .event edge, v0x558753345380_0, v0x5587533450d0_0, v0x558753344d20_0;
E_0x55875325f680 .event/or E_0x55875325f680/0, E_0x55875325f680/1;
S_0x558753345580 .scope module, "forward_branch" "forward2" 3 68, 8 51 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_en_MEM"
    .port_info 1 /INPUT 1 "wb_en_WB"
    .port_info 2 /INPUT 1 "wb_en_EX"
    .port_info 3 /INPUT 1 "mem_r_en"
    .port_info 4 /INPUT 5 "reg_rs"
    .port_info 5 /INPUT 5 "reg_rt"
    .port_info 6 /INPUT 5 "reg_dest_MEM"
    .port_info 7 /INPUT 5 "reg_dest_WB"
    .port_info 8 /INPUT 5 "reg_dest_EX"
    .port_info 9 /OUTPUT 2 "alu_1_sel"
    .port_info 10 /OUTPUT 2 "alu_2_sel"
v0x558753345770_0 .var "alu_1_sel", 1 0;
v0x558753345870_0 .var "alu_2_sel", 1 0;
v0x558753345950_0 .net "mem_r_en", 0 0, L_0x558753374a90;  1 drivers
v0x5587533459f0_0 .net "reg_dest_EX", 4 0, v0x55875335bb60_0;  alias, 1 drivers
v0x558753345ab0_0 .net "reg_dest_MEM", 4 0, v0x55875335d1d0_0;  alias, 1 drivers
v0x558753345ba0_0 .net "reg_dest_WB", 4 0, v0x55875335e5b0_0;  alias, 1 drivers
v0x558753345c40_0 .net "reg_rs", 4 0, L_0x558753379850;  alias, 1 drivers
v0x558753345d00_0 .net "reg_rt", 4 0, L_0x5587533792b0;  alias, 1 drivers
v0x558753345de0_0 .net "wb_en_EX", 0 0, v0x55875335c4d0_0;  alias, 1 drivers
v0x558753345f30_0 .net "wb_en_MEM", 0 0, v0x55875335d7d0_0;  alias, 1 drivers
v0x558753346000_0 .net "wb_en_WB", 0 0, v0x55875335e9a0_0;  alias, 1 drivers
E_0x55875325fe90/0 .event edge, v0x558753345950_0, v0x558753344d20_0, v0x558753345c40_0, v0x558753345de0_0;
E_0x55875325fe90/1 .event edge, v0x558753344de0_0, v0x5587533452c0_0, v0x558753344ec0_0, v0x558753345380_0;
E_0x55875325fe90/2 .event edge, v0x558753345d00_0;
E_0x55875325fe90 .event/or E_0x55875325fe90/0, E_0x55875325fe90/1, E_0x55875325fe90/2;
S_0x5587533461f0 .scope module, "h" "load_stall" 3 151, 9 3 0, S_0x55875332f720;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "mem_r_EX"
    .port_info 1 /INPUT 1 "mem_r_MEM"
    .port_info 2 /INPUT 5 "reg_dest_EX"
    .port_info 3 /INPUT 5 "reg_rt_ID"
    .port_info 4 /INPUT 5 "reg_rs_ID"
    .port_info 5 /INPUT 1 "is_branch"
    .port_info 6 /OUTPUT 1 "stall"
v0x558753346530_0 .net "is_branch", 0 0, v0x55875334b5d0_0;  alias, 1 drivers
v0x558753346610_0 .net "mem_r_EX", 0 0, v0x55875335b870_0;  alias, 1 drivers
v0x5587533466d0_0 .net "mem_r_MEM", 0 0, v0x55875335ce20_0;  alias, 1 drivers
v0x558753346770_0 .net "reg_dest_EX", 4 0, v0x55875335bb60_0;  alias, 1 drivers
v0x558753346880_0 .net "reg_rs_ID", 4 0, L_0x558753379850;  alias, 1 drivers
v0x558753346990_0 .net "reg_rt_ID", 4 0, L_0x5587533792b0;  alias, 1 drivers
v0x558753346a30_0 .var "stall", 0 0;
E_0x558753330c50 .event edge, v0x5587532de120_0;
E_0x5587533464b0/0 .event edge, v0x558753346610_0, v0x558753344d20_0, v0x558753345d00_0, v0x558753345c40_0;
E_0x5587533464b0/1 .event edge, v0x5587532de120_0, v0x558753346530_0, v0x5587533466d0_0;
E_0x5587533464b0 .event/or E_0x5587533464b0/0, E_0x5587533464b0/1;
S_0x558753346be0 .scope module, "id_stage" "ID_stage" 3 83, 10 24 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "instruction"
    .port_info 3 /INPUT 32 "PC"
    .port_info 4 /INPUT 1 "stall"
    .port_info 5 /INPUT 5 "wb_dest"
    .port_info 6 /INPUT 1 "wb_en"
    .port_info 7 /INPUT 32 "wb_data"
    .port_info 8 /INPUT 2 "branch_a1_sel"
    .port_info 9 /INPUT 2 "branch_a2_sel"
    .port_info 10 /INPUT 32 "branch_a1_EX"
    .port_info 11 /INPUT 32 "branch_a1_MEM"
    .port_info 12 /INPUT 32 "branch_a2_EX"
    .port_info 13 /INPUT 32 "branch_a2_MEM"
    .port_info 14 /INPUT 32 "branch_a1_WB"
    .port_info 15 /INPUT 32 "branch_a2_WB"
    .port_info 16 /OUTPUT 1 "mem_w"
    .port_info 17 /OUTPUT 1 "mem_r"
    .port_info 18 /OUTPUT 4 "alu_op"
    .port_info 19 /OUTPUT 1 "forward_wb_en"
    .port_info 20 /OUTPUT 1 "branch_taken"
    .port_info 21 /OUTPUT 1 "jump_taken"
    .port_info 22 /OUTPUT 5 "reg_rs"
    .port_info 23 /OUTPUT 5 "reg_rt"
    .port_info 24 /OUTPUT 5 "reg_dest"
    .port_info 25 /OUTPUT 32 "alu_1_data"
    .port_info 26 /OUTPUT 32 "alu_2_data"
    .port_info 27 /OUTPUT 32 "st_data"
    .port_info 28 /OUTPUT 32 "branch_offset"
    .port_info 29 /OUTPUT 32 "jump_address"
    .port_info 30 /OUTPUT 1 "terminate"
    .port_info 31 /OUTPUT 1 "is_branch"
L_0x558753376420 .functor BUFZ 32, L_0x558753377d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558753377310 .functor BUFZ 32, L_0x558753377060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558753351580_0 .net "PC", 31 0, v0x558753325db0_0;  alias, 1 drivers
v0x558753351640_0 .net *"_s11", 25 0, L_0x558753376080;  1 drivers
v0x558753351700_0 .net *"_s12", 31 0, L_0x558753376120;  1 drivers
L_0x7f83fbbf8648 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x5587533517c0_0 .net *"_s15", 5 0, L_0x7f83fbbf8648;  1 drivers
L_0x7f83fbbf8be8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5587533518a0_0 .net/2u *"_s34", 31 0, L_0x7f83fbbf8be8;  1 drivers
v0x5587533519d0_0 .net *"_s4", 31 0, L_0x558753375fe0;  1 drivers
v0x558753351ab0_0 .net *"_s6", 29 0, L_0x558753375eb0;  1 drivers
L_0x7f83fbbf8600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558753351b90_0 .net *"_s8", 1 0, L_0x7f83fbbf8600;  1 drivers
v0x558753351c70_0 .net "alu_1_data", 31 0, L_0x558753378bf0;  alias, 1 drivers
v0x558753351dc0_0 .net "alu_2_data", 31 0, L_0x5587533784f0;  alias, 1 drivers
v0x558753351e60_0 .net "alu_op", 3 0, v0x55875334b230_0;  alias, 1 drivers
v0x558753351f00_0 .net "branch_a1", 31 0, L_0x5587533752e0;  1 drivers
v0x558753351fa0_0 .net "branch_a1_EX", 31 0, v0x558753341070_0;  alias, 1 drivers
v0x5587533520f0_0 .net "branch_a1_MEM", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x5587533522c0_0 .net "branch_a1_WB", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x558753352380_0 .net "branch_a1_sel", 1 0, v0x558753345770_0;  alias, 1 drivers
v0x558753352440_0 .net "branch_a2", 31 0, L_0x558753375ad0;  1 drivers
v0x558753352660_0 .net "branch_a2_EX", 31 0, v0x558753341070_0;  alias, 1 drivers
v0x558753352720_0 .net "branch_a2_MEM", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x5587533527e0_0 .net "branch_a2_WB", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x5587533528a0_0 .net "branch_a2_sel", 1 0, v0x558753345870_0;  alias, 1 drivers
v0x5587533529b0_0 .net "branch_offset", 31 0, L_0x558753376420;  alias, 1 drivers
v0x558753352a90_0 .net "branch_taken", 0 0, v0x55875334b330_0;  alias, 1 drivers
v0x558753352b30_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x558753352bd0_0 .net "forward_wb_en", 0 0, v0x55875334bf50_0;  alias, 1 drivers
v0x558753352c70_0 .net "instruction", 31 0, v0x558753340520_0;  alias, 1 drivers
v0x558753352d10_0 .net "is_branch", 0 0, v0x55875334b5d0_0;  alias, 1 drivers
v0x558753352e00_0 .net "is_immd", 0 0, v0x55875334b6c0_0;  1 drivers
v0x558753352ea0_0 .net "is_jal", 0 0, v0x55875334b760_0;  1 drivers
v0x558753352f40_0 .net "is_jr", 0 0, v0x55875334b830_0;  1 drivers
v0x558753352fe0_0 .net "jump_address", 31 0, L_0x558753376250;  alias, 1 drivers
v0x558753353080_0 .net "jump_taken", 0 0, v0x55875334b8d0_0;  alias, 1 drivers
v0x558753353120_0 .net "mem_r", 0 0, v0x55875334ba00_0;  alias, 1 drivers
v0x5587533531c0_0 .net "mem_w", 0 0, v0x55875334baa0_0;  alias, 1 drivers
v0x558753353260_0 .net "only_shamt", 0 0, v0x55875334bb60_0;  1 drivers
v0x558753353300_0 .net "reg_dest", 4 0, L_0x5587533767f0;  alias, 1 drivers
v0x5587533533a0_0 .net "reg_rs", 4 0, L_0x558753379850;  alias, 1 drivers
v0x558753353440_0 .net "reg_rt", 4 0, L_0x5587533792b0;  alias, 1 drivers
v0x5587533534e0_0 .net "regd1", 31 0, L_0x558753376dc0;  1 drivers
v0x558753353580_0 .net "regd2", 31 0, L_0x558753377060;  1 drivers
v0x558753353620_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x5587533536c0_0 .net "signed_immd", 31 0, L_0x558753377d00;  1 drivers
v0x558753353780_0 .net "st_data", 31 0, L_0x558753377310;  alias, 1 drivers
v0x558753353860_0 .net "stall", 0 0, v0x558753346a30_0;  alias, 1 drivers
v0x558753353900_0 .net "terminate", 0 0, v0x55875334beb0_0;  alias, 1 drivers
v0x5587533539a0_0 .net "tmp", 31 0, L_0x558753378890;  1 drivers
v0x558753353a90_0 .net "unsigned_immd", 31 0, L_0x5587533780c0;  1 drivers
v0x558753353ba0_0 .net "wb_data", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x558753353c60_0 .net "wb_dest", 4 0, v0x55875335e5b0_0;  alias, 1 drivers
v0x558753353d20_0 .net "wb_en", 0 0, v0x55875335e9a0_0;  alias, 1 drivers
L_0x558753375ce0 .part v0x558753340520_0, 26, 6;
L_0x558753375d80 .part v0x558753340520_0, 0, 6;
L_0x558753375eb0 .part L_0x5587533752e0, 2, 30;
L_0x558753375fe0 .concat [ 30 2 0 0], L_0x558753375eb0, L_0x7f83fbbf8600;
L_0x558753376080 .part v0x558753340520_0, 0, 26;
L_0x558753376120 .concat [ 26 6 0 0], L_0x558753376080, L_0x7f83fbbf8648;
L_0x558753376250 .functor MUXZ 32, L_0x558753376120, L_0x558753375fe0, v0x55875334b830_0, C4<>;
L_0x5587533769b0 .part v0x558753340520_0, 11, 5;
L_0x558753376af0 .part v0x558753340520_0, 16, 5;
L_0x558753377120 .part v0x558753340520_0, 21, 5;
L_0x558753377270 .part v0x558753340520_0, 16, 5;
L_0x558753377e80 .part v0x558753340520_0, 0, 16;
L_0x5587533781d0 .part v0x558753340520_0, 6, 5;
L_0x558753378db0 .arith/sum 32, v0x558753325db0_0, L_0x7f83fbbf8be8;
L_0x5587533793f0 .part v0x558753340520_0, 16, 5;
L_0x558753379990 .part v0x558753340520_0, 21, 5;
S_0x5587533470c0 .scope module, "alu1_select" "data_mux" 10 141, 7 14 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x558753347350_0 .net *"_s0", 31 0, L_0x558753378620;  1 drivers
L_0x7f83fbbf8ac8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753347450_0 .net *"_s3", 30 0, L_0x7f83fbbf8ac8;  1 drivers
L_0x7f83fbbf8b10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753347530_0 .net/2u *"_s4", 31 0, L_0x7f83fbbf8b10;  1 drivers
v0x558753347620_0 .net *"_s6", 0 0, L_0x558753378750;  1 drivers
v0x5587533476e0_0 .net "in1", 31 0, L_0x558753376dc0;  alias, 1 drivers
v0x558753347810_0 .net "in2", 31 0, L_0x5587533780c0;  alias, 1 drivers
v0x5587533478f0_0 .net "out", 31 0, L_0x558753378890;  alias, 1 drivers
v0x5587533479d0_0 .net "sel", 0 0, v0x55875334bb60_0;  alias, 1 drivers
L_0x558753378620 .concat [ 1 31 0 0], v0x55875334bb60_0, L_0x7f83fbbf8ac8;
L_0x558753378750 .cmp/eq 32, L_0x558753378620, L_0x7f83fbbf8b10;
L_0x558753378890 .functor MUXZ 32, L_0x5587533780c0, L_0x558753376dc0, L_0x558753378750, C4<>;
S_0x558753347b10 .scope module, "alu1_select_for_jal" "data_mux" 10 148, 7 14 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x558753347d70_0 .net *"_s0", 31 0, L_0x558753378a10;  1 drivers
L_0x7f83fbbf8b58 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753347e50_0 .net *"_s3", 30 0, L_0x7f83fbbf8b58;  1 drivers
L_0x7f83fbbf8ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753347f30_0 .net/2u *"_s4", 31 0, L_0x7f83fbbf8ba0;  1 drivers
v0x558753348020_0 .net *"_s6", 0 0, L_0x558753378ab0;  1 drivers
v0x5587533480e0_0 .net "in1", 31 0, L_0x558753378890;  alias, 1 drivers
v0x5587533481f0_0 .net "in2", 31 0, L_0x558753378db0;  1 drivers
v0x5587533482b0_0 .net "out", 31 0, L_0x558753378bf0;  alias, 1 drivers
v0x558753348390_0 .net "sel", 0 0, v0x55875334b760_0;  alias, 1 drivers
L_0x558753378a10 .concat [ 1 31 0 0], v0x55875334b760_0, L_0x7f83fbbf8b58;
L_0x558753378ab0 .cmp/eq 32, L_0x558753378a10, L_0x7f83fbbf8ba0;
L_0x558753378bf0 .functor MUXZ 32, L_0x558753378db0, L_0x558753378890, L_0x558753378ab0, C4<>;
S_0x558753348500 .scope module, "alu2_select" "data_mux" 10 134, 7 14 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x558753348770_0 .net *"_s0", 31 0, L_0x5587533782c0;  1 drivers
L_0x7f83fbbf8a38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753348850_0 .net *"_s3", 30 0, L_0x7f83fbbf8a38;  1 drivers
L_0x7f83fbbf8a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753348930_0 .net/2u *"_s4", 31 0, L_0x7f83fbbf8a80;  1 drivers
v0x558753348a20_0 .net *"_s6", 0 0, L_0x5587533783b0;  1 drivers
v0x558753348ae0_0 .net "in1", 31 0, L_0x558753377060;  alias, 1 drivers
v0x558753348c10_0 .net "in2", 31 0, L_0x558753377d00;  alias, 1 drivers
v0x558753348cf0_0 .net "out", 31 0, L_0x5587533784f0;  alias, 1 drivers
v0x558753348dd0_0 .net "sel", 0 0, v0x55875334b6c0_0;  alias, 1 drivers
L_0x5587533782c0 .concat [ 1 31 0 0], v0x55875334b6c0_0, L_0x7f83fbbf8a38;
L_0x5587533783b0 .cmp/eq 32, L_0x5587533782c0, L_0x7f83fbbf8a80;
L_0x5587533784f0 .functor MUXZ 32, L_0x558753377d00, L_0x558753377060, L_0x5587533783b0, C4<>;
S_0x558753348f10 .scope module, "branch_a1_cond" "data_mux_4" 10 52, 7 36 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /INPUT 32 "in4"
    .port_info 5 /OUTPUT 32 "out"
L_0x7f83fbbf8450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558753349180_0 .net/2u *"_s0", 1 0, L_0x7f83fbbf8450;  1 drivers
v0x558753349280_0 .net *"_s10", 0 0, L_0x558753374f00;  1 drivers
v0x558753349340_0 .net *"_s12", 31 0, L_0x558753374fa0;  1 drivers
v0x558753349400_0 .net *"_s14", 31 0, L_0x558753375090;  1 drivers
v0x5587533494e0_0 .net *"_s2", 0 0, L_0x558753374c20;  1 drivers
L_0x7f83fbbf8498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5587533495f0_0 .net/2u *"_s4", 1 0, L_0x7f83fbbf8498;  1 drivers
v0x5587533496d0_0 .net *"_s6", 0 0, L_0x558753374e60;  1 drivers
L_0x7f83fbbf84e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x558753349790_0 .net/2u *"_s8", 1 0, L_0x7f83fbbf84e0;  1 drivers
v0x558753349870_0 .net "in1", 31 0, L_0x558753376dc0;  alias, 1 drivers
v0x5587533499c0_0 .net "in2", 31 0, v0x558753341070_0;  alias, 1 drivers
v0x558753349a60_0 .net "in3", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x558753349b20_0 .net "in4", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x558753349be0_0 .net "out", 31 0, L_0x5587533752e0;  alias, 1 drivers
v0x558753349cc0_0 .net "sel", 1 0, v0x558753345770_0;  alias, 1 drivers
L_0x558753374c20 .cmp/eq 2, v0x558753345770_0, L_0x7f83fbbf8450;
L_0x558753374e60 .cmp/eq 2, v0x558753345770_0, L_0x7f83fbbf8498;
L_0x558753374f00 .cmp/eq 2, v0x558753345770_0, L_0x7f83fbbf84e0;
L_0x558753374fa0 .functor MUXZ 32, L_0x55875337bf00, v0x55875335cbd0_0, L_0x558753374f00, C4<>;
L_0x558753375090 .functor MUXZ 32, L_0x558753374fa0, v0x558753341070_0, L_0x558753374e60, C4<>;
L_0x5587533752e0 .functor MUXZ 32, L_0x558753375090, L_0x558753376dc0, L_0x558753374c20, C4<>;
S_0x558753349e60 .scope module, "branch_a2_cond" "data_mux_4" 10 61, 7 36 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "in3"
    .port_info 4 /INPUT 32 "in4"
    .port_info 5 /OUTPUT 32 "out"
L_0x7f83fbbf8528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55875334a120_0 .net/2u *"_s0", 1 0, L_0x7f83fbbf8528;  1 drivers
v0x55875334a220_0 .net *"_s10", 0 0, L_0x5587533755a0;  1 drivers
v0x55875334a2e0_0 .net *"_s12", 31 0, L_0x558753375690;  1 drivers
v0x55875334a3a0_0 .net *"_s14", 31 0, L_0x558753375990;  1 drivers
v0x55875334a480_0 .net *"_s2", 0 0, L_0x558753375460;  1 drivers
L_0x7f83fbbf8570 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55875334a590_0 .net/2u *"_s4", 1 0, L_0x7f83fbbf8570;  1 drivers
v0x55875334a670_0 .net *"_s6", 0 0, L_0x558753375500;  1 drivers
L_0x7f83fbbf85b8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55875334a730_0 .net/2u *"_s8", 1 0, L_0x7f83fbbf85b8;  1 drivers
v0x55875334a810_0 .net "in1", 31 0, L_0x558753377060;  alias, 1 drivers
v0x55875334a960_0 .net "in2", 31 0, v0x558753341070_0;  alias, 1 drivers
v0x55875334aa00_0 .net "in3", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x55875334aac0_0 .net "in4", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x55875334ab80_0 .net "out", 31 0, L_0x558753375ad0;  alias, 1 drivers
v0x55875334ac60_0 .net "sel", 1 0, v0x558753345870_0;  alias, 1 drivers
L_0x558753375460 .cmp/eq 2, v0x558753345870_0, L_0x7f83fbbf8528;
L_0x558753375500 .cmp/eq 2, v0x558753345870_0, L_0x7f83fbbf8570;
L_0x5587533755a0 .cmp/eq 2, v0x558753345870_0, L_0x7f83fbbf85b8;
L_0x558753375690 .functor MUXZ 32, L_0x55875337bf00, v0x55875335cbd0_0, L_0x5587533755a0, C4<>;
L_0x558753375990 .functor MUXZ 32, L_0x558753375690, v0x558753341070_0, L_0x558753375500, C4<>;
L_0x558753375ad0 .functor MUXZ 32, L_0x558753375990, L_0x558753377060, L_0x558753375460, C4<>;
S_0x55875334ae30 .scope module, "ctl" "control" 10 70, 11 3 0, S_0x558753346be0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "harzard"
    .port_info 3 /INPUT 32 "reg_rs_d"
    .port_info 4 /INPUT 32 "reg_rt_d"
    .port_info 5 /OUTPUT 1 "is_immd"
    .port_info 6 /OUTPUT 1 "only_shamt"
    .port_info 7 /OUTPUT 1 "mem_w"
    .port_info 8 /OUTPUT 1 "mem_r"
    .port_info 9 /OUTPUT 4 "alu_op"
    .port_info 10 /OUTPUT 1 "wb_en"
    .port_info 11 /OUTPUT 1 "branch_taken"
    .port_info 12 /OUTPUT 1 "jump_taken"
    .port_info 13 /OUTPUT 1 "terminate"
    .port_info 14 /OUTPUT 1 "is_branch"
    .port_info 15 /OUTPUT 1 "is_jal"
    .port_info 16 /OUTPUT 1 "is_jr"
v0x55875334b230_0 .var "alu_op", 3 0;
v0x55875334b330_0 .var "branch_taken", 0 0;
v0x55875334b3f0_0 .net "funct", 5 0, L_0x558753375d80;  1 drivers
v0x55875334b4e0_0 .net "harzard", 0 0, v0x558753346a30_0;  alias, 1 drivers
v0x55875334b5d0_0 .var "is_branch", 0 0;
v0x55875334b6c0_0 .var "is_immd", 0 0;
v0x55875334b760_0 .var "is_jal", 0 0;
v0x55875334b830_0 .var "is_jr", 0 0;
v0x55875334b8d0_0 .var "jump_taken", 0 0;
v0x55875334ba00_0 .var "mem_r", 0 0;
v0x55875334baa0_0 .var "mem_w", 0 0;
v0x55875334bb60_0 .var "only_shamt", 0 0;
v0x55875334bc30_0 .net "op", 5 0, L_0x558753375ce0;  1 drivers
v0x55875334bcf0_0 .net "reg_rs_d", 31 0, L_0x5587533752e0;  alias, 1 drivers
v0x55875334bde0_0 .net "reg_rt_d", 31 0, L_0x558753375ad0;  alias, 1 drivers
v0x55875334beb0_0 .var "terminate", 0 0;
v0x55875334bf50_0 .var "wb_en", 0 0;
E_0x55875325fb40/0 .event edge, v0x5587532de120_0, v0x55875334bc30_0, v0x55875334b3f0_0, v0x558753349be0_0;
E_0x55875325fb40/1 .event edge, v0x55875334ab80_0;
E_0x55875325fb40 .event/or E_0x55875325fb40/0, E_0x55875325fb40/1;
S_0x55875334c340 .scope module, "dest_sel" "reg_mux" 10 96, 7 3 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "ra"
    .port_info 2 /INPUT 5 "in1"
    .port_info 3 /INPUT 5 "in2"
    .port_info 4 /OUTPUT 5 "out"
L_0x7f83fbbf8690 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55875334c570_0 .net/2u *"_s0", 4 0, L_0x7f83fbbf8690;  1 drivers
v0x55875334c670_0 .net *"_s10", 4 0, L_0x558753376700;  1 drivers
v0x55875334c750_0 .net *"_s2", 31 0, L_0x558753376520;  1 drivers
L_0x7f83fbbf86d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875334c840_0 .net *"_s5", 30 0, L_0x7f83fbbf86d8;  1 drivers
L_0x7f83fbbf8720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875334c920_0 .net/2u *"_s6", 31 0, L_0x7f83fbbf8720;  1 drivers
v0x55875334ca50_0 .net *"_s8", 0 0, L_0x5587533765c0;  1 drivers
v0x55875334cb10_0 .net "in1", 4 0, L_0x5587533769b0;  1 drivers
v0x55875334cbf0_0 .net "in2", 4 0, L_0x558753376af0;  1 drivers
v0x55875334ccd0_0 .net "out", 4 0, L_0x5587533767f0;  alias, 1 drivers
v0x55875334cdb0_0 .net "ra", 0 0, v0x55875334b760_0;  alias, 1 drivers
v0x55875334ce50_0 .net "sel", 0 0, v0x55875334b6c0_0;  alias, 1 drivers
L_0x558753376520 .concat [ 1 31 0 0], v0x55875334b6c0_0, L_0x7f83fbbf86d8;
L_0x5587533765c0 .cmp/eq 32, L_0x558753376520, L_0x7f83fbbf8720;
L_0x558753376700 .functor MUXZ 5, L_0x558753376af0, L_0x5587533769b0, L_0x5587533765c0, C4<>;
L_0x5587533767f0 .functor MUXZ 5, L_0x558753376700, L_0x7f83fbbf8690, v0x55875334b760_0, C4<>;
S_0x55875334cfe0 .scope module, "regf" "register_file" 10 107, 12 3 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "write_en"
    .port_info 3 /INPUT 5 "write_reg"
    .port_info 4 /INPUT 32 "write_data"
    .port_info 5 /INPUT 5 "reg1"
    .port_info 6 /INPUT 5 "reg2"
    .port_info 7 /OUTPUT 32 "regd1"
    .port_info 8 /OUTPUT 32 "regd2"
L_0x558753376dc0 .functor BUFZ 32, L_0x558753376be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x558753377060 .functor BUFZ 32, L_0x558753376e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55875334d280 .array "REG_FILE", 31 0, 31 0;
v0x55875334d360_0 .net *"_s0", 31 0, L_0x558753376be0;  1 drivers
v0x55875334d440_0 .net *"_s10", 6 0, L_0x558753376f20;  1 drivers
L_0x7f83fbbf87b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55875334d500_0 .net *"_s13", 1 0, L_0x7f83fbbf87b0;  1 drivers
v0x55875334d5e0_0 .net *"_s2", 6 0, L_0x558753376c80;  1 drivers
L_0x7f83fbbf8768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55875334d710_0 .net *"_s5", 1 0, L_0x7f83fbbf8768;  1 drivers
v0x55875334d7f0_0 .net *"_s8", 31 0, L_0x558753376e80;  1 drivers
v0x55875334d8d0_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x55875334d9c0_0 .var/i "i", 31 0;
v0x55875334db30_0 .net "reg1", 4 0, L_0x558753377120;  1 drivers
v0x55875334dc10_0 .net "reg2", 4 0, L_0x558753377270;  1 drivers
v0x55875334dcf0_0 .net "regd1", 31 0, L_0x558753376dc0;  alias, 1 drivers
v0x55875334ddb0_0 .net "regd2", 31 0, L_0x558753377060;  alias, 1 drivers
v0x55875334dec0_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x55875334dfb0_0 .net "write_data", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x55875334e180_0 .net "write_en", 0 0, v0x55875335e9a0_0;  alias, 1 drivers
v0x55875334e270_0 .net "write_reg", 4 0, v0x55875335e5b0_0;  alias, 1 drivers
E_0x55875334d200 .event negedge, v0x558753316c40_0;
L_0x558753376be0 .array/port v0x55875334d280, L_0x558753376c80;
L_0x558753376c80 .concat [ 5 2 0 0], L_0x558753377120, L_0x7f83fbbf8768;
L_0x558753376e80 .array/port v0x55875334d280, L_0x558753376f20;
L_0x558753376f20 .concat [ 5 2 0 0], L_0x558753377270, L_0x7f83fbbf87b0;
S_0x55875334e600 .scope module, "rs_sel" "reg_mux" 10 163, 7 3 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "ra"
    .port_info 2 /INPUT 5 "in1"
    .port_info 3 /INPUT 5 "in2"
    .port_info 4 /OUTPUT 5 "out"
L_0x7f83fbbf8d50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55875334e800_0 .net/2u *"_s0", 4 0, L_0x7f83fbbf8d50;  1 drivers
v0x55875334e900_0 .net *"_s10", 4 0, L_0x558753379760;  1 drivers
v0x55875334e9e0_0 .net *"_s2", 31 0, L_0x558753379530;  1 drivers
L_0x7f83fbbf8d98 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875334eaa0_0 .net *"_s5", 30 0, L_0x7f83fbbf8d98;  1 drivers
L_0x7f83fbbf8de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875334eb80_0 .net/2u *"_s6", 31 0, L_0x7f83fbbf8de0;  1 drivers
v0x55875334ec60_0 .net *"_s8", 0 0, L_0x558753379620;  1 drivers
v0x55875334ed20_0 .net "in1", 4 0, L_0x558753379990;  1 drivers
L_0x7f83fbbf8e28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55875334ee00_0 .net "in2", 4 0, L_0x7f83fbbf8e28;  1 drivers
v0x55875334eee0_0 .net "out", 4 0, L_0x558753379850;  alias, 1 drivers
o0x7f83fbc440a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55875334efa0_0 .net "ra", 0 0, o0x7f83fbc440a8;  0 drivers
v0x55875334f060_0 .net "sel", 0 0, v0x55875334bb60_0;  alias, 1 drivers
L_0x558753379530 .concat [ 1 31 0 0], v0x55875334bb60_0, L_0x7f83fbbf8d98;
L_0x558753379620 .cmp/eq 32, L_0x558753379530, L_0x7f83fbbf8de0;
L_0x558753379760 .functor MUXZ 5, L_0x7f83fbbf8e28, L_0x558753379990, L_0x558753379620, C4<>;
L_0x558753379850 .functor MUXZ 5, L_0x558753379760, L_0x7f83fbbf8d50, o0x7f83fbc440a8, C4<>;
S_0x55875334f1f0 .scope module, "rt_sel" "reg_mux" 10 156, 7 3 0, S_0x558753346be0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 1 "ra"
    .port_info 2 /INPUT 5 "in1"
    .port_info 3 /INPUT 5 "in2"
    .port_info 4 /OUTPUT 5 "out"
L_0x7f83fbbf8c30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55875334f440_0 .net/2u *"_s0", 4 0, L_0x7f83fbbf8c30;  1 drivers
v0x55875334f540_0 .net *"_s10", 4 0, L_0x5587533791c0;  1 drivers
v0x55875334f620_0 .net *"_s2", 31 0, L_0x558753378f90;  1 drivers
L_0x7f83fbbf8c78 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875334f6e0_0 .net *"_s5", 30 0, L_0x7f83fbbf8c78;  1 drivers
L_0x7f83fbbf8cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875334f7c0_0 .net/2u *"_s6", 31 0, L_0x7f83fbbf8cc0;  1 drivers
v0x55875334f8f0_0 .net *"_s8", 0 0, L_0x558753379080;  1 drivers
v0x55875334f9b0_0 .net "in1", 4 0, L_0x5587533793f0;  1 drivers
L_0x7f83fbbf8d08 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55875334fa90_0 .net "in2", 4 0, L_0x7f83fbbf8d08;  1 drivers
v0x55875334fb70_0 .net "out", 4 0, L_0x5587533792b0;  alias, 1 drivers
o0x7f83fbc44348 .functor BUFZ 1, C4<z>; HiZ drive
v0x55875334fcc0_0 .net "ra", 0 0, o0x7f83fbc44348;  0 drivers
v0x55875334fd80_0 .net "sel", 0 0, v0x55875334b6c0_0;  alias, 1 drivers
L_0x558753378f90 .concat [ 1 31 0 0], v0x55875334b6c0_0, L_0x7f83fbbf8c78;
L_0x558753379080 .cmp/eq 32, L_0x558753378f90, L_0x7f83fbbf8cc0;
L_0x5587533791c0 .functor MUXZ 5, L_0x7f83fbbf8d08, L_0x5587533793f0, L_0x558753379080, C4<>;
L_0x5587533792b0 .functor MUXZ 5, L_0x5587533791c0, L_0x7f83fbbf8c30, o0x7f83fbc44348, C4<>;
S_0x55875334fec0 .scope module, "s_ext" "sign_extend" 10 123, 10 5 0, S_0x558753346be0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immd"
    .port_info 1 /OUTPUT 32 "signed_immd"
L_0x7f83fbbf8888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5587533777e0 .functor OR 32, L_0x7f83fbbf8888, L_0x5587533776a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f83fbbf8918 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x558753377bf0 .functor OR 32, L_0x7f83fbbf8918, L_0x558753377b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5587533500f0_0 .net *"_s1", 0 0, L_0x558753377380;  1 drivers
v0x5587533501f0_0 .net/2u *"_s10", 31 0, L_0x7f83fbbf8888;  1 drivers
v0x5587533502d0_0 .net *"_s12", 31 0, L_0x5587533776a0;  1 drivers
L_0x7f83fbbf88d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753350390_0 .net *"_s15", 15 0, L_0x7f83fbbf88d0;  1 drivers
v0x558753350470_0 .net *"_s16", 31 0, L_0x5587533777e0;  1 drivers
v0x5587533505a0_0 .net/2u *"_s18", 31 0, L_0x7f83fbbf8918;  1 drivers
v0x558753350680_0 .net *"_s2", 31 0, L_0x558753377420;  1 drivers
v0x558753350760_0 .net *"_s20", 31 0, L_0x558753377b00;  1 drivers
L_0x7f83fbbf8960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753350840_0 .net *"_s23", 15 0, L_0x7f83fbbf8960;  1 drivers
v0x5587533509b0_0 .net *"_s24", 31 0, L_0x558753377bf0;  1 drivers
L_0x7f83fbbf87f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753350a90_0 .net *"_s5", 30 0, L_0x7f83fbbf87f8;  1 drivers
L_0x7f83fbbf8840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753350b70_0 .net/2u *"_s6", 31 0, L_0x7f83fbbf8840;  1 drivers
v0x558753350c50_0 .net *"_s8", 0 0, L_0x558753377560;  1 drivers
v0x558753350d10_0 .net "immd", 15 0, L_0x558753377e80;  1 drivers
v0x558753350df0_0 .net "signed_immd", 31 0, L_0x558753377d00;  alias, 1 drivers
L_0x558753377380 .part L_0x558753377e80, 15, 1;
L_0x558753377420 .concat [ 1 31 0 0], L_0x558753377380, L_0x7f83fbbf87f8;
L_0x558753377560 .cmp/eq 32, L_0x558753377420, L_0x7f83fbbf8840;
L_0x5587533776a0 .concat [ 16 16 0 0], L_0x558753377e80, L_0x7f83fbbf88d0;
L_0x558753377b00 .concat [ 16 16 0 0], L_0x558753377e80, L_0x7f83fbbf8960;
L_0x558753377d00 .functor MUXZ 32, L_0x558753377bf0, L_0x5587533777e0, L_0x558753377560, C4<>;
S_0x558753350ef0 .scope module, "u_ext" "unsign_extend" 10 128, 10 15 0, S_0x558753346be0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "immd"
    .port_info 1 /OUTPUT 32 "unsigned_immd"
L_0x7f83fbbf89a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5587533780c0 .functor OR 32, L_0x7f83fbbf89a8, L_0x558753378020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5587533510b0_0 .net/2u *"_s0", 31 0, L_0x7f83fbbf89a8;  1 drivers
v0x5587533511b0_0 .net *"_s2", 31 0, L_0x558753378020;  1 drivers
L_0x7f83fbbf89f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753351290_0 .net *"_s5", 26 0, L_0x7f83fbbf89f0;  1 drivers
v0x558753351350_0 .net "immd", 4 0, L_0x5587533781d0;  1 drivers
v0x558753351430_0 .net "unsigned_immd", 31 0, L_0x5587533780c0;  alias, 1 drivers
L_0x558753378020 .concat [ 5 27 0 0], L_0x5587533781d0, L_0x7f83fbbf89f0;
S_0x5587533541c0 .scope module, "if_stage" "IF_stage" 3 42, 13 33 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "branch_taken"
    .port_info 3 /INPUT 1 "jump_taken"
    .port_info 4 /INPUT 32 "branch_offset"
    .port_info 5 /INPUT 1 "stall"
    .port_info 6 /INPUT 32 "new_addr"
    .port_info 7 /OUTPUT 32 "PC"
    .port_info 8 /OUTPUT 32 "instruction"
L_0x558753373590 .functor NOT 1, v0x558753346a30_0, C4<0>, C4<0>, C4<0>;
v0x558753357610_0 .net "PC", 31 0, v0x558753357410_0;  alias, 1 drivers
L_0x7f83fbbf80a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558753357780_0 .net *"_s10", 1 0, L_0x7f83fbbf80a8;  1 drivers
v0x558753357860_0 .net *"_s2", 29 0, L_0x558753362d60;  1 drivers
L_0x7f83fbbf8060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x558753357920_0 .net *"_s4", 1 0, L_0x7f83fbbf8060;  1 drivers
v0x558753357a00_0 .net *"_s8", 29 0, L_0x558753362f40;  1 drivers
v0x558753357ae0_0 .net "add_input", 31 0, L_0x5587533733b0;  1 drivers
v0x558753357bf0_0 .net "add_result", 31 0, L_0x5587533734f0;  1 drivers
v0x558753357cb0_0 .net "branch_offset", 31 0, L_0x558753376420;  alias, 1 drivers
v0x558753357d50_0 .net "branch_taken", 0 0, v0x55875334b330_0;  alias, 1 drivers
v0x558753357e80_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x558753357f20_0 .net "instruction", 31 0, L_0x558753374500;  alias, 1 drivers
v0x558753357fc0_0 .net "jump_taken", 0 0, v0x55875334b8d0_0;  alias, 1 drivers
v0x5587533580b0_0 .net "new_addr", 31 0, L_0x558753376250;  alias, 1 drivers
v0x558753358170_0 .net "new_addr_times_4", 31 0, L_0x558753362fe0;  1 drivers
v0x558753358230_0 .net "offset_times_4", 31 0, L_0x558753362e00;  1 drivers
v0x5587533582f0_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x558753358390_0 .net "stall", 0 0, v0x558753346a30_0;  alias, 1 drivers
L_0x558753362d60 .part L_0x558753376420, 0, 30;
L_0x558753362e00 .concat [ 2 30 0 0], L_0x7f83fbbf8060, L_0x558753362d60;
L_0x558753362f40 .part L_0x558753376250, 0, 30;
L_0x558753362fe0 .concat [ 2 30 0 0], L_0x7f83fbbf80a8, L_0x558753362f40;
L_0x5587533736e0 .functor MUXZ 32, L_0x5587533734f0, L_0x558753362fe0, v0x55875334b8d0_0, C4<>;
S_0x5587533543e0 .scope module, "add_pc" "adder" 13 58, 13 3 0, S_0x5587533541c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
v0x558753354640_0 .net "a", 31 0, L_0x5587533733b0;  alias, 1 drivers
v0x558753354740_0 .net "b", 31 0, v0x558753357410_0;  alias, 1 drivers
v0x558753354800_0 .net "out", 31 0, L_0x5587533734f0;  alias, 1 drivers
L_0x5587533734f0 .arith/sum 32, L_0x5587533733b0, v0x558753357410_0;
S_0x558753354920 .scope module, "insRAM" "InstructionRAM" 13 72, 14 4 0, S_0x5587533541c0;
 .timescale -13 -13;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "mem_out"
L_0x558753374500 .functor OR 32, L_0x558753374220, L_0x5587533748c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558753354bc0 .array "RAM", 511 0, 31 0;
L_0x7f83fbbf81c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558753354ca0_0 .net/2u *"_s0", 31 0, L_0x7f83fbbf81c8;  1 drivers
L_0x7f83fbbf8258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558753354d80_0 .net/2u *"_s10", 31 0, L_0x7f83fbbf8258;  1 drivers
v0x558753354e40_0 .net *"_s12", 31 0, L_0x558753373b50;  1 drivers
L_0x7f83fbbf82a0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x558753354f20_0 .net/2u *"_s14", 31 0, L_0x7f83fbbf82a0;  1 drivers
L_0x7f83fbbf82e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558753355050_0 .net/2u *"_s18", 31 0, L_0x7f83fbbf82e8;  1 drivers
v0x558753355130_0 .net *"_s2", 31 0, L_0x558753373810;  1 drivers
L_0x7f83fbbf8330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558753355210_0 .net/2u *"_s20", 31 0, L_0x7f83fbbf8330;  1 drivers
v0x5587533552f0_0 .net *"_s22", 31 0, L_0x558753373d30;  1 drivers
v0x5587533553d0_0 .net *"_s24", 31 0, L_0x558753373e60;  1 drivers
L_0x7f83fbbf8378 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5587533554b0_0 .net/2u *"_s26", 31 0, L_0x7f83fbbf8378;  1 drivers
v0x558753355590_0 .net *"_s30", 31 0, L_0x558753374130;  1 drivers
v0x558753355670_0 .net *"_s32", 31 0, L_0x558753374220;  1 drivers
v0x558753355750_0 .net *"_s34", 31 0, L_0x5587533743c0;  1 drivers
v0x558753355830_0 .net *"_s36", 32 0, L_0x558753374460;  1 drivers
L_0x7f83fbbf83c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558753355910_0 .net *"_s39", 0 0, L_0x7f83fbbf83c0;  1 drivers
v0x5587533559f0_0 .net *"_s4", 31 0, L_0x5587533738b0;  1 drivers
L_0x7f83fbbf8408 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558753355ad0_0 .net/2u *"_s40", 32 0, L_0x7f83fbbf8408;  1 drivers
v0x558753355bb0_0 .net *"_s42", 32 0, L_0x558753374570;  1 drivers
v0x558753355c90_0 .net *"_s44", 31 0, L_0x558753374700;  1 drivers
v0x558753355d70_0 .net *"_s46", 31 0, L_0x5587533748c0;  1 drivers
L_0x7f83fbbf8210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558753355e50_0 .net/2u *"_s6", 31 0, L_0x7f83fbbf8210;  1 drivers
v0x558753355f30_0 .net "address", 31 0, v0x558753357410_0;  alias, 1 drivers
v0x558753355ff0_0 .net "address_four", 31 0, L_0x558753373a10;  1 drivers
v0x5587533560d0_0 .var/i "i", 31 0;
v0x5587533561b0_0 .net "mem_out", 31 0, L_0x558753374500;  alias, 1 drivers
v0x558753356270_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x558753356310_0 .net "word_offset1", 31 0, L_0x558753373bf0;  1 drivers
v0x5587533563d0_0 .net "word_offset2", 31 0, L_0x558753373fa0;  1 drivers
E_0x558753354b40 .event edge, v0x558753340600_0;
L_0x558753373810 .arith/mod 32, v0x558753357410_0, L_0x7f83fbbf81c8;
L_0x5587533738b0 .arith/sub 32, v0x558753357410_0, L_0x558753373810;
L_0x558753373a10 .arith/div 32, L_0x5587533738b0, L_0x7f83fbbf8210;
L_0x558753373b50 .arith/mod 32, v0x558753357410_0, L_0x7f83fbbf8258;
L_0x558753373bf0 .arith/mult 32, L_0x558753373b50, L_0x7f83fbbf82a0;
L_0x558753373d30 .arith/mod 32, v0x558753357410_0, L_0x7f83fbbf8330;
L_0x558753373e60 .arith/sub 32, L_0x7f83fbbf82e8, L_0x558753373d30;
L_0x558753373fa0 .arith/mult 32, L_0x558753373e60, L_0x7f83fbbf8378;
L_0x558753374130 .array/port v0x558753354bc0, L_0x558753373a10;
L_0x558753374220 .shift/l 32, L_0x558753374130, L_0x558753373bf0;
L_0x5587533743c0 .array/port v0x558753354bc0, L_0x558753374570;
L_0x558753374460 .concat [ 32 1 0 0], L_0x558753373a10, L_0x7f83fbbf83c0;
L_0x558753374570 .arith/sum 33, L_0x558753374460, L_0x7f83fbbf8408;
L_0x558753374700 .shift/l 32, L_0x5587533743c0, L_0x558753373fa0;
L_0x5587533748c0 .shift/r 32, L_0x558753374700, L_0x558753373fa0;
S_0x558753356530 .scope module, "is_branch" "data_mux" 13 51, 7 14 0, S_0x5587533541c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x558753356750_0 .net *"_s0", 31 0, L_0x558753363120;  1 drivers
L_0x7f83fbbf80f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558753356810_0 .net *"_s3", 30 0, L_0x7f83fbbf80f0;  1 drivers
L_0x7f83fbbf8138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5587533568f0_0 .net/2u *"_s4", 31 0, L_0x7f83fbbf8138;  1 drivers
v0x5587533569e0_0 .net *"_s6", 0 0, L_0x558753373270;  1 drivers
L_0x7f83fbbf8180 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558753356aa0_0 .net "in1", 31 0, L_0x7f83fbbf8180;  1 drivers
v0x558753356bd0_0 .net "in2", 31 0, L_0x558753362e00;  alias, 1 drivers
v0x558753356cb0_0 .net "out", 31 0, L_0x5587533733b0;  alias, 1 drivers
v0x558753356d70_0 .net "sel", 0 0, v0x55875334b330_0;  alias, 1 drivers
L_0x558753363120 .concat [ 1 31 0 0], v0x55875334b330_0, L_0x7f83fbbf80f0;
L_0x558753373270 .cmp/eq 32, L_0x558753363120, L_0x7f83fbbf8138;
L_0x5587533733b0 .functor MUXZ 32, L_0x558753362e00, L_0x7f83fbbf8180, L_0x558753373270, C4<>;
S_0x558753356ec0 .scope module, "pc_reg" "register" 13 64, 13 13 0, S_0x5587533541c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "rst"
    .port_info 4 /OUTPUT 32 "out"
v0x558753357110_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x558753357260_0 .net "en", 0 0, L_0x558753373590;  1 drivers
v0x558753357320_0 .net "in", 31 0, L_0x5587533736e0;  1 drivers
v0x558753357410_0 .var "out", 31 0;
v0x5587533574d0_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
S_0x558753358640 .scope module, "mem" "MEM_stage" 3 223, 15 3 0, S_0x55875332f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w"
    .port_info 3 /INPUT 32 "alu_result"
    .port_info 4 /INPUT 32 "st_data"
    .port_info 5 /INPUT 1 "terminate"
    .port_info 6 /OUTPUT 32 "mem_out"
    .port_info 7 /OUTPUT 32 "alu_out"
L_0x558753377fb0 .functor BUFZ 32, v0x55875335cbd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55875335a390_0 .net "alu_out", 31 0, L_0x558753377fb0;  alias, 1 drivers
v0x55875335a490_0 .net "alu_result", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x55875335a550_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x55875335a5f0_0 .net "mem_out", 31 0, L_0x55875337b6b0;  alias, 1 drivers
v0x55875335a6c0_0 .net "mem_w", 0 0, v0x55875335cfb0_0;  alias, 1 drivers
v0x55875335a760_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x55875335a910_0 .net "st_data", 31 0, v0x55875335d440_0;  alias, 1 drivers
v0x55875335a9e0_0 .net "terminate", 0 0, v0x55875335d5f0_0;  alias, 1 drivers
S_0x558753358810 .scope module, "m" "MainMemory" 15 14, 16 3 0, S_0x558753358640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w"
    .port_info 3 /INPUT 1 "terminate"
    .port_info 4 /INPUT 32 "address"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /OUTPUT 32 "data_out"
v0x558753358b70 .array "DATA_RAM", 2047 0, 7 0;
v0x558753358c50_0 .net *"_s0", 7 0, L_0x55875337abe0;  1 drivers
v0x558753358d30_0 .net *"_s10", 32 0, L_0x55875337adc0;  1 drivers
v0x558753358e20_0 .net *"_s12", 7 0, L_0x55875337af80;  1 drivers
v0x558753358f00_0 .net *"_s14", 32 0, L_0x55875337b020;  1 drivers
L_0x7f83fbbf90b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558753359030_0 .net *"_s17", 0 0, L_0x7f83fbbf90b0;  1 drivers
L_0x7f83fbbf90f8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x558753359110_0 .net/2u *"_s18", 32 0, L_0x7f83fbbf90f8;  1 drivers
v0x5587533591f0_0 .net *"_s2", 7 0, L_0x55875337ac80;  1 drivers
v0x5587533592d0_0 .net *"_s20", 32 0, L_0x55875337b150;  1 drivers
v0x558753359440_0 .net *"_s22", 7 0, L_0x55875337b2e0;  1 drivers
v0x558753359520_0 .net *"_s24", 32 0, L_0x55875337b3d0;  1 drivers
L_0x7f83fbbf9140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558753359600_0 .net *"_s27", 0 0, L_0x7f83fbbf9140;  1 drivers
L_0x7f83fbbf9188 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5587533596e0_0 .net/2u *"_s28", 32 0, L_0x7f83fbbf9188;  1 drivers
v0x5587533597c0_0 .net *"_s30", 32 0, L_0x55875337b4c0;  1 drivers
v0x5587533598a0_0 .net *"_s4", 32 0, L_0x55875337ad20;  1 drivers
L_0x7f83fbbf9020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x558753359980_0 .net *"_s7", 0 0, L_0x7f83fbbf9020;  1 drivers
L_0x7f83fbbf9068 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x558753359a60_0 .net/2u *"_s8", 32 0, L_0x7f83fbbf9068;  1 drivers
v0x558753359c50_0 .net "address", 31 0, v0x55875335cbd0_0;  alias, 1 drivers
v0x558753359d10_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x558753359db0_0 .net "data_out", 31 0, L_0x55875337b6b0;  alias, 1 drivers
v0x558753359e90_0 .var/i "i", 31 0;
v0x558753359f70_0 .net "mem_w", 0 0, v0x55875335cfb0_0;  alias, 1 drivers
v0x55875335a030_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x55875335a0d0_0 .net "terminate", 0 0, v0x55875335d5f0_0;  alias, 1 drivers
v0x55875335a190_0 .net "write_data", 31 0, v0x55875335d440_0;  alias, 1 drivers
E_0x558753358af0 .event edge, v0x55875335a0d0_0;
L_0x55875337abe0 .array/port v0x558753358b70, v0x55875335cbd0_0;
L_0x55875337ac80 .array/port v0x558753358b70, L_0x55875337adc0;
L_0x55875337ad20 .concat [ 32 1 0 0], v0x55875335cbd0_0, L_0x7f83fbbf9020;
L_0x55875337adc0 .arith/sum 33, L_0x55875337ad20, L_0x7f83fbbf9068;
L_0x55875337af80 .array/port v0x558753358b70, L_0x55875337b150;
L_0x55875337b020 .concat [ 32 1 0 0], v0x55875335cbd0_0, L_0x7f83fbbf90b0;
L_0x55875337b150 .arith/sum 33, L_0x55875337b020, L_0x7f83fbbf90f8;
L_0x55875337b2e0 .array/port v0x558753358b70, L_0x55875337b4c0;
L_0x55875337b3d0 .concat [ 32 1 0 0], v0x55875335cbd0_0, L_0x7f83fbbf9140;
L_0x55875337b4c0 .arith/sum 33, L_0x55875337b3d0, L_0x7f83fbbf9188;
L_0x55875337b6b0 .concat [ 8 8 8 8], L_0x55875337b2e0, L_0x55875337af80, L_0x55875337ac80, L_0x55875337abe0;
S_0x55875335aba0 .scope module, "pip_reg2" "ID_to_EX" 3 122, 17 3 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "mem_w_in"
    .port_info 3 /INPUT 1 "mem_r_in"
    .port_info 4 /INPUT 1 "wb_en_in"
    .port_info 5 /INPUT 4 "alu_op_in"
    .port_info 6 /INPUT 5 "reg_rs_in"
    .port_info 7 /INPUT 5 "reg_rt_in"
    .port_info 8 /INPUT 5 "reg_dest_in"
    .port_info 9 /INPUT 32 "alu_1_data_in"
    .port_info 10 /INPUT 32 "alu_2_data_in"
    .port_info 11 /INPUT 32 "st_data_in"
    .port_info 12 /INPUT 1 "terminate_in"
    .port_info 13 /OUTPUT 1 "mem_w_out"
    .port_info 14 /OUTPUT 1 "mem_r_out"
    .port_info 15 /OUTPUT 1 "wb_en_out"
    .port_info 16 /OUTPUT 4 "alu_op_out"
    .port_info 17 /OUTPUT 5 "reg_rs_out"
    .port_info 18 /OUTPUT 5 "reg_rt_out"
    .port_info 19 /OUTPUT 5 "reg_dest_out"
    .port_info 20 /OUTPUT 32 "alu_1_data_out"
    .port_info 21 /OUTPUT 32 "alu_2_data_out"
    .port_info 22 /OUTPUT 32 "st_data_out"
    .port_info 23 /OUTPUT 1 "terminate_out"
v0x55875335af70_0 .net "alu_1_data_in", 31 0, L_0x558753378bf0;  alias, 1 drivers
v0x55875335b050_0 .var "alu_1_data_out", 31 0;
v0x55875335b160_0 .net "alu_2_data_in", 31 0, L_0x5587533784f0;  alias, 1 drivers
v0x55875335b250_0 .var "alu_2_data_out", 31 0;
v0x55875335b360_0 .net "alu_op_in", 3 0, v0x55875334b230_0;  alias, 1 drivers
v0x55875335b4c0_0 .var "alu_op_out", 3 0;
v0x55875335b5d0_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x55875335b780_0 .net "mem_r_in", 0 0, v0x55875334ba00_0;  alias, 1 drivers
v0x55875335b870_0 .var "mem_r_out", 0 0;
v0x55875335b910_0 .net "mem_w_in", 0 0, v0x55875334baa0_0;  alias, 1 drivers
v0x55875335b9b0_0 .var "mem_w_out", 0 0;
v0x55875335ba50_0 .net "reg_dest_in", 4 0, L_0x5587533767f0;  alias, 1 drivers
v0x55875335bb60_0 .var "reg_dest_out", 4 0;
v0x55875335bc20_0 .net "reg_rs_in", 4 0, L_0x558753379850;  alias, 1 drivers
v0x55875335bce0_0 .var "reg_rs_out", 4 0;
v0x55875335bda0_0 .net "reg_rt_in", 4 0, L_0x5587533792b0;  alias, 1 drivers
v0x55875335bed0_0 .var "reg_rt_out", 4 0;
v0x55875335c0a0_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x55875335c140_0 .net "st_data_in", 31 0, L_0x558753377310;  alias, 1 drivers
v0x55875335c1e0_0 .var "st_data_out", 31 0;
v0x55875335c280_0 .net "terminate_in", 0 0, v0x55875334beb0_0;  alias, 1 drivers
v0x55875335c320_0 .var "terminate_out", 0 0;
v0x55875335c3e0_0 .net "wb_en_in", 0 0, v0x55875334bf50_0;  alias, 1 drivers
v0x55875335c4d0_0 .var "wb_en_out", 0 0;
S_0x55875335c920 .scope module, "pip_reg3" "EX_to_MEM" 3 201, 18 3 0, S_0x55875332f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "alu_in"
    .port_info 3 /INPUT 32 "st_data_in"
    .port_info 4 /INPUT 1 "mem_w_in"
    .port_info 5 /INPUT 1 "mem_r_in"
    .port_info 6 /INPUT 1 "wb_en_in"
    .port_info 7 /INPUT 5 "reg_dest_in"
    .port_info 8 /INPUT 1 "terminate_in"
    .port_info 9 /OUTPUT 1 "mem_w_out"
    .port_info 10 /OUTPUT 1 "mem_r_out"
    .port_info 11 /OUTPUT 1 "wb_en_out"
    .port_info 12 /OUTPUT 5 "reg_dest_out"
    .port_info 13 /OUTPUT 32 "alu_out"
    .port_info 14 /OUTPUT 32 "st_data_out"
    .port_info 15 /OUTPUT 1 "terminate_out"
v0x55875335caf0_0 .net "alu_in", 31 0, v0x558753341070_0;  alias, 1 drivers
v0x55875335cbd0_0 .var "alu_out", 31 0;
v0x55875335cc90_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x55875335cd30_0 .net "mem_r_in", 0 0, v0x55875335b870_0;  alias, 1 drivers
v0x55875335ce20_0 .var "mem_r_out", 0 0;
v0x55875335cf10_0 .net "mem_w_in", 0 0, v0x55875335b9b0_0;  alias, 1 drivers
v0x55875335cfb0_0 .var "mem_w_out", 0 0;
v0x55875335d0a0_0 .net "reg_dest_in", 4 0, v0x55875335bb60_0;  alias, 1 drivers
v0x55875335d1d0_0 .var "reg_dest_out", 4 0;
v0x55875335d300_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x55875335d3a0_0 .net "st_data_in", 31 0, L_0x55875337a9a0;  alias, 1 drivers
v0x55875335d440_0 .var "st_data_out", 31 0;
v0x55875335d550_0 .net "terminate_in", 0 0, v0x55875335c320_0;  alias, 1 drivers
v0x55875335d5f0_0 .var "terminate_out", 0 0;
v0x55875335d6e0_0 .net "wb_en_in", 0 0, v0x55875335c4d0_0;  alias, 1 drivers
v0x55875335d7d0_0 .var "wb_en_out", 0 0;
S_0x55875335db30 .scope module, "pip_reg4" "MEM_to_WB" 3 236, 19 3 0, S_0x55875332f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wb_in"
    .port_info 3 /INPUT 1 "mem_r_in"
    .port_info 4 /INPUT 32 "mem_result_in"
    .port_info 5 /INPUT 32 "alu_result_in"
    .port_info 6 /INPUT 5 "reg_dest_in"
    .port_info 7 /INPUT 1 "terminate_in"
    .port_info 8 /OUTPUT 1 "wb_out"
    .port_info 9 /OUTPUT 1 "mem_r_out"
    .port_info 10 /OUTPUT 32 "mem_result_out"
    .port_info 11 /OUTPUT 32 "alu_result_out"
    .port_info 12 /OUTPUT 5 "reg_dest_out"
    .port_info 13 /OUTPUT 1 "terminate_out"
v0x55875335dee0_0 .net "alu_result_in", 31 0, L_0x558753377fb0;  alias, 1 drivers
v0x55875335dfc0_0 .var "alu_result_out", 31 0;
v0x55875335e080_0 .net "clk", 0 0, v0x558753362cc0_0;  alias, 1 drivers
v0x55875335e120_0 .net "mem_r_in", 0 0, v0x55875335ce20_0;  alias, 1 drivers
v0x55875335e210_0 .var "mem_r_out", 0 0;
v0x55875335e300_0 .net "mem_result_in", 31 0, L_0x55875337b6b0;  alias, 1 drivers
v0x55875335e410_0 .var "mem_result_out", 31 0;
v0x55875335e4f0_0 .net "reg_dest_in", 4 0, v0x55875335d1d0_0;  alias, 1 drivers
v0x55875335e5b0_0 .var "reg_dest_out", 4 0;
v0x55875335e700_0 .net "rst", 0 0, L_0x7f83fbbf8018;  alias, 1 drivers
v0x55875335e7a0_0 .net "terminate_in", 0 0, v0x55875335d5f0_0;  alias, 1 drivers
v0x55875335e840_0 .var "terminate_out", 0 0;
v0x55875335e900_0 .net "wb_in", 0 0, v0x55875335d7d0_0;  alias, 1 drivers
v0x55875335e9a0_0 .var "wb_out", 0 0;
S_0x55875335ed10 .scope module, "wb" "WB_stage" 3 254, 20 3 0, S_0x55875332f720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_r"
    .port_info 1 /INPUT 32 "mem_result"
    .port_info 2 /INPUT 32 "alu_result"
    .port_info 3 /INPUT 1 "terminate"
    .port_info 4 /OUTPUT 32 "wb_data"
v0x55875335f740_0 .net "alu_result", 31 0, v0x55875335dfc0_0;  alias, 1 drivers
v0x55875335f870_0 .net "mem_r", 0 0, v0x55875335e210_0;  alias, 1 drivers
v0x55875335f980_0 .net "mem_result", 31 0, v0x55875335e410_0;  alias, 1 drivers
v0x55875335fa70_0 .net "terminate", 0 0, v0x55875335e840_0;  alias, 1 drivers
v0x55875335fb10_0 .net "wb_data", 31 0, L_0x55875337bf00;  alias, 1 drivers
E_0x558753358a00 .event edge, v0x55875335e840_0;
S_0x55875335eed0 .scope module, "wb_data_sel" "data_mux" 20 13, 7 14 0, S_0x55875335ed10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "sel"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /OUTPUT 32 "out"
v0x55875335f0e0_0 .net *"_s0", 31 0, L_0x55875337b880;  1 drivers
L_0x7f83fbbf91d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875335f1e0_0 .net *"_s3", 30 0, L_0x7f83fbbf91d0;  1 drivers
L_0x7f83fbbf9218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55875335f2c0_0 .net/2u *"_s4", 31 0, L_0x7f83fbbf9218;  1 drivers
v0x55875335f380_0 .net *"_s6", 0 0, L_0x55875337bdc0;  1 drivers
v0x55875335f440_0 .net "in1", 31 0, v0x55875335dfc0_0;  alias, 1 drivers
v0x55875335f500_0 .net "in2", 31 0, v0x55875335e410_0;  alias, 1 drivers
v0x55875335f5a0_0 .net "out", 31 0, L_0x55875337bf00;  alias, 1 drivers
v0x55875335f640_0 .net "sel", 0 0, v0x55875335e210_0;  alias, 1 drivers
L_0x55875337b880 .concat [ 1 31 0 0], v0x55875335e210_0, L_0x7f83fbbf91d0;
L_0x55875337bdc0 .cmp/eq 32, L_0x55875337b880, L_0x7f83fbbf9218;
L_0x55875337bf00 .functor MUXZ 32, v0x55875335e410_0, v0x55875335dfc0_0, L_0x55875337bdc0, C4<>;
    .scope S_0x558753356ec0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753357410_0, 0;
    %end;
    .thread T_0;
    .scope S_0x558753356ec0;
T_1 ;
    %wait E_0x55875325f400;
    %load/vec4 v0x5587533574d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753357410_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558753357260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558753357320_0;
    %assign/vec4 v0x558753357410_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558753354920;
T_2 ;
    %vpi_call 14 23 "$readmemb", "instructions.bin", v0x558753354bc0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x558753354920;
T_3 ;
    %wait E_0x558753354b40;
    %load/vec4 v0x558753356270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5587533560d0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x5587533560d0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5587533560d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558753354bc0, 0, 4;
    %load/vec4 v0x5587533560d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5587533560d0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5587533541c0;
T_4 ;
    %vpi_call 13 48 "$display", "init if" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x558753329cd0;
T_5 ;
    %vpi_call 4 12 "$display", "init if-to-id" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x558753329cd0;
T_6 ;
    %vpi_call 4 17 "$display", "init ift0id" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753340520_0, 0;
    %end;
    .thread T_6;
    .scope S_0x558753329cd0;
T_7 ;
    %wait E_0x55875325f400;
    %load/vec4 v0x558753340600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753325db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753340520_0, 0;
    %vpi_call 4 25 "$display", "rst" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5587532de120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55875332bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753325db0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753340520_0, 0;
    %vpi_call 4 31 "$display", "flush" {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55875332e390_0;
    %assign/vec4 v0x558753325db0_0, 0;
    %load/vec4 v0x558753340440_0;
    %assign/vec4 v0x558753340520_0, 0;
    %vpi_call 4 35 "$display", "ins!:%b", v0x558753340440_0 {0 0 0};
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %vpi_call 4 38 "$display", "freeze:%b", v0x5587532de120_0 {0 0 0};
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558753345580;
T_8 ;
    %vpi_call 8 67 "$display", "init forward" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x558753345870_0, 0;
    %assign/vec4 v0x558753345770_0, 0;
    %end;
    .thread T_8;
    .scope S_0x558753345580;
T_9 ;
    %wait E_0x55875325fe90;
    %load/vec4 v0x558753345950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 2;
    %assign/vec4 v0x558753345870_0, 0;
    %assign/vec4 v0x558753345770_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5587533459f0_0;
    %load/vec4 v0x558753345c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753345c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x558753345de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x558753345770_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345770_0, 0;
T_9.5 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x558753345ab0_0;
    %load/vec4 v0x558753345c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753345c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x558753345f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x558753345770_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345770_0, 0;
T_9.9 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x558753345ba0_0;
    %load/vec4 v0x558753345c40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753345c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x558753346000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x558753345770_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345770_0, 0;
T_9.13 ;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345770_0, 0;
T_9.11 ;
T_9.7 ;
T_9.3 ;
    %load/vec4 v0x5587533459f0_0;
    %load/vec4 v0x558753345d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753345d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x558753345de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x558753345870_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345870_0, 0;
T_9.17 ;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x558753345ab0_0;
    %load/vec4 v0x558753345d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753345d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %load/vec4 v0x558753345f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x558753345870_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345870_0, 0;
T_9.21 ;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x558753345ba0_0;
    %load/vec4 v0x558753345d00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753345d00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x558753346000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x558753345870_0, 0;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345870_0, 0;
T_9.25 ;
    %jmp T_9.23;
T_9.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753345870_0, 0;
T_9.23 ;
T_9.19 ;
T_9.15 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55875334ae30;
T_10 ;
    %vpi_call 11 15 "$display", "init control" {0 0 0};
    %pushi/vec4 0, 0, 15;
    %split/vec4 1;
    %assign/vec4 v0x55875334b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b5d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334beb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334bb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334ba00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334baa0_0, 0;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %end;
    .thread T_10;
    .scope S_0x55875334ae30;
T_11 ;
    %wait E_0x55875325fb40;
    %load/vec4 v0x55875334b4e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 15;
    %split/vec4 1;
    %assign/vec4 v0x55875334b830_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b5d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334beb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334bb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334ba00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334baa0_0, 0;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %load/vec4 v0x55875334bc30_0;
    %pushi/vec4 63, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55875334b3f0_0;
    %pushi/vec4 63, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334beb0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55875334beb0_0, 0;
T_11.3 ;
    %load/vec4 v0x55875334bc30_0;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %jmp T_11.16;
T_11.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334baa0_0, 0;
    %jmp T_11.16;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334ba00_0, 0;
    %jmp T_11.16;
T_11.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %jmp T_11.16;
T_11.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %jmp T_11.16;
T_11.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %jmp T_11.16;
T_11.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %jmp T_11.16;
T_11.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %jmp T_11.16;
T_11.11 ;
    %load/vec4 v0x55875334bcf0_0;
    %load/vec4 v0x55875334bde0_0;
    %cmp/e;
    %jmp/0xz  T_11.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b330_0, 0;
    %jmp T_11.18;
T_11.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55875334b330_0, 0;
T_11.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b5d0_0, 0;
    %jmp T_11.16;
T_11.12 ;
    %load/vec4 v0x55875334bcf0_0;
    %load/vec4 v0x55875334bde0_0;
    %cmp/e;
    %jmp/0xz  T_11.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55875334b330_0, 0;
    %jmp T_11.20;
T_11.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b330_0, 0;
T_11.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b5d0_0, 0;
    %jmp T_11.16;
T_11.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b8d0_0, 0;
    %jmp T_11.16;
T_11.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v0x55875334b3f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.31, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_11.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.36, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.37, 6;
    %pushi/vec4 0, 0, 12;
    %split/vec4 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334beb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b8d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334bb60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334b330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334ba00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334baa0_0, 0;
    %assign/vec4 v0x55875334b6c0_0, 0;
    %jmp T_11.39;
T_11.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.23 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.25 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.26 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.27 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.28 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.29 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bb60_0, 0;
    %jmp T_11.39;
T_11.30 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.31 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bb60_0, 0;
    %jmp T_11.39;
T_11.32 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.33 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bb60_0, 0;
    %jmp T_11.39;
T_11.34 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.35 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b8d0_0, 0;
    %jmp T_11.39;
T_11.36 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %jmp T_11.39;
T_11.37 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55875334b230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55875334b830_0, 0;
    %jmp T_11.39;
T_11.39 ;
    %pop/vec4 1;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 6;
    %split/vec4 1;
    %assign/vec4 v0x55875334bf50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875334baa0_0, 0;
    %assign/vec4 v0x55875334b230_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55875334cfe0;
T_12 ;
    %vpi_call 12 18 "$monitor", "%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:%h:", &A<v0x55875334d280, 0>, &A<v0x55875334d280, 1>, &A<v0x55875334d280, 2>, &A<v0x55875334d280, 3>, &A<v0x55875334d280, 4>, &A<v0x55875334d280, 5>, &A<v0x55875334d280, 6>, &A<v0x55875334d280, 7>, &A<v0x55875334d280, 8>, &A<v0x55875334d280, 9>, &A<v0x55875334d280, 10>, &A<v0x55875334d280, 11>, &A<v0x55875334d280, 12>, &A<v0x55875334d280, 13>, &A<v0x55875334d280, 14>, &A<v0x55875334d280, 15>, &A<v0x55875334d280, 16>, &A<v0x55875334d280, 17>, &A<v0x55875334d280, 18>, &A<v0x55875334d280, 19>, &A<v0x55875334d280, 20>, &A<v0x55875334d280, 21>, &A<v0x55875334d280, 22>, &A<v0x55875334d280, 23>, &A<v0x55875334d280, 24>, &A<v0x55875334d280, 25>, &A<v0x55875334d280, 26>, &A<v0x55875334d280, 27>, &A<v0x55875334d280, 28>, &A<v0x55875334d280, 29>, &A<v0x55875334d280, 30>, &A<v0x55875334d280, 31> {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55875334d9c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x55875334d9c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55875334d9c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55875334d280, 0, 4;
    %load/vec4 v0x55875334d9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55875334d9c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x55875334cfe0;
T_13 ;
    %wait E_0x55875334d200;
    %load/vec4 v0x55875334e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55875334dfb0_0;
    %load/vec4 v0x55875334e270_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55875334d280, 0, 4;
T_13.0 ;
    %load/vec4 v0x55875334dec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55875334d9c0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x55875334d9c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55875334d9c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55875334d280, 0, 4;
    %load/vec4 v0x55875334d9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55875334d9c0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55875335aba0;
T_14 ;
    %vpi_call 17 27 "$display", "init idtoex" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x55875335c320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335c4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335b870_0, 0;
    %assign/vec4 v0x55875335b9b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55875335b4c0_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v0x55875335bb60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x55875335bed0_0, 0;
    %assign/vec4 v0x55875335bce0_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v0x55875335c1e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x55875335b250_0, 0;
    %assign/vec4 v0x55875335b050_0, 0;
    %end;
    .thread T_14;
    .scope S_0x55875335aba0;
T_15 ;
    %wait E_0x55875325f400;
    %load/vec4 v0x55875335c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x55875335c320_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335c4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335b870_0, 0;
    %assign/vec4 v0x55875335b9b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55875335b4c0_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v0x55875335bb60_0, 0;
    %split/vec4 5;
    %assign/vec4 v0x55875335bed0_0, 0;
    %assign/vec4 v0x55875335bce0_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v0x55875335c1e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x55875335b250_0, 0;
    %assign/vec4 v0x55875335b050_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55875335b910_0;
    %assign/vec4 v0x55875335b9b0_0, 0;
    %load/vec4 v0x55875335b780_0;
    %assign/vec4 v0x55875335b870_0, 0;
    %load/vec4 v0x55875335c3e0_0;
    %assign/vec4 v0x55875335c4d0_0, 0;
    %load/vec4 v0x55875335b360_0;
    %assign/vec4 v0x55875335b4c0_0, 0;
    %load/vec4 v0x55875335bc20_0;
    %assign/vec4 v0x55875335bce0_0, 0;
    %load/vec4 v0x55875335bda0_0;
    %assign/vec4 v0x55875335bed0_0, 0;
    %load/vec4 v0x55875335ba50_0;
    %assign/vec4 v0x55875335bb60_0, 0;
    %load/vec4 v0x55875335af70_0;
    %assign/vec4 v0x55875335b050_0, 0;
    %load/vec4 v0x55875335b160_0;
    %assign/vec4 v0x55875335b250_0, 0;
    %load/vec4 v0x55875335c140_0;
    %assign/vec4 v0x55875335c1e0_0, 0;
    %load/vec4 v0x55875335c280_0;
    %assign/vec4 v0x55875335c320_0, 0;
    %vpi_call 17 52 "$display", "ID to Ex part" {0 0 0};
    %vpi_call 17 53 "$display", "mem_w:%b, mem_r:%b, reg_rs:%d, reg_rt: %d, reg_rd:%d, wb_en:%b, alu_op:%d, alu_1_data:%b, alu_2_data:%b", v0x55875335b910_0, v0x55875335b780_0, v0x55875335bc20_0, v0x55875335bda0_0, v0x55875335ba50_0, v0x55875335c3e0_0, v0x55875335b360_0, v0x55875335af70_0, v0x55875335b160_0 {0 0 0};
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5587533461f0;
T_16 ;
    %vpi_call 9 9 "$display", "init loadstall" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x5587533461f0;
T_17 ;
    %wait E_0x5587533464b0;
    %load/vec4 v0x558753346610_0;
    %load/vec4 v0x558753346770_0;
    %load/vec4 v0x558753346990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753346770_0;
    %load/vec4 v0x558753346880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x558753346a30_0;
    %load/vec4 v0x558753346530_0;
    %and;
    %load/vec4 v0x5587533466d0_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_17.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_17.1, 9;
T_17.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_17.1, 9;
 ; End of false expr.
    %blend;
T_17.1;
    %pad/s 1;
    %assign/vec4 v0x558753346a30_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5587533461f0;
T_18 ;
    %wait E_0x558753330c50;
    %vpi_call 9 20 "$display", "stall change: %b, mem_r_EX:%b, mem_r_MEM:%b, is_branch:%b", v0x558753346a30_0, v0x558753346610_0, v0x5587533466d0_0, v0x558753346530_0 {0 0 0};
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x558753340b50;
T_19 ;
    %wait E_0x55875325f540;
    %load/vec4 v0x558753340dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.0 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %add;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.1 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %add;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.2 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %and;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.3 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %or;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.4 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %xor;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.6 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %sub;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.7 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %sub;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.8 ;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %or;
    %xor;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.9 ;
    %load/vec4 v0x558753340fb0_0;
    %ix/getv 4, v0x558753340ed0_0;
    %shiftl 4;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.10 ;
    %load/vec4 v0x558753340fb0_0;
    %ix/getv 4, v0x558753340ed0_0;
    %shiftr 4;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.11 ;
    %load/vec4 v0x558753340fb0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_19.15, 8;
    %load/vec4 v0x558753340fb0_0;
    %ix/getv 4, v0x558753340ed0_0;
    %shiftr 4;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x558753340ed0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/1 T_19.16, 8;
T_19.15 ; End of true expr.
    %load/vec4 v0x558753340fb0_0;
    %ix/getv 4, v0x558753340ed0_0;
    %shiftr 4;
    %jmp/0 T_19.16, 8;
 ; End of false expr.
    %blend;
T_19.16;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.12 ;
    %load/vec4 v0x558753340ed0_0;
    %load/vec4 v0x558753340fb0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %assign/vec4 v0x558753341070_0, 0;
    %jmp T_19.14;
T_19.14 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x558753344890;
T_20 ;
    %vpi_call 8 17 "$display", "init forward" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %split/vec4 2;
    %assign/vec4 v0x5587533451b0_0, 0;
    %split/vec4 2;
    %assign/vec4 v0x558753344c60_0, 0;
    %assign/vec4 v0x558753344b80_0, 0;
    %end;
    .thread T_20;
    .scope S_0x558753344890;
T_21 ;
    %wait E_0x55875325f680;
    %load/vec4 v0x558753344de0_0;
    %load/vec4 v0x558753344ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753344ff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5587533452c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x558753344b80_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753344b80_0, 0;
T_21.3 ;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x558753344ec0_0;
    %load/vec4 v0x558753344ff0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753344ff0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x558753345380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x558753344b80_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753344b80_0, 0;
T_21.7 ;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753344b80_0, 0;
T_21.5 ;
T_21.1 ;
    %load/vec4 v0x558753344de0_0;
    %load/vec4 v0x5587533450d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5587533450d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x5587533452c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x558753344c60_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753344c60_0, 0;
T_21.11 ;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x558753344ec0_0;
    %load/vec4 v0x5587533450d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5587533450d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v0x558753345380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x558753344c60_0, 0;
    %jmp T_21.15;
T_21.14 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753344c60_0, 0;
T_21.15 ;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558753344c60_0, 0;
T_21.13 ;
T_21.9 ;
    %load/vec4 v0x558753344de0_0;
    %load/vec4 v0x558753344d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753344d20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.16, 8;
    %load/vec4 v0x5587533452c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5587533451b0_0, 0;
    %jmp T_21.19;
T_21.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5587533451b0_0, 0;
T_21.19 ;
    %jmp T_21.17;
T_21.16 ;
    %load/vec4 v0x558753344ec0_0;
    %load/vec4 v0x558753344d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558753344d20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.20, 8;
    %load/vec4 v0x558753345380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.22, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5587533451b0_0, 0;
    %jmp T_21.23;
T_21.22 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5587533451b0_0, 0;
T_21.23 ;
    %jmp T_21.21;
T_21.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5587533451b0_0, 0;
T_21.21 ;
T_21.17 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55875335c920;
T_22 ;
    %vpi_call 18 23 "$display", "init extomem" {0 0 0};
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x55875335d5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335d7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335ce20_0, 0;
    %assign/vec4 v0x55875335cfb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55875335d1d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x55875335d440_0, 0;
    %assign/vec4 v0x55875335cbd0_0, 0;
    %end;
    .thread T_22;
    .scope S_0x55875335c920;
T_23 ;
    %wait E_0x55875325f400;
    %load/vec4 v0x55875335d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x55875335d5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335d7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335ce20_0, 0;
    %assign/vec4 v0x55875335cfb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55875335d1d0_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x55875335d440_0, 0;
    %assign/vec4 v0x55875335cbd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55875335cf10_0;
    %assign/vec4 v0x55875335cfb0_0, 0;
    %load/vec4 v0x55875335cd30_0;
    %assign/vec4 v0x55875335ce20_0, 0;
    %load/vec4 v0x55875335d6e0_0;
    %assign/vec4 v0x55875335d7d0_0, 0;
    %load/vec4 v0x55875335d0a0_0;
    %assign/vec4 v0x55875335d1d0_0, 0;
    %load/vec4 v0x55875335caf0_0;
    %assign/vec4 v0x55875335cbd0_0, 0;
    %load/vec4 v0x55875335d3a0_0;
    %assign/vec4 v0x55875335d440_0, 0;
    %load/vec4 v0x55875335d550_0;
    %assign/vec4 v0x55875335d5f0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x558753358810;
T_24 ;
    %vpi_call 16 19 "$display", "init dataMEM" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x558753358810;
T_25 ;
    %wait E_0x55875325f400;
    %load/vec4 v0x55875335a030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558753359e90_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x558753359e90_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x558753359e90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558753358b70, 0, 4;
    %load/vec4 v0x558753359e90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558753359e90_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x558753359f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %vpi_call 16 27 "$display", "Memory writing: address:%b data:%h", v0x558753359c50_0, v0x55875335a190_0 {0 0 0};
    %load/vec4 v0x55875335a190_0;
    %split/vec4 8;
    %load/vec4 v0x558753359c50_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558753358b70, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x558753359c50_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558753358b70, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x558753359c50_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558753358b70, 0, 4;
    %ix/getv 3, v0x558753359c50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558753358b70, 0, 4;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x558753358810;
T_26 ;
    %wait E_0x558753358af0;
    %load/vec4 v0x55875335a0d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.0, 4;
    %vpi_call 16 34 "$writememh", "memfile.s", v0x558753358b70 {0 0 0};
T_26.0 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x558753358640;
T_27 ;
    %vpi_call 15 12 "$display", "init mem" {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x55875335db30;
T_28 ;
    %vpi_call 19 25 "$display", "init memtowb" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x55875335e840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335e210_0, 0;
    %assign/vec4 v0x55875335e9a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55875335e5b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x55875335dfc0_0, 0;
    %assign/vec4 v0x55875335e410_0, 0;
    %end;
    .thread T_28;
    .scope S_0x55875335db30;
T_29 ;
    %wait E_0x55875325f400;
    %load/vec4 v0x55875335e700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x55875335e840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x55875335e210_0, 0;
    %assign/vec4 v0x55875335e9a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55875335e5b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %split/vec4 32;
    %assign/vec4 v0x55875335dfc0_0, 0;
    %assign/vec4 v0x55875335e410_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55875335e900_0;
    %assign/vec4 v0x55875335e9a0_0, 0;
    %load/vec4 v0x55875335e120_0;
    %assign/vec4 v0x55875335e210_0, 0;
    %load/vec4 v0x55875335e300_0;
    %assign/vec4 v0x55875335e410_0, 0;
    %load/vec4 v0x55875335dee0_0;
    %assign/vec4 v0x55875335dfc0_0, 0;
    %load/vec4 v0x55875335e4f0_0;
    %assign/vec4 v0x55875335e5b0_0, 0;
    %load/vec4 v0x55875335e7a0_0;
    %assign/vec4 v0x55875335e840_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55875335ed10;
T_30 ;
    %vpi_call 20 11 "$display", "init wb" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x55875335ed10;
T_31 ;
    %wait E_0x558753358a00;
    %load/vec4 v0x55875335fa70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 20 22 "$display", "finished" {0 0 0};
    %vpi_call 20 23 "$finish" {0 0 0};
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5587532fbe30;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558753362cc0_0, 0, 1;
    %pushi/vec4 5000, 0, 32;
T_32.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_32.1, 5;
    %jmp/1 T_32.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 500000, 0;
    %load/vec4 v0x558753362cc0_0;
    %inv;
    %store/vec4 v0x558753362cc0_0, 0, 1;
    %jmp T_32.0;
T_32.1 ;
    %pop/vec4 1;
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "main.v";
    "cpu.v";
    "IF_to_ID.v";
    "EX_stage.v";
    "alu.v";
    "mux.v";
    "forward.v";
    "load_stall.v";
    "ID_stage.v";
    "control.v";
    "register_file.v";
    "IF_stage.v";
    "InstructionRAM.v";
    "MEM_stage.v";
    "dataMEM.v";
    "ID_to_EX.v";
    "EX_to_MEM.v";
    "MEM_to_WB.v";
    "WB_stage.v";
