{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"stencil_2d"
      , "children":
      [
        {
          "type":"inst"
          , "id":17
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                , "line":38
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"sol"
              , "Start Cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":18
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                , "line":34
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"filter"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":19
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/home/dirren/IntelHLS/stencil2d/stencil2d.cpp"
                , "line":34
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"orig"
              , "Start Cycle":"3"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":28
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":29
              , "name":"orig"
              , "debug":
              [
                [
                  {
                    "filename":"stencil2d.cpp"
                    , "line":9
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":30
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stencil2d.cpp"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":31
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"3600 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":32
              , "name":"sol"
              , "debug":
              [
                [
                  {
                    "filename":"stencil2d.cpp"
                    , "line":10
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":33
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stencil2d.cpp"
                        , "line":10
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":34
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n0 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"3600 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"1024 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":35
              , "name":"filter"
              , "debug":
              [
                [
                  {
                    "filename":"stencil2d.cpp"
                    , "line":11
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":36
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"stencil2d.cpp"
                        , "line":11
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":37
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"1 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"1"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"40 bytes"
                  , "Implemented size":"64 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"16 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":31
      , "to":19
    }
    , {
      "from":17
      , "to":34
    }
    , {
      "from":37
      , "to":18
    }
  ]
}
