Synthesis report
Tue Apr  9 23:43:18 2019
Quartus Prime Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Synthesis Summary
  2. Synthesis Settings
  3. Parallel Compilation
  4. Synthesis Source Files Read
  5. Synthesis Partition Summary
  6. Parameter Settings for User Entity Instance: i_mut
  7. Parameter Settings for User Entity Instance: i_source
  8. Parameter Settings for User Entity Instance: i_sink
  9. Parameter Settings for User Entity Instance: i_sink|i_atv_dummy_reduce
 10. Parameter Settings for User Entity Instance: i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce
 11. Parameter Settings for User Entity Instance: i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce
 12. Partition "root_partition" Resource Utilization by Entity
 13. State Machine - i_mut|state
 14. State Machine - Summary
 15. Registers Removed During Synthesis
 16. General Register Statistics for Partition "root_partition"
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Post-Synthesis Netlist Statistics for Partition "root_partition"
 20. Synthesis Resource Usage Summary for Partition "root_partition"
 21. Synthesis Messages



+---------------------------------------------------------------+
; Synthesis Summary                                             ;
+-----------------------+---------------------------------------+
; Synthesis Status      ; Successful - Tue Apr  9 23:43:18 2019 ;
; Revision Name         ; syntest_scaler_controller             ;
; Top-level Entity Name ; syntest_scaler_controller             ;
; Family                ; Arria 10                              ;
+-----------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Settings                                                                                                                      ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Option                                                                          ; Setting                   ; Default Value             ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+
; Device                                                                          ; 10AX115S2F45I2SG          ;                           ;
; Top-level entity name                                                           ; syntest_scaler_controller ; syntest_scaler_controller ;
; Family name                                                                     ; Arria 10                  ; Cyclone 10 GX             ;
; VHDL Show LMF Mapping Messages                                                  ; Off                       ;                           ;
; VHDL Version                                                                    ; VHDL_2008                 ; VHDL_1993                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                        ; On                        ;
; Enable compact report table                                                     ; Off                       ; Off                       ;
; Optimization Mode                                                               ; Balanced                  ; Balanced                  ;
; Allow Register Merging                                                          ; On                        ; On                        ;
; Allow Register Duplication                                                      ; On                        ; On                        ;
; Allow Register Retiming                                                         ; On                        ; On                        ;
; Allow RAM Retiming                                                              ; Off                       ; Off                       ;
; Allow DSP Retiming                                                              ; Off                       ; Off                       ;
; Restructure Multiplexers                                                        ; Auto                      ; Auto                      ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                       ; Off                       ;
; Preserve fewer node names                                                       ; On                        ; On                        ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                    ; Enable                    ;
; Verilog Version                                                                 ; Verilog_2001              ; Verilog_2001              ;
; State Machine Processing                                                        ; Auto                      ; Auto                      ;
; Safe State Machine                                                              ; Auto                      ; Auto                      ;
; Iteration limit for constant Verilog loops                                      ; 5000                      ; 5000                      ;
; Iteration limit for non-constant Verilog loops                                  ; 250                       ; 250                       ;
; Infer RAMs from Raw Logic                                                       ; On                        ; On                        ;
; DSP Block Balancing                                                             ; Auto                      ; Auto                      ;
; NOT Gate Push-Back                                                              ; On                        ; On                        ;
; Power-Up Don't Care                                                             ; On                        ; On                        ;
; Remove Redundant Logic Cells                                                    ; Off                       ; Off                       ;
; Remove Duplicate Registers                                                      ; On                        ; On                        ;
; Ignore CARRY Buffers                                                            ; Off                       ; Off                       ;
; Ignore CASCADE Buffers                                                          ; Off                       ; Off                       ;
; Ignore GLOBAL Buffers                                                           ; Off                       ; Off                       ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                       ; Off                       ;
; Ignore LCELL Buffers                                                            ; Off                       ; Off                       ;
; Ignore SOFT Buffers                                                             ; On                        ; On                        ;
; Optimization Technique                                                          ; Balanced                  ; Balanced                  ;
; Auto Open-Drain Pins                                                            ; On                        ; On                        ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                       ; Off                       ;
; Auto ROM Replacement                                                            ; On                        ; On                        ;
; Auto RAM Replacement                                                            ; On                        ; On                        ;
; Auto DSP Block Replacement                                                      ; On                        ; On                        ;
; Auto Shift Register Replacement                                                 ; Auto                      ; Auto                      ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                      ; Auto                      ;
; Auto Clock Enable Replacement                                                   ; On                        ; On                        ;
; Strict RAM Replacement                                                          ; Off                       ; Off                       ;
; Allow Synchronous Control Signals                                               ; On                        ; On                        ;
; Force Use of Synchronous Clear Signals                                          ; Off                       ; Off                       ;
; Auto Resource Sharing                                                           ; Off                       ; Off                       ;
; Allow Any RAM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any ROM Size For Recognition                                              ; Off                       ; Off                       ;
; Allow Any Shift Register Size For Recognition                                   ; Off                       ; Off                       ;
; Ignore translate_off and synthesis_off directives                               ; Off                       ; Off                       ;
; Timing-Driven Synthesis                                                         ; On                        ; On                        ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                       ; Off                       ;
; Synchronization Register Chain Length                                           ; 3                         ; 3                         ;
; Power Optimization During Synthesis                                             ; Normal compilation        ; Normal compilation        ;
; HDL message level                                                               ; Level2                    ; Level2                    ;
; Number of Protected Registers Reported in Synthesis Report                      ; 100                       ; 100                       ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                      ; 5000                      ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                      ; 5000                      ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                       ; 100                       ;
; Clock MUX Protection                                                            ; On                        ; On                        ;
; Auto Gated Clock Conversion                                                     ; Off                       ; Off                       ;
; Block Design Naming                                                             ; Auto                      ; Auto                      ;
; SDC constraint protection                                                       ; Off                       ; Off                       ;
; Synthesis Effort                                                                ; Auto                      ; Auto                      ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                        ; On                        ;
; Analysis & Synthesis Message Level                                              ; Medium                    ; Medium                    ;
; Disable Register Merging Across Hierarchies                                     ; Auto                      ; Auto                      ;
; Resource Aware Inference For Block RAM                                          ; On                        ; On                        ;
; Automatic Parallel Synthesis                                                    ; On                        ; On                        ;
; Partial Reconfiguration Bitstream ID                                            ; Off                       ; Off                       ;
; Disable DSP Negate Inferencing                                                  ; Off                       ; Off                       ;
; Report Parameter Settings                                                       ; On                        ; On                        ;
; Report Source Assignments                                                       ; On                        ; On                        ;
; Size of the Latch Report                                                        ; 100                       ; 100                       ;
; Enable State Machines Inference                                                 ; On                        ; On                        ;
; Enable formal verification support during compilation                           ; Off                       ; Off                       ;
; Size of the PR Initial Conditions Report                                        ; 15                        ; 15                        ;
; Report PR Initial Values as Errors                                              ; Off                       ; Off                       ;
; Fractal Synthesis                                                               ; Off                       ; Off                       ;
+---------------------------------------------------------------------------------+---------------------------+---------------------------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
; Maximum used               ; 6      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                   ; File Type       ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------+---------+
; ../syntest_timing.sdc                              ; User File       ; C:/Users/stens/Documents/NTNU/FPGA-video-scaler/quartus/syntest_timing.sdc                   ;         ;
; ../../scaler/syntest/syntest_scaler_controller.vhd ; User VHDL File  ; C:/Users/stens/Documents/NTNU/FPGA-video-scaler/scaler/syntest/syntest_scaler_controller.vhd ;         ;
; ../../scaler/src/scaler_controller.vhd             ; User VHDL File  ; C:/Users/stens/Documents/NTNU/FPGA-video-scaler/scaler/src/scaler_controller.vhd             ;         ;
; ../../../atv/atv_lib/atv_dummy_source.vhd          ; User VHDL File  ; C:/Users/stens/Documents/NTNU/atv/atv_lib/atv_dummy_source.vhd                               ;         ;
; ../../../atv/atv_lib/atv_dummy_sink.vhd            ; User VHDL File  ; C:/Users/stens/Documents/NTNU/atv/atv_lib/atv_dummy_sink.vhd                                 ;         ;
+----------------------------------------------------+-----------------+----------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Synthesis Partition Summary                                                      ;
+----------------+----------------+--------------+-------+-------------------------+
; Partition Name ; Hierarchy Path ; Preservation ; Empty ; Partition Database File ;
+----------------+----------------+--------------+-------+-------------------------+
; root_partition ; |              ;              ;       ;                         ;
+----------------+----------------+--------------+-------+-------------------------+


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: i_mut ;
+---------------------------+-------+----------------+
; Parameter Name            ; Value ; Type           ;
+---------------------------+-------+----------------+
; g_data_width              ; 80    ; Untyped        ;
; g_empty_width             ; 3     ; Untyped        ;
; g_tx_video_width          ; 1920  ; Untyped        ;
; g_tx_video_height         ; 1080  ; Untyped        ;
; g_tx_video_scaling_method ; 0     ; Untyped        ;
+---------------------------+-------+----------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_source ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; g_ports        ; 89    ; Untyped                      ;
+----------------+-------+------------------------------+


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: i_sink ;
+--------------------+-------+------------------------+
; Parameter Name     ; Value ; Type                   ;
+--------------------+-------+------------------------+
; g_logic_levels_ext ; 6     ; Untyped                ;
; g_ports            ; 119   ; Untyped                ;
+--------------------+-------+------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_sink|i_atv_dummy_reduce ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; g_logic_levels ; 5     ; Untyped                                       ;
; g_inputs       ; 119   ; Untyped                                       ;
; g_outputs      ; 1     ; Untyped                                       ;
+----------------+-------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; g_logic_levels ; 5     ; Untyped                                                                         ;
; g_inputs       ; 24    ; Untyped                                                                         ;
; g_outputs      ; 1     ; Untyped                                                                         ;
+----------------+-------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; g_logic_levels ; 5     ; Untyped                                                                                                           ;
; g_inputs       ; 5     ; Untyped                                                                                                           ;
; g_outputs      ; 1     ; Untyped                                                                                                           ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "root_partition" Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                           ; Entity Name               ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------+---------------------------+--------------+
; |                                               ; 754 (0)             ; 502 (0)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; |                                                                                             ; syntest_scaler_controller ; altera_work  ;
;    |i_mut|                                      ; 68 (68)             ; 119 (119)                 ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; i_mut                                                                                         ; scaler_controller         ; altera_work  ;
;    |i_sink|                                     ; 685 (655)           ; 205 (175)                 ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink                                                                                        ; atv_dummy_sink            ; altera_work  ;
;       |i_atv_dummy_reduce|                      ; 30 (24)             ; 30 (24)                   ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce                                                                     ; atv_dummy_reduce          ; altera_work  ;
;          |\g_reduce_more:i_atv_dummy_reduce|    ; 6 (5)               ; 6 (5)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce                                   ; atv_dummy_reduce          ; altera_work  ;
;             |\g_reduce_more:i_atv_dummy_reduce| ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; i_sink|i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce|\g_reduce_more:i_atv_dummy_reduce ; atv_dummy_reduce          ; altera_work  ;
;    |i_source|                                   ; 1 (1)               ; 178 (178)                 ; 0                 ; 0          ; 0    ; 0            ; 0 (0)  ; i_source                                                                                      ; atv_dummy_source          ; altera_work  ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------+-----------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - i_mut|state                                                         ;
+------------------------+------------------------+--------------------+--------------+
; Name                   ; state.s_control_packet ; state.s_video_data ; state.s_idle ;
+------------------------+------------------------+--------------------+--------------+
; state.s_idle           ; 0                      ; 0                  ; 0            ;
; state.s_video_data     ; 0                      ; 1                  ; 1            ;
; state.s_control_packet ; 1                      ; 0                  ; 1            ;
+------------------------+------------------------+--------------------+--------------+


+-------------------------------------------------------------------------+
; State Machine - Summary                                                 ;
+-------------+------------------+------------+----------------+----------+
; Name        ; Number of States ; Using aclr ; Encoding Style ; Safeness ;
+-------------+------------------+------------+----------------+----------+
; i_mut|state ; 3                ; No         ; One-Hot        ; Not Safe ;
+-------------+------------------+------------+----------------+----------+


+-----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                          ;
+----------------------------------------+------------------------------------+
; Register name                          ; Reason for Removal                 ;
+----------------------------------------+------------------------------------+
; i_sink|\i:2:counter[0]                 ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:4:counter[0]                 ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:6:counter[0]                 ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:8:counter[0]                 ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:10:counter[0]                ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:12:counter[0]                ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:14:counter[0]                ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:16:counter[0]                ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:18:counter[0]                ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:20:counter[0]                ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:22:counter[0]                ; Merged with i_sink|\i:0:counter[0] ;
; i_sink|\i:3:counter[0]                 ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:5:counter[0]                 ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:7:counter[0]                 ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:9:counter[0]                 ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:11:counter[0]                ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:13:counter[0]                ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:15:counter[0]                ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:17:counter[0]                ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:19:counter[0]                ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:21:counter[0]                ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:23:counter[0]                ; Merged with i_sink|\i:1:counter[0] ;
; i_sink|\i:4:counter[1]                 ; Merged with i_sink|\i:0:counter[1] ;
; i_sink|\i:8:counter[1]                 ; Merged with i_sink|\i:0:counter[1] ;
; i_sink|\i:12:counter[1]                ; Merged with i_sink|\i:0:counter[1] ;
; i_sink|\i:16:counter[1]                ; Merged with i_sink|\i:0:counter[1] ;
; i_sink|\i:20:counter[1]                ; Merged with i_sink|\i:0:counter[1] ;
; i_sink|\i:6:counter[1]                 ; Merged with i_sink|\i:2:counter[1] ;
; i_sink|\i:10:counter[1]                ; Merged with i_sink|\i:2:counter[1] ;
; i_sink|\i:14:counter[1]                ; Merged with i_sink|\i:2:counter[1] ;
; i_sink|\i:18:counter[1]                ; Merged with i_sink|\i:2:counter[1] ;
; i_sink|\i:22:counter[1]                ; Merged with i_sink|\i:2:counter[1] ;
; i_sink|\i:7:counter[1]                 ; Merged with i_sink|\i:3:counter[1] ;
; i_sink|\i:11:counter[1]                ; Merged with i_sink|\i:3:counter[1] ;
; i_sink|\i:15:counter[1]                ; Merged with i_sink|\i:3:counter[1] ;
; i_sink|\i:19:counter[1]                ; Merged with i_sink|\i:3:counter[1] ;
; i_sink|\i:23:counter[1]                ; Merged with i_sink|\i:3:counter[1] ;
; i_sink|\i:9:counter[1]                 ; Merged with i_sink|\i:5:counter[1] ;
; i_sink|\i:13:counter[1]                ; Merged with i_sink|\i:5:counter[1] ;
; i_sink|\i:17:counter[1]                ; Merged with i_sink|\i:5:counter[1] ;
; i_sink|\i:21:counter[1]                ; Merged with i_sink|\i:5:counter[1] ;
; i_sink|\i:8:counter[2]                 ; Merged with i_sink|\i:0:counter[2] ;
; i_sink|\i:16:counter[2]                ; Merged with i_sink|\i:0:counter[2] ;
; i_sink|\i:10:counter[2]                ; Merged with i_sink|\i:2:counter[2] ;
; i_sink|\i:18:counter[2]                ; Merged with i_sink|\i:2:counter[2] ;
; i_sink|\i:11:counter[2]                ; Merged with i_sink|\i:3:counter[2] ;
; i_sink|\i:19:counter[2]                ; Merged with i_sink|\i:3:counter[2] ;
; i_sink|\i:12:counter[2]                ; Merged with i_sink|\i:4:counter[2] ;
; i_sink|\i:20:counter[2]                ; Merged with i_sink|\i:4:counter[2] ;
; i_sink|\i:13:counter[2]                ; Merged with i_sink|\i:5:counter[2] ;
; i_sink|\i:21:counter[2]                ; Merged with i_sink|\i:5:counter[2] ;
; i_sink|\i:14:counter[2]                ; Merged with i_sink|\i:6:counter[2] ;
; i_sink|\i:22:counter[2]                ; Merged with i_sink|\i:6:counter[2] ;
; i_sink|\i:15:counter[2]                ; Merged with i_sink|\i:7:counter[2] ;
; i_sink|\i:23:counter[2]                ; Merged with i_sink|\i:7:counter[2] ;
; i_sink|\i:17:counter[2]                ; Merged with i_sink|\i:9:counter[2] ;
; i_sink|\i:16:counter[3]                ; Merged with i_sink|\i:0:counter[3] ;
; i_sink|\i:18:counter[3]                ; Merged with i_sink|\i:2:counter[3] ;
; i_sink|\i:19:counter[3]                ; Merged with i_sink|\i:3:counter[3] ;
; i_sink|\i:20:counter[3]                ; Merged with i_sink|\i:4:counter[3] ;
; i_sink|\i:21:counter[3]                ; Merged with i_sink|\i:5:counter[3] ;
; i_sink|\i:22:counter[3]                ; Merged with i_sink|\i:6:counter[3] ;
; i_sink|\i:23:counter[3]                ; Merged with i_sink|\i:7:counter[3] ;
; i_sink|\i:5:counter[1]                 ; Merged with i_sink|\i:1:counter[1] ;
; Total Number of Removed Registers = 64 ;                                    ;
+----------------------------------------+------------------------------------+


+------------------------------------------------------------+
; General Register Statistics for Partition "root_partition" ;
+----------------------------------------------+-------------+
; Statistic                                    ; Value       ;
+----------------------------------------------+-------------+
; Total registers                              ; 502         ;
; Number of registers using Synchronous Clear  ; 48          ;
; Number of registers using Synchronous Load   ; 32          ;
; Number of registers using Asynchronous Clear ; 0           ;
; Number of registers using Asynchronous Load  ; 0           ;
; Number of registers using Clock Enable       ; 154         ;
; Number of registers using Preset             ; 0           ;
+----------------------------------------------+-------------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; i_sink|\i:1:counter[0]                  ; 241     ;
; i_sink|\i:2:counter[1]                  ; 125     ;
; i_sink|\i:3:counter[1]                  ; 114     ;
; i_sink|\i:4:counter[2]                  ; 63      ;
; i_sink|\i:5:counter[2]                  ; 63      ;
; i_sink|\i:6:counter[2]                  ; 60      ;
; i_sink|\i:7:counter[2]                  ; 51      ;
; i_sink|\i:8:counter[3]                  ; 22      ;
; i_sink|\i:9:counter[3]                  ; 22      ;
; i_sink|\i:10:counter[3]                 ; 22      ;
; i_sink|\i:11:counter[3]                 ; 22      ;
; i_sink|\i:12:counter[3]                 ; 22      ;
; i_sink|\i:13:counter[3]                 ; 22      ;
; i_sink|\i:14:counter[3]                 ; 22      ;
; i_sink|\i:15:counter[3]                 ; 22      ;
; i_sink|\i:16:counter[4]                 ; 21      ;
; i_sink|\i:17:counter[4]                 ; 21      ;
; i_sink|\i:18:counter[4]                 ; 21      ;
; i_sink|\i:19:counter[4]                 ; 21      ;
; i_sink|\i:20:counter[4]                 ; 21      ;
; i_sink|\i:21:counter[4]                 ; 21      ;
; i_sink|\i:22:counter[4]                 ; 12      ;
; i_sink|\i:23:counter[4]                 ; 9       ;
; Total number of inverted registers = 23 ;         ;
+-----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 7:1                ; 48 bits   ; 192 LEs       ; 48 LEs               ; 144 LEs                ; Yes        ; i_mut|data_o[68]           ;
; 8:1                ; 32 bits   ; 160 LEs       ; 64 LEs               ; 96 LEs                 ; Yes        ; i_mut|data_o[63]           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; i_mut|Select_83            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition "root_partition" ;
+------------------------+-----------------------------------------+
; Type                   ; Count                                   ;
+------------------------+-----------------------------------------+
; boundary_port          ; 2                                       ;
; twentynm_ff            ; 502                                     ;
;     ENA                ; 74                                      ;
;     ENA SCLR           ; 48                                      ;
;     ENA SLD            ; 32                                      ;
;     plain              ; 348                                     ;
; twentynm_lcell_comb    ; 754                                     ;
;     normal             ; 754                                     ;
;         1 data inputs  ; 45                                      ;
;         2 data inputs  ; 55                                      ;
;         3 data inputs  ; 19                                      ;
;         4 data inputs  ; 13                                      ;
;         5 data inputs  ; 38                                      ;
;         6 data inputs  ; 584                                     ;
;                        ;                                         ;
; Number of carry chains ; 0                                       ;
; Max carry chain length ; 0                                       ;
;                        ;                                         ;
; Max LUT depth          ; 5.00                                    ;
; Average LUT depth      ; 3.29                                    ;
+------------------------+-----------------------------------------+


+-----------------------------------------------------------------+
; Synthesis Resource Usage Summary for Partition "root_partition" ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 711               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 754               ;
;     -- 7 input functions                    ; 0                 ;
;     -- 6 input functions                    ; 584               ;
;     -- 5 input functions                    ; 38                ;
;     -- 4 input functions                    ; 13                ;
;     -- <=3 input functions                  ; 119               ;
;                                             ;                   ;
; Dedicated logic registers                   ; 502               ;
;                                             ;                   ;
; I/O pins                                    ; 2                 ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;     -- [A] Total Fixed Point DSP Blocks     ; 0                 ;
;     -- [B] Total Floating Point DSP Blocks  ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clk_i             ;
; Maximum fan-out                             ; 383               ;
; Total fan-out                               ; 5229              ;
; Average fan-out                             ; 4.16              ;
+---------------------------------------------+-------------------+


+--------------------+
; Synthesis Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 18.1.0 Build 222 09/21/2018 SJ Pro Edition
    Info: Processing started: Tue Apr  9 23:43:14 2019
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off syntest_scaler_controller -c syntest_scaler_controller
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "syntest_scaler_controller"
Info: Revision = "syntest_scaler_controller"
Info: Analyzing source files
Info: Elaborating from top-level entity "syntest_scaler_controller"
Info (18235): Library search order is as follows: "ctp". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER.
Info (19337): VHDL info at syntest_scaler_controller.vhd(18): executing entity "syntest_scaler_controller" with architecture "rtl" File: C:/Users/stens/Documents/NTNU/FPGA-video-scaler/scaler/syntest/syntest_scaler_controller.vhd Line: 18
Info (19337): VHDL info at scaler_controller.vhd(17): executing entity "scaler_controller(g_data_width=80,g_empty_width=3,g_tx_video_width=1920,g_tx_video_height=1080,g_tx_video_scaling_method=0)" with architecture "scaler_controller_arc" File: C:/Users/stens/Documents/NTNU/FPGA-video-scaler/scaler/src/scaler_controller.vhd Line: 17
Info (19337): VHDL info at atv_dummy_source.vhd(40): executing entity "atv_dummy_source(g_ports=89)" with architecture "rtl" File: C:/Users/stens/Documents/NTNU/atv/atv_lib/atv_dummy_source.vhd Line: 40
Info (19337): VHDL info at atv_dummy_sink.vhd(115): executing entity "atv_dummy_sink(g_ports=119)" with architecture "rtl" File: C:/Users/stens/Documents/NTNU/atv/atv_lib/atv_dummy_sink.vhd Line: 115
Info (19337): VHDL info at atv_dummy_sink.vhd(23): executing entity "atv_dummy_reduce(g_logic_levels=5,g_inputs=119)" with architecture "rtl" File: C:/Users/stens/Documents/NTNU/atv/atv_lib/atv_dummy_sink.vhd Line: 23
Info (19337): VHDL info at atv_dummy_sink.vhd(23): executing entity "atv_dummy_reduce(g_logic_levels=5,g_inputs=24)" with architecture "rtl" File: C:/Users/stens/Documents/NTNU/atv/atv_lib/atv_dummy_sink.vhd Line: 23
Info (19337): VHDL info at atv_dummy_sink.vhd(23): executing entity "atv_dummy_reduce(g_logic_levels=5,g_inputs=5)" with architecture "rtl" File: C:/Users/stens/Documents/NTNU/atv/atv_lib/atv_dummy_sink.vhd Line: 23
Info: Found 5 design entities
Info: There are 7 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Info: found pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "root_partition"
Info (286030): Timing-Driven Synthesis is running
Info (21057): Implemented 997 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 995 logic cells
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5109 megabytes
    Info: Processing ended: Tue Apr  9 23:43:18 2019
    Info: Elapsed time: 00:00:04


