

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Mon Nov 18 11:50:33 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.021 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       18|       18| 90.000 ns | 90.000 ns |   10|   10| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                            |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                  Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 10, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 20 'getelementptr' 'layer_normalization_input_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.59ns)   --->   "%in_val_V_0 = load i5 %layer_normalization_input_addr"   --->   Operation 21 'load' 'in_val_V_0' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_1 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 22 'getelementptr' 'layer_normalization_input_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.59ns)   --->   "%in_val_V_1 = load i5 %layer_normalization_input_addr_1"   --->   Operation 23 'load' 'in_val_V_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 0.59>
ST_2 : Operation 24 [1/2] (0.59ns)   --->   "%in_val_V_0 = load i5 %layer_normalization_input_addr"   --->   Operation 24 'load' 'in_val_V_0' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 25 [1/2] (0.59ns)   --->   "%in_val_V_1 = load i5 %layer_normalization_input_addr_1"   --->   Operation 25 'load' 'in_val_V_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_2 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 26 'getelementptr' 'layer_normalization_input_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.59ns)   --->   "%in_val_V_2 = load i5 %layer_normalization_input_addr_2"   --->   Operation 27 'load' 'in_val_V_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_3 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 28 'getelementptr' 'layer_normalization_input_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.59ns)   --->   "%in_val_V_3 = load i5 %layer_normalization_input_addr_3"   --->   Operation 29 'load' 'in_val_V_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 0.59>
ST_3 : Operation 30 [1/2] (0.59ns)   --->   "%in_val_V_2 = load i5 %layer_normalization_input_addr_2"   --->   Operation 30 'load' 'in_val_V_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 31 [1/2] (0.59ns)   --->   "%in_val_V_3 = load i5 %layer_normalization_input_addr_3"   --->   Operation 31 'load' 'in_val_V_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_4 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 32 'getelementptr' 'layer_normalization_input_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.59ns)   --->   "%in_val_V_4 = load i5 %layer_normalization_input_addr_4"   --->   Operation 33 'load' 'in_val_V_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_5 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 34 'getelementptr' 'layer_normalization_input_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (0.59ns)   --->   "%in_val_V_0_1 = load i5 %layer_normalization_input_addr_5"   --->   Operation 35 'load' 'in_val_V_0_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 0.59>
ST_4 : Operation 36 [1/2] (0.59ns)   --->   "%in_val_V_4 = load i5 %layer_normalization_input_addr_4"   --->   Operation 36 'load' 'in_val_V_4' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_4 : Operation 37 [1/2] (0.59ns)   --->   "%in_val_V_0_1 = load i5 %layer_normalization_input_addr_5"   --->   Operation 37 'load' 'in_val_V_0_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_6 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 38 'getelementptr' 'layer_normalization_input_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.59ns)   --->   "%in_val_V_1_1 = load i5 %layer_normalization_input_addr_6"   --->   Operation 39 'load' 'in_val_V_1_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_7 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 40 'getelementptr' 'layer_normalization_input_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (0.59ns)   --->   "%in_val_V_2_1 = load i5 %layer_normalization_input_addr_7"   --->   Operation 41 'load' 'in_val_V_2_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 42 [5/5] (3.90ns)   --->   "%call_ret = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0, i16 %in_val_V_1, i16 %in_val_V_2, i16 %in_val_V_3, i16 %in_val_V_4, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 42 'call' 'call_ret' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 43 [1/2] (0.59ns)   --->   "%in_val_V_1_1 = load i5 %layer_normalization_input_addr_6"   --->   Operation 43 'load' 'in_val_V_1_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 44 [1/2] (0.59ns)   --->   "%in_val_V_2_1 = load i5 %layer_normalization_input_addr_7"   --->   Operation 44 'load' 'in_val_V_2_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_8 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 45 'getelementptr' 'layer_normalization_input_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (0.59ns)   --->   "%in_val_V_3_1 = load i5 %layer_normalization_input_addr_8"   --->   Operation 46 'load' 'in_val_V_3_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_9 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 47 'getelementptr' 'layer_normalization_input_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (0.59ns)   --->   "%in_val_V_4_1 = load i5 %layer_normalization_input_addr_9"   --->   Operation 48 'load' 'in_val_V_4_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 6 <SV = 5> <Delay = 4.02>
ST_6 : Operation 49 [4/5] (4.02ns)   --->   "%call_ret = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0, i16 %in_val_V_1, i16 %in_val_V_2, i16 %in_val_V_3, i16 %in_val_V_4, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 49 'call' 'call_ret' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 50 [1/2] (0.59ns)   --->   "%in_val_V_3_1 = load i5 %layer_normalization_input_addr_8"   --->   Operation 50 'load' 'in_val_V_3_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_6 : Operation 51 [1/2] (0.59ns)   --->   "%in_val_V_4_1 = load i5 %layer_normalization_input_addr_9"   --->   Operation 51 'load' 'in_val_V_4_1' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_10 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 52 'getelementptr' 'layer_normalization_input_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (0.59ns)   --->   "%in_val_V_0_2 = load i5 %layer_normalization_input_addr_10"   --->   Operation 53 'load' 'in_val_V_0_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_11 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 54 'getelementptr' 'layer_normalization_input_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (0.59ns)   --->   "%in_val_V_1_2 = load i5 %layer_normalization_input_addr_11"   --->   Operation 55 'load' 'in_val_V_1_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 7 <SV = 6> <Delay = 4.02>
ST_7 : Operation 56 [3/5] (4.02ns)   --->   "%call_ret = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0, i16 %in_val_V_1, i16 %in_val_V_2, i16 %in_val_V_3, i16 %in_val_V_4, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 56 'call' 'call_ret' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 57 [5/5] (3.90ns)   --->   "%call_ret1 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_1, i16 %in_val_V_1_1, i16 %in_val_V_2_1, i16 %in_val_V_3_1, i16 %in_val_V_4_1, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 57 'call' 'call_ret1' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 58 [1/2] (0.59ns)   --->   "%in_val_V_0_2 = load i5 %layer_normalization_input_addr_10"   --->   Operation 58 'load' 'in_val_V_0_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_7 : Operation 59 [1/2] (0.59ns)   --->   "%in_val_V_1_2 = load i5 %layer_normalization_input_addr_11"   --->   Operation 59 'load' 'in_val_V_1_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_12 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 60 'getelementptr' 'layer_normalization_input_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (0.59ns)   --->   "%in_val_V_2_2 = load i5 %layer_normalization_input_addr_12"   --->   Operation 61 'load' 'in_val_V_2_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_13 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 62 'getelementptr' 'layer_normalization_input_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (0.59ns)   --->   "%in_val_V_3_2 = load i5 %layer_normalization_input_addr_13"   --->   Operation 63 'load' 'in_val_V_3_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 8 <SV = 7> <Delay = 4.02>
ST_8 : Operation 64 [2/5] (4.02ns)   --->   "%call_ret = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0, i16 %in_val_V_1, i16 %in_val_V_2, i16 %in_val_V_3, i16 %in_val_V_4, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 64 'call' 'call_ret' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 65 [4/5] (4.02ns)   --->   "%call_ret1 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_1, i16 %in_val_V_1_1, i16 %in_val_V_2_1, i16 %in_val_V_3_1, i16 %in_val_V_4_1, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 65 'call' 'call_ret1' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 66 [1/2] (0.59ns)   --->   "%in_val_V_2_2 = load i5 %layer_normalization_input_addr_12"   --->   Operation 66 'load' 'in_val_V_2_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_8 : Operation 67 [1/2] (0.59ns)   --->   "%in_val_V_3_2 = load i5 %layer_normalization_input_addr_13"   --->   Operation 67 'load' 'in_val_V_3_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_14 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 68 'getelementptr' 'layer_normalization_input_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [2/2] (0.59ns)   --->   "%in_val_V_4_2 = load i5 %layer_normalization_input_addr_14"   --->   Operation 69 'load' 'in_val_V_4_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_15 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 70 'getelementptr' 'layer_normalization_input_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [2/2] (0.59ns)   --->   "%in_val_V_0_3 = load i5 %layer_normalization_input_addr_15"   --->   Operation 71 'load' 'in_val_V_0_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 9 <SV = 8> <Delay = 4.02>
ST_9 : Operation 72 [1/5] (3.96ns)   --->   "%call_ret = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0, i16 %in_val_V_1, i16 %in_val_V_2, i16 %in_val_V_3, i16 %in_val_V_4, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 72 'call' 'call_ret' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%outval_V_0 = extractvalue i165 %call_ret" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 73 'extractvalue' 'outval_V_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%outval_V_1 = extractvalue i165 %call_ret" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 74 'extractvalue' 'outval_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%outval_V_2 = extractvalue i165 %call_ret" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 75 'extractvalue' 'outval_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%outval_V_3 = extractvalue i165 %call_ret" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 76 'extractvalue' 'outval_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%outval_V_4 = extractvalue i165 %call_ret" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 77 'extractvalue' 'outval_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [3/5] (4.02ns)   --->   "%call_ret1 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_1, i16 %in_val_V_1_1, i16 %in_val_V_2_1, i16 %in_val_V_3_1, i16 %in_val_V_4_1, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 78 'call' 'call_ret1' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 79 [1/2] (0.59ns)   --->   "%in_val_V_4_2 = load i5 %layer_normalization_input_addr_14"   --->   Operation 79 'load' 'in_val_V_4_2' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_9 : Operation 80 [1/2] (0.59ns)   --->   "%in_val_V_0_3 = load i5 %layer_normalization_input_addr_15"   --->   Operation 80 'load' 'in_val_V_0_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_16 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 81 'getelementptr' 'layer_normalization_input_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [2/2] (0.59ns)   --->   "%in_val_V_1_3 = load i5 %layer_normalization_input_addr_16"   --->   Operation 82 'load' 'in_val_V_1_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_17 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 83 'getelementptr' 'layer_normalization_input_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [2/2] (0.59ns)   --->   "%in_val_V_2_3 = load i5 %layer_normalization_input_addr_17"   --->   Operation 84 'load' 'in_val_V_2_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 10 <SV = 9> <Delay = 4.02>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i33 %outval_V_0"   --->   Operation 85 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%layer2_out_addr = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 86 'getelementptr' 'layer2_out_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr, i64 %zext_ln205, i8"   --->   Operation 87 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i33 %outval_V_1"   --->   Operation 88 'zext' 'zext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%layer2_out_addr_1 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 89 'getelementptr' 'layer2_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_1, i64 %zext_ln205_1, i8"   --->   Operation 90 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_10 : Operation 91 [2/5] (4.02ns)   --->   "%call_ret1 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_1, i16 %in_val_V_1_1, i16 %in_val_V_2_1, i16 %in_val_V_3_1, i16 %in_val_V_4_1, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 91 'call' 'call_ret1' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 92 [5/5] (3.90ns)   --->   "%call_ret2 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_2, i16 %in_val_V_1_2, i16 %in_val_V_2_2, i16 %in_val_V_3_2, i16 %in_val_V_4_2, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 92 'call' 'call_ret2' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 93 [1/2] (0.59ns)   --->   "%in_val_V_1_3 = load i5 %layer_normalization_input_addr_16"   --->   Operation 93 'load' 'in_val_V_1_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_10 : Operation 94 [1/2] (0.59ns)   --->   "%in_val_V_2_3 = load i5 %layer_normalization_input_addr_17"   --->   Operation 94 'load' 'in_val_V_2_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_18 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 95 'getelementptr' 'layer_normalization_input_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [2/2] (0.59ns)   --->   "%in_val_V_3_3 = load i5 %layer_normalization_input_addr_18"   --->   Operation 96 'load' 'in_val_V_3_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%layer_normalization_input_addr_19 = getelementptr i16 %layer_normalization_input, i64, i64"   --->   Operation 97 'getelementptr' 'layer_normalization_input_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [2/2] (0.59ns)   --->   "%in_val_V_4_3 = load i5 %layer_normalization_input_addr_19"   --->   Operation 98 'load' 'in_val_V_4_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 11 <SV = 10> <Delay = 4.02>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln205_2 = zext i33 %outval_V_2"   --->   Operation 99 'zext' 'zext_ln205_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%layer2_out_addr_2 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 100 'getelementptr' 'layer2_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_2, i64 %zext_ln205_2, i8"   --->   Operation 101 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln205_3 = zext i33 %outval_V_3"   --->   Operation 102 'zext' 'zext_ln205_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%layer2_out_addr_3 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 103 'getelementptr' 'layer2_out_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_3, i64 %zext_ln205_3, i8"   --->   Operation 104 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_11 : Operation 105 [1/5] (3.96ns)   --->   "%call_ret1 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_1, i16 %in_val_V_1_1, i16 %in_val_V_2_1, i16 %in_val_V_3_1, i16 %in_val_V_4_1, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 105 'call' 'call_ret1' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%outval_V_0_1 = extractvalue i165 %call_ret1" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 106 'extractvalue' 'outval_V_0_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%outval_V_1_1 = extractvalue i165 %call_ret1" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 107 'extractvalue' 'outval_V_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%outval_V_2_1 = extractvalue i165 %call_ret1" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 108 'extractvalue' 'outval_V_2_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%outval_V_3_1 = extractvalue i165 %call_ret1" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 109 'extractvalue' 'outval_V_3_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%outval_V_4_1 = extractvalue i165 %call_ret1" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 110 'extractvalue' 'outval_V_4_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [4/5] (4.02ns)   --->   "%call_ret2 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_2, i16 %in_val_V_1_2, i16 %in_val_V_2_2, i16 %in_val_V_3_2, i16 %in_val_V_4_2, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 111 'call' 'call_ret2' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 112 [1/2] (0.59ns)   --->   "%in_val_V_3_3 = load i5 %layer_normalization_input_addr_18"   --->   Operation 112 'load' 'in_val_V_3_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>
ST_11 : Operation 113 [1/2] (0.59ns)   --->   "%in_val_V_4_3 = load i5 %layer_normalization_input_addr_19"   --->   Operation 113 'load' 'in_val_V_4_3' <Predicate = true> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 20> <RAM>

State 12 <SV = 11> <Delay = 4.02>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln205_4 = zext i33 %outval_V_4"   --->   Operation 114 'zext' 'zext_ln205_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%layer2_out_addr_4 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 115 'getelementptr' 'layer2_out_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_4, i64 %zext_ln205_4, i8"   --->   Operation 116 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln205_5 = zext i33 %outval_V_0_1"   --->   Operation 117 'zext' 'zext_ln205_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%layer2_out_addr_5 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 118 'getelementptr' 'layer2_out_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_5, i64 %zext_ln205_5, i8"   --->   Operation 119 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_12 : Operation 120 [3/5] (4.02ns)   --->   "%call_ret2 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_2, i16 %in_val_V_1_2, i16 %in_val_V_2_2, i16 %in_val_V_3_2, i16 %in_val_V_4_2, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 120 'call' 'call_ret2' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 121 [5/5] (3.90ns)   --->   "%call_ret3 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_3, i16 %in_val_V_1_3, i16 %in_val_V_2_3, i16 %in_val_V_3_3, i16 %in_val_V_4_3, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 121 'call' 'call_ret3' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 4.02>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln205_6 = zext i33 %outval_V_1_1"   --->   Operation 122 'zext' 'zext_ln205_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%layer2_out_addr_6 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 123 'getelementptr' 'layer2_out_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_6, i64 %zext_ln205_6, i8"   --->   Operation 124 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln205_7 = zext i33 %outval_V_2_1"   --->   Operation 125 'zext' 'zext_ln205_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%layer2_out_addr_7 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 126 'getelementptr' 'layer2_out_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_7, i64 %zext_ln205_7, i8"   --->   Operation 127 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_13 : Operation 128 [2/5] (4.02ns)   --->   "%call_ret2 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_2, i16 %in_val_V_1_2, i16 %in_val_V_2_2, i16 %in_val_V_3_2, i16 %in_val_V_4_2, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 128 'call' 'call_ret2' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 129 [4/5] (4.02ns)   --->   "%call_ret3 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_3, i16 %in_val_V_1_3, i16 %in_val_V_2_3, i16 %in_val_V_3_3, i16 %in_val_V_4_3, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 129 'call' 'call_ret3' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 4.02>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln205_8 = zext i33 %outval_V_3_1"   --->   Operation 130 'zext' 'zext_ln205_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%layer2_out_addr_8 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 131 'getelementptr' 'layer2_out_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_8, i64 %zext_ln205_8, i8"   --->   Operation 132 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln205_9 = zext i33 %outval_V_4_1"   --->   Operation 133 'zext' 'zext_ln205_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%layer2_out_addr_9 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 134 'getelementptr' 'layer2_out_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_9, i64 %zext_ln205_9, i8"   --->   Operation 135 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_14 : Operation 136 [1/5] (3.96ns)   --->   "%call_ret2 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_2, i16 %in_val_V_1_2, i16 %in_val_V_2_2, i16 %in_val_V_3_2, i16 %in_val_V_4_2, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 136 'call' 'call_ret2' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%outval_V_0_2 = extractvalue i165 %call_ret2" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 137 'extractvalue' 'outval_V_0_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%outval_V_1_2 = extractvalue i165 %call_ret2" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 138 'extractvalue' 'outval_V_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%outval_V_2_2 = extractvalue i165 %call_ret2" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 139 'extractvalue' 'outval_V_2_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%outval_V_3_2 = extractvalue i165 %call_ret2" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 140 'extractvalue' 'outval_V_3_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%outval_V_4_2 = extractvalue i165 %call_ret2" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 141 'extractvalue' 'outval_V_4_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 142 [3/5] (4.02ns)   --->   "%call_ret3 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_3, i16 %in_val_V_1_3, i16 %in_val_V_2_3, i16 %in_val_V_3_3, i16 %in_val_V_4_3, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 142 'call' 'call_ret3' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 4.02>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln205_10 = zext i33 %outval_V_0_2"   --->   Operation 143 'zext' 'zext_ln205_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%layer2_out_addr_10 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 144 'getelementptr' 'layer2_out_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_10, i64 %zext_ln205_10, i8"   --->   Operation 145 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln205_11 = zext i33 %outval_V_1_2"   --->   Operation 146 'zext' 'zext_ln205_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%layer2_out_addr_11 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 147 'getelementptr' 'layer2_out_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_11, i64 %zext_ln205_11, i8"   --->   Operation 148 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_15 : Operation 149 [2/5] (4.02ns)   --->   "%call_ret3 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_3, i16 %in_val_V_1_3, i16 %in_val_V_2_3, i16 %in_val_V_3_3, i16 %in_val_V_4_3, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 149 'call' 'call_ret3' <Predicate = true> <Delay = 4.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 3.96>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln205_12 = zext i33 %outval_V_2_2"   --->   Operation 150 'zext' 'zext_ln205_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%layer2_out_addr_12 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 151 'getelementptr' 'layer2_out_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_12, i64 %zext_ln205_12, i8"   --->   Operation 152 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln205_13 = zext i33 %outval_V_3_2"   --->   Operation 153 'zext' 'zext_ln205_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%layer2_out_addr_13 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 154 'getelementptr' 'layer2_out_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_13, i64 %zext_ln205_13, i8"   --->   Operation 155 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_16 : Operation 156 [1/5] (3.96ns)   --->   "%call_ret3 = call i165 @layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>, i16 %in_val_V_0_3, i16 %in_val_V_1_3, i16 %in_val_V_2_3, i16 %in_val_V_3_3, i16 %in_val_V_4_3, i27 %invert_sqr_table" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 156 'call' 'call_ret3' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%outval_V_0_3 = extractvalue i165 %call_ret3" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 157 'extractvalue' 'outval_V_0_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%outval_V_1_3 = extractvalue i165 %call_ret3" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 158 'extractvalue' 'outval_V_1_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%outval_V_2_3 = extractvalue i165 %call_ret3" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 159 'extractvalue' 'outval_V_2_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "%outval_V_3_3 = extractvalue i165 %call_ret3" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 160 'extractvalue' 'outval_V_3_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%outval_V_4_3 = extractvalue i165 %call_ret3" [firmware/nnet_utils/nnet_layernorm.h:177]   --->   Operation 161 'extractvalue' 'outval_V_4_3' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 1.15>
ST_17 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln205_14 = zext i33 %outval_V_4_2"   --->   Operation 162 'zext' 'zext_ln205_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%layer2_out_addr_14 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 163 'getelementptr' 'layer2_out_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_14, i64 %zext_ln205_14, i8"   --->   Operation 164 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln205_15 = zext i33 %outval_V_0_3"   --->   Operation 165 'zext' 'zext_ln205_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%layer2_out_addr_15 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 166 'getelementptr' 'layer2_out_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_15, i64 %zext_ln205_15, i8"   --->   Operation 167 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>

State 18 <SV = 17> <Delay = 1.15>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln205_16 = zext i33 %outval_V_1_3"   --->   Operation 168 'zext' 'zext_ln205_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%layer2_out_addr_16 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 169 'getelementptr' 'layer2_out_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_16, i64 %zext_ln205_16, i8"   --->   Operation 170 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln205_17 = zext i33 %outval_V_2_3"   --->   Operation 171 'zext' 'zext_ln205_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%layer2_out_addr_17 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 172 'getelementptr' 'layer2_out_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_17, i64 %zext_ln205_17, i8"   --->   Operation 173 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>

State 19 <SV = 18> <Delay = 1.15>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0"   --->   Operation 174 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 175 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer_normalization_input, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %layer_normalization_input"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %layer2_out"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %layer2_out"   --->   Operation 180 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln205_18 = zext i33 %outval_V_3_3"   --->   Operation 181 'zext' 'zext_ln205_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%layer2_out_addr_18 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 182 'getelementptr' 'layer2_out_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_18, i64 %zext_ln205_18, i8"   --->   Operation 183 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln205_19 = zext i33 %outval_V_4_3"   --->   Operation 184 'zext' 'zext_ln205_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%layer2_out_addr_19 = getelementptr i64 %layer2_out, i64, i64"   --->   Operation 185 'getelementptr' 'layer2_out_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (1.15ns)   --->   "%store_ln205 = store void @_ssdm_op_Write.bram.p0i64, i5 %layer2_out_addr_19, i64 %zext_ln205_19, i8"   --->   Operation 186 'store' 'store_ln205' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 20> <RAM>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%ret_ln34 = ret" [firmware/myproject.cpp:34]   --->   Operation 187 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer_normalization_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
layer_normalization_input_addr    (getelementptr         ) [ 00100000000000000000]
layer_normalization_input_addr_1  (getelementptr         ) [ 00100000000000000000]
in_val_V_0                        (load                  ) [ 00011100000000000000]
in_val_V_1                        (load                  ) [ 00011100000000000000]
layer_normalization_input_addr_2  (getelementptr         ) [ 00010000000000000000]
layer_normalization_input_addr_3  (getelementptr         ) [ 00010000000000000000]
in_val_V_2                        (load                  ) [ 00001100000000000000]
in_val_V_3                        (load                  ) [ 00001100000000000000]
layer_normalization_input_addr_4  (getelementptr         ) [ 00001000000000000000]
layer_normalization_input_addr_5  (getelementptr         ) [ 00001000000000000000]
in_val_V_4                        (load                  ) [ 00000100000000000000]
in_val_V_0_1                      (load                  ) [ 00000111000000000000]
layer_normalization_input_addr_6  (getelementptr         ) [ 00000100000000000000]
layer_normalization_input_addr_7  (getelementptr         ) [ 00000100000000000000]
in_val_V_1_1                      (load                  ) [ 00000011000000000000]
in_val_V_2_1                      (load                  ) [ 00000011000000000000]
layer_normalization_input_addr_8  (getelementptr         ) [ 00000010000000000000]
layer_normalization_input_addr_9  (getelementptr         ) [ 00000010000000000000]
in_val_V_3_1                      (load                  ) [ 00000001000000000000]
in_val_V_4_1                      (load                  ) [ 00000001000000000000]
layer_normalization_input_addr_10 (getelementptr         ) [ 00000001000000000000]
layer_normalization_input_addr_11 (getelementptr         ) [ 00000001000000000000]
in_val_V_0_2                      (load                  ) [ 00000000111000000000]
in_val_V_1_2                      (load                  ) [ 00000000111000000000]
layer_normalization_input_addr_12 (getelementptr         ) [ 00000000100000000000]
layer_normalization_input_addr_13 (getelementptr         ) [ 00000000100000000000]
in_val_V_2_2                      (load                  ) [ 00000000011000000000]
in_val_V_3_2                      (load                  ) [ 00000000011000000000]
layer_normalization_input_addr_14 (getelementptr         ) [ 00000000010000000000]
layer_normalization_input_addr_15 (getelementptr         ) [ 00000000010000000000]
call_ret                          (call                  ) [ 00000000000000000000]
outval_V_0                        (extractvalue          ) [ 00000000001000000000]
outval_V_1                        (extractvalue          ) [ 00000000001000000000]
outval_V_2                        (extractvalue          ) [ 01000000001100000000]
outval_V_3                        (extractvalue          ) [ 01000000001100000000]
outval_V_4                        (extractvalue          ) [ 01100000001110000000]
in_val_V_4_2                      (load                  ) [ 00000000001000000000]
in_val_V_0_3                      (load                  ) [ 01100000001110000000]
layer_normalization_input_addr_16 (getelementptr         ) [ 00000000001000000000]
layer_normalization_input_addr_17 (getelementptr         ) [ 00000000001000000000]
zext_ln205                        (zext                  ) [ 00000000000000000000]
layer2_out_addr                   (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_1                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_1                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
in_val_V_1_3                      (load                  ) [ 01100000000110000000]
in_val_V_2_3                      (load                  ) [ 01100000000110000000]
layer_normalization_input_addr_18 (getelementptr         ) [ 01000000000100000000]
layer_normalization_input_addr_19 (getelementptr         ) [ 01000000000100000000]
zext_ln205_2                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_2                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_3                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_3                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
call_ret1                         (call                  ) [ 00000000000000000000]
outval_V_0_1                      (extractvalue          ) [ 00100000000010000000]
outval_V_1_1                      (extractvalue          ) [ 00110000000011000000]
outval_V_2_1                      (extractvalue          ) [ 00110000000011000000]
outval_V_3_1                      (extractvalue          ) [ 00111000000011100000]
outval_V_4_1                      (extractvalue          ) [ 00111000000011100000]
in_val_V_3_3                      (load                  ) [ 00100000000010000000]
in_val_V_4_3                      (load                  ) [ 00100000000010000000]
zext_ln205_4                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_4                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_5                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_5                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_6                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_6                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_7                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_7                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_8                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_8                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_9                      (zext                  ) [ 00000000000000000000]
layer2_out_addr_9                 (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
call_ret2                         (call                  ) [ 00000000000000000000]
outval_V_0_2                      (extractvalue          ) [ 00000100000000010000]
outval_V_1_2                      (extractvalue          ) [ 00000100000000010000]
outval_V_2_2                      (extractvalue          ) [ 00000110000000011000]
outval_V_3_2                      (extractvalue          ) [ 00000110000000011000]
outval_V_4_2                      (extractvalue          ) [ 00000111000000011100]
zext_ln205_10                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_10                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_11                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_11                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_12                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_12                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_13                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_13                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
call_ret3                         (call                  ) [ 00000000000000000000]
outval_V_0_3                      (extractvalue          ) [ 00000001000000000100]
outval_V_1_3                      (extractvalue          ) [ 00000001100000000110]
outval_V_2_3                      (extractvalue          ) [ 00000001100000000110]
outval_V_3_3                      (extractvalue          ) [ 00000001110000000111]
outval_V_4_3                      (extractvalue          ) [ 00000001110000000111]
zext_ln205_14                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_14                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_15                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_15                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_16                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_16                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_17                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_17                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
specpipeline_ln0                  (specpipeline          ) [ 00000000000000000000]
spectopmodule_ln0                 (spectopmodule         ) [ 00000000000000000000]
specinterface_ln0                 (specinterface         ) [ 00000000000000000000]
specbitsmap_ln0                   (specbitsmap           ) [ 00000000000000000000]
specinterface_ln0                 (specinterface         ) [ 00000000000000000000]
specbitsmap_ln0                   (specbitsmap           ) [ 00000000000000000000]
specbramwithbyteenable_ln0        (specbramwithbyteenable) [ 00000000000000000000]
zext_ln205_18                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_18                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
zext_ln205_19                     (zext                  ) [ 00000000000000000000]
layer2_out_addr_19                (getelementptr         ) [ 00000000000000000000]
store_ln205                       (store                 ) [ 00000000000000000000]
ret_ln34                          (ret                   ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer_normalization_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_normalization_input"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="layer_normalization_input_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="0"/>
<pin id="87" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="88" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="1"/>
<pin id="90" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_val_V_0/1 in_val_V_1/1 in_val_V_2/2 in_val_V_3/2 in_val_V_4/3 in_val_V_0_1/3 in_val_V_1_1/4 in_val_V_2_1/4 in_val_V_3_1/5 in_val_V_4_1/5 in_val_V_0_2/6 in_val_V_1_2/6 in_val_V_2_2/7 in_val_V_3_2/7 in_val_V_4_2/8 in_val_V_0_3/8 in_val_V_1_3/9 in_val_V_2_3/9 in_val_V_3_3/10 in_val_V_4_3/10 "/>
</bind>
</comp>

<comp id="92" class="1004" name="layer_normalization_input_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="layer_normalization_input_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_2/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="layer_normalization_input_addr_3_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_3/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="layer_normalization_input_addr_4_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_4/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="layer_normalization_input_addr_5_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_5/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="layer_normalization_input_addr_6_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_6/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="layer_normalization_input_addr_7_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_7/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="layer_normalization_input_addr_8_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_8/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="layer_normalization_input_addr_9_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="5" slack="0"/>
<pin id="168" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_9/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="layer_normalization_input_addr_10_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_10/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="layer_normalization_input_addr_11_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_11/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="layer_normalization_input_addr_12_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_12/7 "/>
</bind>
</comp>

<comp id="200" class="1004" name="layer_normalization_input_addr_13_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_13/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="layer_normalization_input_addr_14_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_14/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="layer_normalization_input_addr_15_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_15/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="layer_normalization_input_addr_16_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_16/9 "/>
</bind>
</comp>

<comp id="236" class="1004" name="layer_normalization_input_addr_17_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_17/9 "/>
</bind>
</comp>

<comp id="245" class="1004" name="layer2_out_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr/10 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="258" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="259" dir="0" index="5" bw="64" slack="0"/>
<pin id="260" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="261" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 store_ln205/10 store_ln205/11 store_ln205/11 store_ln205/12 store_ln205/12 store_ln205/13 store_ln205/13 store_ln205/14 store_ln205/14 store_ln205/15 store_ln205/15 store_ln205/16 store_ln205/16 store_ln205/17 store_ln205/17 store_ln205/18 store_ln205/18 store_ln205/19 store_ln205/19 "/>
</bind>
</comp>

<comp id="262" class="1004" name="layer2_out_addr_1_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_1/10 "/>
</bind>
</comp>

<comp id="270" class="1004" name="layer_normalization_input_addr_18_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_18/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="layer_normalization_input_addr_19_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="6" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_normalization_input_addr_19/10 "/>
</bind>
</comp>

<comp id="288" class="1004" name="layer2_out_addr_2_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_2/11 "/>
</bind>
</comp>

<comp id="296" class="1004" name="layer2_out_addr_3_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="3" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_3/11 "/>
</bind>
</comp>

<comp id="304" class="1004" name="layer2_out_addr_4_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="4" slack="0"/>
<pin id="308" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_4/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="layer2_out_addr_5_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="4" slack="0"/>
<pin id="316" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_5/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="layer2_out_addr_6_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="4" slack="0"/>
<pin id="324" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_6/13 "/>
</bind>
</comp>

<comp id="328" class="1004" name="layer2_out_addr_7_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="4" slack="0"/>
<pin id="332" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_7/13 "/>
</bind>
</comp>

<comp id="336" class="1004" name="layer2_out_addr_8_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_8/14 "/>
</bind>
</comp>

<comp id="344" class="1004" name="layer2_out_addr_9_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_9/14 "/>
</bind>
</comp>

<comp id="352" class="1004" name="layer2_out_addr_10_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_10/15 "/>
</bind>
</comp>

<comp id="360" class="1004" name="layer2_out_addr_11_gep_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="64" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_11/15 "/>
</bind>
</comp>

<comp id="368" class="1004" name="layer2_out_addr_12_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="5" slack="0"/>
<pin id="372" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_12/16 "/>
</bind>
</comp>

<comp id="376" class="1004" name="layer2_out_addr_13_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="5" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_13/16 "/>
</bind>
</comp>

<comp id="384" class="1004" name="layer2_out_addr_14_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="5" slack="0"/>
<pin id="388" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_14/17 "/>
</bind>
</comp>

<comp id="392" class="1004" name="layer2_out_addr_15_gep_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="0" index="2" bw="5" slack="0"/>
<pin id="396" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_15/17 "/>
</bind>
</comp>

<comp id="400" class="1004" name="layer2_out_addr_16_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_16/18 "/>
</bind>
</comp>

<comp id="408" class="1004" name="layer2_out_addr_17_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="6" slack="0"/>
<pin id="412" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_17/18 "/>
</bind>
</comp>

<comp id="416" class="1004" name="layer2_out_addr_18_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="6" slack="0"/>
<pin id="420" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_18/19 "/>
</bind>
</comp>

<comp id="424" class="1004" name="layer2_out_addr_19_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="6" slack="0"/>
<pin id="428" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_out_addr_19/19 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="165" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="3"/>
<pin id="435" dir="0" index="2" bw="16" slack="2"/>
<pin id="436" dir="0" index="3" bw="16" slack="2"/>
<pin id="437" dir="0" index="4" bw="16" slack="1"/>
<pin id="438" dir="0" index="5" bw="16" slack="1"/>
<pin id="439" dir="0" index="6" bw="27" slack="0"/>
<pin id="440" dir="1" index="7" bw="165" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 call_ret1/7 call_ret2/10 call_ret3/12 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="165" slack="0"/>
<pin id="445" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outval_V_0/9 outval_V_0_1/11 outval_V_0_2/14 outval_V_0_3/16 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="165" slack="0"/>
<pin id="449" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outval_V_1/9 outval_V_1_1/11 outval_V_1_2/14 outval_V_1_3/16 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="165" slack="0"/>
<pin id="453" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outval_V_2/9 outval_V_2_1/11 outval_V_2_2/14 outval_V_2_3/16 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="165" slack="0"/>
<pin id="457" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outval_V_3/9 outval_V_3_1/11 outval_V_3_2/14 outval_V_3_3/16 "/>
</bind>
</comp>

<comp id="459" class="1004" name="grp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="165" slack="0"/>
<pin id="461" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="outval_V_4/9 outval_V_4_1/11 outval_V_4_2/14 outval_V_4_3/16 "/>
</bind>
</comp>

<comp id="463" class="1005" name="reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="2"/>
<pin id="465" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_val_V_0 in_val_V_1_1 in_val_V_0_2 in_val_V_1_3 "/>
</bind>
</comp>

<comp id="469" class="1005" name="reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="2"/>
<pin id="471" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_val_V_1 in_val_V_2_1 in_val_V_1_2 in_val_V_2_3 "/>
</bind>
</comp>

<comp id="475" class="1005" name="reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_val_V_2 in_val_V_3_1 in_val_V_2_2 in_val_V_3_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_val_V_3 in_val_V_4_1 in_val_V_3_2 in_val_V_4_3 "/>
</bind>
</comp>

<comp id="487" class="1005" name="reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_val_V_4 in_val_V_4_2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="3"/>
<pin id="494" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="in_val_V_0_1 in_val_V_0_3 "/>
</bind>
</comp>

<comp id="497" class="1005" name="reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="33" slack="1"/>
<pin id="499" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="outval_V_0 outval_V_0_1 outval_V_0_2 outval_V_0_3 "/>
</bind>
</comp>

<comp id="501" class="1005" name="reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="33" slack="1"/>
<pin id="503" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="outval_V_1 outval_V_1_1 outval_V_1_2 outval_V_1_3 "/>
</bind>
</comp>

<comp id="505" class="1005" name="reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="33" slack="2"/>
<pin id="507" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="outval_V_2 outval_V_2_1 outval_V_2_2 outval_V_2_3 "/>
</bind>
</comp>

<comp id="509" class="1005" name="reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="33" slack="2"/>
<pin id="511" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="outval_V_3 outval_V_3_1 outval_V_3_2 outval_V_3_3 "/>
</bind>
</comp>

<comp id="513" class="1005" name="reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="33" slack="3"/>
<pin id="515" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="outval_V_4 outval_V_4_2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="33" slack="3"/>
<pin id="519" dir="1" index="1" bw="33" slack="3"/>
</pin_list>
<bind>
<opset="outval_V_4_1 outval_V_4_3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln205_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="33" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln205_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="33" slack="1"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_1/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="zext_ln205_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="33" slack="2"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_2/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln205_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="33" slack="2"/>
<pin id="538" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_3/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln205_4_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="33" slack="3"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_4/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln205_5_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="33" slack="1"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_5/12 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln205_6_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="33" slack="2"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_6/13 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln205_7_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="33" slack="2"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_7/13 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln205_8_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="33" slack="3"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_8/14 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln205_9_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="33" slack="3"/>
<pin id="568" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_9/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln205_10_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="33" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_10/15 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln205_11_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="33" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_11/15 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln205_12_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="33" slack="2"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_12/16 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln205_13_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="33" slack="2"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_13/16 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln205_14_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="33" slack="3"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_14/17 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln205_15_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="33" slack="1"/>
<pin id="598" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_15/17 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln205_16_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="33" slack="2"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_16/18 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln205_17_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="33" slack="2"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_17/18 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln205_18_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="33" slack="3"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_18/19 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln205_19_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="33" slack="3"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205_19/19 "/>
</bind>
</comp>

<comp id="621" class="1005" name="layer_normalization_input_addr_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="5" slack="1"/>
<pin id="623" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr "/>
</bind>
</comp>

<comp id="626" class="1005" name="layer_normalization_input_addr_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="1"/>
<pin id="628" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="layer_normalization_input_addr_2_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="1"/>
<pin id="633" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_2 "/>
</bind>
</comp>

<comp id="636" class="1005" name="layer_normalization_input_addr_3_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="5" slack="1"/>
<pin id="638" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_3 "/>
</bind>
</comp>

<comp id="641" class="1005" name="layer_normalization_input_addr_4_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="1"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_4 "/>
</bind>
</comp>

<comp id="646" class="1005" name="layer_normalization_input_addr_5_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="1"/>
<pin id="648" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="layer_normalization_input_addr_6_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="5" slack="1"/>
<pin id="653" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_6 "/>
</bind>
</comp>

<comp id="656" class="1005" name="layer_normalization_input_addr_7_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="1"/>
<pin id="658" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_7 "/>
</bind>
</comp>

<comp id="661" class="1005" name="layer_normalization_input_addr_8_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="1"/>
<pin id="663" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_8 "/>
</bind>
</comp>

<comp id="666" class="1005" name="layer_normalization_input_addr_9_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="1"/>
<pin id="668" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_9 "/>
</bind>
</comp>

<comp id="671" class="1005" name="layer_normalization_input_addr_10_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="5" slack="1"/>
<pin id="673" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_10 "/>
</bind>
</comp>

<comp id="676" class="1005" name="layer_normalization_input_addr_11_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="1"/>
<pin id="678" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_11 "/>
</bind>
</comp>

<comp id="681" class="1005" name="layer_normalization_input_addr_12_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="5" slack="1"/>
<pin id="683" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_12 "/>
</bind>
</comp>

<comp id="686" class="1005" name="layer_normalization_input_addr_13_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="1"/>
<pin id="688" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_13 "/>
</bind>
</comp>

<comp id="691" class="1005" name="layer_normalization_input_addr_14_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="5" slack="1"/>
<pin id="693" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_14 "/>
</bind>
</comp>

<comp id="696" class="1005" name="layer_normalization_input_addr_15_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="5" slack="1"/>
<pin id="698" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_15 "/>
</bind>
</comp>

<comp id="701" class="1005" name="layer_normalization_input_addr_16_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="5" slack="1"/>
<pin id="703" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_16 "/>
</bind>
</comp>

<comp id="706" class="1005" name="layer_normalization_input_addr_17_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="5" slack="1"/>
<pin id="708" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_17 "/>
</bind>
</comp>

<comp id="711" class="1005" name="layer_normalization_input_addr_18_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="1"/>
<pin id="713" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_18 "/>
</bind>
</comp>

<comp id="716" class="1005" name="layer_normalization_input_addr_19_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="5" slack="1"/>
<pin id="718" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="layer_normalization_input_addr_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="91"><net_src comp="74" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="101" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="14" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="178"><net_src comp="0" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="40" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="267"><net_src comp="2" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="6" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="6" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="278"><net_src comp="270" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="284"><net_src comp="0" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="6" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="279" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="293"><net_src comp="2" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="12" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="2" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="6" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="2" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="6" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="16" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="2" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="6" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="18" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="2" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="6" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="20" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="6" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="24" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="6" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="26" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="2" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="6" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="28" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="2" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="6" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="2" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="6" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="2" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="6" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="2" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="6" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="36" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="2" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="6" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="2" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="6" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="2" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="6" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="42" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="2" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="6" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="48" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="429"><net_src comp="2" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="6" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="50" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="441"><net_src comp="22" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="4" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="446"><net_src comp="432" pin="7"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="432" pin="7"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="432" pin="7"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="432" pin="7"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="432" pin="7"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="82" pin="7"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="472"><net_src comp="82" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="478"><net_src comp="82" pin="7"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="484"><net_src comp="82" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="432" pin=5"/></net>

<net id="490"><net_src comp="82" pin="7"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="432" pin=5"/></net>

<net id="495"><net_src comp="82" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="500"><net_src comp="443" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="447" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="451" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="455" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="459" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="459" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="497" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="529"><net_src comp="501" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="534"><net_src comp="505" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="539"><net_src comp="509" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="544"><net_src comp="513" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="549"><net_src comp="497" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="554"><net_src comp="501" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="559"><net_src comp="505" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="564"><net_src comp="509" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="569"><net_src comp="517" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="574"><net_src comp="497" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="579"><net_src comp="501" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="584"><net_src comp="505" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="589"><net_src comp="509" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="594"><net_src comp="513" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="599"><net_src comp="497" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="604"><net_src comp="501" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="609"><net_src comp="505" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="614"><net_src comp="509" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="253" pin=5"/></net>

<net id="619"><net_src comp="517" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="624"><net_src comp="74" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="629"><net_src comp="92" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="634"><net_src comp="101" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="639"><net_src comp="110" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="644"><net_src comp="119" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="649"><net_src comp="128" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="654"><net_src comp="137" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="659"><net_src comp="146" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="664"><net_src comp="155" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="669"><net_src comp="164" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="674"><net_src comp="173" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="679"><net_src comp="182" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="684"><net_src comp="191" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="689"><net_src comp="200" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="694"><net_src comp="209" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="699"><net_src comp="218" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="704"><net_src comp="227" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="709"><net_src comp="236" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="714"><net_src comp="270" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="719"><net_src comp="279" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="82" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {10 11 12 13 14 15 16 17 18 19 }
 - Input state : 
	Port: myproject : layer_normalization_input | {1 2 3 4 5 6 7 8 9 10 11 }
	Port: myproject : invert_sqr_table | {8 9 10 11 13 14 15 16 }
  - Chain level:
	State 1
		in_val_V_0 : 1
		in_val_V_1 : 1
	State 2
		in_val_V_2 : 1
		in_val_V_3 : 1
	State 3
		in_val_V_4 : 1
		in_val_V_0_1 : 1
	State 4
		in_val_V_1_1 : 1
		in_val_V_2_1 : 1
	State 5
		in_val_V_3_1 : 1
		in_val_V_4_1 : 1
	State 6
		in_val_V_0_2 : 1
		in_val_V_1_2 : 1
	State 7
		in_val_V_2_2 : 1
		in_val_V_3_2 : 1
	State 8
		in_val_V_4_2 : 1
		in_val_V_0_3 : 1
	State 9
		outval_V_0 : 1
		outval_V_1 : 1
		outval_V_2 : 1
		outval_V_3 : 1
		outval_V_4 : 1
		in_val_V_1_3 : 1
		in_val_V_2_3 : 1
	State 10
		store_ln205 : 1
		store_ln205 : 1
		in_val_V_3_3 : 1
		in_val_V_4_3 : 1
	State 11
		store_ln205 : 1
		store_ln205 : 1
		outval_V_0_1 : 1
		outval_V_1_1 : 1
		outval_V_2_1 : 1
		outval_V_3_1 : 1
		outval_V_4_1 : 1
	State 12
		store_ln205 : 1
		store_ln205 : 1
	State 13
		store_ln205 : 1
		store_ln205 : 1
	State 14
		store_ln205 : 1
		store_ln205 : 1
		outval_V_0_2 : 1
		outval_V_1_2 : 1
		outval_V_2_2 : 1
		outval_V_3_2 : 1
		outval_V_4_2 : 1
	State 15
		store_ln205 : 1
		store_ln205 : 1
	State 16
		store_ln205 : 1
		store_ln205 : 1
		outval_V_0_3 : 1
		outval_V_1_3 : 1
		outval_V_2_3 : 1
		outval_V_3_3 : 1
		outval_V_4_3 : 1
	State 17
		store_ln205 : 1
		store_ln205 : 1
	State 18
		store_ln205 : 1
		store_ln205 : 1
	State 19
		store_ln205 : 1
		store_ln205 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                               Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432 |    12   |  0.603  |   296   |   569   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                 grp_fu_443                                 |    0    |    0    |    0    |    0    |
|          |                                 grp_fu_447                                 |    0    |    0    |    0    |    0    |
|extractvalue|                                 grp_fu_451                                 |    0    |    0    |    0    |    0    |
|          |                                 grp_fu_455                                 |    0    |    0    |    0    |    0    |
|          |                                 grp_fu_459                                 |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              zext_ln205_fu_521                             |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_1_fu_526                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_2_fu_531                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_3_fu_536                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_4_fu_541                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_5_fu_546                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_6_fu_551                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_7_fu_556                            |    0    |    0    |    0    |    0    |
|          |                             zext_ln205_8_fu_561                            |    0    |    0    |    0    |    0    |
|   zext   |                             zext_ln205_9_fu_566                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_10_fu_571                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_11_fu_576                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_12_fu_581                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_13_fu_586                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_14_fu_591                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_15_fu_596                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_16_fu_601                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_17_fu_606                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_18_fu_611                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln205_19_fu_616                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                            |    12   |  0.603  |   296   |   569   |
|----------|----------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|invert_sqr_table|   12   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |   12   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|layer_normalization_input_addr_10_reg_671|    5   |
|layer_normalization_input_addr_11_reg_676|    5   |
|layer_normalization_input_addr_12_reg_681|    5   |
|layer_normalization_input_addr_13_reg_686|    5   |
|layer_normalization_input_addr_14_reg_691|    5   |
|layer_normalization_input_addr_15_reg_696|    5   |
|layer_normalization_input_addr_16_reg_701|    5   |
|layer_normalization_input_addr_17_reg_706|    5   |
|layer_normalization_input_addr_18_reg_711|    5   |
|layer_normalization_input_addr_19_reg_716|    5   |
| layer_normalization_input_addr_1_reg_626|    5   |
| layer_normalization_input_addr_2_reg_631|    5   |
| layer_normalization_input_addr_3_reg_636|    5   |
| layer_normalization_input_addr_4_reg_641|    5   |
| layer_normalization_input_addr_5_reg_646|    5   |
| layer_normalization_input_addr_6_reg_651|    5   |
| layer_normalization_input_addr_7_reg_656|    5   |
| layer_normalization_input_addr_8_reg_661|    5   |
| layer_normalization_input_addr_9_reg_666|    5   |
|  layer_normalization_input_addr_reg_621 |    5   |
|                 reg_463                 |   16   |
|                 reg_469                 |   16   |
|                 reg_475                 |   16   |
|                 reg_481                 |   16   |
|                 reg_487                 |   16   |
|                 reg_492                 |   16   |
|                 reg_497                 |   33   |
|                 reg_501                 |   33   |
|                 reg_505                 |   33   |
|                 reg_509                 |   33   |
|                 reg_513                 |   33   |
|                 reg_517                 |   33   |
+-----------------------------------------+--------+
|                  Total                  |   394  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              grp_access_fu_82                              |  p0  |  20  |   5  |   100  ||    97   |
|                              grp_access_fu_82                              |  p2  |  20  |   0  |    0   ||    97   |
|                              grp_access_fu_253                             |  p1  |  10  |  64  |   640  ||    47   |
|                              grp_access_fu_253                             |  p5  |  10  |  64  |   640  ||    47   |
| grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432 |  p1  |   2  |  16  |   32   ||    9    |
| grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432 |  p2  |   2  |  16  |   32   ||    9    |
| grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432 |  p3  |   2  |  16  |   32   ||    9    |
| grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432 |  p4  |   2  |  16  |   32   ||    9    |
| grp_layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s_fu_432 |  p5  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Total                                   |      |      |      |  1540  || 6.55107 ||   333   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    0   |   296  |   569  |
|   Memory  |   12   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   333  |
|  Register |    -   |    -   |    -   |   394  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   12   |   12   |    7   |   690  |   902  |
+-----------+--------+--------+--------+--------+--------+
