<!--
  [time=May 16, 2025]
  Author : cyxie102425@gmail.com
-->

<h2 id="ref">Reference</h2>

<ul>
  <li>
    <a href="https://vlsiverify.com/uvm/tlm/tlm-analysis-fifo/" target="_blank">
      TLM Analysis FIFO
    </a>
  </li>
  <li>
    <a href="https://forums.accellera.org/topic/1814-many-to-one-on-a-tlm/" target="_blank">
      Many-to-one on a TLM
    </a>
  </li>
  <li>
    <a href="https://verificationacademy.com/verification-methodology-reference/uvm/docs_1.1d/html/files/tlm1/uvm_tlm_fifos-svh.html" target="_blank">
      TLM FIFO Classes
    </a>
  </li>
  <li>
    <a href="https://blog.verificationgentleman.com/2015/08/31/sv-if-polymorphism-extendability.html" target="_blank">
      On SystemVerilog Interface Polymorphism and Extendability
    </a>
  </li>
  <li>
    <a href="https://blog.verificationgentleman.com/2014/09/03/emulating-multiple-inheritance-in-system-verilog.html" target="_blank">
      Fake It â€˜til You Make It - Emulating Multiple Inheritance in SystemVerilog
    </a>
  </li>
  <li>
    <a href="https://github.com/morganp/vim-SystemVerilogUVM.vim" target="_blank">
      vim-SystemVerilogUVM.vim
    </a>
  </li>
</ul>

