{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620123004821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620123004822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 14:40:02 2021 " "Processing started: Tue May 04 14:40:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620123004822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620123004822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frequency_rd -c frequency_rd " "Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_rd -c frequency_rd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620123004822 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620123005531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_rd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file frequency_rd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_rd " "Found entity 1: frequency_rd" {  } { { "frequency_rd.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequency_rd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620123005584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620123005584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequeny_regulator.v 1 1 " "Found 1 design units, including 1 entities, in source file frequeny_regulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_regulator " "Found entity 1: frequency_regulator" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequeny_regulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620123005588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620123005588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frequency_rd " "Elaborating entity \"frequency_rd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620123005636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst3 " "Elaborating entity \"7476\" for hierarchy \"7476:inst3\"" {  } { { "frequency_rd.bdf" "inst3" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequency_rd.bdf" { { 112 648 768 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620123005668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst3 " "Elaborated megafunction instantiation \"7476:inst3\"" {  } { { "frequency_rd.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequency_rd.bdf" { { 112 648 768 304 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620123005682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst1 " "Elaborating entity \"74193\" for hierarchy \"74193:inst1\"" {  } { { "frequency_rd.bdf" "inst1" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequency_rd.bdf" { { 352 480 640 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620123005698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst1 " "Elaborated megafunction instantiation \"74193:inst1\"" {  } { { "frequency_rd.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequency_rd.bdf" { { 352 480 640 472 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620123005711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_regulator frequency_regulator:inst2 " "Elaborating entity \"frequency_regulator\" for hierarchy \"frequency_regulator:inst2\"" {  } { { "frequency_rd.bdf" "inst2" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequency_rd.bdf" { { -192 368 480 72 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620123005713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequeny_regulator.v(16) " "Verilog HDL assignment warning at frequeny_regulator.v(16): truncated value with size 32 to match size of target (16)" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequeny_regulator.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620123005714 "|frequency_rd|frequency_regulator:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frequeny_regulator.v(32) " "Verilog HDL assignment warning at frequeny_regulator.v(32): truncated value with size 32 to match size of target (8)" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequeny_regulator.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620123005714 "|frequency_rd|frequency_regulator:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 frequeny_regulator.v(33) " "Verilog HDL assignment warning at frequeny_regulator.v(33): truncated value with size 32 to match size of target (8)" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequeny_regulator.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620123005715 "|frequency_rd|frequency_regulator:inst2"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "frequeny_regulator.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/frequency rd/frequeny_regulator.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1620123006216 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1620123006217 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|23~1 " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|24~1 " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~1 " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|26~1 " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst1|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|23 74193:inst\|23~_emulated 74193:inst\|23~1 " "Register \"74193:inst\|23\" is converted into an equivalent circuit using register \"74193:inst\|23~_emulated\" and latch \"74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|24 74193:inst\|24~_emulated 74193:inst\|24~1 " "Register \"74193:inst\|24\" is converted into an equivalent circuit using register \"74193:inst\|24~_emulated\" and latch \"74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|25 74193:inst\|25~_emulated 74193:inst\|25~1 " "Register \"74193:inst\|25\" is converted into an equivalent circuit using register \"74193:inst\|25~_emulated\" and latch \"74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|26 74193:inst\|26~_emulated 74193:inst\|26~1 " "Register \"74193:inst\|26\" is converted into an equivalent circuit using register \"74193:inst\|26~_emulated\" and latch \"74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1620123006217 "|frequency_rd|74193:inst|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1620123006217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620123006435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620123006758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620123006758 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "165 " "Implemented 165 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620123006814 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620123006814 ""} { "Info" "ICUT_CUT_TM_LCELLS" "118 " "Implemented 118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620123006814 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620123006814 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620123006847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 14:40:06 2021 " "Processing ended: Tue May 04 14:40:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620123006847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620123006847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620123006847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620123006847 ""}
