
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -217.20

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3510.33    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.31    1.07    1.51 ^ cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.51   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.82    1.82   library removal time
                                  1.82   data required time
-----------------------------------------------------------------------------
                                  1.82   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.31   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.84    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.51    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3510.33    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.31    1.07    1.51 ^ cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[310]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.68    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.41    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   43.00    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.27 ^ _16527_/A (BUF_X2)
    19   49.53    0.06    0.08    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   22.03    0.03    0.05    0.41 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.41 ^ _18263_/A (BUF_X2)
    10   37.63    0.04    0.06    0.47 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.47 ^ _18344_/A (BUF_X2)
    10   28.92    0.03    0.06    0.53 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.54 ^ _18650_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.60 v _18650_/Z (MUX2_X1)
                                         _12749_ (net)
                  0.01    0.00    0.60 v _18651_/B (MUX2_X1)
     1    2.03    0.01    0.06    0.66 v _18651_/Z (MUX2_X1)
                                         _12750_ (net)
                  0.01    0.00    0.66 v _18652_/B (MUX2_X1)
     1    3.67    0.01    0.06    0.72 v _18652_/Z (MUX2_X1)
                                         _12751_ (net)
                  0.01    0.00    0.72 v _18653_/B1 (AOI21_X2)
     8   26.40    0.07    0.08    0.80 ^ _18653_/ZN (AOI21_X2)
                                         _12752_ (net)
                  0.07    0.01    0.81 ^ _20410_/B (MUX2_X1)
     7   21.87    0.05    0.10    0.91 ^ _20410_/Z (MUX2_X1)
                                         _03790_ (net)
                  0.05    0.01    0.91 ^ _20957_/A (BUF_X2)
    10   19.85    0.02    0.05    0.96 ^ _20957_/Z (BUF_X2)
                                         _04127_ (net)
                  0.02    0.00    0.96 ^ _20984_/A1 (NAND2_X1)
     1    3.83    0.02    0.02    0.99 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    0.99 v _30114_/A (FA_X1)
     1    3.65    0.02    0.12    1.10 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.10 ^ _30115_/B (FA_X1)
     1    1.70    0.01    0.09    1.20 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.20 v _21473_/A (INV_X1)
     1    3.28    0.01    0.02    1.22 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.22 ^ _30512_/A (HA_X1)
     1    2.60    0.03    0.05    1.27 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.03    0.00    1.27 ^ _21744_/A (INV_X1)
     1    3.57    0.01    0.01    1.28 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.28 v _30116_/B (FA_X1)
     1    1.83    0.01    0.12    1.40 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.40 ^ _21672_/A (INV_X1)
     1    2.74    0.01    0.01    1.41 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.41 v _30117_/CI (FA_X1)
     1    1.83    0.01    0.11    1.52 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.52 ^ _21156_/A (INV_X1)
     1    3.75    0.01    0.01    1.53 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.53 v _30118_/A (FA_X1)
     1    1.65    0.01    0.10    1.63 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.01    0.00    1.63 v _21474_/A (INV_X1)
     1    3.90    0.01    0.02    1.65 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.65 ^ _30513_/A (HA_X1)
     2    4.31    0.03    0.06    1.71 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.03    0.00    1.71 ^ _23369_/A (OAI21_X1)
     2    3.05    0.02    0.03    1.74 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.74 v _23396_/A2 (AOI22_X1)
     2    5.07    0.04    0.06    1.79 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.79 ^ _23474_/B2 (AOI21_X1)
     2    4.66    0.01    0.03    1.82 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.82 v _23570_/B2 (AOI21_X1)
     3    5.99    0.04    0.06    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    3.66    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    1.44    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3    9.14    0.05    0.07    2.02 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.49    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    4.33    0.03    0.05    2.10 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.10 ^ _23721_/A2 (NOR2_X1)
     1    2.85    0.03    0.02    2.11 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.11 v _23722_/A3 (NOR3_X1)
     2   10.65    0.09    0.13    2.24 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.09    0.00    2.24 ^ _23724_/B1 (OAI22_X1)
     1    2.40    0.02    0.03    2.27 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.27 v _23725_/B2 (AOI21_X1)
     4   18.45    0.10    0.12    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.10    0.01    2.40 ^ _23726_/A (BUF_X1)
    10   25.89    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.49 ^ _24448_/B2 (OAI21_X1)
     1    1.14    0.02    0.02    2.51 v _24448_/ZN (OAI21_X1)
                                         _01514_ (net)
                  0.02    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[310]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[310]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3510.33    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.31    1.07    1.51 ^ cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.mcycle_counter_i.counter_q[45]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.26    1.94   library recovery time
                                  1.94   data required time
-----------------------------------------------------------------------------
                                  1.94   data required time
                                 -1.51   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[310]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.57    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   25.68    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   47.41    0.02    0.04    0.16 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.03    0.02    0.18 ^ _16526_/A (BUF_X2)
    10   43.00    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.27 ^ _16527_/A (BUF_X2)
    19   49.53    0.06    0.08    0.35 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.06    0.01    0.36 ^ _18242_/A (BUF_X2)
    10   22.03    0.03    0.05    0.41 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.41 ^ _18263_/A (BUF_X2)
    10   37.63    0.04    0.06    0.47 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.04    0.00    0.47 ^ _18344_/A (BUF_X2)
    10   28.92    0.03    0.06    0.53 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.54 ^ _18650_/S (MUX2_X1)
     1    1.23    0.01    0.06    0.60 v _18650_/Z (MUX2_X1)
                                         _12749_ (net)
                  0.01    0.00    0.60 v _18651_/B (MUX2_X1)
     1    2.03    0.01    0.06    0.66 v _18651_/Z (MUX2_X1)
                                         _12750_ (net)
                  0.01    0.00    0.66 v _18652_/B (MUX2_X1)
     1    3.67    0.01    0.06    0.72 v _18652_/Z (MUX2_X1)
                                         _12751_ (net)
                  0.01    0.00    0.72 v _18653_/B1 (AOI21_X2)
     8   26.40    0.07    0.08    0.80 ^ _18653_/ZN (AOI21_X2)
                                         _12752_ (net)
                  0.07    0.01    0.81 ^ _20410_/B (MUX2_X1)
     7   21.87    0.05    0.10    0.91 ^ _20410_/Z (MUX2_X1)
                                         _03790_ (net)
                  0.05    0.01    0.91 ^ _20957_/A (BUF_X2)
    10   19.85    0.02    0.05    0.96 ^ _20957_/Z (BUF_X2)
                                         _04127_ (net)
                  0.02    0.00    0.96 ^ _20984_/A1 (NAND2_X1)
     1    3.83    0.02    0.02    0.99 v _20984_/ZN (NAND2_X1)
                                         _14660_ (net)
                  0.02    0.00    0.99 v _30114_/A (FA_X1)
     1    3.65    0.02    0.12    1.10 ^ _30114_/S (FA_X1)
                                         _14664_ (net)
                  0.02    0.00    1.10 ^ _30115_/B (FA_X1)
     1    1.70    0.01    0.09    1.20 v _30115_/S (FA_X1)
                                         _14667_ (net)
                  0.01    0.00    1.20 v _21473_/A (INV_X1)
     1    3.28    0.01    0.02    1.22 ^ _21473_/ZN (INV_X1)
                                         _16068_ (net)
                  0.01    0.00    1.22 ^ _30512_/A (HA_X1)
     1    2.60    0.03    0.05    1.27 ^ _30512_/S (HA_X1)
                                         _16071_ (net)
                  0.03    0.00    1.27 ^ _21744_/A (INV_X1)
     1    3.57    0.01    0.01    1.28 v _21744_/ZN (INV_X1)
                                         _14669_ (net)
                  0.01    0.00    1.28 v _30116_/B (FA_X1)
     1    1.83    0.01    0.12    1.40 ^ _30116_/S (FA_X1)
                                         _14672_ (net)
                  0.01    0.00    1.40 ^ _21672_/A (INV_X1)
     1    2.74    0.01    0.01    1.41 v _21672_/ZN (INV_X1)
                                         _14675_ (net)
                  0.01    0.00    1.41 v _30117_/CI (FA_X1)
     1    1.83    0.01    0.11    1.52 ^ _30117_/S (FA_X1)
                                         _14677_ (net)
                  0.01    0.00    1.52 ^ _21156_/A (INV_X1)
     1    3.75    0.01    0.01    1.53 v _21156_/ZN (INV_X1)
                                         _14678_ (net)
                  0.01    0.00    1.53 v _30118_/A (FA_X1)
     1    1.65    0.01    0.10    1.63 v _30118_/S (FA_X1)
                                         _14681_ (net)
                  0.01    0.00    1.63 v _21474_/A (INV_X1)
     1    3.90    0.01    0.02    1.65 ^ _21474_/ZN (INV_X1)
                                         _16072_ (net)
                  0.01    0.00    1.65 ^ _30513_/A (HA_X1)
     2    4.31    0.03    0.06    1.71 ^ _30513_/S (HA_X1)
                                         _16074_ (net)
                  0.03    0.00    1.71 ^ _23369_/A (OAI21_X1)
     2    3.05    0.02    0.03    1.74 v _23369_/ZN (OAI21_X1)
                                         _05886_ (net)
                  0.02    0.00    1.74 v _23396_/A2 (AOI22_X1)
     2    5.07    0.04    0.06    1.79 ^ _23396_/ZN (AOI22_X1)
                                         _05912_ (net)
                  0.04    0.00    1.79 ^ _23474_/B2 (AOI21_X1)
     2    4.66    0.01    0.03    1.82 v _23474_/ZN (AOI21_X1)
                                         _05987_ (net)
                  0.01    0.00    1.82 v _23570_/B2 (AOI21_X1)
     3    5.99    0.04    0.06    1.88 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.88 ^ _23655_/A4 (AND4_X1)
     2    3.66    0.02    0.07    1.95 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.95 ^ _23717_/A1 (NOR2_X1)
     1    1.44    0.01    0.01    1.95 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.95 v _23718_/B2 (AOI21_X1)
     3    9.14    0.05    0.07    2.02 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.03 ^ _23719_/B1 (AOI21_X1)
     1    2.49    0.02    0.02    2.05 v _23719_/ZN (AOI21_X1)
                                         _06224_ (net)
                  0.02    0.00    2.05 v _23720_/B (XOR2_X1)
     1    4.33    0.03    0.05    2.10 ^ _23720_/Z (XOR2_X1)
                                         _06225_ (net)
                  0.03    0.00    2.10 ^ _23721_/A2 (NOR2_X1)
     1    2.85    0.03    0.02    2.11 v _23721_/ZN (NOR2_X1)
                                         _06226_ (net)
                  0.03    0.00    2.11 v _23722_/A3 (NOR3_X1)
     2   10.65    0.09    0.13    2.24 ^ _23722_/ZN (NOR3_X1)
                                         _06227_ (net)
                  0.09    0.00    2.24 ^ _23724_/B1 (OAI22_X1)
     1    2.40    0.02    0.03    2.27 v _23724_/ZN (OAI22_X1)
                                         _06229_ (net)
                  0.02    0.00    2.27 v _23725_/B2 (AOI21_X1)
     4   18.45    0.10    0.12    2.39 ^ _23725_/ZN (AOI21_X1)
                                         _06230_ (net)
                  0.10    0.01    2.40 ^ _23726_/A (BUF_X1)
    10   25.89    0.06    0.09    2.49 ^ _23726_/Z (BUF_X1)
                                         _06231_ (net)
                  0.06    0.00    2.49 ^ _24448_/B2 (OAI21_X1)
     1    1.14    0.02    0.02    2.51 v _24448_/ZN (OAI21_X1)
                                         _01514_ (net)
                  0.02    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[310]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[310]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.49e-03   1.56e-04   1.29e-02  16.1%
Combinational          2.99e-02   3.62e-02   4.29e-04   6.65e-02  83.4%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.81e-02   5.85e-04   7.98e-02 100.0%
                          51.6%      47.7%       0.7%
