// Seed: 2551149637
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_3 | id_9 ? id_3 : id_9 ? -1 : id_4;
  assign id_7 = id_6;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wire id_6,
    output supply1 id_7
);
  logic id_9;
  ;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
