###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID scooby.ece.local.cmu.edu)
#  Generated on:      Sun Nov 16 23:34:45 2025
#  Design:            fsm_synapse
#  Command:           report_timing -max_paths 1 > ${DESIGN}_CRITICAL_PATH.rpt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   out         (^) checked with  leading edge of 'aclk'
Beginpoint: input_spike (^) triggered by  leading edge of 'aclk'
Path Groups: {in2out}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- External Delay              1000.000
+ Phase Shift                 10000.000
+ CPPR Adjustment               0.000
- Uncertainty                 200.000
= Required Time               8800.000
- Arrival Time                1029.300
= Slack Time                  7770.700
     Clock Rise Edge                      0.000
     + Input Delay                      1000.000
     = Beginpoint Arrival Time          1000.000
     +------------------------------------------------------------------------------------------------------------+ 
     |            Instance             |          Arc           |       Cell       |  Delay |  Arrival | Required | 
     |                                 |                        |                  |        |   Time   |   Time   | 
     |---------------------------------+------------------------+------------------+--------+----------+----------| 
     |                                 | input_spike ^          |                  |        | 1000.000 | 8770.700 | 
     | fsm_output_inst/fsm_output_inst | INPUT_SPIKE ^ -> OUT ^ | fsm_output_macro | 29.200 | 1029.200 | 8799.900 | 
     |                                 | out ^                  |                  |  0.100 | 1029.300 | 8800.000 | 
     +------------------------------------------------------------------------------------------------------------+ 

