#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec 14 14:49:07 2021
# Process ID: 15236
# Current directory: C:/Users/weibc/Desktop/EDA_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26012 C:\Users\weibc\Desktop\EDA_2\EDA_2.xpr
# Log file: C:/Users/weibc/Desktop/EDA_2/vivado.log
# Journal file: C:/Users/weibc/Desktop/EDA_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/weibc/Desktop/EDA_2/EDA_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/weibc19/Desktop/EDA_2' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/weibc/Desktop/EDA_2/EDA_2.gen/sources_1', nor could it be found using path 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/constrs_1/new/LED_test_2.xdc]
set_property is_enabled true [get_files  C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/constrs_1/new/LED_test_2.xdc]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/weibc/Desktop/EDA_2/EDA_2.runs/synth_1

launch_runs impl_1 -jobs 12
[Tue Dec 14 14:50:23 2021] Launched synth_1...
Run output will be captured here: C:/Users/weibc/Desktop/EDA_2/EDA_2.runs/synth_1/runme.log
[Tue Dec 14 14:50:23 2021] Launched impl_1...
Run output will be captured here: C:/Users/weibc/Desktop/EDA_2/EDA_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1347.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1997.578 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1997.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1997.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2153.281 ; gain = 1018.246
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
place_ports {bcd0[3]} R2
place_ports {bcd0[2]} T1
place_ports {bcd0[1]} U1
place_ports {bcd0[0]} W2
place_ports {bcd1[3]} R3
place_ports {bcd1[2]} T2
place_ports {bcd1[1]} T3
place_ports {bcd1[0]} V2
place_ports {bcd2[3]} W13
startgroup
set_property package_pin "" [get_ports [list  {Anode_Activate[0]}]]
place_ports {bcd2[2]} W4
endgroup
place_ports {bcd2[2]} W14
place_ports {Anode_Activate[0]} W4
place_ports {bcd2[1]} V15
place_ports {bcd2[0]} W15
place_ports {bcd3[3]} W17
place_ports {bcd3[2]} W16
place_ports {bcd3[1]} V16
place_ports {bcd3[0]} V17
set_property target_constrs_file C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/constrs_1/new/LED_test_2.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Dec 14 14:56:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/weibc/Desktop/EDA_2/EDA_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.1
  **** Build date : Jun 10 2021 at 20:17:23
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.1
  ****** Build date   : May 27 2021-01:32:33
    **** Build number : 2021.1.1622050353
      ** Copyright 2017-2021 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2185.898 ; gain = 21.914
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37D0DA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3892.020 ; gain = 1706.121
set_property PROGRAM.FILE {C:/Users/weibc/Desktop/EDA_2/EDA_2.runs/impl_1/display_LED.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/weibc/Desktop/EDA_2/EDA_2.runs/impl_1/display_LED.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37D0DA
close_design
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3975.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 3975.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3975.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3975.039 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4168.090 ; gain = 45.312
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4168.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4168.965 ; gain = 0.430
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4284.000 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:55]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:74]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:74]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:74]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:76]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3028] 'bcd1_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3028] 'bcd2_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3028] 'bcd1_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3028] 'bcd2_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3028] 'bcd1_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3028] 'bcd2_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3028] 'bcd1_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3028] 'bcd2_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top top_module_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3028] 'bcd1_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3028] 'bcd2_reg' was previously declared with a range [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top time_calculator_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'time_calculator_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'time_calculator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj time_calculator_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/time_calculator_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/time_calculator_tb.v:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_calculator_tb_behav xil_defaultlib.time_calculator_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot time_calculator_tb_behav xil_defaultlib.time_calculator_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.time_calculator_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot time_calculator_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xsim.dir/time_calculator_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xsim.dir/time_calculator_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Dec 14 18:17:24 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2021.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 14 18:17:24 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 5276.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "time_calculator_tb_behav -key {Behavioral:sim_1:Functional:time_calculator_tb} -tclbatch {time_calculator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source time_calculator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'time_calculator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 5276.809 ; gain = 0.000
set_property top top_module_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd2_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:34]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:49]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:75]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waiting_over' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:77]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:80]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2458] undeclared symbol finished, assumed default net type wire [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waiting_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waiting_over' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:81]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2458] undeclared symbol finished, assumed default net type wire [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waiting_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'substate' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd1_reg' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'waiting_over' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd_input' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:78]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'flag' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:81]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'state_trans_var' is not allowed [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:82]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2458] undeclared symbol finished, assumed default net type wire [C:/Users/weibc/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v:42]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 5276.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 19:07:02 2021...
