<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 273a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8252.23 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7697.15 --|
|-- Mem Ch  2: Reads (MB/s):  2155.45 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1846.29 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  2155.45 --||-- NODE 1 Mem Read (MB/s) :  8252.23 --|
|-- NODE 0 Mem Write(MB/s) :  1846.29 --||-- NODE 1 Mem Write(MB/s) :  7697.15 --|
|-- NODE 0 P. Write (T/s):      37854 --||-- NODE 1 P. Write (T/s):     127381 --|
|-- NODE 0 Memory (MB/s):     4001.75 --||-- NODE 1 Memory (MB/s):    15949.39 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10407.69                --|
            |--                System Write Throughput(MB/s):       9543.45                --|
            |--               System Memory Throughput(MB/s):      19951.13                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2873
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     107 M        96      17 M   123 M    415 K     0     639 K
 1     294 K       286 K    16 M   115 M     91 M    12     266 K
-----------------------------------------------------------------------
 *     107 M       287 K    34 M   239 M     92 M    12     905 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.93        Core1: 35.52        
Core2: 41.01        Core3: 56.96        
Core4: 17.76        Core5: 27.24        
Core6: 20.35        Core7: 32.91        
Core8: 15.54        Core9: 61.51        
Core10: 50.84        Core11: 33.35        
Core12: 17.64        Core13: 38.89        
Core14: 138.81        Core15: 135.02        
Core16: 40.80        Core17: 66.82        
Core18: 112.88        Core19: 138.44        
Core20: 44.84        Core21: 46.35        
Core22: 121.23        Core23: 49.56        
Core24: 55.30        Core25: 118.06        
Core26: 63.85        Core27: 81.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.53
Socket1: 72.16
DDR read Latency(ns)
Socket0: 1494.83
Socket1: 224.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.72        Core1: 37.15        
Core2: 39.97        Core3: 35.67        
Core4: 17.65        Core5: 27.20        
Core6: 21.06        Core7: 34.28        
Core8: 15.59        Core9: 60.69        
Core10: 51.19        Core11: 33.43        
Core12: 17.51        Core13: 40.01        
Core14: 137.41        Core15: 143.77        
Core16: 43.97        Core17: 64.09        
Core18: 112.50        Core19: 141.77        
Core20: 48.61        Core21: 48.29        
Core22: 120.95        Core23: 52.33        
Core24: 55.30        Core25: 119.43        
Core26: 62.12        Core27: 76.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.94
Socket1: 73.87
DDR read Latency(ns)
Socket0: 1491.88
Socket1: 226.30
irq_total: 205940.526865229
cpu_total: 28.22
cpu_0: 30.39
cpu_1: 48.47
cpu_2: 12.57
cpu_3: 3.59
cpu_4: 25.80
cpu_5: 45.21
cpu_6: 7.25
cpu_7: 45.48
cpu_8: 35.64
cpu_9: 9.57
cpu_10: 0.40
cpu_11: 41.42
cpu_12: 36.37
cpu_13: 12.37
cpu_14: 41.62
cpu_15: 53.26
cpu_16: 1.20
cpu_17: 1.33
cpu_18: 46.01
cpu_19: 59.11
cpu_20: 7.31
cpu_21: 35.84
cpu_22: 58.78
cpu_23: 2.13
cpu_24: 7.25
cpu_25: 61.90
cpu_26: 46.08
cpu_27: 13.90
enp130s0f0_tx_packets_phy: 80891
enp130s0f1_tx_packets_phy: 58352
enp4s0f0_tx_packets_phy: 376016
enp4s0f1_tx_packets_phy: 381015
Total_tx_packets_phy: 896274
enp130s0f0_tx_bytes_phy: 5355174
enp130s0f1_tx_bytes_phy: 3813632
enp4s0f0_tx_bytes_phy: 3390913387
enp4s0f1_tx_bytes_phy: 3436002095
Total_tx_bytes_phy: 6836084288
enp130s0f0_tx_packets: 29683
enp130s0f1_tx_packets: 13179
enp4s0f0_tx_packets: 376004
enp4s0f1_tx_packets: 381009
Total_tx_packets: 799875
enp130s0f0_rx_packets_phy: 371050
enp130s0f1_rx_packets_phy: 312091
enp4s0f0_rx_packets_phy: 28072
enp4s0f1_rx_packets_phy: 31344
Total_rx_packets_phy: 742557
enp130s0f0_rx_packets: 371052
enp130s0f1_rx_packets: 312081
enp4s0f0_rx_packets: 28071
enp4s0f1_rx_packets: 31344
Total_rx_packets: 742548
enp130s0f0_rx_bytes_phy: 3346118269
enp130s0f1_rx_bytes_phy: 2814440771
enp4s0f0_rx_bytes_phy: 1965051
enp4s0f1_rx_bytes_phy: 2194152
Total_rx_bytes_phy: 6164718243
enp130s0f0_tx_bytes: 1959116
enp130s0f1_tx_bytes: 869879
enp4s0f0_tx_bytes: 3389305709
enp4s0f1_tx_bytes: 3434416937
Total_tx_bytes: 6826551641
enp130s0f0_rx_bytes: 3325588845
enp130s0f1_rx_bytes: 2800110878
enp4s0f0_rx_bytes: 1852731
enp4s0f1_rx_bytes: 2068719
Total_rx_bytes: 6129621173


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.07        Core1: 37.36        
Core2: 40.34        Core3: 59.06        
Core4: 17.50        Core5: 28.55        
Core6: 21.78        Core7: 35.45        
Core8: 16.07        Core9: 61.14        
Core10: 49.41        Core11: 34.05        
Core12: 17.83        Core13: 35.08        
Core14: 139.64        Core15: 145.18        
Core16: 44.55        Core17: 66.52        
Core18: 113.02        Core19: 143.85        
Core20: 46.91        Core21: 54.20        
Core22: 123.23        Core23: 52.45        
Core24: 48.68        Core25: 120.61        
Core26: 65.12        Core27: 75.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.20
Socket1: 75.53
DDR read Latency(ns)
Socket0: 1499.28
Socket1: 228.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.77        Core1: 37.75        
Core2: 41.13        Core3: 57.28        
Core4: 17.27        Core5: 27.28        
Core6: 22.01        Core7: 35.37        
Core8: 15.88        Core9: 63.03        
Core10: 43.77        Core11: 32.17        
Core12: 17.85        Core13: 40.02        
Core14: 139.89        Core15: 145.24        
Core16: 38.09        Core17: 59.66        
Core18: 114.91        Core19: 142.67        
Core20: 49.03        Core21: 51.00        
Core22: 123.84        Core23: 55.33        
Core24: 52.59        Core25: 120.46        
Core26: 66.52        Core27: 54.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.45
Socket1: 74.72
DDR read Latency(ns)
Socket0: 1497.77
Socket1: 228.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.93        Core1: 35.59        
Core2: 40.70        Core3: 60.08        
Core4: 18.00        Core5: 27.07        
Core6: 20.93        Core7: 33.97        
Core8: 15.58        Core9: 62.64        
Core10: 41.37        Core11: 32.56        
Core12: 17.39        Core13: 39.73        
Core14: 137.92        Core15: 143.42        
Core16: 43.93        Core17: 65.23        
Core18: 112.94        Core19: 140.33        
Core20: 46.97        Core21: 50.49        
Core22: 123.01        Core23: 53.67        
Core24: 52.40        Core25: 119.21        
Core26: 65.09        Core27: 78.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.90
Socket1: 73.78
DDR read Latency(ns)
Socket0: 1495.94
Socket1: 227.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.75        Core1: 36.08        
Core2: 40.05        Core3: 60.12        
Core4: 17.47        Core5: 26.99        
Core6: 19.75        Core7: 33.41        
Core8: 15.46        Core9: 62.19        
Core10: 37.05        Core11: 32.57        
Core12: 17.45        Core13: 38.96        
Core14: 138.46        Core15: 143.28        
Core16: 50.76        Core17: 31.69        
Core18: 112.86        Core19: 141.17        
Core20: 49.39        Core21: 50.09        
Core22: 121.83        Core23: 50.94        
Core24: 44.03        Core25: 119.34        
Core26: 64.58        Core27: 78.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.47
Socket1: 73.53
DDR read Latency(ns)
Socket0: 1505.75
Socket1: 226.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10951
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426588374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426624810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213316800; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213316800; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213441877; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213441877; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011155478; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4798498; Consumed Joules: 292.88; Watts: 48.73; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 952501; Consumed DRAM Joules: 14.57; DRAM Watts: 2.42
S1P0; QPIClocks: 14426520570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426527590; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213339565; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213339565; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213281005; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213281005; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011180512; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5568346; Consumed Joules: 339.86; Watts: 56.55; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1682553; Consumed DRAM Joules: 25.74; DRAM Watts: 4.28
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2bfd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.32   0.21    0.63      14 M     22 M    0.33    0.55    0.02    0.03     4480      661       65     67
   1    1     0.09   0.14   0.61    1.16      15 M     23 M    0.36    0.46    0.02    0.03     3528      666       28     61
   2    0     0.08   0.66   0.12    0.62    2760 K   4034 K    0.32    0.39    0.00    0.01      392       39       68     66
   3    1     0.01   0.33   0.03    0.60     626 K   1109 K    0.44    0.15    0.01    0.01       56       20        9     62
   4    0     0.05   0.28   0.16    0.62      12 M     17 M    0.31    0.60    0.03    0.04     6384      778       18     66
   5    1     0.06   0.12   0.50    1.03      13 M     21 M    0.38    0.50    0.02    0.04     4256      871       14     61
   6    0     0.05   0.82   0.06    0.62     949 K   3242 K    0.71    0.36    0.00    0.01      168       38       12     66
   7    1     0.06   0.10   0.54    1.09      15 M     23 M    0.34    0.47    0.03    0.04     3808     1029       14     60
   8    0     0.13   0.42   0.31    0.77      12 M     23 M    0.47    0.57    0.01    0.02     4368      769       65     65
   9    1     0.05   0.67   0.08    0.66    1253 K   2626 K    0.52    0.19    0.00    0.01      168       55       15     61
  10    0     0.01   1.19   0.01    0.67     249 K    365 K    0.32    0.24    0.00    0.00        0       12        6     65
  11    1     0.03   0.08   0.40    0.90      13 M     19 M    0.30    0.50    0.04    0.06     3584      695       39     60
  12    0     0.12   0.37   0.32    0.78      15 M     25 M    0.40    0.55    0.01    0.02     4144      756      252     66
  13    1     0.06   0.60   0.10    0.62     979 K   3147 K    0.69    0.38    0.00    0.01      168       44       45     61
  14    0     0.02   0.07   0.34    0.81      36 M     42 M    0.12    0.13    0.16    0.18     1456       22     1160     66
  15    1     0.02   0.03   0.65    1.20      33 M     39 M    0.14    0.16    0.15    0.18     1680      756        1     60
  16    0     0.01   1.10   0.01    0.69     268 K    412 K    0.35    0.24    0.00    0.00       56       16        7     66
  17    1     0.00   0.17   0.02    0.60     221 K    545 K    0.59    0.13    0.01    0.02      112       17        3     61
  18    0     0.08   0.18   0.45    0.97      39 M     48 M    0.17    0.19    0.05    0.06     1904      403     1282     66
  19    1     0.05   0.08   0.72    1.20      34 M     40 M    0.15    0.16    0.06    0.07     1232      710        9     61
  20    0     0.03   0.45   0.06    0.60    1800 K   3177 K    0.43    0.24    0.01    0.01       56       41       63     66
  21    1     0.09   0.28   0.32    0.79      11 M     19 M    0.38    0.54    0.01    0.02      448      275       13     61
  22    0     0.03   0.04   0.62    1.18      51 M     59 M    0.14    0.12    0.19    0.22     5880       21     5867     66
  23    1     0.02   0.42   0.04    0.68     446 K    985 K    0.55    0.30    0.00    0.01       56       17        5     62
  24    0     0.06   0.54   0.11    0.74    2391 K   2928 K    0.18    0.26    0.00    0.01      168       36      194     66
  25    1     0.10   0.10   1.01    1.21      51 M     60 M    0.16    0.21    0.05    0.06     7392     3481       27     61
  26    0     0.15   0.31   0.50    1.00      41 M     51 M    0.19    0.30    0.03    0.03     3360      139     5040     65
  27    1     0.06   0.53   0.12    0.65    4040 K   4688 K    0.14    0.19    0.01    0.01      448      100      306     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.27   0.23    0.85     232 M    302 M    0.23    0.36    0.03    0.03    32816     3731    14099     59
 SKT    1     0.05   0.14   0.37    1.04     196 M    261 M    0.25    0.35    0.03    0.04    26936     8736      528     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.19   0.30    0.96     429 M    564 M    0.24    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   84 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.43 %

 C1 core residency: 40.38 %; C3 core residency: 4.84 %; C6 core residency: 23.34 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.69 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.41 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     9276 M   9284 M   |    9%     9%   
 SKT    1       23 G     23 G   |   24%    24%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   66 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     9.29     7.54     245.13      12.11         375.20
 SKT   1    41.89    36.23     285.02      21.35         393.84
---------------------------------------------------------------------------------------------------------------
       *    51.18    43.77     530.15      33.45         383.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2dd3
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8473.43 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6706.24 --|
|-- Mem Ch  2: Reads (MB/s):  1855.06 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1341.37 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  1855.06 --||-- NODE 1 Mem Read (MB/s) :  8473.43 --|
|-- NODE 0 Mem Write(MB/s) :  1341.37 --||-- NODE 1 Mem Write(MB/s) :  6706.24 --|
|-- NODE 0 P. Write (T/s):      37114 --||-- NODE 1 P. Write (T/s):     124075 --|
|-- NODE 0 Memory (MB/s):     3196.42 --||-- NODE 1 Memory (MB/s):    15179.67 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10328.48                --|
            |--                System Write Throughput(MB/s):       8047.61                --|
            |--               System Memory Throughput(MB/s):      18376.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2f0d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      93 M        36      15 M   113 M    332 K   372     535 K
 1     177 K       320 K    16 M   104 M     86 M     0      93 K
-----------------------------------------------------------------------
 *      93 M       320 K    32 M   218 M     86 M   372     628 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.01        Core1: 50.15        
Core2: 32.77        Core3: 67.00        
Core4: 21.55        Core5: 43.34        
Core6: 22.99        Core7: 48.49        
Core8: 17.82        Core9: 69.40        
Core10: 39.66        Core11: 49.26        
Core12: 19.21        Core13: 81.58        
Core14: 176.22        Core15: 173.33        
Core16: 32.06        Core17: 78.72        
Core18: 181.36        Core19: 174.29        
Core20: 44.89        Core21: 161.89        
Core22: 171.81        Core23: 86.76        
Core24: 63.22        Core25: 164.22        
Core26: 153.04        Core27: 32.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.36
Socket1: 109.59
DDR read Latency(ns)
Socket0: 1521.54
Socket1: 254.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 52.45        
Core2: 32.72        Core3: 62.76        
Core4: 20.68        Core5: 41.43        
Core6: 21.61        Core7: 48.75        
Core8: 17.85        Core9: 67.70        
Core10: 40.26        Core11: 48.66        
Core12: 18.86        Core13: 80.31        
Core14: 169.39        Core15: 170.45        
Core16: 41.21        Core17: 86.53        
Core18: 177.70        Core19: 170.92        
Core20: 44.64        Core21: 159.47        
Core22: 168.00        Core23: 85.35        
Core24: 63.16        Core25: 163.99        
Core26: 148.87        Core27: 53.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.16
Socket1: 108.71
DDR read Latency(ns)
Socket0: 1519.42
Socket1: 256.42
irq_total: 132314.264934075
cpu_total: 32.42
cpu_0: 28.64
cpu_1: 60.60
cpu_2: 6.64
cpu_3: 3.32
cpu_4: 29.24
cpu_5: 50.37
cpu_6: 5.12
cpu_7: 51.69
cpu_8: 34.49
cpu_9: 9.90
cpu_10: 8.17
cpu_11: 57.21
cpu_12: 32.43
cpu_13: 9.57
cpu_14: 51.36
cpu_15: 68.31
cpu_16: 1.66
cpu_17: 1.33
cpu_18: 47.71
cpu_19: 61.46
cpu_20: 1.46
cpu_21: 81.20
cpu_22: 51.03
cpu_23: 12.56
cpu_24: 13.16
cpu_25: 66.84
cpu_26: 58.80
cpu_27: 3.12
enp130s0f0_tx_bytes: 429827
enp130s0f1_tx_bytes: 431566
enp4s0f0_tx_bytes: 2959816200
enp4s0f1_tx_bytes: 2994136371
Total_tx_bytes: 5954813964
enp130s0f0_rx_packets_phy: 321862
enp130s0f1_rx_packets_phy: 275880
enp4s0f0_rx_packets_phy: 25994
enp4s0f1_rx_packets_phy: 13249
Total_rx_packets_phy: 636985
enp130s0f0_tx_packets: 6512
enp130s0f1_tx_packets: 6538
enp4s0f0_tx_packets: 328357
enp4s0f1_tx_packets: 332165
Total_tx_packets: 673572
enp130s0f0_rx_bytes_phy: 2902555478
enp130s0f1_rx_bytes_phy: 2487885067
enp4s0f0_rx_bytes_phy: 1819591
enp4s0f1_rx_bytes_phy: 927442
Total_rx_bytes_phy: 5393187578
enp130s0f0_rx_bytes: 2887588570
enp130s0f1_rx_bytes: 2475971415
enp4s0f0_rx_bytes: 1715597
enp4s0f1_rx_bytes: 874380
Total_rx_bytes: 5366149962
enp130s0f0_rx_packets: 321853
enp130s0f1_rx_packets: 275874
enp4s0f0_rx_packets: 25993
enp4s0f1_rx_packets: 13248
Total_rx_packets: 636968
enp130s0f0_tx_bytes_phy: 3445902
enp130s0f1_tx_bytes_phy: 3121352
enp4s0f0_tx_bytes_phy: 2961093079
enp4s0f1_tx_bytes_phy: 2995500982
Total_tx_bytes_phy: 5963161315
enp130s0f0_tx_packets_phy: 53231
enp130s0f1_tx_packets_phy: 48158
enp4s0f0_tx_packets_phy: 328353
enp4s0f1_tx_packets_phy: 332169
Total_tx_packets_phy: 761911


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.72        Core1: 48.76        
Core2: 29.16        Core3: 40.89        
Core4: 20.96        Core5: 44.76        
Core6: 24.38        Core7: 50.39        
Core8: 17.90        Core9: 68.08        
Core10: 39.47        Core11: 49.43        
Core12: 19.30        Core13: 80.27        
Core14: 174.02        Core15: 172.09        
Core16: 30.95        Core17: 78.44        
Core18: 180.07        Core19: 171.02        
Core20: 54.90        Core21: 160.59        
Core22: 170.69        Core23: 85.99        
Core24: 59.38        Core25: 161.00        
Core26: 153.52        Core27: 53.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.68
Socket1: 108.39
DDR read Latency(ns)
Socket0: 1491.56
Socket1: 256.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.75        Core1: 50.07        
Core2: 32.32        Core3: 67.88        
Core4: 21.28        Core5: 45.49        
Core6: 23.38        Core7: 49.08        
Core8: 17.80        Core9: 68.23        
Core10: 40.73        Core11: 48.92        
Core12: 18.88        Core13: 80.37        
Core14: 173.03        Core15: 174.04        
Core16: 49.56        Core17: 72.76        
Core18: 182.70        Core19: 173.43        
Core20: 49.24        Core21: 161.35        
Core22: 168.31        Core23: 89.13        
Core24: 59.44        Core25: 163.65        
Core26: 155.90        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.66
Socket1: 109.90
DDR read Latency(ns)
Socket0: 1512.77
Socket1: 256.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.61        Core1: 49.96        
Core2: 30.99        Core3: 67.51        
Core4: 21.36        Core5: 45.71        
Core6: 23.72        Core7: 49.24        
Core8: 17.53        Core9: 65.44        
Core10: 40.95        Core11: 49.73        
Core12: 19.07        Core13: 82.82        
Core14: 173.86        Core15: 171.85        
Core16: 37.03        Core17: 78.97        
Core18: 181.23        Core19: 174.96        
Core20: 26.34        Core21: 160.34        
Core22: 174.42        Core23: 87.99        
Core24: 59.32        Core25: 164.13        
Core26: 149.51        Core27: 43.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.94
Socket1: 110.25
DDR read Latency(ns)
Socket0: 1501.08
Socket1: 256.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.74        Core1: 49.39        
Core2: 30.61        Core3: 65.88        
Core4: 20.97        Core5: 44.09        
Core6: 22.26        Core7: 48.42        
Core8: 17.79        Core9: 66.96        
Core10: 40.43        Core11: 48.40        
Core12: 18.75        Core13: 82.91        
Core14: 172.88        Core15: 172.00        
Core16: 44.12        Core17: 73.66        
Core18: 176.15        Core19: 170.05        
Core20: 45.79        Core21: 158.74        
Core22: 168.84        Core23: 87.84        
Core24: 60.81        Core25: 159.94        
Core26: 149.61        Core27: 54.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.54
Socket1: 108.16
DDR read Latency(ns)
Socket0: 1528.56
Socket1: 255.97
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12646
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14421853962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14421885078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210949678; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210949678; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211050219; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211050219; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009234436; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4865189; Consumed Joules: 296.95; Watts: 49.42; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 921911; Consumed DRAM Joules: 14.11; DRAM Watts: 2.35
S1P0; QPIClocks: 14422040778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422046326; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211092447; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211092447; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211032940; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211032940; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009280162; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5682062; Consumed Joules: 346.81; Watts: 57.71; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1642880; Consumed DRAM Joules: 25.14; DRAM Watts: 4.18
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3297
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.31   0.20    0.62      14 M     21 M    0.32    0.54    0.02    0.03     3472      634       63     66
   1    1     0.07   0.10   0.71    1.22      18 M     25 M    0.29    0.39    0.03    0.04     3864      401       23     61
   2    0     0.06   0.70   0.08    0.67    1210 K   1995 K    0.39    0.37    0.00    0.00      280       40        6     65
   3    1     0.01   0.31   0.03    0.60     685 K   1229 K    0.44    0.16    0.01    0.01      224       21       13     61
   4    0     0.06   0.32   0.20    0.62      15 M     21 M    0.29    0.54    0.02    0.03     5376      612       41     66
   5    1     0.04   0.08   0.52    1.06      14 M     20 M    0.30    0.45    0.03    0.05     3416      390        3     61
   6    0     0.04   0.74   0.05    0.62     751 K   2506 K    0.70    0.38    0.00    0.01       56       28        4     66
   7    1     0.04   0.07   0.57    1.14      15 M     22 M    0.29    0.43    0.04    0.05     5376      547        7     60
   8    0     0.13   0.41   0.30    0.76      14 M     24 M    0.41    0.54    0.01    0.02     4816      733       42     65
   9    1     0.05   0.64   0.07    0.61    1136 K   2229 K    0.49    0.26    0.00    0.00      112       11       10     61
  10    0     0.04   0.55   0.07    0.60    1900 K   3992 K    0.52    0.26    0.01    0.01        0       28       17     64
  11    1     0.07   0.10   0.66    1.21      16 M     23 M    0.30    0.41    0.02    0.04     4200      391       20     59
  12    0     0.10   0.36   0.27    0.72      15 M     23 M    0.34    0.53    0.02    0.02     5488      718      106     65
  13    1     0.03   0.52   0.07    0.60    1221 K   2264 K    0.46    0.12    0.00    0.01      560       24       15     60
  14    0     0.04   0.07   0.57    1.10      33 M     39 M    0.15    0.14    0.08    0.10     1904       22     1042     65
  15    1     0.05   0.07   0.80    1.24      32 M     38 M    0.15    0.15    0.06    0.07     1008      341       12     60
  16    0     0.01   0.91   0.01    0.66     220 K    331 K    0.33    0.26    0.00    0.01        0       16        5     66
  17    1     0.01   0.45   0.02    0.76     263 K    625 K    0.58    0.36    0.00    0.01       56       19        3     61
  18    0     0.03   0.06   0.48    1.00      32 M     37 M    0.14    0.12    0.11    0.13     1960       22      976     66
  19    1     0.02   0.03   0.72    1.24      30 M     35 M    0.16    0.16    0.13    0.16     2128      318        2     60
  20    0     0.00   0.52   0.00    0.60     189 K    265 K    0.29    0.31    0.01    0.01      168       15        7     66
  21    1     0.09   0.10   0.95    1.24      38 M     45 M    0.16    0.16    0.04    0.05     3248      729       18     60
  22    0     0.02   0.04   0.55    1.08      36 M     42 M    0.14    0.12    0.16    0.18     3024       21     1798     66
  23    1     0.04   0.49   0.08    0.60    3159 K   4084 K    0.23    0.08    0.01    0.01      112       42       12     61
  24    0     0.08   0.65   0.12    0.66    2908 K   3804 K    0.24    0.39    0.00    0.00      224       56       76     66
  25    1     0.02   0.03   0.78    1.24      34 M     40 M    0.15    0.16    0.15    0.18     2464      627        3     61
  26    0     0.08   0.11   0.70    1.20      39 M     47 M    0.18    0.19    0.05    0.06     3752       45     1889     64
  27    1     0.02   0.43   0.04    0.76     426 K    965 K    0.56    0.28    0.00    0.01      224       19        3     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.21   0.26    0.90     208 M    271 M    0.23    0.34    0.03    0.04    30520     2990     6072     59
 SKT    1     0.04   0.09   0.43    1.15     207 M    264 M    0.22    0.27    0.04    0.05    26992     3880      144     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.34    1.04     416 M    536 M    0.22    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.10 %

 C1 core residency: 34.85 %; C3 core residency: 8.37 %; C6 core residency: 23.69 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.40 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.17 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7012 M   7010 M   |    7%     7%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     9.22     6.72     248.42      11.82         501.41
 SKT   1    42.55    33.72     291.06      20.99         497.54
---------------------------------------------------------------------------------------------------------------
       *    51.76    40.45     539.48      32.81         499.52
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 346d
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8176.55 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7454.44 --|
|-- Mem Ch  2: Reads (MB/s):  2182.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1696.66 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  2182.81 --||-- NODE 1 Mem Read (MB/s) :  8176.55 --|
|-- NODE 0 Mem Write(MB/s) :  1696.66 --||-- NODE 1 Mem Write(MB/s) :  7454.44 --|
|-- NODE 0 P. Write (T/s):      38647 --||-- NODE 1 P. Write (T/s):     124796 --|
|-- NODE 0 Memory (MB/s):     3879.47 --||-- NODE 1 Memory (MB/s):    15630.99 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10359.36                --|
            |--                System Write Throughput(MB/s):       9151.10                --|
            |--               System Memory Throughput(MB/s):      19510.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 35a7
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     108 M        36      14 M   130 M    365 K     0     592 K
 1     251 K       319 K    14 M   113 M     98 M     0     239 K
-----------------------------------------------------------------------
 *     108 M       319 K    29 M   243 M     99 M     0     831 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.73        Core1: 26.80        
Core2: 32.52        Core3: 58.47        
Core4: 19.07        Core5: 25.51        
Core6: 46.71        Core7: 28.54        
Core8: 17.09        Core9: 62.82        
Core10: 44.38        Core11: 26.90        
Core12: 17.15        Core13: 55.18        
Core14: 137.81        Core15: 140.56        
Core16: 44.19        Core17: 64.87        
Core18: 144.93        Core19: 128.40        
Core20: 36.27        Core21: 40.39        
Core22: 129.06        Core23: 48.39        
Core24: 53.68        Core25: 44.62        
Core26: 119.96        Core27: 42.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.69
Socket1: 57.69
DDR read Latency(ns)
Socket0: 1323.27
Socket1: 230.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.69        Core1: 26.69        
Core2: 32.07        Core3: 58.14        
Core4: 19.88        Core5: 25.69        
Core6: 62.51        Core7: 28.26        
Core8: 17.22        Core9: 63.70        
Core10: 54.75        Core11: 26.28        
Core12: 17.07        Core13: 60.67        
Core14: 135.41        Core15: 138.23        
Core16: 35.31        Core17: 106.92        
Core18: 142.86        Core19: 122.84        
Core20: 34.83        Core21: 45.13        
Core22: 128.59        Core23: 70.31        
Core24: 53.80        Core25: 36.81        
Core26: 118.71        Core27: 42.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.26
Socket1: 56.47
DDR read Latency(ns)
Socket0: 1311.00
Socket1: 230.77
irq_total: 198791.514137504
cpu_total: 28.22
cpu_0: 35.95
cpu_1: 47.91
cpu_2: 6.58
cpu_3: 11.50
cpu_4: 31.03
cpu_5: 41.53
cpu_6: 1.40
cpu_7: 48.04
cpu_8: 35.68
cpu_9: 1.53
cpu_10: 0.60
cpu_11: 45.98
cpu_12: 37.67
cpu_13: 1.13
cpu_14: 48.44
cpu_15: 59.40
cpu_16: 1.59
cpu_17: 1.00
cpu_18: 44.65
cpu_19: 61.59
cpu_20: 11.63
cpu_21: 30.37
cpu_22: 57.21
cpu_23: 11.89
cpu_24: 7.38
cpu_25: 30.10
cpu_26: 65.25
cpu_27: 13.16
enp130s0f0_tx_bytes_phy: 5439606
enp130s0f1_tx_bytes_phy: 3515402
enp4s0f0_tx_bytes_phy: 3341602102
enp4s0f1_tx_bytes_phy: 3387663655
Total_tx_bytes_phy: 6738220765
enp130s0f0_tx_packets_phy: 82097
enp130s0f1_tx_packets_phy: 54119
enp4s0f0_tx_packets_phy: 370548
enp4s0f1_tx_packets_phy: 375656
Total_tx_packets_phy: 882420
enp130s0f0_rx_packets_phy: 371374
enp130s0f1_rx_packets_phy: 314933
enp4s0f0_rx_packets_phy: 29060
enp4s0f1_rx_packets_phy: 18593
Total_rx_packets_phy: 733960
enp130s0f0_tx_bytes: 2038865
enp130s0f1_tx_bytes: 569293
enp4s0f0_tx_bytes: 3340146855
enp4s0f1_tx_bytes: 3386252048
Total_tx_bytes: 6729007061
enp130s0f0_rx_packets: 371408
enp130s0f1_rx_packets: 314942
enp4s0f0_rx_packets: 29061
enp4s0f1_rx_packets: 18596
Total_rx_packets: 734007
enp130s0f0_rx_bytes_phy: 3349029652
enp130s0f1_rx_bytes_phy: 2840068835
enp4s0f0_rx_bytes_phy: 2034251
enp4s0f1_rx_bytes_phy: 1301565
Total_rx_bytes_phy: 6192434303
enp130s0f0_tx_packets: 30891
enp130s0f1_tx_packets: 8625
enp4s0f0_tx_packets: 370551
enp4s0f1_tx_packets: 375666
Total_tx_packets: 785733
enp130s0f0_rx_bytes: 3329461194
enp130s0f1_rx_bytes: 2825664229
enp4s0f0_rx_bytes: 1918074
enp4s0f1_rx_bytes: 1227339
Total_rx_bytes: 6158270836


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.99        Core1: 29.38        
Core2: 29.88        Core3: 57.51        
Core4: 20.76        Core5: 23.87        
Core6: 46.03        Core7: 28.47        
Core8: 17.29        Core9: 53.57        
Core10: 47.34        Core11: 26.85        
Core12: 17.13        Core13: 68.16        
Core14: 135.42        Core15: 139.85        
Core16: 48.10        Core17: 55.63        
Core18: 141.77        Core19: 126.61        
Core20: 27.33        Core21: 41.56        
Core22: 128.55        Core23: 70.65        
Core24: 50.14        Core25: 39.15        
Core26: 118.84        Core27: 42.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.74
Socket1: 57.14
DDR read Latency(ns)
Socket0: 1290.50
Socket1: 231.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.93        Core1: 26.71        
Core2: 31.13        Core3: 58.24        
Core4: 19.85        Core5: 25.97        
Core6: 54.65        Core7: 28.41        
Core8: 16.96        Core9: 60.16        
Core10: 48.40        Core11: 26.71        
Core12: 17.14        Core13: 47.60        
Core14: 136.26        Core15: 139.84        
Core16: 33.23        Core17: 28.66        
Core18: 142.39        Core19: 125.53        
Core20: 36.56        Core21: 37.62        
Core22: 129.16        Core23: 71.39        
Core24: 50.41        Core25: 41.77        
Core26: 119.23        Core27: 40.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.28
Socket1: 56.59
DDR read Latency(ns)
Socket0: 1327.01
Socket1: 230.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.73        Core1: 27.53        
Core2: 30.27        Core3: 43.36        
Core4: 19.47        Core5: 25.87        
Core6: 47.74        Core7: 29.87        
Core8: 17.08        Core9: 56.18        
Core10: 37.69        Core11: 27.24        
Core12: 17.01        Core13: 62.03        
Core14: 137.19        Core15: 140.16        
Core16: 40.86        Core17: 54.14        
Core18: 142.38        Core19: 128.24        
Core20: 36.30        Core21: 44.79        
Core22: 128.76        Core23: 69.71        
Core24: 51.13        Core25: 46.80        
Core26: 118.68        Core27: 43.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.93
Socket1: 58.88
DDR read Latency(ns)
Socket0: 1329.67
Socket1: 230.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.99        Core1: 26.90        
Core2: 32.49        Core3: 58.80        
Core4: 19.72        Core5: 25.78        
Core6: 51.99        Core7: 29.38        
Core8: 16.95        Core9: 67.09        
Core10: 48.62        Core11: 26.99        
Core12: 16.98        Core13: 51.05        
Core14: 138.30        Core15: 140.11        
Core16: 41.27        Core17: 24.75        
Core18: 145.07        Core19: 127.31        
Core20: 34.77        Core21: 43.61        
Core22: 129.93        Core23: 70.70        
Core24: 50.73        Core25: 42.48        
Core26: 119.46        Core27: 42.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.79
Socket1: 57.96
DDR read Latency(ns)
Socket0: 1305.22
Socket1: 231.58
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 14354
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420239366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420249482; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210128674; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210128674; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210231132; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210231132; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008218077; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4902272; Consumed Joules: 299.21; Watts: 49.81; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 968797; Consumed DRAM Joules: 14.82; DRAM Watts: 2.47
S1P0; QPIClocks: 14419610382; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419613790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209883561; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209883561; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209828631; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209828631; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008252657; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5384235; Consumed Joules: 328.63; Watts: 54.71; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1652757; Consumed DRAM Joules: 25.29; DRAM Watts: 4.21
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3937
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.34   0.30    0.76      17 M     25 M    0.34    0.53    0.02    0.03     4088     2482      180     66
   1    1     0.08   0.15   0.55    1.09      14 M     22 M    0.35    0.49    0.02    0.03     5488     1128       12     61
   2    0     0.06   0.65   0.10    0.70    1246 K   2150 K    0.42    0.35    0.00    0.00      168       53       22     65
   3    1     0.05   0.58   0.08    0.61    1624 K   3242 K    0.50    0.24    0.00    0.01       56       28       15     61
   4    0     0.06   0.30   0.20    0.63      16 M     22 M    0.28    0.55    0.03    0.04     5488     2454      111     66
   5    1     0.06   0.14   0.41    0.92      12 M     19 M    0.38    0.54    0.02    0.03     4032     1105        4     61
   6    0     0.00   0.83   0.01    0.60     281 K    373 K    0.25    0.22    0.01    0.01      224       28       11     66
   7    1     0.08   0.15   0.54    1.08      15 M     22 M    0.33    0.47    0.02    0.03     5432     1596      291     61
   8    0     0.11   0.38   0.30    0.76      15 M     26 M    0.39    0.53    0.01    0.02     5880     2535       99     65
   9    1     0.02   0.60   0.03    0.74     348 K    778 K    0.55    0.33    0.00    0.00        0       18        4     61
  10    0     0.00   0.48   0.00    0.60     171 K    241 K    0.29    0.24    0.01    0.01        0        9        4     65
  11    1     0.08   0.15   0.51    1.04      13 M     20 M    0.37    0.50    0.02    0.03     5264     1174       13     59
  12    0     0.15   0.41   0.35    0.82      17 M     29 M    0.39    0.52    0.01    0.02     7224     2567      213     66
  13    1     0.01   0.70   0.01    0.92     224 K    406 K    0.45    0.46    0.00    0.00       56       26        4     60
  14    0     0.06   0.13   0.44    0.96      37 M     43 M    0.13    0.18    0.07    0.08     1736       16     1928     65
  15    1     0.06   0.08   0.77    1.20      38 M     45 M    0.16    0.20    0.06    0.07     1064     1464        5     59
  16    0     0.01   1.05   0.01    0.68     321 K    477 K    0.33    0.28    0.00    0.00        0       19       12     66
  17    1     0.00   0.38   0.00    0.60      96 K    148 K    0.35    0.25    0.01    0.01       56        9        1     61
  18    0     0.03   0.06   0.47    0.98      40 M     46 M    0.13    0.12    0.14    0.16     1400       13     2267     65
  19    1     0.08   0.13   0.61    1.11      28 M     37 M    0.24    0.27    0.04    0.05     1232      958        5     61
  20    0     0.06   0.69   0.08    0.62    2566 K   4999 K    0.49    0.30    0.00    0.01      168       66       92     65
  21    1     0.05   0.12   0.41    0.92      18 M     25 M    0.26    0.44    0.04    0.05     3696      815        2     61
  22    0     0.03   0.04   0.64    1.16      48 M     56 M    0.14    0.13    0.17    0.20     3752     1223     5153     66
  23    1     0.06   0.52   0.11    0.66    3751 K   4840 K    0.22    0.17    0.01    0.01        0       70        6     62
  24    0     0.05   0.56   0.09    0.66    2148 K   2513 K    0.15    0.23    0.00    0.01      112       39      218     66
  25    1     0.05   0.13   0.41    0.92      18 M     24 M    0.27    0.46    0.03    0.05     2464      524        1     61
  26    0     0.10   0.12   0.77    1.20      50 M     61 M    0.18    0.19    0.05    0.06     3696      133     4607     64
  27    1     0.06   0.59   0.10    0.60    1275 K   3465 K    0.63    0.35    0.00    0.01      224       50        6     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.22   0.27    0.92     250 M    321 M    0.22    0.33    0.03    0.04    33936    11637    14917     59
 SKT    1     0.05   0.16   0.33    1.00     166 M    231 M    0.28    0.40    0.02    0.03    29064     8965      369     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.19   0.30    0.96     416 M    553 M    0.25    0.37    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   83 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.92 %

 C1 core residency: 38.93 %; C3 core residency: 5.24 %; C6 core residency: 24.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.68 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.39 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     8184 M   8185 M   |    8%     8%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   65 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    10.26     8.13     250.10      12.33         411.69
 SKT   1    41.45    36.50     278.76      21.20         423.27
---------------------------------------------------------------------------------------------------------------
       *    51.71    44.64     528.86      33.52         416.03
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",

	LANG = "en_US.UTF-8"
    are supported and installed on your system.
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3b15
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8487.08 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6775.51 --|
|-- Mem Ch  2: Reads (MB/s):  1900.08 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1382.38 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  1900.08 --||-- NODE 1 Mem Read (MB/s) :  8487.08 --|
|-- NODE 0 Mem Write(MB/s) :  1382.38 --||-- NODE 1 Mem Write(MB/s) :  6775.51 --|
|-- NODE 0 P. Write (T/s):      37274 --||-- NODE 1 P. Write (T/s):     124884 --|
|-- NODE 0 Memory (MB/s):     3282.46 --||-- NODE 1 Memory (MB/s):    15262.59 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10387.16                --|
            |--                System Write Throughput(MB/s):       8157.89                --|
            |--               System Memory Throughput(MB/s):      18545.05                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3c4a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      96 M        48      14 M   115 M    362 K     0     556 K
 1     204 K       318 K    14 M   108 M     87 M     0     115 K
-----------------------------------------------------------------------
 *      96 M       318 K    29 M   223 M     87 M     0     672 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.28        Core1: 46.00        
Core2: 22.65        Core3: 80.09        
Core4: 19.05        Core5: 45.64        
Core6: 55.28        Core7: 50.94        
Core8: 18.40        Core9: 29.40        
Core10: 56.56        Core11: 41.33        
Core12: 18.73        Core13: 77.86        
Core14: 146.00        Core15: 165.74        
Core16: 35.71        Core17: 62.17        
Core18: 157.95        Core19: 166.28        
Core20: 45.35        Core21: 163.72        
Core22: 153.23        Core23: 89.39        
Core24: 32.08        Core25: 157.88        
Core26: 153.18        Core27: 72.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.40
Socket1: 105.19
DDR read Latency(ns)
Socket0: 1465.21
Socket1: 254.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.25        Core1: 46.12        
Core2: 22.41        Core3: 79.76        
Core4: 18.93        Core5: 44.33        
Core6: 56.08        Core7: 51.50        
Core8: 18.87        Core9: 49.11        
Core10: 39.25        Core11: 40.05        
Core12: 18.33        Core13: 66.22        
Core14: 144.67        Core15: 165.81        
Core16: 57.58        Core17: 57.76        
Core18: 163.46        Core19: 166.84        
Core20: 17.95        Core21: 162.47        
Core22: 153.19        Core23: 86.86        
Core24: 31.10        Core25: 156.05        
Core26: 150.79        Core27: 70.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.35
Socket1: 104.89
DDR read Latency(ns)
Socket0: 1463.25
Socket1: 254.23
irq_total: 139627.698334666
cpu_total: 32.25
cpu_0: 31.43
cpu_1: 49.63
cpu_2: 10.96
cpu_3: 11.10
cpu_4: 23.19
cpu_5: 49.04
cpu_6: 14.02
cpu_7: 66.98
cpu_8: 33.62
cpu_9: 2.13
cpu_10: 0.80
cpu_11: 61.20
cpu_12: 31.83
cpu_13: 0.53
cpu_14: 44.52
cpu_15: 59.67
cpu_16: 1.86
cpu_17: 0.60
cpu_18: 48.77
cpu_19: 67.71
cpu_20: 1.20
cpu_21: 69.50
cpu_22: 54.09
cpu_23: 15.95
cpu_24: 9.44
cpu_25: 75.81
cpu_26: 55.95
cpu_27: 11.43
enp130s0f0_rx_packets_phy: 333361
enp130s0f1_rx_packets_phy: 271145
enp4s0f0_rx_packets_phy: 37557
enp4s0f1_rx_packets_phy: 11137
Total_rx_packets_phy: 653200
enp130s0f0_tx_bytes: 452374
enp130s0f1_tx_bytes: 844107
enp4s0f0_tx_bytes: 3006451737
enp4s0f1_tx_bytes: 3039131015
Total_tx_bytes: 6046879233
enp130s0f0_tx_packets: 6854
enp130s0f1_tx_packets: 12789
enp4s0f0_tx_packets: 333531
enp4s0f1_tx_packets: 337156
Total_tx_packets: 690330
enp130s0f0_tx_bytes_phy: 3545792
enp130s0f1_tx_bytes_phy: 3524807
enp4s0f0_tx_bytes_phy: 3007759116
enp4s0f1_tx_bytes_phy: 3040486832
Total_tx_bytes_phy: 6055316547
enp130s0f0_rx_packets: 333378
enp130s0f1_rx_packets: 271152
enp4s0f0_rx_packets: 37556
enp4s0f1_rx_packets: 11138
Total_rx_packets: 653224
enp130s0f0_tx_packets_phy: 54760
enp130s0f1_tx_packets_phy: 53876
enp4s0f0_tx_packets_phy: 333528
enp4s0f1_tx_packets_phy: 337157
Total_tx_packets_phy: 779321
enp130s0f0_rx_bytes_phy: 3006249301
enp130s0f1_rx_bytes_phy: 2445191723
enp4s0f0_rx_bytes_phy: 2629033
enp4s0f1_rx_bytes_phy: 779623
Total_rx_bytes_phy: 5454849680
enp130s0f0_rx_bytes: 2990758650
enp130s0f1_rx_bytes: 2433741246
enp4s0f0_rx_bytes: 2478710
enp4s0f1_rx_bytes: 735144
Total_rx_bytes: 5427713750


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.33        Core1: 45.97        
Core2: 21.88        Core3: 79.87        
Core4: 19.03        Core5: 44.32        
Core6: 57.10        Core7: 51.41        
Core8: 18.71        Core9: 78.89        
Core10: 41.26        Core11: 40.11        
Core12: 18.54        Core13: 80.70        
Core14: 145.84        Core15: 169.41        
Core16: 39.49        Core17: 98.34        
Core18: 161.88        Core19: 167.61        
Core20: 43.03        Core21: 163.23        
Core22: 154.47        Core23: 91.74        
Core24: 31.25        Core25: 160.18        
Core26: 152.54        Core27: 72.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.20
Socket1: 106.34
DDR read Latency(ns)
Socket0: 1480.78
Socket1: 254.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.20        Core1: 45.14        
Core2: 22.00        Core3: 79.89        
Core4: 18.51        Core5: 44.41        
Core6: 56.57        Core7: 50.99        
Core8: 18.47        Core9: 66.03        
Core10: 42.90        Core11: 40.39        
Core12: 18.26        Core13: 75.50        
Core14: 146.30        Core15: 166.20        
Core16: 25.22        Core17: 29.19        
Core18: 161.54        Core19: 164.18        
Core20: 60.40        Core21: 160.88        
Core22: 150.80        Core23: 90.80        
Core24: 30.62        Core25: 157.03        
Core26: 152.47        Core27: 71.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.97
Socket1: 104.06
DDR read Latency(ns)
Socket0: 1500.58
Socket1: 253.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.34        Core1: 44.98        
Core2: 22.60        Core3: 80.48        
Core4: 18.80        Core5: 43.90        
Core6: 57.46        Core7: 50.60        
Core8: 18.37        Core9: 71.85        
Core10: 49.38        Core11: 40.45        
Core12: 18.90        Core13: 28.32        
Core14: 148.45        Core15: 168.02        
Core16: 44.80        Core17: 65.33        
Core18: 165.28        Core19: 168.13        
Core20: 51.93        Core21: 163.37        
Core22: 156.78        Core23: 89.39        
Core24: 33.43        Core25: 162.16        
Core26: 154.89        Core27: 70.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.50
Socket1: 105.70
DDR read Latency(ns)
Socket0: 1486.23
Socket1: 254.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 46.06        
Core2: 21.06        Core3: 80.36        
Core4: 19.01        Core5: 44.63        
Core6: 56.72        Core7: 52.31        
Core8: 18.82        Core9: 80.02        
Core10: 49.80        Core11: 40.20        
Core12: 18.55        Core13: 60.83        
Core14: 146.31        Core15: 167.57        
Core16: 42.13        Core17: 69.70        
Core18: 160.68        Core19: 167.71        
Core20: 37.60        Core21: 165.21        
Core22: 153.50        Core23: 90.44        
Core24: 28.33        Core25: 157.46        
Core26: 154.22        Core27: 69.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.74
Socket1: 106.17
DDR read Latency(ns)
Socket0: 1463.37
Socket1: 255.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 16052
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419450786; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419481130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209752920; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209752920; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209879851; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209879851; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008279437; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4831680; Consumed Joules: 294.90; Watts: 49.08; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 929812; Consumed DRAM Joules: 14.23; DRAM Watts: 2.37
S1P0; QPIClocks: 14419797186; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419812986; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210003410; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210003410; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209932696; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209932696; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008417496; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5674856; Consumed Joules: 346.37; Watts: 57.65; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1647451; Consumed DRAM Joules: 25.21; DRAM Watts: 4.20
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3fe9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.35   0.24    0.67      14 M     22 M    0.37    0.54    0.02    0.03     4648      460       53     66
   1    1     0.03   0.06   0.53    1.08      15 M     21 M    0.30    0.44    0.04    0.06     3696      708        6     61
   2    0     0.08   0.73   0.12    0.65    1352 K   3317 K    0.59    0.50    0.00    0.00      336       33        3     65
   3    1     0.04   0.53   0.08    0.60    1655 K   2896 K    0.43    0.13    0.00    0.01      336       36       17     61
   4    0     0.03   0.23   0.15    0.61      13 M     18 M    0.27    0.58    0.04    0.05     2912      464        5     67
   5    1     0.04   0.08   0.53    1.07      14 M     21 M    0.30    0.44    0.04    0.05     4088      779        4     61
   6    0     0.06   0.62   0.10    0.61    3246 K   4657 K    0.30    0.34    0.01    0.01      504       12       65     66
   7    1     0.11   0.14   0.79    1.24      19 M     27 M    0.29    0.38    0.02    0.02     5768      931       31     59
   8    0     0.12   0.41   0.28    0.73      15 M     24 M    0.39    0.53    0.01    0.02     5152      493       52     65
   9    1     0.01   0.60   0.02    0.86     270 K    475 K    0.43    0.44    0.00    0.00      336       23        4     60
  10    0     0.01   0.87   0.01    0.85     285 K    478 K    0.40    0.44    0.00    0.00      840       20        4     65
  11    1     0.08   0.11   0.73    1.23      16 M     25 M    0.32    0.42    0.02    0.03     5320      877       12     59
  12    0     0.10   0.38   0.26    0.70      14 M     22 M    0.35    0.54    0.02    0.02     4928      535      109     65
  13    1     0.02   0.73   0.02    0.95     313 K    605 K    0.48    0.52    0.00    0.00      616       31        6     60
  14    0     0.04   0.10   0.43    0.96      36 M     41 M    0.12    0.19    0.08    0.10     1232       11      720     65
  15    1     0.03   0.04   0.71    1.23      30 M     36 M    0.16    0.16    0.12    0.14      952      385        3     59
  16    0     0.01   1.25   0.01    0.71     164 K    239 K    0.31    0.26    0.00    0.00        0       10        6     66
  17    1     0.00   0.49   0.00    0.60     137 K    201 K    0.32    0.21    0.01    0.01      616        9        3     60
  18    0     0.04   0.07   0.52    1.05      33 M     39 M    0.15    0.14    0.09    0.10     1512       37      943     65
  19    1     0.05   0.07   0.80    1.23      33 M     39 M    0.16    0.15    0.06    0.07      840      499       15     60
  20    0     0.01   1.16   0.01    0.75     244 K    343 K    0.29    0.28    0.00    0.00      168       10        9     66
  21    1     0.02   0.03   0.82    1.23      35 M     42 M    0.15    0.16    0.15    0.18     3024     1186        3     60
  22    0     0.04   0.06   0.64    1.16      39 M     47 M    0.15    0.13    0.10    0.12     4032     1324     2363     66
  23    1     0.05   0.47   0.11    0.61    3811 K   4326 K    0.12    0.17    0.01    0.01      504       41       20     61
  24    0     0.06   0.64   0.09    0.62    2074 K   3350 K    0.38    0.34    0.00    0.01      168       19       88     66
  25    1     0.06   0.06   0.89    1.23      38 M     45 M    0.15    0.16    0.07    0.08     2408      905     1241     60
  26    0     0.07   0.10   0.67    1.19      39 M     47 M    0.16    0.18    0.06    0.07     3640       89     2149     64
  27    1     0.04   0.54   0.08    0.62    1526 K   2932 K    0.48    0.14    0.00    0.01      336       75        9     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.21   0.25    0.89     215 M    276 M    0.22    0.35    0.03    0.04    30072     3517     6569     59
 SKT    1     0.04   0.10   0.44    1.15     212 M    270 M    0.21    0.27    0.04    0.04    28840     6485     1374     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.34    1.04     427 M    547 M    0.22    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.11 %

 C1 core residency: 33.07 %; C3 core residency: 6.16 %; C6 core residency: 27.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.51 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.21 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7494 M   7479 M   |    7%     7%   
 SKT    1       22 G     22 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   59 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     9.46     6.87     248.91      11.93         477.93
 SKT   1    42.94    34.26     293.76      21.27         489.60
---------------------------------------------------------------------------------------------------------------
       *    52.40    41.12     542.67      33.20         483.54
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-timeperl: warning: Setting locale failed.


perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 41bf
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8308.16 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7433.68 --|
|-- Mem Ch  2: Reads (MB/s):  2287.73 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1775.15 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  2287.73 --||-- NODE 1 Mem Read (MB/s) :  8308.16 --|
|-- NODE 0 Mem Write(MB/s) :  1775.15 --||-- NODE 1 Mem Write(MB/s) :  7433.68 --|
|-- NODE 0 P. Write (T/s):      38679 --||-- NODE 1 P. Write (T/s):     115534 --|
|-- NODE 0 Memory (MB/s):     4062.88 --||-- NODE 1 Memory (MB/s):    15741.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10595.89                --|
            |--                System Write Throughput(MB/s):       9208.83                --|
            |--               System Memory Throughput(MB/s):      19804.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 42e5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     110 M        48      18 M   133 M    360 K     0     641 K
 1     397 K       312 K    17 M   131 M    106 M     0     291 K
-----------------------------------------------------------------------
 *     110 M       313 K    35 M   265 M    106 M     0     933 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.66        Core1: 32.53        
Core2: 38.14        Core3: 63.14        
Core4: 18.44        Core5: 29.35        
Core6: 21.82        Core7: 35.89        
Core8: 17.53        Core9: 30.38        
Core10: 24.70        Core11: 34.04        
Core12: 16.86        Core13: 38.80        
Core14: 122.89        Core15: 29.78        
Core16: 45.93        Core17: 68.71        
Core18: 67.87        Core19: 117.61        
Core20: 22.38        Core21: 82.33        
Core22: 128.55        Core23: 38.15        
Core24: 35.30        Core25: 84.12        
Core26: 122.51        Core27: 44.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.72
Socket1: 57.98
DDR read Latency(ns)
Socket0: 1277.04
Socket1: 224.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.27        Core1: 33.47        
Core2: 37.77        Core3: 59.86        
Core4: 17.86        Core5: 30.17        
Core6: 21.35        Core7: 36.30        
Core8: 17.14        Core9: 59.47        
Core10: 23.67        Core11: 34.43        
Core12: 17.09        Core13: 47.02        
Core14: 122.41        Core15: 33.57        
Core16: 46.26        Core17: 27.01        
Core18: 68.03        Core19: 116.65        
Core20: 22.96        Core21: 81.46        
Core22: 125.72        Core23: 36.78        
Core24: 35.53        Core25: 83.25        
Core26: 120.86        Core27: 44.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.48
Socket1: 58.64
DDR read Latency(ns)
Socket0: 1296.83
Socket1: 226.40
irq_total: 211630.46681283
cpu_total: 28.69
cpu_0: 30.83
cpu_1: 47.57
cpu_2: 13.29
cpu_3: 3.72
cpu_4: 26.58
cpu_5: 48.84
cpu_6: 5.78
cpu_7: 48.44
cpu_8: 33.16
cpu_9: 1.59
cpu_10: 4.52
cpu_11: 56.94
cpu_12: 32.96
cpu_13: 2.26
cpu_14: 52.29
cpu_15: 34.68
cpu_16: 6.64
cpu_17: 1.13
cpu_18: 38.47
cpu_19: 62.06
cpu_20: 5.51
cpu_21: 60.20
cpu_22: 48.70
cpu_23: 6.11
cpu_24: 15.42
cpu_25: 57.08
cpu_26: 54.02
cpu_27: 4.65
enp130s0f0_tx_packets: 23601
enp130s0f1_tx_packets: 28841
enp4s0f0_tx_packets: 375064
enp4s0f1_tx_packets: 379784
Total_tx_packets: 807290
enp130s0f0_tx_packets_phy: 77430
enp130s0f1_tx_packets_phy: 78127
enp4s0f0_tx_packets_phy: 375055
enp4s0f1_tx_packets_phy: 379773
Total_tx_packets_phy: 910385
enp130s0f0_tx_bytes: 1557670
enp130s0f1_tx_bytes: 1903527
enp4s0f0_tx_bytes: 3380827244
enp4s0f1_tx_bytes: 3423378889
Total_tx_bytes: 6807667330
enp130s0f0_rx_packets: 399640
enp130s0f1_rx_packets: 353705
enp4s0f0_rx_packets: 26040
enp4s0f1_rx_packets: 12785
Total_rx_packets: 792170
enp130s0f0_tx_bytes_phy: 5097134
enp130s0f1_tx_bytes_phy: 5173244
enp4s0f0_tx_bytes_phy: 3382249670
enp4s0f1_tx_bytes_phy: 3424795564
Total_tx_bytes_phy: 6817315612
enp130s0f0_rx_bytes_phy: 3603851591
enp130s0f1_rx_bytes_phy: 3189730471
enp4s0f0_rx_bytes_phy: 1822840
enp4s0f1_rx_bytes_phy: 894979
Total_rx_bytes_phy: 6796299881
enp130s0f0_rx_packets_phy: 399629
enp130s0f1_rx_packets_phy: 353710
enp4s0f0_rx_packets_phy: 26040
enp4s0f1_rx_packets_phy: 12785
Total_rx_packets_phy: 792164
enp130s0f0_rx_bytes: 3591855640
enp130s0f1_rx_bytes: 3170986406
enp4s0f0_rx_bytes: 1718665
enp4s0f1_rx_bytes: 843811
Total_rx_bytes: 6765404522


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.17        Core1: 34.04        
Core2: 37.92        Core3: 61.36        
Core4: 18.16        Core5: 31.31        
Core6: 22.49        Core7: 36.53        
Core8: 17.58        Core9: 60.60        
Core10: 23.86        Core11: 34.10        
Core12: 17.04        Core13: 37.35        
Core14: 123.37        Core15: 44.59        
Core16: 44.81        Core17: 52.19        
Core18: 67.20        Core19: 118.53        
Core20: 21.33        Core21: 85.14        
Core22: 124.76        Core23: 36.43        
Core24: 35.96        Core25: 86.82        
Core26: 118.50        Core27: 33.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.24
Socket1: 61.42
DDR read Latency(ns)
Socket0: 1278.65
Socket1: 227.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.17        Core1: 33.22        
Core2: 39.47        Core3: 60.75        
Core4: 17.80        Core5: 30.16        
Core6: 20.94        Core7: 35.78        
Core8: 17.63        Core9: 68.37        
Core10: 23.97        Core11: 33.19        
Core12: 17.13        Core13: 45.49        
Core14: 119.84        Core15: 28.32        
Core16: 40.91        Core17: 102.85        
Core18: 55.80        Core19: 114.08        
Core20: 22.38        Core21: 77.94        
Core22: 125.50        Core23: 39.88        
Core24: 35.63        Core25: 79.95        
Core26: 118.92        Core27: 45.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.09
Socket1: 56.65
DDR read Latency(ns)
Socket0: 1265.86
Socket1: 223.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.10        Core1: 33.59        
Core2: 37.39        Core3: 59.91        
Core4: 17.80        Core5: 30.58        
Core6: 21.16        Core7: 35.67        
Core8: 17.73        Core9: 56.66        
Core10: 23.66        Core11: 33.46        
Core12: 16.87        Core13: 29.92        
Core14: 121.05        Core15: 39.38        
Core16: 45.56        Core17: 68.44        
Core18: 66.31        Core19: 113.32        
Core20: 22.43        Core21: 82.32        
Core22: 124.74        Core23: 39.01        
Core24: 35.05        Core25: 82.93        
Core26: 118.47        Core27: 43.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.98
Socket1: 58.93
DDR read Latency(ns)
Socket0: 1285.52
Socket1: 225.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.97        Core1: 31.00        
Core2: 38.31        Core3: 59.80        
Core4: 18.33        Core5: 30.35        
Core6: 21.25        Core7: 33.67        
Core8: 17.90        Core9: 54.60        
Core10: 24.27        Core11: 31.14        
Core12: 17.66        Core13: 27.18        
Core14: 95.08        Core15: 40.45        
Core16: 43.20        Core17: 62.74        
Core18: 109.56        Core19: 61.00        
Core20: 22.64        Core21: 65.98        
Core22: 123.31        Core23: 43.67        
Core24: 35.93        Core25: 62.51        
Core26: 119.27        Core27: 36.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.61
Socket1: 45.66
DDR read Latency(ns)
Socket0: 1059.37
Socket1: 219.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17739
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418944574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418978050; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209495378; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209495378; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209618172; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209618172; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008065564; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5048593; Consumed Joules: 308.14; Watts: 51.30; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1023517; Consumed DRAM Joules: 15.66; DRAM Watts: 2.61
S1P0; QPIClocks: 14419290642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419301542; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209725509; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209725509; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209669108; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209669108; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008129248; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5473736; Consumed Joules: 334.09; Watts: 55.62; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1678784; Consumed DRAM Joules: 25.69; DRAM Watts: 4.28
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4685
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.31   0.22    0.66      20 M     28 M    0.27    0.48    0.03    0.04     6496     4279       86     66
   1    1     0.09   0.20   0.47    0.99      15 M     24 M    0.35    0.52    0.02    0.03     5600      350       28     61
   2    0     0.09   0.69   0.12    0.62    3366 K   4748 K    0.29    0.40    0.00    0.01      336       44      117     65
   3    1     0.01   0.35   0.03    0.60     701 K   1213 K    0.42    0.15    0.01    0.01      224       18       11     61
   4    0     0.05   0.28   0.19    0.63      18 M     24 M    0.27    0.53    0.03    0.05     4704     4155        7     66
   5    1     0.12   0.24   0.50    1.01      12 M     25 M    0.48    0.54    0.01    0.02     4256      333       67     61
   6    0     0.05   0.90   0.06    0.65    1107 K   3151 K    0.65    0.37    0.00    0.01      112       38       28     66
   7    1     0.07   0.18   0.42    0.91      15 M     22 M    0.33    0.51    0.02    0.03     5712      377       19     61
   8    0     0.09   0.35   0.25    0.70      20 M     29 M    0.30    0.50    0.02    0.03     4592     4152       59     65
   9    1     0.02   0.69   0.03    0.73     310 K    734 K    0.58    0.33    0.00    0.00       56       14        4     61
  10    0     0.03   0.65   0.04    0.60    1078 K   2494 K    0.57    0.28    0.00    0.01      112       35        5     64
  11    1     0.21   0.31   0.67    1.20      14 M     27 M    0.48    0.46    0.01    0.01     5320      282       11     59
  12    0     0.10   0.36   0.28    0.73      19 M     28 M    0.31    0.50    0.02    0.03     4592     4048      147     65
  13    1     0.01   0.24   0.02    0.62     172 K    845 K    0.80    0.10    0.00    0.02      280       12        2     60
  14    0     0.03   0.05   0.61    1.15      54 M     62 M    0.13    0.12    0.18    0.21     3584       21     6689     65
  15    1     0.10   0.37   0.27    0.72      11 M     18 M    0.41    0.59    0.01    0.02     1792      293       20     60
  16    0     0.04   0.57   0.08    0.63    2673 K   4291 K    0.38    0.27    0.01    0.01      112       29      110     66
  17    1     0.00   0.76   0.00    0.60     104 K    153 K    0.32    0.20    0.00    0.01      168        5        1     61
  18    0     0.08   0.11   0.73    1.20      56 M     66 M    0.16    0.17    0.07    0.08     3304      109     5876     65
  19    1     0.08   0.37   0.22    0.64    7536 K     15 M    0.51    0.65    0.01    0.02     2184      193        1     61
  20    0     0.05   0.78   0.06    0.64    1126 K   3617 K    0.69    0.33    0.00    0.01       56       46       11     66
  21    1     0.08   0.12   0.67    1.20      30 M     45 M    0.32    0.28    0.04    0.06      392       66       15     61
  22    0     0.03   0.06   0.52    1.04      48 M     55 M    0.13    0.12    0.16    0.18     2744       29     4301     66
  23    1     0.04   0.58   0.06    0.65     807 K   1701 K    0.53    0.26    0.00    0.00      336       28        7     62
  24    0     0.10   0.68   0.14    0.62    4360 K   6371 K    0.32    0.40    0.00    0.01      112      114      153     66
  25    1     0.10   0.14   0.72    1.20      29 M     46 M    0.38    0.33    0.03    0.05      392       59        2     60
  26    0     0.07   0.11   0.65    1.17      49 M     58 M    0.15    0.16    0.07    0.08     3472      168     4121     64
  27    1     0.04   0.56   0.07    0.66     701 K   1622 K    0.57    0.28    0.00    0.00      224       26        2     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.22   0.28    0.90     301 M    379 M    0.21    0.31    0.03    0.04    34328    17267    21710     58
 SKT    1     0.07   0.24   0.30    0.99     139 M    232 M    0.40    0.46    0.01    0.02    26936     2056      190     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.23   0.29    0.95     441 M    612 M    0.28    0.38    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.59 %

 C1 core residency: 47.88 %; C3 core residency: 5.55 %; C6 core residency: 15.98 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.23 => corresponds to 5.71 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.65 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     8347 M   8335 M   |    8%     8%   
 SKT    1       27 G     27 G   |   28%    28%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    12.62     9.86     257.90      13.14         368.87
 SKT   1    42.54    37.34     280.23      21.49         399.37
---------------------------------------------------------------------------------------------------------------
       *    55.15    47.20     538.13      34.63         377.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 485a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8729.13 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7132.82 --|
|-- Mem Ch  2: Reads (MB/s):  1649.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1027.33 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  1649.74 --||-- NODE 1 Mem Read (MB/s) :  8729.13 --|
|-- NODE 0 Mem Write(MB/s) :  1027.33 --||-- NODE 1 Mem Write(MB/s) :  7132.82 --|
|-- NODE 0 P. Write (T/s):      34965 --||-- NODE 1 P. Write (T/s):      98064 --|
|-- NODE 0 Memory (MB/s):     2677.07 --||-- NODE 1 Memory (MB/s):    15861.96 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10378.87                --|
            |--                System Write Throughput(MB/s):       8160.16                --|
            |--               System Memory Throughput(MB/s):      18539.03                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4993
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     114 M         0      18 M   129 M    612 K     0     754 K
 1     496 K       269 K    17 M   152 M    113 M     0     355 K
-----------------------------------------------------------------------
 *     114 M       269 K    36 M   282 M    114 M     0    1109 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.61        Core1: 29.05        
Core2: 24.59        Core3: 67.90        
Core4: 19.72        Core5: 29.09        
Core6: 42.14        Core7: 35.63        
Core8: 15.59        Core9: 82.40        
Core10: 42.98        Core11: 36.16        
Core12: 15.26        Core13: 78.13        
Core14: 133.80        Core15: 50.23        
Core16: 40.97        Core17: 84.03        
Core18: 110.69        Core19: 98.90        
Core20: 46.93        Core21: 80.48        
Core22: 134.35        Core23: 46.66        
Core24: 50.23        Core25: 80.30        
Core26: 126.03        Core27: 67.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.94
Socket1: 58.44
DDR read Latency(ns)
Socket0: 1581.86
Socket1: 227.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.62        Core1: 30.92        
Core2: 25.95        Core3: 69.27        
Core4: 17.70        Core5: 30.52        
Core6: 40.38        Core7: 33.81        
Core8: 16.22        Core9: 66.09        
Core10: 31.26        Core11: 33.57        
Core12: 15.54        Core13: 24.71        
Core14: 131.07        Core15: 41.62        
Core16: 40.52        Core17: 92.66        
Core18: 110.49        Core19: 96.61        
Core20: 48.63        Core21: 73.14        
Core22: 133.56        Core23: 45.29        
Core24: 48.95        Core25: 72.77        
Core26: 123.25        Core27: 67.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.73
Socket1: 55.92
DDR read Latency(ns)
Socket0: 1603.09
Socket1: 226.05
irq_total: 223288.800138464
cpu_total: 29.59
cpu_0: 31.25
cpu_1: 51.13
cpu_2: 6.45
cpu_3: 28.66
cpu_4: 23.74
cpu_5: 44.02
cpu_6: 12.97
cpu_7: 63.16
cpu_8: 38.70
cpu_9: 1.73
cpu_10: 0.53
cpu_11: 45.88
cpu_12: 34.91
cpu_13: 2.13
cpu_14: 39.16
cpu_15: 27.73
cpu_16: 1.53
cpu_17: 0.73
cpu_18: 52.19
cpu_19: 63.63
cpu_20: 8.18
cpu_21: 61.84
cpu_22: 43.68
cpu_23: 5.12
cpu_24: 7.05
cpu_25: 61.84
cpu_26: 48.14
cpu_27: 22.54
enp130s0f0_tx_bytes: 2341260
enp130s0f1_tx_bytes: 1758615
enp4s0f0_tx_bytes: 3460903073
enp4s0f1_tx_bytes: 3492959359
Total_tx_bytes: 6957962307
enp130s0f0_rx_packets: 386661
enp130s0f1_rx_packets: 356390
enp4s0f0_rx_packets: 24405
enp4s0f1_rx_packets: 41511
Total_rx_packets: 808967
enp130s0f0_tx_packets_phy: 88324
enp130s0f1_tx_packets_phy: 76368
enp4s0f0_tx_packets_phy: 383947
enp4s0f1_tx_packets_phy: 387502
Total_tx_packets_phy: 936141
enp130s0f0_tx_bytes_phy: 5865586
enp130s0f1_tx_bytes_phy: 5047463
enp4s0f0_tx_bytes_phy: 3462434991
enp4s0f1_tx_bytes_phy: 3494491484
Total_tx_bytes_phy: 6967839524
enp130s0f0_rx_packets_phy: 386663
enp130s0f1_rx_packets_phy: 356380
enp4s0f0_rx_packets_phy: 24405
enp4s0f1_rx_packets_phy: 41513
Total_rx_packets_phy: 808961
enp130s0f0_rx_bytes_phy: 3486933532
enp130s0f1_rx_bytes_phy: 3213820236
enp4s0f0_rx_bytes_phy: 1708368
enp4s0f1_rx_bytes_phy: 2905943
Total_rx_bytes_phy: 6705368079
enp130s0f0_rx_bytes: 3479663844
enp130s0f1_rx_bytes: 3200243912
enp4s0f0_rx_bytes: 1610738
enp4s0f1_rx_bytes: 2739727
Total_rx_bytes: 6684258221
enp130s0f0_tx_packets: 35473
enp130s0f1_tx_packets: 26645
enp4s0f0_tx_packets: 383947
enp4s0f1_tx_packets: 387504
Total_tx_packets: 833569


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.35        Core1: 30.65        
Core2: 25.43        Core3: 68.32        
Core4: 18.04        Core5: 29.66        
Core6: 44.45        Core7: 34.23        
Core8: 15.91        Core9: 76.35        
Core10: 37.71        Core11: 33.82        
Core12: 15.19        Core13: 25.14        
Core14: 133.06        Core15: 35.39        
Core16: 40.31        Core17: 54.23        
Core18: 112.74        Core19: 98.95        
Core20: 47.23        Core21: 75.62        
Core22: 132.74        Core23: 45.09        
Core24: 47.00        Core25: 75.12        
Core26: 125.82        Core27: 68.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.44
Socket1: 55.93
DDR read Latency(ns)
Socket0: 1604.89
Socket1: 226.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.66        Core1: 28.20        
Core2: 26.80        Core3: 69.13        
Core4: 20.34        Core5: 29.25        
Core6: 44.21        Core7: 35.16        
Core8: 15.72        Core9: 81.21        
Core10: 42.88        Core11: 34.99        
Core12: 15.52        Core13: 61.22        
Core14: 133.18        Core15: 36.40        
Core16: 26.72        Core17: 25.37        
Core18: 111.54        Core19: 99.32        
Core20: 48.44        Core21: 76.48        
Core22: 134.09        Core23: 45.44        
Core24: 48.75        Core25: 76.25        
Core26: 125.51        Core27: 68.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.39
Socket1: 55.90
DDR read Latency(ns)
Socket0: 1619.57
Socket1: 226.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.06        Core1: 28.95        
Core2: 24.66        Core3: 70.08        
Core4: 19.47        Core5: 28.14        
Core6: 44.19        Core7: 36.01        
Core8: 15.79        Core9: 31.17        
Core10: 38.46        Core11: 34.99        
Core12: 15.39        Core13: 57.67        
Core14: 133.66        Core15: 38.96        
Core16: 40.36        Core17: 67.79        
Core18: 112.32        Core19: 99.65        
Core20: 47.88        Core21: 78.69        
Core22: 135.37        Core23: 45.00        
Core24: 48.91        Core25: 78.72        
Core26: 124.19        Core27: 68.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.39
Socket1: 56.62
DDR read Latency(ns)
Socket0: 1568.46
Socket1: 226.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.74        Core1: 28.60        
Core2: 24.28        Core3: 70.42        
Core4: 19.42        Core5: 28.08        
Core6: 44.96        Core7: 35.21        
Core8: 15.70        Core9: 88.49        
Core10: 48.28        Core11: 35.30        
Core12: 15.29        Core13: 76.77        
Core14: 133.47        Core15: 37.98        
Core16: 49.71        Core17: 78.51        
Core18: 110.33        Core19: 99.33        
Core20: 48.03        Core21: 77.09        
Core22: 133.24        Core23: 45.09        
Core24: 48.96        Core25: 77.20        
Core26: 123.21        Core27: 67.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.00
Socket1: 56.06
DDR read Latency(ns)
Socket0: 1607.98
Socket1: 225.37
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds


Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 19435
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418999778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419006174; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209507027; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209507027; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209647511; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209647511; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008036233; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4810329; Consumed Joules: 293.60; Watts: 48.88; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 923478; Consumed DRAM Joules: 14.13; DRAM Watts: 2.35
S1P0; QPIClocks: 14419185810; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419194094; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209680470; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209680470; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209612806; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209612806; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008089642; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5757511; Consumed Joules: 351.41; Watts: 58.50; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1687181; Consumed DRAM Joules: 25.81; DRAM Watts: 4.30
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4d1d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.45   0.24    0.67      16 M     24 M    0.34    0.49    0.02    0.02     4480     1735       88     66
   1    1     0.10   0.16   0.61    1.14      17 M     27 M    0.37    0.51    0.02    0.03     5096      706       36     61
   2    0     0.06   0.70   0.08    0.63    1151 K   1937 K    0.41    0.34    0.00    0.00      280       51       10     65
   3    1     0.13   0.65   0.20    0.62    4545 K   8139 K    0.44    0.17    0.00    0.01      336       29       21     60
   4    0     0.06   0.38   0.15    0.61      14 M     21 M    0.33    0.50    0.02    0.04     5768     1642       25     66
   5    1     0.08   0.16   0.54    1.05      15 M     26 M    0.39    0.54    0.02    0.03     4480      773        9     60
   6    0     0.06   0.62   0.10    0.61    3746 K   5547 K    0.32    0.30    0.01    0.01        0       41      145     65
   7    1     0.25   0.31   0.80    1.20      16 M     29 M    0.45    0.43    0.01    0.01     4928      839        3     59
   8    0     0.18   0.42   0.44    0.93      13 M     25 M    0.49    0.57    0.01    0.01     6048     1901      200     65
   9    1     0.02   0.59   0.04    0.80     553 K   1104 K    0.50    0.37    0.00    0.01        0       28        5     60
  10    0     0.00   0.48   0.00    0.60     175 K    271 K    0.35    0.23    0.01    0.01        0       10        5     65
  11    1     0.09   0.18   0.48    0.99      14 M     24 M    0.42    0.49    0.02    0.03     5544      637        9     59
  12    0     0.12   0.42   0.29    0.75      11 M     21 M    0.48    0.60    0.01    0.02     5376     1772      188     65
  13    1     0.01   0.72   0.01    0.88     243 K    422 K    0.42    0.45    0.00    0.00       56       22        3     60
  14    0     0.03   0.10   0.33    0.79      36 M     42 M    0.14    0.12    0.11    0.12      224       12       76     65
  15    1     0.06   0.30   0.20    0.61    9493 K     15 M    0.41    0.56    0.02    0.03     1792      141        1     59
  16    0     0.02   1.18   0.01    0.69     397 K    567 K    0.30    0.28    0.00    0.00        0       15       13     66
  17    1     0.00   0.92   0.01    0.61     142 K    208 K    0.31    0.21    0.00    0.00        0        7        1     61
  18    0     0.06   0.09   0.64    1.18      52 M     62 M    0.17    0.14    0.09    0.11     5824       24     5991     65
  19    1     0.05   0.06   0.81    1.20      44 M     56 M    0.21    0.23    0.09    0.12     5768      666        3     60
  20    0     0.04   0.59   0.07    0.62    2431 K   3566 K    0.32    0.24    0.01    0.01      224       43       90     66
  21    1     0.06   0.07   0.81    1.20      40 M     56 M    0.28    0.27    0.07    0.09      168        1        1     60
  22    0     0.02   0.08   0.27    0.73      33 M     38 M    0.13    0.13    0.16    0.18     3080        4     4019     67
  23    1     0.04   0.49   0.08    0.67    1192 K   1825 K    0.35    0.25    0.00    0.00        0       21        4     61
  24    0     0.04   0.64   0.07    0.61    2125 K   2470 K    0.14    0.22    0.00    0.01       56       38      173     66
  25    1     0.06   0.07   0.81    1.20      40 M     55 M    0.28    0.27    0.07    0.09      336       38        0     60
  26    0     0.06   0.17   0.36    0.84      34 M     40 M    0.15    0.19    0.05    0.06     2968      113     4062     66
  27    1     0.07   0.59   0.11    0.63    3572 K   4428 K    0.19    0.16    0.01    0.01      392      119        1     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.28   0.22    0.81     221 M    290 M    0.24    0.34    0.03    0.03    34328     7401    15085     59
 SKT    1     0.07   0.18   0.39    1.05     209 M    308 M    0.32    0.38    0.02    0.03    28896     4027       97     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.22   0.31    0.95     430 M    599 M    0.28    0.36    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.18 %

 C1 core residency: 46.55 %; C3 core residency: 4.07 %; C6 core residency: 17.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.22 => corresponds to 5.47 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.67 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     8331 M   8322 M   |    8%     8%   
 SKT    1       25 G     25 G   |   26%    26%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   66 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     8.59     6.30     245.17      11.65         391.82
 SKT   1    43.47    36.35     294.40      21.54         396.88
---------------------------------------------------------------------------------------------------------------
       *    52.06    42.65     539.57      33.18         394.22
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4ef4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8462.99 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  7394.84 --|
|-- Mem Ch  2: Reads (MB/s):  1613.94 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1295.95 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  1613.94 --||-- NODE 1 Mem Read (MB/s) :  8462.99 --|
|-- NODE 0 Mem Write(MB/s) :  1295.95 --||-- NODE 1 Mem Write(MB/s) :  7394.84 --|
|-- NODE 0 P. Write (T/s):      34877 --||-- NODE 1 P. Write (T/s):     117769 --|
|-- NODE 0 Memory (MB/s):     2909.90 --||-- NODE 1 Memory (MB/s):    15857.83 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10076.93                --|
            |--                System Write Throughput(MB/s):       8690.79                --|
            |--               System Memory Throughput(MB/s):      18767.73                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 502e
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     103 M        36      14 M   120 M    418 K     0     707 K
 1     363 K       295 K    16 M   127 M     93 M     0     334 K
-----------------------------------------------------------------------
 *     103 M       295 K    31 M   247 M     94 M     0    1042 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.30        Core1: 24.78        
Core2: 26.25        Core3: 61.16        
Core4: 18.48        Core5: 26.20        
Core6: 30.25        Core7: 37.58        
Core8: 16.42        Core9: 34.02        
Core10: 34.84        Core11: 36.18        
Core12: 15.14        Core13: 63.54        
Core14: 69.17        Core15: 121.66        
Core16: 47.95        Core17: 40.98        
Core18: 100.64        Core19: 110.96        
Core20: 32.95        Core21: 44.96        
Core22: 71.37        Core23: 68.31        
Core24: 44.57        Core25: 119.53        
Core26: 112.58        Core27: 62.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.15
Socket1: 67.95
DDR read Latency(ns)
Socket0: 1734.67
Socket1: 208.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.86        Core1: 24.37        
Core2: 25.64        Core3: 59.32        
Core4: 19.80        Core5: 26.09        
Core6: 30.16        Core7: 37.15        
Core8: 16.40        Core9: 40.43        
Core10: 16.54        Core11: 35.97        
Core12: 15.45        Core13: 77.34        
Core14: 94.22        Core15: 123.90        
Core16: 45.02        Core17: 43.18        
Core18: 107.68        Core19: 106.20        
Core20: 39.07        Core21: 46.24        
Core22: 66.07        Core23: 71.22        
Core24: 48.18        Core25: 119.35        
Core26: 114.58        Core27: 61.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.68
Socket1: 67.18
DDR read Latency(ns)
Socket0: 1657.25
Socket1: 213.07
irq_total: 219492.201083371
cpu_total: 29.17
cpu_0: 31.98
cpu_1: 49.87
cpu_2: 6.72
cpu_3: 6.45
cpu_4: 26.20
cpu_5: 46.34
cpu_6: 22.41
cpu_7: 49.40
cpu_8: 30.52
cpu_9: 11.17
cpu_10: 1.00
cpu_11: 44.15
cpu_12: 33.58
cpu_13: 0.60
cpu_14: 30.65
cpu_15: 61.97
cpu_16: 2.13
cpu_17: 2.66
cpu_18: 35.90
cpu_19: 84.77
cpu_20: 0.80
cpu_21: 39.03
cpu_22: 33.38
cpu_23: 13.56
cpu_24: 12.83
cpu_25: 69.28
cpu_26: 56.78
cpu_27: 12.63
enp130s0f0_rx_packets: 359214
enp130s0f1_rx_packets: 307569
enp4s0f0_rx_packets: 26112
enp4s0f1_rx_packets: 37270
Total_rx_packets: 730165
enp130s0f0_rx_bytes_phy: 3239371572
enp130s0f1_rx_bytes_phy: 2773686824
enp4s0f0_rx_bytes_phy: 1827920
enp4s0f1_rx_bytes_phy: 2608961
Total_rx_bytes_phy: 6017495277
enp130s0f0_tx_bytes: 1745148
enp130s0f1_tx_bytes: 1272303
enp4s0f0_tx_bytes: 3315580206
enp4s0f1_tx_bytes: 3344490530
Total_tx_bytes: 6663088187
enp130s0f0_rx_packets_phy: 359213
enp130s0f1_rx_packets_phy: 307572
enp4s0f0_rx_packets_phy: 26113
enp4s0f1_rx_packets_phy: 37270
Total_rx_packets_phy: 730168
enp130s0f0_tx_bytes_phy: 5087458
enp130s0f1_tx_bytes_phy: 4238427
enp4s0f0_tx_bytes_phy: 3317064346
enp4s0f1_tx_bytes_phy: 3345996241
Total_tx_bytes_phy: 6672386472
enp130s0f0_rx_bytes: 3220293103
enp130s0f1_rx_bytes: 2762505244
enp4s0f0_rx_bytes: 1723441
enp4s0f1_rx_bytes: 2459865
Total_rx_bytes: 5986981653
enp130s0f0_tx_packets_phy: 77012
enp130s0f1_tx_packets_phy: 64418
enp4s0f0_tx_packets_phy: 367827
enp4s0f1_tx_packets_phy: 371035
Total_tx_packets_phy: 880292
enp130s0f0_tx_packets: 26441
enp130s0f1_tx_packets: 19277
enp4s0f0_tx_packets: 367825
enp4s0f1_tx_packets: 371033
Total_tx_packets: 784576


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.27        Core1: 26.03        
Core2: 27.81        Core3: 56.43        
Core4: 19.18        Core5: 29.24        
Core6: 29.39        Core7: 36.51        
Core8: 17.64        Core9: 39.40        
Core10: 42.73        Core11: 34.72        
Core12: 16.61        Core13: 72.00        
Core14: 134.24        Core15: 138.04        
Core16: 30.67        Core17: 39.56        
Core18: 112.93        Core19: 94.12        
Core20: 40.79        Core21: 45.24        
Core22: 75.62        Core23: 88.29        
Core24: 49.61        Core25: 120.75        
Core26: 118.45        Core27: 61.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.36
Socket1: 66.42
DDR read Latency(ns)
Socket0: 1466.78
Socket1: 225.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.14        Core1: 26.06        
Core2: 27.08        Core3: 55.61        
Core4: 19.56        Core5: 27.68        
Core6: 30.31        Core7: 36.41        
Core8: 17.20        Core9: 40.02        
Core10: 42.33        Core11: 34.41        
Core12: 16.21        Core13: 60.31        
Core14: 131.93        Core15: 136.73        
Core16: 40.80        Core17: 41.86        
Core18: 110.48        Core19: 96.43        
Core20: 43.40        Core21: 42.31        
Core22: 75.21        Core23: 57.63        
Core24: 47.07        Core25: 118.05        
Core26: 116.41        Core27: 60.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.05
Socket1: 65.15
DDR read Latency(ns)
Socket0: 1469.02
Socket1: 222.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.65        Core1: 23.94        
Core2: 26.89        Core3: 58.75        
Core4: 20.33        Core5: 25.45        
Core6: 31.54        Core7: 36.28        
Core8: 16.98        Core9: 40.19        
Core10: 37.24        Core11: 34.33        
Core12: 15.69        Core13: 56.10        
Core14: 115.33        Core15: 117.48        
Core16: 41.21        Core17: 41.92        
Core18: 110.24        Core19: 102.88        
Core20: 43.08        Core21: 41.91        
Core22: 71.48        Core23: 53.80        
Core24: 46.83        Core25: 118.95        
Core26: 114.98        Core27: 60.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.49
Socket1: 64.06
DDR read Latency(ns)
Socket0: 1563.34
Socket1: 215.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.85        Core1: 27.69        
Core2: 26.71        Core3: 60.82        
Core4: 18.25        Core5: 28.59        
Core6: 31.94        Core7: 35.96        
Core8: 16.85        Core9: 41.73        
Core10: 16.84        Core11: 33.53        
Core12: 15.80        Core13: 65.58        
Core14: 71.97        Core15: 119.00        
Core16: 32.71        Core17: 41.71        
Core18: 102.92        Core19: 107.21        
Core20: 41.43        Core21: 44.45        
Core22: 53.11        Core23: 67.87        
Core24: 46.45        Core25: 117.60        
Core26: 112.19        Core27: 63.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.19
Socket1: 68.15
DDR read Latency(ns)
Socket0: 1758.00
Socket1: 206.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21142
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418245722; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418266098; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209140637; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209140637; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209234146; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209234146; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007722177; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4694344; Consumed Joules: 286.52; Watts: 47.69; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 910279; Consumed DRAM Joules: 13.93; DRAM Watts: 2.32
S1P0; QPIClocks: 14418445906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418450778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209297644; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209297644; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209240773; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209240773; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007766300; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5649964; Consumed Joules: 344.85; Watts: 57.40; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1697684; Consumed DRAM Joules: 25.97; DRAM Watts: 4.32
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 53bd
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.39   0.25    0.70      16 M     23 M    0.32    0.49    0.02    0.02     5432     1538      132     67
   1    1     0.06   0.12   0.54    1.07      13 M     23 M    0.41    0.53    0.02    0.04     4312     2050       53     61
   2    0     0.06   0.75   0.08    0.64    1239 K   1989 K    0.38    0.34    0.00    0.00        0       35       15     65
   3    1     0.04   0.47   0.08    0.62    1774 K   2355 K    0.25    0.15    0.00    0.01      224       29       34     61
   4    0     0.07   0.43   0.17    0.61      12 M     19 M    0.34    0.54    0.02    0.03     5040     1417       46     66
   5    1     0.06   0.12   0.51    1.03      14 M     22 M    0.37    0.53    0.02    0.04     4760     2079       11     61
   6    0     0.14   0.79   0.18    0.63    5206 K   9246 K    0.44    0.44    0.00    0.01      448      158      138     66
   7    1     0.08   0.15   0.56    1.09      15 M     23 M    0.33    0.45    0.02    0.03     5600     2147       18     60
   8    0     0.09   0.37   0.23    0.67      10 M     18 M    0.43    0.61    0.01    0.02     5208     1610       60     65
   9    1     0.05   0.59   0.09    0.61    1006 K   3181 K    0.68    0.39    0.00    0.01        0       73        4     60
  10    0     0.00   0.43   0.00    0.60     199 K    316 K    0.37    0.20    0.01    0.02       56       11        4     65
  11    1     0.04   0.09   0.42    0.92      15 M     21 M    0.30    0.49    0.04    0.06     4368     1936       40     60
  12    0     0.13   0.40   0.32    0.78      11 M     21 M    0.47    0.59    0.01    0.02     4872     1578      187     66
  13    1     0.02   0.75   0.02    0.96     321 K    614 K    0.48    0.50    0.00    0.00        0       37        7     60
  14    0     0.05   0.22   0.24    0.69      34 M     38 M    0.10    0.25    0.06    0.07     1512        4     2894     66
  15    1     0.02   0.03   0.74    1.20      43 M     49 M    0.14    0.16    0.18    0.20     3864     2824        1     59
  16    0     0.00   0.50   0.00    0.61     143 K    233 K    0.38    0.20    0.01    0.01        0       11        5     67
  17    1     0.01   0.38   0.04    0.70     235 K   1079 K    0.78    0.26    0.00    0.01       56       40        4     61
  18    0     0.06   0.20   0.30    0.76      34 M     41 M    0.17    0.16    0.06    0.07      392       22       63     67
  19    1     0.17   0.17   1.00    1.20      45 M     55 M    0.18    0.18    0.03    0.03     1008      880        4     60
  20    0     0.00   0.50   0.00    0.62     178 K    255 K    0.30    0.23    0.01    0.01      112       13        6     67
  21    1     0.10   0.27   0.36    0.83      12 M     20 M    0.39    0.55    0.01    0.02      728      349        2     61
  22    0     0.06   0.25   0.25    0.69      41 M     45 M    0.09    0.27    0.07    0.07     3024        8     5767     66
  23    1     0.05   0.49   0.11    0.61    3289 K   3774 K    0.13    0.31    0.01    0.01      112      325        5     62
  24    0     0.08   0.69   0.12    0.65    3519 K   4217 K    0.17    0.41    0.00    0.01     1400       61      124     65
  25    1     0.03   0.03   0.84    1.20      47 M     55 M    0.14    0.17    0.18    0.21     4312     4482        2     61
  26    0     0.07   0.11   0.69    1.20      53 M     63 M    0.16    0.16    0.07    0.09     5376       87     5939     65
  27    1     0.06   0.58   0.10    0.61    2184 K   3122 K    0.30    0.22    0.00    0.01      280      136        7     61
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.32   0.20    0.77     225 M    288 M    0.22    0.36    0.02    0.03    32872     6553    15380     59
 SKT    1     0.06   0.15   0.39    1.03     217 M    287 M    0.24    0.35    0.03    0.04    29624    17387      192     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.29    0.92     442 M    575 M    0.23    0.36    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.94 %

 C1 core residency: 46.10 %; C3 core residency: 3.07 %; C6 core residency: 18.88 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.18 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       10 G     10 G   |   10%    10%   
 SKT    1       24 G     24 G   |   25%    25%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   69 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     8.41     6.35     241.04      11.73         333.68
 SKT   1    42.70    36.88     290.01      21.66         362.33
---------------------------------------------------------------------------------------------------------------
       *    51.11    43.23     531.05      33.39         347.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",

	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)    are supported and installed on your system.


 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 55a8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8381.54 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6703.92 --|
|-- Mem Ch  2: Reads (MB/s):  1833.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1285.15 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  1833.24 --||-- NODE 1 Mem Read (MB/s) :  8381.54 --|
|-- NODE 0 Mem Write(MB/s) :  1285.15 --||-- NODE 1 Mem Write(MB/s) :  6703.92 --|
|-- NODE 0 P. Write (T/s):      36741 --||-- NODE 1 P. Write (T/s):     116297 --|
|-- NODE 0 Memory (MB/s):     3118.38 --||-- NODE 1 Memory (MB/s):    15085.46 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10214.78                --|
            |--                System Write Throughput(MB/s):       7989.06                --|
            |--               System Memory Throughput(MB/s):      18203.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 56cd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      95 M        84      15 M   116 M    369 K     0     560 K
 1     286 K       256 K    21 M   109 M     89 M    36     158 K
-----------------------------------------------------------------------
 *      95 M       256 K    36 M   225 M     90 M    36     719 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.20        Core1: 43.89        
Core2: 46.17        Core3: 67.22        
Core4: 18.92        Core5: 45.50        
Core6: 27.22        Core7: 46.04        
Core8: 18.82        Core9: 101.20        
Core10: 64.68        Core11: 45.06        
Core12: 18.80        Core13: 75.27        
Core14: 185.66        Core15: 169.19        
Core16: 23.51        Core17: 35.20        
Core18: 185.34        Core19: 172.93        
Core20: 47.70        Core21: 148.28        
Core22: 159.28        Core23: 85.86        
Core24: 64.82        Core25: 103.78        
Core26: 142.21        Core27: 58.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.38
Socket1: 96.96
DDR read Latency(ns)
Socket0: 1507.06
Socket1: 248.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.88        Core1: 43.60        
Core2: 43.87        Core3: 68.23        
Core4: 19.15        Core5: 44.90        
Core6: 26.73        Core7: 45.91        
Core8: 18.35        Core9: 100.66        
Core10: 63.56        Core11: 44.87        
Core12: 18.82        Core13: 77.19        
Core14: 185.80        Core15: 169.92        
Core16: 22.75        Core17: 60.83        
Core18: 185.41        Core19: 173.89        
Core20: 17.25        Core21: 150.40        
Core22: 157.60        Core23: 85.60        
Core24: 65.47        Core25: 106.07        
Core26: 141.82        Core27: 57.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.78
Socket1: 97.74
DDR read Latency(ns)
Socket0: 1491.97
Socket1: 250.38
irq_total: 154041.147347931
cpu_total: 32.90
cpu_0: 30.03
cpu_1: 48.57
cpu_2: 13.49
cpu_3: 12.36
cpu_4: 22.86
cpu_5: 49.24
cpu_6: 7.57
cpu_7: 49.57
cpu_8: 34.49
cpu_9: 12.69
cpu_10: 11.63
cpu_11: 57.61
cpu_12: 32.62
cpu_13: 9.90
cpu_14: 50.03
cpu_15: 58.01
cpu_16: 7.84
cpu_17: 1.40
cpu_18: 50.37
cpu_19: 59.87
cpu_20: 1.13
cpu_21: 64.05
cpu_22: 51.03
cpu_23: 40.53
cpu_24: 13.42
cpu_25: 66.18
cpu_26: 61.53
cpu_27: 3.19
enp130s0f0_rx_bytes: 3070054487
enp130s0f1_rx_bytes: 2558999119
enp4s0f0_rx_bytes: 2622889
enp4s0f1_rx_bytes: 1086251
Total_rx_bytes: 5632762746
enp130s0f0_tx_packets: 19760
enp130s0f1_tx_packets: 8081
enp4s0f0_tx_packets: 330538
enp4s0f1_tx_packets: 334356
Total_tx_packets: 692735
enp130s0f0_tx_packets_phy: 68111
enp130s0f1_tx_packets_phy: 50342
enp4s0f0_tx_packets_phy: 330537
enp4s0f1_tx_packets_phy: 334358
Total_tx_packets_phy: 783348
enp130s0f0_rx_packets: 341554
enp130s0f1_rx_packets: 285151
enp4s0f0_rx_packets: 39740
enp4s0f1_rx_packets: 16458
Total_rx_packets: 682903
enp130s0f0_rx_bytes_phy: 3080064703
enp130s0f1_rx_bytes_phy: 2571572714
enp4s0f0_rx_bytes_phy: 2781759
enp4s0f1_rx_bytes_phy: 1152103
Total_rx_bytes_phy: 5655571279
enp130s0f0_rx_packets_phy: 341546
enp130s0f1_rx_packets_phy: 285159
enp4s0f0_rx_packets_phy: 39739
enp4s0f1_rx_packets_phy: 16458
Total_rx_packets_phy: 682902
enp130s0f0_tx_bytes: 1304217
enp130s0f1_tx_bytes: 533374
enp4s0f0_tx_bytes: 2979474962
enp4s0f1_tx_bytes: 3013884322
Total_tx_bytes: 5995196875
enp130s0f0_tx_bytes_phy: 4477734
enp130s0f1_tx_bytes_phy: 3270426
enp4s0f0_tx_bytes_phy: 2980791271
enp4s0f1_tx_bytes_phy: 3015243319
Total_tx_bytes_phy: 6003782750


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 44.20        
Core2: 43.53        Core3: 67.69        
Core4: 18.76        Core5: 45.39        
Core6: 26.30        Core7: 46.89        
Core8: 18.63        Core9: 103.06        
Core10: 64.94        Core11: 44.17        
Core12: 18.94        Core13: 76.53        
Core14: 187.31        Core15: 171.36        
Core16: 22.12        Core17: 45.11        
Core18: 187.09        Core19: 174.33        
Core20: 42.52        Core21: 151.84        
Core22: 159.55        Core23: 86.12        
Core24: 60.15        Core25: 107.27        
Core26: 140.87        Core27: 58.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.50
Socket1: 98.67
DDR read Latency(ns)
Socket0: 1475.38
Socket1: 250.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.14        Core1: 44.38        
Core2: 43.82        Core3: 66.44        
Core4: 19.36        Core5: 46.94        
Core6: 27.43        Core7: 46.48        
Core8: 18.85        Core9: 100.31        
Core10: 63.16        Core11: 44.59        
Core12: 18.87        Core13: 76.69        
Core14: 185.52        Core15: 169.92        
Core16: 22.32        Core17: 36.55        
Core18: 184.90        Core19: 173.82        
Core20: 46.00        Core21: 147.91        
Core22: 156.49        Core23: 86.30        
Core24: 66.50        Core25: 103.53        
Core26: 140.97        Core27: 59.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.14
Socket1: 97.47
DDR read Latency(ns)
Socket0: 1470.99
Socket1: 249.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.72        Core1: 44.23        
Core2: 43.64        Core3: 67.84        
Core4: 19.37        Core5: 45.37        
Core6: 26.86        Core7: 47.42        
Core8: 18.34        Core9: 62.12        
Core10: 63.81        Core11: 44.82        
Core12: 19.09        Core13: 77.04        
Core14: 185.23        Core15: 168.52        
Core16: 23.46        Core17: 75.19        
Core18: 185.05        Core19: 172.83        
Core20: 55.94        Core21: 149.96        
Core22: 157.99        Core23: 87.28        
Core24: 64.92        Core25: 106.08        
Core26: 142.19        Core27: 58.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.17
Socket1: 97.70
DDR read Latency(ns)
Socket0: 1495.83
Socket1: 250.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.57        Core1: 43.51        
Core2: 42.97        Core3: 68.81        
Core4: 19.51        Core5: 45.89        
Core6: 27.27        Core7: 46.21        
Core8: 18.69        Core9: 99.57        
Core10: 64.71        Core11: 44.46        
Core12: 18.75        Core13: 50.50        
Core14: 187.55        Core15: 173.57        
Core16: 23.45        Core17: 70.99        
Core18: 186.96        Core19: 175.80        
Core20: 51.93        Core21: 150.88        
Core22: 158.68        Core23: 86.73        
Core24: 63.50        Core25: 106.88        
Core26: 141.26        Core27: 60.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.26
Cleaning up
Socket1: 98.55
DDR read Latency(ns)
Socket0: 1510.72
Socket1: 250.77
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000
 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22836
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417878458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417899226; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208957490; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208957490; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209097979; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209097979; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007577925; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4868531; Consumed Joules: 297.15; Watts: 49.48; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 921808; Consumed DRAM Joules: 14.10; DRAM Watts: 2.35
S1P0; QPIClocks: 14418129646; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418149574; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209163433; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209163433; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209097731; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209097731; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007701957; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5631904; Consumed Joules: 343.74; Watts: 57.23; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1634029; Consumed DRAM Joules: 25.00; DRAM Watts: 4.16
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5a69
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.30   0.21    0.64      14 M     21 M    0.33    0.54    0.02    0.03     4816      354      104     66
   1    1     0.04   0.07   0.51    1.05      15 M     21 M    0.31    0.45    0.04    0.06     4928      772       26     61
   2    0     0.08   0.66   0.12    0.61    2898 K   4387 K    0.34    0.40    0.00    0.01      336      127       54     65
   3    1     0.05   0.51   0.10    0.61    1635 K   3548 K    0.54    0.13    0.00    0.01      392       45        8     61
   4    0     0.04   0.25   0.15    0.61      13 M     18 M    0.26    0.58    0.04    0.05     3752      310        4     67
   5    1     0.05   0.10   0.50    1.03      14 M     21 M    0.32    0.46    0.03    0.04     4480      745        2     60
   6    0     0.06   0.80   0.07    0.62    1167 K   3010 K    0.61    0.41    0.00    0.01      448       16        8     66
   7    1     0.05   0.10   0.51    1.04      15 M     21 M    0.30    0.45    0.03    0.04     5488      853        2     60
   8    0     0.12   0.40   0.31    0.76      15 M     24 M    0.39    0.54    0.01    0.02     4312      357       59     65
   9    1     0.04   0.51   0.07    0.60    2822 K   3499 K    0.19    0.08    0.01    0.01       56       81        4     61
  10    0     0.04   0.47   0.09    0.60    2899 K   4445 K    0.35    0.27    0.01    0.01       56        6      102     65
  11    1     0.07   0.12   0.65    1.18      16 M     24 M    0.31    0.43    0.02    0.03     6160      844       89     59
  12    0     0.10   0.38   0.27    0.72      14 M     23 M    0.36    0.54    0.01    0.02     4984      378      126     66
  13    1     0.04   0.58   0.07    0.60    1259 K   2265 K    0.44    0.12    0.00    0.01      392       38        8     60
  14    0     0.03   0.05   0.57    1.11      33 M     38 M    0.14    0.12    0.12    0.14     2352        5     1610     66
  15    1     0.02   0.03   0.68    1.21      30 M     36 M    0.16    0.16    0.14    0.17      896      390        1     59
  16    0     0.05   0.79   0.06    0.62    1318 K   3824 K    0.66    0.31    0.00    0.01      560       16        8     66
  17    1     0.01   0.51   0.02    0.75     315 K    693 K    0.54    0.35    0.00    0.01      448       18        4     61
  18    0     0.03   0.05   0.57    1.11      32 M     38 M    0.15    0.12    0.11    0.13     2744       11     1156     66
  19    1     0.02   0.03   0.70    1.21      30 M     36 M    0.17    0.16    0.13    0.15     1120      381        1     60
  20    0     0.00   0.75   0.00    0.60      96 K    153 K    0.37    0.16    0.00    0.01      112        6        2     66
  21    1     0.02   0.03   0.74    1.22      36 M     43 M    0.15    0.17    0.15    0.18     3248      904        2     60
  22    0     0.03   0.05   0.57    1.11      39 M     46 M    0.14    0.12    0.15    0.18     4816        9     2946     66
  23    1     0.18   0.50   0.36    0.82    6673 K     10 M    0.37    0.18    0.00    0.01      224       96       61     61
  24    0     0.06   0.52   0.12    0.62    3132 K   3896 K    0.20    0.37    0.00    0.01        0       38      115     66
  25    1     0.07   0.10   0.77    1.22      29 M     40 M    0.27    0.24    0.04    0.06      280      157        5     60
  26    0     0.08   0.10   0.75    1.20      47 M     56 M    0.16    0.18    0.06    0.07      560       40       87     65
  27    1     0.02   0.49   0.04    0.70     563 K   1046 K    0.46    0.28    0.00    0.01      224       42        2     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.28    0.90     222 M    286 M    0.23    0.34    0.03    0.04    29848     1673     6381     59
 SKT    1     0.05   0.12   0.41    1.08     201 M    267 M    0.25    0.30    0.03    0.04    28336     5366      215     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.34    1.00     424 M    554 M    0.23    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.23 %

 C1 core residency: 37.02 %; C3 core residency: 5.78 %; C6 core residency: 22.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7638 M   7634 M   |    7%     7%   
 SKT    1       22 G     22 G   |   23%    23%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   60 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     9.40     6.58     249.73      11.82         493.52
 SKT   1    42.15    33.78     287.51      20.87         501.94
---------------------------------------------------------------------------------------------------------------
       *    51.55    40.36     537.24      32.69         497.39
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5c34
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8512.92 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6947.69 --|
|-- Mem Ch  2: Reads (MB/s):  1875.68 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1326.47 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  1875.68 --||-- NODE 1 Mem Read (MB/s) :  8512.92 --|
|-- NODE 0 Mem Write(MB/s) :  1326.47 --||-- NODE 1 Mem Write(MB/s) :  6947.69 --|
|-- NODE 0 P. Write (T/s):      36643 --||-- NODE 1 P. Write (T/s):     115961 --|
|-- NODE 0 Memory (MB/s):     3202.15 --||-- NODE 1 Memory (MB/s):    15460.60 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10388.60                --|
            |--                System Write Throughput(MB/s):       8274.16                --|
            |--               System Memory Throughput(MB/s):      18662.75                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5d64
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      98 M        48      15 M   126 M    398 K     0     563 K
 1     366 K       298 K    17 M   121 M    102 M     0     206 K
-----------------------------------------------------------------------
 *      99 M       298 K    33 M   247 M    103 M     0     769 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.23        Core1: 41.43        
Core2: 33.18        Core3: 64.09        
Core4: 18.72        Core5: 41.16        
Core6: 37.32        Core7: 38.25        
Core8: 18.66        Core9: 69.52        
Core10: 23.52        Core11: 43.56        
Core12: 19.82        Core13: 59.92        
Core14: 161.04        Core15: 144.57        
Core16: 19.63        Core17: 61.38        
Core18: 161.79        Core19: 155.99        
Core20: 45.14        Core21: 136.50        
Core22: 128.17        Core23: 73.81        
Core24: 55.57        Core25: 39.57        
Core26: 122.41        Core27: 88.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.81
Socket1: 76.12
DDR read Latency(ns)
Socket0: 1435.84
Socket1: 245.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.98        Core1: 42.36        
Core2: 31.27        Core3: 39.95        
Core4: 18.13        Core5: 41.98        
Core6: 38.39        Core7: 40.04        
Core8: 19.08        Core9: 65.31        
Core10: 26.88        Core11: 42.81        
Core12: 19.92        Core13: 74.87        
Core14: 162.63        Core15: 145.45        
Core16: 46.47        Core17: 63.11        
Core18: 162.34        Core19: 156.89        
Core20: 38.87        Core21: 136.87        
Core22: 128.11        Core23: 75.53        
Core24: 60.63        Core25: 38.56        
Core26: 122.17        Core27: 90.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.22
Socket1: 76.49
DDR read Latency(ns)
Socket0: 1479.53
Socket1: 246.79
irq_total: 166342.851932634
cpu_total: 31.24
cpu_0: 34.29
cpu_1: 51.76
cpu_2: 7.38
cpu_3: 5.18
cpu_4: 27.11
cpu_5: 46.51
cpu_6: 1.26
cpu_7: 48.57
cpu_8: 32.89
cpu_9: 1.20
cpu_10: 6.11
cpu_11: 48.70
cpu_12: 41.00
cpu_13: 1.33
cpu_14: 49.37
cpu_15: 55.02
cpu_16: 1.40
cpu_17: 36.21
cpu_18: 48.97
cpu_19: 56.88
cpu_20: 0.73
cpu_21: 49.10
cpu_22: 49.83
cpu_23: 21.46
cpu_24: 7.24
cpu_25: 55.35
cpu_26: 69.50
cpu_27: 20.47
enp130s0f0_tx_packets: 32644
enp130s0f1_tx_packets: 9326
enp4s0f0_tx_packets: 347890
enp4s0f1_tx_packets: 351278
Total_tx_packets: 741138
enp130s0f0_rx_packets: 368586
enp130s0f1_rx_packets: 320701
enp4s0f0_rx_packets: 42374
enp4s0f1_rx_packets: 18316
Total_rx_packets: 749977
enp130s0f0_rx_bytes_phy: 3323950654
enp130s0f1_rx_bytes_phy: 2891933771
enp4s0f0_rx_bytes_phy: 2966318
enp4s0f1_rx_bytes_phy: 1282171
Total_rx_bytes_phy: 6220132914
enp130s0f0_rx_packets_phy: 368590
enp130s0f1_rx_packets_phy: 320684
enp4s0f0_rx_packets_phy: 42375
enp4s0f1_rx_packets_phy: 18316
Total_rx_packets_phy: 749965
enp130s0f0_tx_bytes_phy: 5542284
enp130s0f1_tx_bytes_phy: 3601602
enp4s0f0_tx_bytes_phy: 3137455152
enp4s0f1_tx_bytes_phy: 3167827313
Total_tx_bytes_phy: 6314426351
enp130s0f0_tx_packets_phy: 83537
enp130s0f1_tx_packets_phy: 55400
enp4s0f0_tx_packets_phy: 347910
enp4s0f1_tx_packets_phy: 351278
Total_tx_packets_phy: 838125
enp130s0f0_tx_bytes: 2154531
enp130s0f1_tx_bytes: 615555
enp4s0f0_tx_bytes: 3135886639
enp4s0f1_tx_bytes: 3166422041
Total_tx_bytes: 6305078766
enp130s0f0_rx_bytes: 3316857527
enp130s0f1_rx_bytes: 2877241104
enp4s0f0_rx_bytes: 2796687
enp4s0f1_rx_bytes: 1208860
Total_rx_bytes: 6198104178


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.09        Core1: 41.06        
Core2: 33.56        Core3: 67.91        
Core4: 18.23        Core5: 42.04        
Core6: 48.18        Core7: 38.71        
Core8: 18.94        Core9: 72.85        
Core10: 22.91        Core11: 43.39        
Core12: 19.65        Core13: 81.00        
Core14: 163.26        Core15: 138.06        
Core16: 47.70        Core17: 64.28        
Core18: 161.95        Core19: 154.31        
Core20: 45.18        Core21: 139.94        
Core22: 133.27        Core23: 75.75        
Core24: 58.86        Core25: 40.66        
Core26: 124.65        Core27: 89.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.22
Socket1: 76.22
DDR read Latency(ns)
Socket0: 1484.84
Socket1: 247.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.63        Core1: 41.67        
Core2: 32.22        Core3: 68.40        
Core4: 19.09        Core5: 42.17        
Core6: 51.16        Core7: 40.57        
Core8: 18.66        Core9: 73.06        
Core10: 25.02        Core11: 42.73        
Core12: 19.88        Core13: 65.23        
Core14: 163.27        Core15: 140.15        
Core16: 41.53        Core17: 63.69        
Core18: 162.13        Core19: 155.41        
Core20: 36.11        Core21: 139.71        
Core22: 131.33        Core23: 54.50        
Core24: 59.24        Core25: 37.81        
Core26: 125.26        Core27: 90.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.32
Socket1: 76.08
DDR read Latency(ns)
Socket0: 1495.38
Socket1: 247.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.98        Core1: 41.60        
Core2: 30.82        Core3: 64.85        
Core4: 19.07        Core5: 42.72        
Core6: 55.56        Core7: 39.07        
Core8: 18.83        Core9: 69.30        
Core10: 24.78        Core11: 43.06        
Core12: 20.00        Core13: 32.20        
Core14: 165.29        Core15: 143.77        
Core16: 37.66        Core17: 65.17        
Core18: 164.62        Core19: 156.53        
Core20: 43.72        Core21: 141.25        
Core22: 133.72        Core23: 74.60        
Core24: 62.51        Core25: 39.10        
Core26: 126.11        Core27: 89.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.30
Socket1: 76.86
DDR read Latency(ns)
Socket0: 1459.76
Socket1: 248.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.23        Core1: 40.58        
Core2: 36.74        Core3: 63.32        
Core4: 18.67        Core5: 41.86        
Core6: 66.98        Core7: 38.60        
Core8: 18.92        Core9: 71.61        
Core10: 25.67        Core11: 42.12        
Core12: 19.63        Core13: 28.82        
Core14: 158.51        Core15: 143.33        
Core16: 51.40        Core17: 66.66        
Core18: 158.18        Core19: 154.49        
Core20: 45.48        Core21: 133.26        
Core22: 131.47        Core23: 78.60        
Core24: 57.82        Core25: 61.88        
Core26: 126.62        Core27: 87.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.55
Socket1: 80.26
DDR read Latency(ns)
Socket0: 1515.21
Socket1: 245.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24524
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422539894; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422566178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211295190; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211295190; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211388517; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211388517; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009517338; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4876247; Consumed Joules: 297.62; Watts: 49.53; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 921058; Consumed DRAM Joules: 14.09; DRAM Watts: 2.35
S1P0; QPIClocks: 14422752498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422760030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211446723; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211446723; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211391855; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211391855; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009602949; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5550255; Consumed Joules: 338.76; Watts: 56.38; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1644975; Consumed DRAM Joules: 25.17; DRAM Watts: 4.19
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6102
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.11   0.36   0.29    0.75      16 M     25 M    0.36    0.52    0.02    0.02     3864      888      109     66
   1    1     0.07   0.13   0.57    1.10      16 M     23 M    0.33    0.44    0.02    0.03     5376     1260       26     61
   2    0     0.05   0.67   0.08    0.61    1184 K   1866 K    0.37    0.34    0.00    0.00       56       22       27     65
   3    1     0.01   0.41   0.03    0.60     715 K   1075 K    0.33    0.14    0.01    0.01      112       23       13     61
   4    0     0.07   0.39   0.19    0.61      12 M     20 M    0.38    0.56    0.02    0.03     5208      971        7     66
   5    1     0.06   0.13   0.47    0.99      14 M     21 M    0.32    0.48    0.02    0.04     4480     1272        2     60
   6    0     0.01   1.46   0.01    0.69     145 K    205 K    0.29    0.28    0.00    0.00        0       10        3     66
   7    1     0.06   0.11   0.56    1.11      16 M     24 M    0.31    0.45    0.03    0.04     5712     1770        6     60
   8    0     0.10   0.38   0.27    0.72      15 M     24 M    0.35    0.53    0.02    0.02     4592     1090       65     66
   9    1     0.01   0.37   0.02    0.61     271 K    544 K    0.50    0.12    0.00    0.01      168       12        4     61
  10    0     0.03   0.59   0.06    0.60     959 K   2836 K    0.66    0.28    0.00    0.01      112       15       16     64
  11    1     0.07   0.13   0.53    1.07      15 M     22 M    0.30    0.45    0.02    0.03     6888     1307       15     60
  12    0     0.15   0.38   0.41    0.89      17 M     27 M    0.38    0.52    0.01    0.02     4592      981      264     66
  13    1     0.01   0.68   0.02    0.86     274 K    454 K    0.40    0.45    0.00    0.00        0       31        3     60
  14    0     0.03   0.04   0.58    1.12      37 M     43 M    0.14    0.13    0.15    0.17     2856       18     2134     65
  15    1     0.02   0.04   0.67    1.20      35 M     41 M    0.15    0.16    0.14    0.17     2408      981        2     59
  16    0     0.02   1.50   0.01    0.80     296 K    409 K    0.28    0.28    0.00    0.00      392       14       14     66
  17    1     0.20   0.64   0.32    0.78    5226 K     10 M    0.50    0.22    0.00    0.01      168       44     1433     60
  18    0     0.03   0.05   0.58    1.13      37 M     44 M    0.14    0.13    0.14    0.16     3752       21     2294     66
  19    1     0.02   0.03   0.69    1.21      33 M     40 M    0.16    0.15    0.15    0.18     1904     1060        1     61
  20    0     0.00   0.59   0.01    0.60     178 K    248 K    0.28    0.30    0.01    0.01      112       19        6     66
  21    1     0.02   0.05   0.37    0.84      25 M     30 M    0.15    0.19    0.15    0.18     2800     1531        5     62
  22    0     0.05   0.13   0.40    0.88      33 M     40 M    0.17    0.15    0.07    0.08     4872       35     4086     66
  23    1     0.05   0.55   0.09    0.60    2623 K   3826 K    0.31    0.14    0.01    0.01       56       51       20     62
  24    0     0.05   0.64   0.07    0.62    2209 K   2554 K    0.14    0.22    0.00    0.01      224       16      199     66
  25    1     0.06   0.10   0.66    1.22      18 M     37 M    0.50    0.38    0.03    0.06      168       84        0     61
  26    0     0.09   0.10   0.92    1.21      68 M     80 M    0.15    0.17    0.08    0.09      392     1442       13     65
  27    1     0.08   0.58   0.15    0.64    5339 K   6329 K    0.16    0.19    0.01    0.01      168      133       28     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.28    0.93     244 M    315 M    0.23    0.32    0.03    0.04    31024     5542     9237     59
 SKT    1     0.05   0.15   0.37    1.03     191 M    264 M    0.28    0.33    0.03    0.03    30408     9559     1558     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.17   0.32    0.99     436 M    580 M    0.25    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   90 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.64 %

 C1 core residency: 37.83 %; C3 core residency: 4.64 %; C6 core residency: 24.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.17 => corresponds to 4.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     8430 M   8405 M   |    8%     8%   
 SKT    1       23 G     23 G   |   24%    24%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   64 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     9.40     6.81     249.47      11.92         448.81
 SKT   1    42.41    34.78     283.28      20.97         470.48
---------------------------------------------------------------------------------------------------------------
       *    51.81    41.59     532.75      32.89         457.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_lrx_rtx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 62d5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  8310.29 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6738.32 --|
|-- Mem Ch  2: Reads (MB/s):  1885.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  1420.21 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  1885.13 --||-- NODE 1 Mem Read (MB/s) :  8310.29 --|
|-- NODE 0 Mem Write(MB/s) :  1420.21 --||-- NODE 1 Mem Write(MB/s) :  6738.32 --|
|-- NODE 0 P. Write (T/s):      36691 --||-- NODE 1 P. Write (T/s):     116019 --|
|-- NODE 0 Memory (MB/s):     3305.34 --||-- NODE 1 Memory (MB/s):    15048.61 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10195.41                --|
            |--                System Write Throughput(MB/s):       8158.53                --|
            |--               System Memory Throughput(MB/s):      18353.95                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 63fc
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      94 M        36      15 M   112 M    316 K     0     526 K
 1     169 K       310 K    16 M   103 M     84 M     0      84 K
-----------------------------------------------------------------------
 *      94 M       310 K    32 M   216 M     84 M     0     611 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.95        Core1: 40.84        
Core2: 23.15        Core3: 80.28        
Core4: 18.30        Core5: 45.89        
Core6: 62.97        Core7: 42.31        
Core8: 18.43        Core9: 112.24        
Core10: 27.49        Core11: 41.17        
Core12: 18.64        Core13: 73.84        
Core14: 166.38        Core15: 172.84        
Core16: 48.34        Core17: 68.20        
Core18: 159.19        Core19: 153.76        
Core20: 48.64        Core21: 158.15        
Core22: 164.21        Core23: 76.09        
Core24: 71.60        Core25: 161.09        
Core26: 156.27        Core27: 52.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.70
Socket1: 102.12
DDR read Latency(ns)
Socket0: 1513.87
Socket1: 252.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.82        Core1: 41.81        
Core2: 23.44        Core3: 78.31        
Core4: 18.60        Core5: 46.03        
Core6: 69.54        Core7: 43.22        
Core8: 18.81        Core9: 112.68        
Core10: 27.16        Core11: 40.01        
Core12: 18.37        Core13: 77.93        
Core14: 162.91        Core15: 171.05        
Core16: 50.32        Core17: 75.22        
Core18: 157.97        Core19: 155.08        
Core20: 48.00        Core21: 156.87        
Core22: 159.10        Core23: 75.50        
Core24: 65.97        Core25: 157.74        
Core26: 152.66        Core27: 52.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.23
Socket1: 101.62
DDR read Latency(ns)
Socket0: 1524.71
Socket1: 252.27
irq_total: 134374.572229322
cpu_total: 31.52
cpu_0: 33.71
cpu_1: 47.74
cpu_2: 13.63
cpu_3: 19.81
cpu_4: 23.60
cpu_5: 56.72
cpu_6: 6.05
cpu_7: 47.81
cpu_8: 33.18
cpu_9: 12.83
cpu_10: 4.92
cpu_11: 48.14
cpu_12: 32.58
cpu_13: 1.13
cpu_14: 37.30
cpu_15: 45.88
cpu_16: 1.13
cpu_17: 1.00
cpu_18: 51.20
cpu_19: 65.62
cpu_20: 15.16
cpu_21: 73.47
cpu_22: 49.00
cpu_23: 20.68
cpu_24: 7.71
cpu_25: 65.56
cpu_26: 54.39
cpu_27: 12.77
enp130s0f0_rx_packets: 323994
enp130s0f1_rx_packets: 277787
enp4s0f0_rx_packets: 28643
enp4s0f1_rx_packets: 11659
Total_rx_packets: 642083
enp130s0f0_rx_packets_phy: 324013
enp130s0f1_rx_packets_phy: 277800
enp4s0f0_rx_packets_phy: 28645
enp4s0f1_rx_packets_phy: 11659
Total_rx_packets_phy: 642117
enp130s0f0_rx_bytes: 2906743732
enp130s0f1_rx_bytes: 2493766940
enp4s0f0_rx_bytes: 1890500
enp4s0f1_rx_bytes: 769527
Total_rx_bytes: 5403170699
enp130s0f0_tx_bytes_phy: 3463028
enp130s0f1_tx_bytes_phy: 3562734
enp4s0f0_tx_bytes_phy: 3012938615
enp4s0f1_tx_bytes_phy: 3048060884
Total_tx_bytes_phy: 6068025261
enp130s0f0_tx_packets_phy: 53485
enp130s0f1_tx_packets_phy: 54474
enp4s0f0_tx_packets_phy: 334102
enp4s0f1_tx_packets_phy: 337997
Total_tx_packets_phy: 780058
enp130s0f0_rx_bytes_phy: 2921954271
enp130s0f1_rx_bytes_phy: 2505200447
enp4s0f0_rx_bytes_phy: 2005172
enp4s0f1_rx_bytes_phy: 816165
Total_rx_bytes_phy: 5429976055
enp130s0f0_tx_bytes: 439780
enp130s0f1_tx_bytes: 840150
enp4s0f0_tx_bytes: 3011595017
enp4s0f1_tx_bytes: 3046801726
Total_tx_bytes: 6059676673
enp130s0f0_tx_packets: 6663
enp130s0f1_tx_packets: 12729
enp4s0f0_tx_packets: 334101
enp4s0f1_tx_packets: 338007
Total_tx_packets: 691500


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.12        Core1: 42.80        
Core2: 21.69        Core3: 80.94        
Core4: 18.97        Core5: 44.83        
Core6: 64.69        Core7: 41.97        
Core8: 18.62        Core9: 114.80        
Core10: 26.87        Core11: 40.71        
Core12: 18.75        Core13: 71.99        
Core14: 166.91        Core15: 173.99        
Core16: 37.21        Core17: 74.00        
Core18: 157.08        Core19: 154.74        
Core20: 48.24        Core21: 157.56        
Core22: 161.44        Core23: 76.12        
Core24: 65.05        Core25: 161.18        
Core26: 149.74        Core27: 74.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.39
Socket1: 102.81
DDR read Latency(ns)
Socket0: 1503.59
Socket1: 252.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.49        Core1: 42.35        
Core2: 23.07        Core3: 81.37        
Core4: 19.02        Core5: 45.76        
Core6: 70.39        Core7: 42.10        
Core8: 19.24        Core9: 109.84        
Core10: 27.77        Core11: 40.41        
Core12: 18.55        Core13: 75.72        
Core14: 165.27        Core15: 171.41        
Core16: 44.25        Core17: 64.64        
Core18: 161.03        Core19: 154.24        
Core20: 42.42        Core21: 156.87        
Core22: 163.90        Core23: 75.95        
Core24: 63.75        Core25: 159.70        
Core26: 153.93        Core27: 77.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.68
Socket1: 102.30
DDR read Latency(ns)
Socket0: 1481.11
Socket1: 250.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 42.56        
Core2: 23.17        Core3: 79.88        
Core4: 18.96        Core5: 45.64        
Core6: 66.23        Core7: 42.13        
Core8: 18.55        Core9: 111.24        
Core10: 27.07        Core11: 41.59        
Core12: 18.64        Core13: 71.86        
Core14: 165.39        Core15: 173.02        
Core16: 51.52        Core17: 68.16        
Core18: 156.47        Core19: 155.44        
Core20: 48.39        Core21: 157.39        
Core22: 167.50        Core23: 60.65        
Core24: 66.16        Core25: 158.69        
Core26: 152.02        Core27: 78.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.11
Socket1: 102.32
DDR read Latency(ns)
Socket0: 1487.91
Socket1: 252.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 42.19        
Core2: 22.86        Core3: 79.90        
Core4: 19.02        Core5: 46.72        
Core6: 67.92        Core7: 42.54        
Core8: 18.64        Core9: 110.19        
Core10: 26.15        Core11: 40.13        
Core12: 18.58        Core13: 72.34        
Core14: 164.47        Core15: 172.23        
Core16: 47.33        Core17: 73.00        
Core18: 156.12        Core19: 154.32        
Core20: 47.52        Core21: 157.41        
Core22: 164.57        Core23: 60.35        
Core24: 67.48        Core25: 159.27        
Core26: 152.42        Core27: 77.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.54
Socket1: 102.00
DDR read Latency(ns)
Socket0: 1509.31
Socket1: 252.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 26214
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420291362; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420305958; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210158214; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210158214; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210265236; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210265236; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008588563; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4778108; Consumed Joules: 291.63; Watts: 48.54; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 933075; Consumed DRAM Joules: 14.28; DRAM Watts: 2.38
S1P0; QPIClocks: 14420540602; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420546246; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210337593; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210337593; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210284375; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210284375; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008653354; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5566349; Consumed Joules: 339.74; Watts: 56.55; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1619464; Consumed DRAM Joules: 24.78; DRAM Watts: 4.12
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6799
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.32   0.26    0.70      16 M     23 M    0.32    0.53    0.02    0.03     4928      799      133     66
   1    1     0.04   0.07   0.54    1.09      14 M     21 M    0.31    0.44    0.04    0.06     5488     1452        7     61
   2    0     0.09   0.77   0.12    0.61    2039 K   4683 K    0.56    0.46    0.00    0.00      280       27       10     65
   3    1     0.06   0.53   0.12    0.62    2709 K   4401 K    0.38    0.17    0.00    0.01      168       59       12     61
   4    0     0.03   0.21   0.15    0.60      12 M     17 M    0.27    0.59    0.04    0.06     3696      843        4     67
   5    1     0.07   0.11   0.68    1.22      17 M     24 M    0.29    0.40    0.02    0.03     4872     1504       13     61
   6    0     0.03   0.57   0.06    0.63    1548 K   2553 K    0.39    0.20    0.00    0.01      168       25       40     66
   7    1     0.04   0.07   0.54    1.10      14 M     21 M    0.30    0.44    0.04    0.06     5880     1738        5     61
   8    0     0.10   0.37   0.28    0.72      14 M     23 M    0.36    0.54    0.01    0.02     5152      883       70     65
   9    1     0.06   0.59   0.11    0.69    3000 K   3866 K    0.22    0.18    0.00    0.01      280      147       10     61
  10    0     0.02   0.54   0.03    0.60     730 K   2009 K    0.64    0.26    0.00    0.01        0       17        7     65
  11    1     0.03   0.06   0.55    1.12      14 M     21 M    0.31    0.45    0.04    0.06     4088     1550        3     60
  12    0     0.10   0.36   0.27    0.72      14 M     22 M    0.36    0.54    0.01    0.02     5096      876      132     65
  13    1     0.00   0.26   0.01    0.61     183 K    453 K    0.60    0.11    0.01    0.01       56       15        2     60
  14    0     0.02   0.08   0.26    0.72      26 M     30 M    0.13    0.12    0.13    0.15      168        8     1281     66
  15    1     0.02   0.05   0.38    0.88      22 M     26 M    0.16    0.17    0.13    0.15      560      508        3     59
  16    0     0.00   0.49   0.00    0.60     180 K    246 K    0.27    0.22    0.01    0.01      224       14        4     66
  17    1     0.00   0.13   0.01    0.60     152 K    406 K    0.63    0.10    0.01    0.02       56       16        2     60
  18    0     0.03   0.05   0.60    1.13      39 M     45 M    0.14    0.13    0.14    0.16     1568        8     2536     66
  19    1     0.03   0.03   0.81    1.22      36 M     43 M    0.16    0.18    0.14    0.17      448     1278        0     61
  20    0     0.08   0.68   0.12    0.64    3524 K   6173 K    0.43    0.31    0.00    0.01     1456       15       77     65
  21    1     0.05   0.06   0.86    1.25      37 M     43 M    0.15    0.16    0.07    0.08     5656     1316      846     60
  22    0     0.02   0.04   0.53    1.07      36 M     42 M    0.14    0.12    0.15    0.18     3976       13     1526     66
  23    1     0.08   0.58   0.13    0.60    2212 K   4129 K    0.46    0.25    0.00    0.01      336      147       18     62
  24    0     0.05   0.58   0.08    0.64    1913 K   2363 K    0.19    0.28    0.00    0.01      280       26      160     66
  25    1     0.02   0.03   0.78    1.25      34 M     40 M    0.15    0.16    0.14    0.17     1344      653        1     61
  26    0     0.06   0.10   0.65    1.18      38 M     45 M    0.16    0.18    0.06    0.07     3864     1166     1666     65
  27    1     0.05   0.54   0.08    0.61    1446 K   2723 K    0.47    0.14    0.00    0.01      504      138        6     62
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.21   0.24    0.86     208 M    269 M    0.22    0.34    0.03    0.04    30856     4720     7646     59
 SKT    1     0.04   0.10   0.40    1.08     202 M    259 M    0.22    0.28    0.04    0.05    29736    10521      928     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.32    0.98     411 M    528 M    0.22    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   12 G ; Active cycles:   90 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 32.69 %

 C1 core residency: 32.52 %; C3 core residency: 6.46 %; C6 core residency: 28.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.55 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.14 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7023 M   7008 M   |    7%     7%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   56 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     9.17     6.99     244.52      11.88         479.41
 SKT   1    41.43    33.35     285.33      20.65         477.37
---------------------------------------------------------------------------------------------------------------
       *    50.60    40.35     529.85      32.53         478.44
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
