<stg><name>make_marker</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="2">
<condition id="226">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="2" to="3">
<condition id="228">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="4">
<condition id="230">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="3" to="7">
<condition id="229">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="4" to="5">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="5" to="6">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="6" to="3">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="7" to="8">
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="8" to="9">
<condition id="239">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="8" to="11">
<condition id="245">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="9" to="10">
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="10" to="8">
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="11" to="20">
<condition id="271">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="11" to="12">
<condition id="280">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="12" to="13">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="13" to="14">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="14" to="15">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="15" to="16">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="16" to="17">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="17" to="18">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="18" to="19">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="19" to="11">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="20" to="21">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="21" to="25">
<condition id="281">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="21" to="22">
<condition id="285">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="22" to="23">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="23" to="24">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="24" to="21">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inputStream_V_data_V), !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_keep_V), !map !88

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_strb_V), !map !92

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inputStream_V_user_V), !map !96

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inputStream_V_last_V), !map !100

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inputStream_V_id_V), !map !104

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inputStream_V_dest_V), !map !108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outputStream_V_data_V), !map !112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_keep_V), !map !116

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_strb_V), !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outputStream_V_user_V), !map !124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outputStream_V_last_V), !map !128

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outputStream_V_id_V), !map !132

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outputStream_V_dest_V), !map !136

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @make_marker_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:15  %histogram = alloca [256 x i32], align 16

]]></Node>
<StgValue><ssdm name="histogram"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="64">
<![CDATA[
:16  %img_fifo = alloca [64170 x i8], align 16

]]></Node>
<StgValue><ssdm name="img_fifo"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="64">
<![CDATA[
:17  %backimg = alloca [64170 x i8], align 16

]]></Node>
<StgValue><ssdm name="backimg"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="64">
<![CDATA[
:18  %lineBuff_val_0 = alloca [310 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="64">
<![CDATA[
:19  %lineBuff_val_1 = alloca [310 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
:20  %lineBuff_val_2 = alloca [310 x i8], align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecInterface(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecInterface(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:24  %rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @hls_KD_KD_LineBuffe) nounwind

]]></Node>
<StgValue><ssdm name="rbegin_i"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:25  %rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @hls_KD_KD_LineBuffe, i32 %rbegin_i) nounwind

]]></Node>
<StgValue><ssdm name="rend_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:26  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %idxHist = phi i9 [ 0, %0 ], [ %idxHist_1, %2 ]

]]></Node>
<StgValue><ssdm name="idxHist"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond1 = icmp eq i9 %idxHist, -256

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %idxHist_1 = add i9 %idxHist, 1

]]></Node>
<StgValue><ssdm name="idxHist_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader124.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp = zext i9 %idxHist to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %histogram_addr = getelementptr inbounds [256 x i32]* %histogram, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="histogram_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  store i32 0, i32* %histogram_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
.preheader124.preheader:0  br label %.preheader124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader124:0  %i = phi i16 [ %i_1, %3 ], [ 0, %.preheader124.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader124:1  %exitcond2 = icmp eq i16 %i, -1366

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader124:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader124:3  %i_1 = add i16 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader124:4  br i1 %exitcond2, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6">
<![CDATA[
:0  %empty_7 = call { i8, i1, i1, i5, i1, i2, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %t = call fastcc i32 @otsu([256 x i32]* %histogram)

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6">
<![CDATA[
:0  %empty_7 = call { i8, i1, i1, i5, i1, i2, i6 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %inputStream_V_data_V, i1* %inputStream_V_keep_V, i1* %inputStream_V_strb_V, i5* %inputStream_V_user_V, i1* %inputStream_V_last_V, i2* %inputStream_V_id_V, i6* %inputStream_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="24">
<![CDATA[
:1  %tmp_data_V = extractvalue { i8, i1, i1, i5, i1, i2, i6 } %empty_7, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="8">
<![CDATA[
:2  %tmp_s = zext i8 %tmp_data_V to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %histogram_addr_1 = getelementptr inbounds [256 x i32]* %histogram, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="histogram_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
:4  %histogram_load = load i32* %histogram_addr_1, align 4

]]></Node>
<StgValue><ssdm name="histogram_load"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="16">
<![CDATA[
:7  %tmp_15 = zext i16 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %img_fifo_addr = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="img_fifo_addr"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:9  store i8 %tmp_data_V, i8* %img_fifo_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
:4  %histogram_load = load i32* %histogram_addr_1, align 4

]]></Node>
<StgValue><ssdm name="histogram_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_14 = add nsw i32 %histogram_load, 1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:6  store i32 %tmp_14, i32* %histogram_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader124

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %t = call fastcc i32 @otsu([256 x i32]* %histogram)

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %i2 = phi i16 [ 0, %4 ], [ %i_2, %6 ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %exitcond3 = icmp eq i16 %i2, -1366

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %i_2 = add i16 %i2, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond3, label %.preheader123.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="16">
<![CDATA[
:0  %tmp_16 = zext i16 %i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %img_fifo_addr_1 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="img_fifo_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16">
<![CDATA[
:2  %img_fifo_load = load i8* %img_fifo_addr_1, align 1

]]></Node>
<StgValue><ssdm name="img_fifo_load"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
.preheader123.preheader:0  br label %.preheader123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="16">
<![CDATA[
:2  %img_fifo_load = load i8* %img_fifo_addr_1, align 1

]]></Node>
<StgValue><ssdm name="img_fifo_load"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="8">
<![CDATA[
:3  %tmp_17 = zext i8 %img_fifo_load to i32

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_18 = icmp sgt i32 %tmp_17, %t

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:5  %storemerge = select i1 %tmp_18, i8 -1, i8 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
:6  store i8 %storemerge, i8* %img_fifo_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader123:0  %idxRow = phi i32 [ %idxRow_1, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]

]]></Node>
<StgValue><ssdm name="idxRow"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader123:1  %col_assign = phi i32 [ %idxCol_1, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]

]]></Node>
<StgValue><ssdm name="col_assign"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader123:2  %pixProcessed = phi i32 [ %pixProcessed_2, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]

]]></Node>
<StgValue><ssdm name="pixProcessed"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader123:3  %i3 = phi i16 [ %i_4, %._crit_edge.i.i_ifconv ], [ 0, %.preheader123.preheader ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader123:4  %exitcond4 = icmp eq i16 %i3, -1366

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader123:5  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader123:6  %i_4 = add i16 %i3, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader123:7  br i1 %exitcond4, label %.preheader.preheader, label %._crit_edge.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge.i.i_ifconv:2  %tmp_19 = zext i16 %i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:3  %img_fifo_addr_2 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="img_fifo_addr_2"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge.i.i_ifconv:4  %pixelIn = load i8* %img_fifo_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pixelIn"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:5  %tmp_20 = zext i32 %col_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:6  %lineBuff_val_1_addr = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:7  %lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:10  %lineBuff_val_2_addr = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:11  %lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:37  %tmp_22 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %idxRow, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.i.i_ifconv:38  %icmp = icmp sgt i31 %tmp_22, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:39  %tmp_23 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %col_assign, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.i.i_ifconv:40  %icmp3 = icmp sgt i31 %tmp_23, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge.i.i_ifconv:41  %or_cond = and i1 %icmp, %icmp3

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:91  %tmp_26 = icmp slt i32 %col_assign, 309

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:92  %idxCol = add nsw i32 %col_assign, 1

]]></Node>
<StgValue><ssdm name="idxCol"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:93  %idxRow_2 = add nsw i32 %idxRow, 1

]]></Node>
<StgValue><ssdm name="idxRow_2"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:94  %idxRow_1 = select i1 %tmp_26, i32 %idxRow, i32 %idxRow_2

]]></Node>
<StgValue><ssdm name="idxRow_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="124" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="16">
<![CDATA[
._crit_edge.i.i_ifconv:4  %pixelIn = load i8* %img_fifo_addr_2, align 1

]]></Node>
<StgValue><ssdm name="pixelIn"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:7  %lineBuff_val_1_load = load i8* %lineBuff_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:8  %lineBuff_val_0_addr = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:9  store i8 %lineBuff_val_1_load, i8* %lineBuff_val_0_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:11  %lineBuff_val_2_load = load i8* %lineBuff_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:12  store i8 %lineBuff_val_2_load, i8* %lineBuff_val_1_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:13  store i8 %pixelIn, i8* %lineBuff_val_2_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="131" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:14  %tmp_21 = zext i32 %pixProcessed to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:15  %lineBuff_val_0_addr_1 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:16  %lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:17  %pixProcessed_3 = add nsw i32 %pixProcessed, 1

]]></Node>
<StgValue><ssdm name="pixProcessed_3"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:18  %tmp_47_0_1 = zext i32 %pixProcessed_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_47_0_1"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:19  %lineBuff_val_0_addr_2 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_47_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_2"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:20  %lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_1"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:25  %lineBuff_val_1_addr_1 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:26  %lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_1"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:27  %lineBuff_val_1_addr_2 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_47_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr_2"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:28  %lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_2"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:31  %lineBuff_val_2_addr_1 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:32  %lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_1"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:33  %lineBuff_val_2_addr_2 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_47_0_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr_2"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:34  %lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="146" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:16  %lineBuff_val_0_load = load i8* %lineBuff_val_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:20  %lineBuff_val_0_load_1 = load i8* %lineBuff_val_0_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_1"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:21  %col_assign_1_0_2 = add nsw i32 %pixProcessed, 2

]]></Node>
<StgValue><ssdm name="col_assign_1_0_2"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:22  %tmp_47_0_2 = zext i32 %col_assign_1_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_47_0_2"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:23  %lineBuff_val_0_addr_3 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %tmp_47_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_3"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:24  %lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_2"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:26  %lineBuff_val_1_load_1 = load i8* %lineBuff_val_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_1"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:28  %lineBuff_val_1_load_2 = load i8* %lineBuff_val_1_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_2"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:29  %lineBuff_val_1_addr_3 = getelementptr [310 x i8]* %lineBuff_val_1, i64 0, i64 %tmp_47_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:30  %lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_3"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:32  %lineBuff_val_2_load_1 = load i8* %lineBuff_val_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_1"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:34  %lineBuff_val_2_load_2 = load i8* %lineBuff_val_2_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_2"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:35  %lineBuff_val_2_addr_3 = getelementptr [310 x i8]* %lineBuff_val_2, i64 0, i64 %tmp_47_0_2

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_addr_3"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:36  %lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_3"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:42  %tmp_19_0_1_i = icmp ult i8 %lineBuff_val_0_load_1, %lineBuff_val_0_load

]]></Node>
<StgValue><ssdm name="tmp_19_0_1_i"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:43  %valInWindow_0_minVal = select i1 %tmp_19_0_1_i, i32 %pixProcessed_3, i32 %pixProcessed

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:44  %valInWindow_0_minVal_1 = zext i32 %valInWindow_0_minVal to i64

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_1"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:45  %lineBuff_val_0_addr_4 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_minVal_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:46  %lineBuff_val_0_load_3 = load i8* %lineBuff_val_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_3"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:64  %tmp_24_0_1_i = icmp ugt i8 %lineBuff_val_0_load_1, %lineBuff_val_0_load

]]></Node>
<StgValue><ssdm name="tmp_24_0_1_i"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:65  %valInWindow_0_maxVal = select i1 %tmp_24_0_1_i, i32 %pixProcessed_3, i32 %pixProcessed

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:88  %pixProcessed_1 = select i1 %or_cond, i32 %pixProcessed_3, i32 %pixProcessed

]]></Node>
<StgValue><ssdm name="pixProcessed_1"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:95  %idxCol_1 = select i1 %tmp_26, i32 %idxCol, i32 0

]]></Node>
<StgValue><ssdm name="idxCol_1"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:96  %pixProcessed_2 = select i1 %tmp_26, i32 %pixProcessed_1, i32 0

]]></Node>
<StgValue><ssdm name="pixProcessed_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="170" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:24  %lineBuff_val_0_load_2 = load i8* %lineBuff_val_0_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_2"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:30  %lineBuff_val_1_load_3 = load i8* %lineBuff_val_1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_1_load_3"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:36  %lineBuff_val_2_load_3 = load i8* %lineBuff_val_2_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_2_load_3"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:46  %lineBuff_val_0_load_3 = load i8* %lineBuff_val_0_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_3"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:66  %valInWindow_0_maxVal_1 = zext i32 %valInWindow_0_maxVal to i64

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_1"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:67  %lineBuff_val_0_addr_6 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_maxVal_1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:68  %lineBuff_val_0_load_5 = load i8* %lineBuff_val_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="177" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:47  %tmp_19_0_2_i = icmp ult i8 %lineBuff_val_0_load_2, %lineBuff_val_0_load_3

]]></Node>
<StgValue><ssdm name="tmp_19_0_2_i"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:48  %valInWindow_0_minVal_2 = select i1 %tmp_19_0_2_i, i32 %col_assign_1_0_2, i32 %valInWindow_0_minVal

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_2"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:49  %valInWindow_0_minVal_3 = zext i32 %valInWindow_0_minVal_2 to i64

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_3"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:50  %lineBuff_val_0_addr_5 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_minVal_3

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:51  %lineBuff_val_0_load_4 = load i8* %lineBuff_val_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_4"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:68  %lineBuff_val_0_load_5 = load i8* %lineBuff_val_0_addr_6, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_5"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="330">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:69  %tmp_24_0_2_i = icmp ugt i8 %lineBuff_val_0_load_2, %lineBuff_val_0_load_5

]]></Node>
<StgValue><ssdm name="tmp_24_0_2_i"/></StgValue>
</operation>

<operation id="184" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:70  %valInWindow_0_maxVal_2 = select i1 %tmp_24_0_2_i, i32 %col_assign_1_0_2, i32 %valInWindow_0_maxVal

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_2"/></StgValue>
</operation>

<operation id="185" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:71  %valInWindow_0_maxVal_3 = zext i32 %valInWindow_0_maxVal_2 to i64

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_3"/></StgValue>
</operation>

<operation id="186" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:72  %lineBuff_val_0_addr_7 = getelementptr [310 x i8]* %lineBuff_val_0, i64 0, i64 %valInWindow_0_maxVal_3

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_addr_7"/></StgValue>
</operation>

<operation id="187" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:73  %lineBuff_val_0_load_6 = load i8* %lineBuff_val_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="188" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:51  %lineBuff_val_0_load_4 = load i8* %lineBuff_val_0_addr_5, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_4"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:52  %tmp_19_1_i = icmp ult i8 %lineBuff_val_1_load_1, %lineBuff_val_0_load_4

]]></Node>
<StgValue><ssdm name="tmp_19_1_i"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:53  %valInWindow_0_minVal_4 = select i1 %tmp_19_1_i, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_0_load_4

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_4"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:54  %tmp_19_1_1_i = icmp ult i8 %lineBuff_val_1_load_2, %valInWindow_0_minVal_4

]]></Node>
<StgValue><ssdm name="tmp_19_1_1_i"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:55  %valInWindow_0_minVal_5 = select i1 %tmp_19_1_1_i, i8 %lineBuff_val_1_load_2, i8 %valInWindow_0_minVal_4

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_5"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="326">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge.i.i_ifconv:73  %lineBuff_val_0_load_6 = load i8* %lineBuff_val_0_addr_7, align 1

]]></Node>
<StgValue><ssdm name="lineBuff_val_0_load_6"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="324">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:74  %tmp_24_1_i = icmp ugt i8 %lineBuff_val_1_load_1, %lineBuff_val_0_load_6

]]></Node>
<StgValue><ssdm name="tmp_24_1_i"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:75  %valInWindow_0_maxVal_4 = select i1 %tmp_24_1_i, i8 %lineBuff_val_1_load_1, i8 %lineBuff_val_0_load_6

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_4"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="322">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:76  %tmp_24_1_1_i = icmp ugt i8 %lineBuff_val_1_load_2, %valInWindow_0_maxVal_4

]]></Node>
<StgValue><ssdm name="tmp_24_1_1_i"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:77  %valInWindow_0_maxVal_5 = select i1 %tmp_24_1_1_i, i8 %lineBuff_val_1_load_2, i8 %valInWindow_0_maxVal_4

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:56  %tmp_19_1_2_i = icmp ult i8 %lineBuff_val_1_load_3, %valInWindow_0_minVal_5

]]></Node>
<StgValue><ssdm name="tmp_19_1_2_i"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:57  %valInWindow_0_minVal_6 = select i1 %tmp_19_1_2_i, i8 %lineBuff_val_1_load_3, i8 %valInWindow_0_minVal_5

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_6"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:58  %tmp_19_2_i = icmp ult i8 %lineBuff_val_2_load_1, %valInWindow_0_minVal_6

]]></Node>
<StgValue><ssdm name="tmp_19_2_i"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:59  %valInWindow_0_minVal_7 = select i1 %tmp_19_2_i, i8 %lineBuff_val_2_load_1, i8 %valInWindow_0_minVal_6

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_7"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:60  %tmp_19_2_1_i = icmp ult i8 %lineBuff_val_2_load_2, %valInWindow_0_minVal_7

]]></Node>
<StgValue><ssdm name="tmp_19_2_1_i"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:61  %valInWindow_0_minVal_8 = select i1 %tmp_19_2_1_i, i8 %lineBuff_val_2_load_2, i8 %valInWindow_0_minVal_7

]]></Node>
<StgValue><ssdm name="valInWindow_0_minVal_8"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="320">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:78  %tmp_24_1_2_i = icmp ugt i8 %lineBuff_val_1_load_3, %valInWindow_0_maxVal_5

]]></Node>
<StgValue><ssdm name="tmp_24_1_2_i"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:79  %valInWindow_0_maxVal_6 = select i1 %tmp_24_1_2_i, i8 %lineBuff_val_1_load_3, i8 %valInWindow_0_maxVal_5

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_6"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:80  %tmp_24_2_i = icmp ugt i8 %lineBuff_val_2_load_1, %valInWindow_0_maxVal_6

]]></Node>
<StgValue><ssdm name="tmp_24_2_i"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:81  %valInWindow_0_maxVal_7 = select i1 %tmp_24_2_i, i8 %lineBuff_val_2_load_1, i8 %valInWindow_0_maxVal_6

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_7"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:82  %tmp_24_2_1_i = icmp ugt i8 %lineBuff_val_2_load_2, %valInWindow_0_maxVal_7

]]></Node>
<StgValue><ssdm name="tmp_24_2_1_i"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:83  %valInWindow_0_maxVal_8 = select i1 %tmp_24_2_1_i, i8 %lineBuff_val_2_load_2, i8 %valInWindow_0_maxVal_7

]]></Node>
<StgValue><ssdm name="valInWindow_0_maxVal_8"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i_ifconv:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.i.i_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:62  %tmp_19_2_2_i = icmp ult i8 %lineBuff_val_2_load_3, %valInWindow_0_minVal_8

]]></Node>
<StgValue><ssdm name="tmp_19_2_2_i"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:63  %valOutputFg = select i1 %tmp_19_2_2_i, i8 %lineBuff_val_2_load_3, i8 %valInWindow_0_minVal_8

]]></Node>
<StgValue><ssdm name="valOutputFg"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:84  %tmp_24_2_2_i = icmp ugt i8 %lineBuff_val_2_load_3, %valInWindow_0_maxVal_8

]]></Node>
<StgValue><ssdm name="tmp_24_2_2_i"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:85  %valOutputBg = select i1 %tmp_24_2_2_i, i8 %lineBuff_val_2_load_3, i8 %valInWindow_0_maxVal_8

]]></Node>
<StgValue><ssdm name="valOutputBg"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:86  %phitmp = icmp eq i8 %valOutputBg, 0

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:87  %phitmp1 = select i1 %phitmp, i8 -128, i8 0

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:89  %valOutputFg1 = select i1 %or_cond, i8 %valOutputFg, i8 0

]]></Node>
<StgValue><ssdm name="valOutputFg1"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge.i.i_ifconv:90  %valOutputBg1 = select i1 %or_cond, i8 %phitmp1, i8 -128

]]></Node>
<StgValue><ssdm name="valOutputBg1"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
._crit_edge.i.i_ifconv:97  store i8 %valOutputFg1, i8* %img_fifo_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i_ifconv:98  %backimg_addr_1 = getelementptr inbounds [64170 x i8]* %backimg, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="backimg_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="16">
<![CDATA[
._crit_edge.i.i_ifconv:99  store i8 %valOutputBg1, i8* %backimg_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i_ifconv:100  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i_ifconv:101  br label %.preheader123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="225" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="226" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %i4 = phi i16 [ %i_3, %10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i4"/></StgValue>
</operation>

<operation id="227" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:1  %exitcond = icmp eq i16 %i4, -1366

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="228" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64170, i64 64170, i64 64170)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="229" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:3  %i_3 = add i16 %i4, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="230" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %11, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_24 = zext i16 %i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %img_fifo_addr_3 = getelementptr inbounds [64170 x i8]* %img_fifo, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="img_fifo_addr_3"/></StgValue>
</operation>

<operation id="233" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="16">
<![CDATA[
:4  %FgValIn_data_V = load i8* %img_fifo_addr_3, align 1

]]></Node>
<StgValue><ssdm name="FgValIn_data_V"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="235" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="16">
<![CDATA[
:4  %FgValIn_data_V = load i8* %img_fifo_addr_3, align 1

]]></Node>
<StgValue><ssdm name="FgValIn_data_V"/></StgValue>
</operation>

<operation id="237" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_25 = icmp eq i8 %FgValIn_data_V, -1

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_25, label %8, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %backimg_addr = getelementptr inbounds [64170 x i8]* %backimg, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="backimg_addr"/></StgValue>
</operation>

<operation id="240" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="16">
<![CDATA[
:1  %tmp_data_V_1 = load i8* %backimg_addr, align 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="241" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="243" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="16">
<![CDATA[
:1  %tmp_data_V_1 = load i8* %backimg_addr, align 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="244" st_id="23" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="5" op_12_bw="1" op_13_bw="2" op_14_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="23" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="5" op_12_bw="1" op_13_bw="2" op_14_bw="6">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 -1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="246" st_id="24" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="5" op_12_bw="1" op_13_bw="2" op_14_bw="6">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 %tmp_data_V_1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="24" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="1" op_6_bw="2" op_7_bw="6" op_8_bw="8" op_9_bw="1" op_10_bw="1" op_11_bw="5" op_12_bw="1" op_13_bw="2" op_14_bw="6">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i5P.i1P.i2P.i6P(i8* %outputStream_V_data_V, i1* %outputStream_V_keep_V, i1* %outputStream_V_strb_V, i5* %outputStream_V_user_V, i1* %outputStream_V_last_V, i2* %outputStream_V_id_V, i6* %outputStream_V_dest_V, i8 -1, i1 true, i1 true, i5 1, i1 undef, i2 0, i6 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
