
---------- Begin Simulation Statistics ----------
final_tick                               17928131202387                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 110749                       # Simulator instruction rate (inst/s)
host_mem_usage                               17114620                       # Number of bytes of host memory used
host_op_rate                                   199569                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9029.29                       # Real time elapsed on the host
host_tick_rate                                3668686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999984818                       # Number of instructions simulated
sim_ops                                    1801969089                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033126                       # Number of seconds simulated
sim_ticks                                 33125640201                       # Number of ticks simulated
system.cpu0.committedInsts                         17                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests        45584                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1721381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3443705                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu0.num_fp_insts                           17                       # number of float instructions
system.cpu0.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu0.num_int_insts                          11                       # number of integer instructions
system.cpu0.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                            8                       # number of memory refs
system.cpu0.num_store_insts                         2                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         17                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests        45578                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1721288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3443523                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu1.num_fp_insts                           17                       # number of float instructions
system.cpu1.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu1.num_int_insts                          11                       # number of integer instructions
system.cpu1.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu1.num_load_insts                          6                       # Number of load instructions
system.cpu1.num_mem_refs                            8                       # number of memory refs
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         17                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests        45583                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1721459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3443859                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              31                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        31                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu2.num_fp_insts                           17                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu2.num_int_insts                          11                       # number of integer instructions
system.cpu2.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu2.num_load_insts                          6                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         2                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests        45580                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1721443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3443829                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops            1                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu3.num_fp_insts                           17                       # number of float instructions
system.cpu3.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   11                       # Number of integer alu accesses
system.cpu3.num_int_insts                          11                       # number of integer instructions
system.cpu3.num_int_register_reads                 30                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                            8                       # number of memory refs
system.cpu3.num_store_insts                         2                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  3     12.50%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     37.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 7     29.17%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      8.33%     75.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      2      8.33%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests           5499                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          5499                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        204537192                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       100507617                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249992501                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            450485259                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.397917                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.397917                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        146662279                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        84012895                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  74202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      1092578                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        46301405                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            4.822370                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           140835307                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          42654333                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles        6042914                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    102953832                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          255                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     45397337                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    502246287                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     98180974                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      3026519                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    479711860                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents         10036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       182590                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        993260                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       196309                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        17511                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       731644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       360934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        628052046                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            477936020                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.567121                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        356181780                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              4.804518                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             479207026                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       664469128                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      299462081                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.513084                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.513084                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      2621717      0.54%      0.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    289471925     59.96%     60.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       962220      0.20%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1082679      0.22%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      2983022      0.62%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     17493204      3.62%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        61417      0.01%     65.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      7580138      1.57%     66.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv       605474      0.13%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     17349509      3.59%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt        38393      0.01%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     61661343     12.77%     83.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     36574799      7.58%     90.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     37783144      7.83%     98.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      6389325      1.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     482738384                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      102880513                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    200757251                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     96432502                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    108420299                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13676571                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028331                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        4036961     29.52%     29.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd         9890      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        216786      1.59%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            2      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     31.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       506444      3.70%     34.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt        54520      0.40%     35.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult       340318      2.49%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     37.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3282143     24.00%     61.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      1160313      8.48%     70.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3537428     25.86%     96.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       531766      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     390912725                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    878505408                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    381503518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    445604258                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         502246275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        482738384                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     51760952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       707161                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     74995169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     99402164                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     4.856417                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689034                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     13735187     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2718491      2.73%     16.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      5141188      5.17%     21.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6695115      6.74%     28.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9446893      9.50%     37.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12229614     12.30%     50.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15183196     15.27%     65.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     14402486     14.49%     80.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19849994     19.97%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     99402164                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  4.852795                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5208958                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2557620                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    102953832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     45397337                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      236404015                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                99476366                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    347                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        204538279                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       100507628                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249992294                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            450484882                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.397918                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.397918                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        146662065                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        84012669                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  74851                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1092654                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        46301397                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.822274                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           140829154                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          42654440                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        6048361                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    102973377                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     45383001                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    502303717                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     98174714                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3008506                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    479702253                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         10064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       182421                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        993278                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       196145                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        17488                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       731659                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       360995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        628019689                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            477925491                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.567132                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        356170305                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.804412                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             479197226                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       664457392                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      299452265                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.513082                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.513082                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      2621670      0.54%      0.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    289458262     59.97%     60.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       962236      0.20%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd      1082688      0.22%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      2982970      0.62%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     17493180      3.62%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp        61417      0.01%     65.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      7580093      1.57%     66.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv       605473      0.13%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     17349492      3.59%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt        38393      0.01%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     61654226     12.77%     83.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     36574432      7.58%     90.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     37776742      7.83%     98.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      6389413      1.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     482710762                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      102877798                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    200748146                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     96432421                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    108394471                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13678881                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.028338                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        4037015     29.51%     29.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     29.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     29.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd         9891      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        218578      1.60%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            2      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       506859      3.71%     34.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt        54502      0.40%     35.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     35.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult       341330      2.50%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     37.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       3282193     23.99%     61.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1158779      8.47%     70.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      3538082     25.87%     96.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       531650      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     390890175                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    878460434                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    381493070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    445745296                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         502303705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        482710762                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     51818747                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       706663                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     75156991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     99401515                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.856171                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.688723                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     13734856     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2718146      2.73%     16.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      5136366      5.17%     21.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6694518      6.73%     28.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9455513      9.51%     37.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12235298     12.31%     50.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15186287     15.28%     65.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     14404182     14.49%     80.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19836349     19.96%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     99401515                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.852517                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      5212569                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2558948                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    102973377                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     45383001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      236394734                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                99476366                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        204546650                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       100512799                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249999954                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            450499386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.397906                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.397906                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        146665973                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        84015192                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  73394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      1092724                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        46303222                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            4.822544                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           140839289                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          42655475                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles        6042832                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    102957378                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     45400185                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    502265917                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     98183814                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3028920                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    479729158                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents         10078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents       182469                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        993322                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles       196237                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        17513                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       731683                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       361041                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        628079040                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            477954249                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.567120                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        356196356                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              4.804702                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             479224918                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       664491585                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      299474489                       # number of integer regfile writes
system.switch_cpus2.ipc                      2.513159                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                2.513159                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      2622183      0.54%      0.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    289484028     59.96%     60.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       962290      0.20%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd      1082726      0.22%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      2983148      0.62%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc        80077      0.02%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     17493576      3.62%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      7580286      1.57%     66.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       605499      0.13%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     17349944      3.59%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     61664148     12.77%     83.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     36576410      7.58%     90.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     37784344      7.83%     98.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      6389606      1.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     482758084                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      102883683                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    200763069                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     96435158                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    108422176                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13678948                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.028335                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        4037802     29.52%     29.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd         9871      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        216945      1.59%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       506453      3.70%     34.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt        54520      0.40%     35.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult       340425      2.49%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       3280949     23.99%     61.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1162670      8.50%     70.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3537428     25.86%     96.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       531885      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     390931166                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    878541784                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    381519091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    445627530                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         502265905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        482758084                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     51766466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       706771                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     75001640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     99402972                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     4.856576                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.689236                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     13732887     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2718659      2.73%     16.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      5149066      5.18%     21.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6695452      6.74%     28.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9442184      9.50%     37.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12229502     12.30%     50.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15169106     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     14404873     14.49%     80.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19861243     19.98%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     99402972                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  4.852993                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      5200532                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2538929                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    102957378                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     45400185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      236411665                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                99476366                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        204545835                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       100512405                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000001                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            450499466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.397905                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.397905                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        146666006                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        84014917                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  73240                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      1092673                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        46302993                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            4.822518                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           140838421                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          42655242                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        6042141                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    102956347                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts          257                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     45399946                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    502260283                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     98183179                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      3029537                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    479726536                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         10035                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       182424                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        993197                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       196158                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        17459                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       731603                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       361070                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        628072612                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            477951983                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.567123                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        356194446                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              4.804679                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             479222318                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       664487839                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      299472576                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.513160                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.513160                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      2622143      0.54%      0.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    289482499     59.96%     60.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       962241      0.20%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd      1082718      0.22%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      2983127      0.62%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        80075      0.02%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     17493588      3.62%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.19% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp        61424      0.01%     65.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      7580281      1.57%     66.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       605496      0.13%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     17349947      3.59%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt        38395      0.01%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     70.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     61663932     12.77%     83.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     36576346      7.58%     90.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     37784237      7.83%     98.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      6389630      1.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     482756079                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      102883993                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    200763259                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     96435136                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    108421212                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13679134                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.028335                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        4037921     29.52%     29.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     29.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         9862      0.07%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        217210      1.59%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            2      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     31.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       506516      3.70%     34.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt        54528      0.40%     35.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     35.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult       340566      2.49%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     37.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3280849     23.98%     61.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1162426      8.50%     70.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3537285     25.86%     96.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       531969      3.89%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     390929077                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    878537792                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    381516847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    445617079                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         502260271                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        482756079                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded           12                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     51760742                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       706639                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     74990390                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     99403126                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     4.856548                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.689321                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     13733804     13.82%     13.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2718737      2.74%     16.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      5150842      5.18%     21.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6694782      6.73%     28.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9439696      9.50%     37.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12229373     12.30%     50.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15168198     15.26%     65.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     14405077     14.49%     80.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19862617     19.98%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     99403126                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  4.852973                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5196715                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2536079                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    102956347                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     45399946                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      236410174                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                99476366                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    116790743                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       116790747                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    116791859                       # number of overall hits
system.cpu0.dcache.overall_hits::total      116791863                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3405964                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3405968                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3428996                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3429000                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  16281309060                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16281309060                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  16281309060                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16281309060                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            8                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    120196707                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    120196715                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            8                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    120220855                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    120220863                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.028337                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.028522                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028523                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  4780.235217                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4780.229603                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  4748.127166                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4748.121627                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1721126                       # number of writebacks
system.cpu0.dcache.writebacks::total          1721126                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1691998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1691998                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1691998                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1691998                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1713966                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1713966                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1721644                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1721644                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   7819242597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7819242597                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   7852662810                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7852662810                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data  4562.075675                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4562.075675                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data  4561.142031                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4561.142031                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1721126                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     76712253                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       76712256                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3068754                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3068757                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  14630411277                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14630411277                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     79781007                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     79781013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.038465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038465                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  4767.541249                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  4767.536588                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1685207                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1685207                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1383547                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1383547                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data   6298158537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6298158537                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data  4552.182569                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4552.182569                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            1                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     40078490                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      40078491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       337210                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       337211                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   1650897783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1650897783                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     40415700                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     40415702                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.500000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  4895.755710                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  4895.741192                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         6791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         6791                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       330419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       330419                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   1521084060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1521084060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4603.500586                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4603.500586                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data        23032                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        24148                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.953785                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.953785                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         7678                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     33420213                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     33420213                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.317956                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data  4352.723756                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  4352.723756                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          506.209999                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          118513513                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1721638                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.837649                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     3.001826                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   503.208173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.005863                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.982828                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988691                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        963488542                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       963488542                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           21                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     45449043                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        45449064                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           21                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     45449043                       # number of overall hits
system.cpu0.icache.overall_hits::total       45449064                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          757                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           760                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          757                       # number of overall misses
system.cpu0.icache.overall_misses::total          760                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     49480137                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49480137                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     49480137                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49480137                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     45449800                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     45449824                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     45449800                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     45449824                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.125000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.125000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 65363.457067                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65105.443421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 65363.457067                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65105.443421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          238                       # number of writebacks
system.cpu0.icache.writebacks::total              238                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           67                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           67                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          690                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          690                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          690                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          690                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     43649307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     43649307                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     43649307                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     43649307                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 63259.865217                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63259.865217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 63259.865217                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63259.865217                       # average overall mshr miss latency
system.cpu0.icache.replacements                   238                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           21                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     45449043                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       45449064                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          757                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          760                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     49480137                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49480137                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     45449800                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     45449824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 65363.457067                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65105.443421                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           67                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          690                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          690                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     43649307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     43649307                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 63259.865217                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63259.865217                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          442.293168                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           45449757                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              693                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         65584.064935                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   439.293169                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.857994                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.863854                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        363599285                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       363599285                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1391918                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       467590                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1253775                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        330413                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       330413                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1391920                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1616                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5164420                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5166036                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        59072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    220336896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           220395968                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                            9                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1722342                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.026477                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.160548                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1676740     97.35%     97.35% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               45602      2.65%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1722342                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2293179858                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         692298                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1719915030                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst          234                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1720709                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1720943                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst          234                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1720709                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1720943                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          448                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data          927                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         1382                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          448                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data          927                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         1382                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     42284007                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data     87145434                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    129429441                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     42284007                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data     87145434                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    129429441                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          682                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1721636                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1722325                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          682                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1721636                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1722325                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.656891                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.000538                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.656891                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.000538                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 94383.944196                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 94008.019417                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 93653.719971                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 94383.944196                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 94008.019417                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 93653.719971                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu0.l2cache.writebacks::total               1                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst            7                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst            7                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data          927                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data          927                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     41384907                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data     86836743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    128221650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     41384907                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data     86836743                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    128221650                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.646628                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.000538                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.646628                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.000538                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 93843.326531                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 93675.019417                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 93729.276316                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 93843.326531                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 93675.019417                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 93729.276316                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                    1                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       467590                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       467590                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       467590                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       467590                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      1215569                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      1215569                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      1215569                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      1215569                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       330015                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       330015                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     36119178                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     36119178                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       330412                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       330413                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001205                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 90980.297229                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 90751.703518                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     35986977                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     35986977                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 90647.297229                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 90647.297229                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst          234                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1390694                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1390928                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          448                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data          530                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total          984                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     42284007                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data     51026256                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     93310263                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          682                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1391224                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1391912                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.656891                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.000381                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000707                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94383.944196                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 96275.954717                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 94827.503049                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          530                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     41384907                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     50849766                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     92234673                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.646628                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.000381                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 93843.326531                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 95942.954717                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 94989.364573                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        1184.917231                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3405485                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         2476.716364                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     4.000000                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   437.134784                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data   740.782447                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000732                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000977                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.106722                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.180855                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.289286                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        54489247                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       54489247                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  33125629878                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29250.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29250.numOps                      0                       # Number of Ops committed
system.cpu0.thread29250.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    116783679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116783683                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    116784822                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116784826                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3405746                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3405750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3428778                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3428782                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  16276104270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16276104270                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  16276104270                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16276104270                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            8                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    120189425                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    120189433                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            8                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    120213600                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    120213608                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.028336                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028337                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.028522                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028522                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  4779.012959                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  4779.007346                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  4746.911077                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  4746.905540                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1721060                       # number of writebacks
system.cpu1.dcache.writebacks::total          1721060                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1691844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1691844                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1691844                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1691844                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1713902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1713902                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1721580                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1721580                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7817042799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7817042799                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   7850451357                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7850451357                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  4560.962528                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4560.962528                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  4560.027043                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4560.027043                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1721060                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     76705230                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       76705233                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      3068528                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3068531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  14626932426                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14626932426                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     79773758                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     79773764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.038465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  4766.758663                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  4766.754002                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1685053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1685053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      1383475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1383475                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   6297757938                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6297757938                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  4552.129918                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4552.129918                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            1                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     40078449                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40078450                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       337218                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       337219                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   1649171844                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1649171844                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     40415667                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     40415669                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  4890.521396                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  4890.506893                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         6791                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6791                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       330427                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       330427                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   1519284861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1519284861                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  4597.944057                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4597.944057                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         1143                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1143                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        23032                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        23032                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        24175                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        24175                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.952720                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.952720                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         7678                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         7678                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data     33408558                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     33408558                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.317601                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.317601                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  4351.205783                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  4351.205783                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          506.209457                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          118506411                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1721572                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.836163                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.001827                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   503.207630                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.982827                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988690                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          271                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        963430436                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       963430436                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     45431471                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        45431492                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     45431471                       # number of overall hits
system.cpu1.icache.overall_hits::total       45431492                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          731                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           734                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          731                       # number of overall misses
system.cpu1.icache.overall_misses::total          734                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     50250699                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     50250699                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     50250699                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     50250699                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     45432202                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     45432226                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     45432202                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     45432226                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.125000                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.125000                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 68742.406293                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68461.442779                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 68742.406293                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68461.442779                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          212                       # number of writebacks
system.cpu1.icache.writebacks::total              212                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           67                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           67                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          664                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          664                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          664                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          664                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     44611011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     44611011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     44611011                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     44611011                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 67185.257530                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67185.257530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 67185.257530                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67185.257530                       # average overall mshr miss latency
system.cpu1.icache.replacements                   212                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     45431471                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       45431492                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          731                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          734                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     50250699                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     50250699                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     45432202                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     45432226                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 68742.406293                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68461.442779                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           67                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          664                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          664                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     44611011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     44611011                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 67185.257530                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67185.257530                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          441.293384                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           45432159                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              667                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         68114.181409                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   438.293384                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.856042                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.861901                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        363458475                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       363458475                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1391819                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       467589                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      1253684                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        330420                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       330420                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1391822                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1537                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5164225                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5165762                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        55680                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    220328448                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           220384128                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                           10                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       1722252                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.026474                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.160540                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             1676657     97.35%     97.35% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               45595      2.65%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         1722252                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2293057980                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         665660                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1719849429                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst          209                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1720644                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1720853                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst          209                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1720644                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1720853                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          446                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data          927                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         1380                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          446                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data          927                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         1380                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     43357599                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data     85213035                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    128570634                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     43357599                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data     85213035                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    128570634                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          655                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1721571                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1722233                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          655                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1721571                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1722233                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.680916                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.000538                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.680916                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.000538                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 97214.347534                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 91923.446602                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 93167.126087                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 97214.347534                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 91923.446602                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 93167.126087                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu1.l2cache.writebacks::total               1                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          441                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data          927                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          441                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data          927                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     42531093                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data     84904344                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    127435437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     42531093                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data     84904344                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    127435437                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.673282                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.000538                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.673282                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.000538                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96442.387755                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 91590.446602                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 93154.559211                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96442.387755                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 91590.446602                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 93154.559211                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                    1                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       467589                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       467589                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       467589                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       467589                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      1215486                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      1215486                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      1215486                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      1215486                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data            9                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       330022                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       330022                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     34293339                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     34293339                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       330419                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       330420                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.001202                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.001205                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 86381.206549                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 86164.168342                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     34161138                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     34161138                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.001202                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 86048.206549                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 86048.206549                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst          209                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      1390622                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      1390831                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          446                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data          530                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total          982                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     43357599                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data     50919696                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     94277295                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          655                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1391152                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1391813                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.680916                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.000381                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.000706                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 97214.347534                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 96074.898113                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 96005.392057                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_hits::.switch_cpus1.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          530                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     42531093                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     50743206                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     93274299                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.673282                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.000381                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 96442.387755                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 95741.898113                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 96060.040165                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        1185.014205                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3405312                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         2476.590545                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     4.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   437.268705                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data   740.745501                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000977                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.106755                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.180846                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.289310                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        54486447                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       54486447                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  33125629878                       # Cumulative time (in ticks) in various power states
system.cpu1.thread29250.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread29250.numOps                      0                       # Number of Ops committed
system.cpu1.thread29250.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            4                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    116795305                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       116795309                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            4                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    116796421                       # number of overall hits
system.cpu2.dcache.overall_hits::total      116796425                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3405972                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3405976                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3429007                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3429011                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  16286369328                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16286369328                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  16286369328                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16286369328                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    120201277                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    120201285                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    120225428                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    120225436                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.028336                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.028336                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.028521                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.028522                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  4781.709693                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  4781.704078                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  4749.587658                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  4749.582118                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1721208                       # number of writebacks
system.cpu2.dcache.writebacks::total          1721208                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1691927                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1691927                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1691927                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1691927                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1714045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1714045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1721724                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1721724                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7820222616                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7820222616                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data   7853630508                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7853630508                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  4562.437168                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  4562.437168                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  4561.492149                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  4561.492149                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1721208                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     76715409                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76715412                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3068731                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3068734                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  14637056292                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14637056292                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     79784140                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     79784146                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038463                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038463                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  4769.742376                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  4769.737713                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1685133                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1685133                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      1383598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1383598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   6300765594                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6300765594                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  4553.899033                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4553.899033                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            1                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     40079896                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      40079897                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       337241                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       337242                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   1649313036                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1649313036                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     40417137                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40417139                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.500000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data  4890.606528                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  4890.592026                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         6794                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         6794                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       330447                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       330447                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   1519457022                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1519457022                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data  4598.186765                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4598.186765                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data         1116                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        23035                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.953791                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.953791                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data         7679                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data     33407892                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total     33407892                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data  4350.552416                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total  4350.552416                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          506.208996                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          118518157                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1721720                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            68.837068                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     3.001827                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   503.207168                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005863                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.982827                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988689                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        963525208                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       963525208                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           21                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     45450783                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        45450804                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           21                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     45450783                       # number of overall hits
system.cpu2.icache.overall_hits::total       45450804                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          754                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           757                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          754                       # number of overall misses
system.cpu2.icache.overall_misses::total          757                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     49528422                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     49528422                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     49528422                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     49528422                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     45451537                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     45451561                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     45451537                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     45451561                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.125000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.125000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 65687.562334                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65427.241744                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 65687.562334                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65427.241744                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          234                       # number of writebacks
system.cpu2.icache.writebacks::total              234                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           68                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           68                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           68                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          686                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          686                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          686                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          686                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     43658964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     43658964                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     43658964                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     43658964                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 63642.804665                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63642.804665                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 63642.804665                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63642.804665                       # average overall mshr miss latency
system.cpu2.icache.replacements                   234                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           21                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     45450783                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       45450804                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          754                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     49528422                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     49528422                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     45451537                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     45451561                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 65687.562334                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65427.241744                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          686                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          686                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     43658964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     43658964                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 63642.804665                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63642.804665                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          442.292787                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           45451493                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              689                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         65967.333817                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   439.292788                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.857994                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.863853                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        363613177                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       363613177                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1391968                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1253838                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp            8                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        330441                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       330441                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1391968                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1604                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5164664                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5166268                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        58560                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    220347392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           220405952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                            9                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic                    576                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       1722418                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.026475                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.160543                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             1676817     97.35%     97.35% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               45601      2.65%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         1722418                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2293283088                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         687970                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1719996948                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst          230                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1720790                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1721020                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst          230                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1720790                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1721020                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          448                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data          926                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         1381                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          448                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data          926                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         1381                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     42312645                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data     87654258                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    129966903                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     42312645                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data     87654258                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    129966903                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          678                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1721716                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1722401                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          678                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1721716                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1722401                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.660767                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.000538                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.000802                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.660767                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.000538                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.000802                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 94447.868304                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 94659.025918                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 94110.719044                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 94447.868304                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 94659.025918                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 94110.719044                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu2.l2cache.writebacks::total               1                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          441                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data          926                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         1367                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          441                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data          926                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         1367                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     41815476                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data     87345900                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    129161376                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     41815476                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data     87345900                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    129161376                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.650442                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.000538                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.650442                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.000538                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 94819.673469                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 94326.025918                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 94485.278713                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 94819.673469                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 94326.025918                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 94485.278713                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                    1                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      1215633                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      1215633                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      1215633                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      1215633                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data            8                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            8                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            8                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       330043                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       330043                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data     34361604                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     34361604                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       330440                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       330441                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.001204                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 86553.158690                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 86335.688442                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     34229403                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     34229403                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 86220.158690                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 86220.158690                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst          230                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1390747                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1390977                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          448                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data          529                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          983                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     42312645                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data     53292654                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     95605299                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          678                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1391276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1391960                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.660767                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.000380                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.000706                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94447.868304                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 100742.257089                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 97258.696846                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.inst            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          529                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          970                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     41815476                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     53116497                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     94931973                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.650442                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.000380                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000697                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 94819.673469                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 100409.257089                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 97868.013402                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        1183.923559                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3405640                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            1374                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs         2478.631732                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     4.000000                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   437.134578                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data   739.788982                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000732                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000977                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.106722                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.180613                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.289044                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         1373                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1250                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.335205                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        54491726                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       54491726                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  33125629878                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29250.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29250.numOps                      0                       # Number of Ops committed
system.cpu2.thread29250.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    116794434                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       116794438                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    116795550                       # number of overall hits
system.cpu3.dcache.overall_hits::total      116795554                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3406006                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3406010                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3429041                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3429045                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  16289630730                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  16289630730                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  16289630730                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  16289630730                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            8                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    120200440                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    120200448                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            8                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    120224591                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    120224599                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.028336                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028336                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.028522                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028522                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  4782.619505                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  4782.613888                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  4750.491677                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  4750.486135                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1721202                       # number of writebacks
system.cpu3.dcache.writebacks::total          1721202                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1691966                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1691966                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1691966                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1691966                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1714040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1714040                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1721719                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1721719                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   7821948555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7821948555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   7855367103                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7855367103                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.014260                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014260                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.014321                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014321                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  4563.457419                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4563.457419                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  4562.514036                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4562.514036                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1721202                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     76714538                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       76714541                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      3068756                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      3068759                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  14639524488                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  14639524488                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     79783294                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     79783300                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.500000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038464                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038464                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  4770.507817                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  4770.503154                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1685178                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1685178                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1383578                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1383578                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   6301681011                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6301681011                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017342                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  4554.626491                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4554.626491                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            1                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     40079896                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      40079897                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       337250                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       337251                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   1650106242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1650106242                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     40417146                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     40417148                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.500000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008344                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  4892.827997                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  4892.813489                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         6788                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6788                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       330462                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       330462                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   1520267544                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1520267544                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008176                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4600.430742                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4600.430742                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data         1116                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1116                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        23035                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        23035                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total        24151                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.953791                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.953791                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data         7679                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         7679                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data     33418548                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     33418548                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.317958                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data  4351.940096                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total  4351.940096                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          506.208559                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          118517281                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1721714                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.836799                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     17895005562852                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     3.001827                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   503.206733                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.005863                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.982826                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988689                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        963518506                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       963518506                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           21                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45449938                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45449959                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           21                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45449938                       # number of overall hits
system.cpu3.icache.overall_hits::total       45449959                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          746                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           749                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          746                       # number of overall misses
system.cpu3.icache.overall_misses::total          749                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     50651298                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     50651298                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     50651298                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     50651298                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45450684                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45450708                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45450684                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45450708                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.125000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.125000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 67897.182306                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 67625.230975                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 67897.182306                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 67625.230975                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          225                       # number of writebacks
system.cpu3.icache.writebacks::total              225                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           70                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           70                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          676                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          676                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     43885071                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     43885071                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     43885071                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     43885071                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000015                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000015                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 64918.744083                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64918.744083                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 64918.744083                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64918.744083                       # average overall mshr miss latency
system.cpu3.icache.replacements                   225                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           21                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45449938                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45449959                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          746                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          749                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     50651298                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     50651298                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45450684                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45450708                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 67897.182306                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 67625.230975                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           70                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          676                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     43885071                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     43885071                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 64918.744083                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64918.744083                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          440.294171                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45450638                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              679                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         66937.611193                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   437.294172                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.854090                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.859950                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        363606343                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       363606343                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1391938                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       467605                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1253823                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp            9                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        330455                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       330455                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1391938                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1574                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5164648                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5166222                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        57280                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    220346624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           220403904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                           10                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                    640                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1722403                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.026473                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.160537                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1676806     97.35%     97.35% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               45597      2.65%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1722403                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2293263108                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           6.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         677648                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1719991287                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          5.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst          221                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1720783                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1721004                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst          221                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1720783                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1721004                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          446                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data          927                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         1380                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          446                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data          927                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         1380                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     42578379                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data     89483760                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    132062139                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     42578379                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data     89483760                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    132062139                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          667                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1721710                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1722384                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          667                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1721710                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1722384                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.668666                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.000538                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000801                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.668666                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.000538                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000801                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 95467.217489                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 96530.485437                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 95697.202174                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 95467.217489                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 96530.485437                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 95697.202174                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.l2cache.writebacks::total               1                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          441                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data          927                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         1368                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          441                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data          927                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         1368                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     42112512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data     89175069                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    131287581                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     42112512                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data     89175069                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    131287581                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.661169                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.000538                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.661169                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.000538                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95493.224490                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 96197.485437                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 95970.453947                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95493.224490                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 96197.485437                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 95970.453947                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                    1                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       467605                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       467605                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       467605                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      1215623                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      1215623                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      1215623                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      1215623                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            9                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       330057                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       330057                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          398                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     35110188                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     35110188                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       330454                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       330455                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.001201                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.001204                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 88438.760705                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 88216.552764                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          397                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     34977987                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     34977987                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.001201                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 88105.760705                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 88105.760705                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst          221                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1390726                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1390947                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          446                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data          530                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          982                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     42578379                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data     54373572                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     96951951                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          667                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1391256                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1391929                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.668666                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.000381                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000705                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 95467.217489                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 102591.645283                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 98729.074338                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          441                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          530                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          971                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     42112512                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     54197082                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     96309594                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.661169                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.000381                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 95493.224490                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 102258.645283                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 99185.987642                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        1185.017317                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3405616                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            1375                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         2476.811636                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    17895005562519                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     4.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   437.267320                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data   740.749998                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000977                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.106755                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.180847                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.289311                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         1374                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          113                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1251                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.335449                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        54491311                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       54491311                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 17895005572509                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  33125629878                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp                3907                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq               1592                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp              1592                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           3907                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port         2748                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port         2750                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                   10998                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port        87936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        88000                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                   351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               5499                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     5499    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 5499                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy              1821843                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy              910422                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy              911088                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data          927                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data          927                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data          926                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          441                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data          927                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              5499                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data          927                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data          927                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data          926                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          441                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data          927                       # number of overall misses
system.l3cache.overall_misses::total             5499                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     39621672                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data     83130453                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     40766859                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data     81198387                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     40052574                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data     83643939                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40347279                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data     85469112                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    494230275                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     39621672                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data     83130453                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     40766859                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data     81198387                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     40052574                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data     83643939                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40347279                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data     85469112                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    494230275                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data          927                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data          927                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data          926                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          441                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data          927                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            5499                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data          927                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data          927                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data          926                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          441                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data          927                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           5499                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 89845.061224                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 89676.864078                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 92441.857143                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 87592.650485                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 90822.163265                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 90328.227862                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 91490.428571                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 92199.689320                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 89876.391162                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 89845.061224                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 89676.864078                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 92441.857143                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 87592.650485                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 90822.163265                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 90328.227862                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 91490.428571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 92199.689320                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 89876.391162                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data          927                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data          927                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data          926                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          441                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data          927                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         5471                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data          927                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data          927                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data          926                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          441                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data          927                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         5471                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     36684612                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data     76956633                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     37829799                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data     75024567                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     37115514                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data     77476779                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     37410219                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data     79295292                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    457793415                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     36684612                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data     76956633                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     37829799                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data     75024567                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     37115514                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data     77476779                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     37410219                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data     79295292                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    457793415                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.994908                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.994908                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 83185.061224                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 83016.864078                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85781.857143                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 80932.650485                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 84162.163265                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 83668.227862                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 84830.428571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 85539.689320                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 83676.369037                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 83185.061224                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 83016.864078                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85781.857143                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 80932.650485                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 84162.163265                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 83668.227862                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 84830.428571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 85539.689320                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 83676.369037                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data          397                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total           1592                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data     34400565                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     32574393                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data     32642325                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data     33390909                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    133008192                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          397                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total         1592                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 86651.297229                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 82051.367758                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 82222.481108                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 84108.083123                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83547.859296                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data          397                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total         1588                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     31756545                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     29930373                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data     29998305                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     30746889                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    122432112                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.997487                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 79991.297229                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 75391.367758                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 75562.481108                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 77448.083123                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 77098.307305                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data          530                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data          530                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data          529                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          441                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data          530                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3907                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39621672                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data     48729888                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     40766859                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data     48623994                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     40052574                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data     51001614                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40347279                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data     52078203                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    361222083                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data          530                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data          530                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data          529                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          441                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data          530                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         3907                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 89845.061224                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 91943.184906                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 92441.857143                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 91743.384906                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90822.163265                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 96411.368620                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91490.428571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 98260.760377                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 92455.101868                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data          530                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data          530                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data          529                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          441                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data          530                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3883                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     36684612                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data     45200088                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     37829799                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data     45094194                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     37115514                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data     47478474                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     37410219                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data     48548403                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    335361303                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.993857                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 83185.061224                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 85283.184906                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 85781.857143                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85083.384906                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 84162.163265                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 89751.368620                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 84830.428571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 91600.760377                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 86366.547257                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.l3cache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.tag_accesses                87984                       # Number of tag accesses
system.l3cache.tags.data_accesses               87984                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples       927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples       927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples       926.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples       927.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000873468                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18398                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5471                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5471                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5471                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1029                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  350144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     10.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33051905343                       # Total gap between requests
system.mem_ctrls.avgGap                    6041291.42                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data        59328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data        59328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data        59264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        28224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data        59328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 852028.816009055474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 1790999.347937402315                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 852028.816009055474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 1790999.347937402315                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 852028.816009055474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1789067.309805862606                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 852028.816009055474                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 1790999.347937402315                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data          927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data          927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data          926                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          441                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data          927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     20159447                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data     42177947                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     21302920                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data     40262276                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     20589753                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data     42744403                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     20883279                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data     44523890                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     45713.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     45499.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     48305.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     43432.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     46688.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     46160.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     47354.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     48030.09                       # Per-requestor read average memory access latency
system.mem_ctrls.rh_rrs_num_accesses             1800                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                362                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                     22                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           31                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data        59328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data        59328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data        59264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        28224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data        59328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        351936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        28224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       113664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data          927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data          927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data          926                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data          927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           5499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         5796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       852029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data      1790999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       852029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data      1790999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       852029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data      1789067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       852029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data      1790999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         10624278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         5796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       852029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       852029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       852029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       852029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3431300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         5796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       852029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data      1790999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       852029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data      1790999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       852029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data      1789067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       852029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data      1790999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        10624278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5471                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           93                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          213                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           91                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17          115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22          128                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25          217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26          333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27          300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29          225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               156945183                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              18229372                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          252643915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                28686.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           46178.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3665                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.99                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1806                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   193.878184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   140.231468                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   211.956110                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          465     25.75%     25.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          998     55.26%     81.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           99      5.48%     86.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           83      4.60%     91.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           44      2.44%     93.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           23      1.27%     94.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           18      1.00%     95.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           18      1.00%     96.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           58      3.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1806                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                350144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               10.570181                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    5632466.112000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    7488291.484800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   23012759.212800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11808958894.251387                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 3228328032.048281                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 19143836553.140598                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  34217256996.253742                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1032.953832                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  29204886288                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2983400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    937343590                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3907                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1592                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1592                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3907                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port        10998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total        10998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  10998                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port       351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total       351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  351936                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5499                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5499    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5499                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy             1821843                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           10102879                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       52466967                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     32686921                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1048324                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     22350363                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       21909967                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    98.029580                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        8264728                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           40                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2877754                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      2714502                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       163252                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted       116935                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     51760991                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       977916                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     92463358                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     4.872041                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.282271                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     15970863     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      7240879      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5083236      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     10115172     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      3178655      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      2226403      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3399829      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3499785      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41748536     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     92463358                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249992501                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     450485259                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          132209404                       # Number of memory references committed
system.switch_cpus0.commit.loads             91793701                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          44283209                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          93658516                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          395871827                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      6935092                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass      2418126      0.54%      0.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    268721520     59.65%     60.19% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       953130      0.21%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd      1017838      0.23%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2922426      0.65%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        80069      0.02%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     17150241      3.81%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        61417      0.01%     65.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      7400057      1.64%     66.76% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       592142      0.13%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     16927157      3.76%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt        31732      0.01%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     56692836     12.58%     83.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     34124652      7.58%     90.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     35100865      7.79%     98.60% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      6291051      1.40%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    450485259                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41748536                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5908865                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     15053360                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         71362347                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      6084326                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        993260                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     21312421                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        70946                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     520778986                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       430904                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           98384326                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           42654333                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               667718                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               108425                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       971083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             294838418                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           52466967                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     32889197                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             97367158                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        2127382                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines         45449800                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     99402164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     5.366333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.940357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        11493769     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4185166      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         6650251      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         4382818      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        11994643     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         3252683      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         8519451      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3954797      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        44968586     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     99402164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.527431                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.963904                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           45449826                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   87                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           18298628                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       11160114                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         8662                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        17511                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       4981627                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads        60179                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  33125640201                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        993260                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         8889383                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles        6440677                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles         1400                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         74364101                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles      8713337                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     514567422                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        41250                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       2380222                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       1796996                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       3021714                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    520546759                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1355533812                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       719982629                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        157119647                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    455213771                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        65332904                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         23185817                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               552961072                       # The number of ROB reads
system.switch_cpus0.rob.writes             1011441094                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249992501                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          450485259                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       52462909                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     32680075                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1048352                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     22336597                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       21896198                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    98.028352                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        8274510                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2877649                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2707706                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       169943                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted       116926                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     51818776                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts       977944                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     92456291                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.872409                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.282105                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     15964006     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1      7240460      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5083488      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10114539     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3178478      3.44%     44.97% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2226980      2.41%     47.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      3400835      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3500033      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41747472     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     92456291                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249992294                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     450484882                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          132209287                       # Number of memory references committed
system.switch_cpus1.commit.loads             91793620                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          44283172                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating          93658435                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          395871488                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      6935086                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass      2418124      0.54%      0.54% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    268721296     59.65%     60.19% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       953128      0.21%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd      1017838      0.23%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      2922422      0.65%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc        80069      0.02%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     17150230      3.81%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp        61417      0.01%     65.11% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      7400053      1.64%     66.76% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       592141      0.13%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     16927145      3.76%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt        31732      0.01%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     56692790     12.58%     83.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     34124626      7.58%     90.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     35100830      7.79%     98.60% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite      6291041      1.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    450484882                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41747472                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         5905940                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     15052043                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         71365939                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles      6084309                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        993278                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     21298728                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred        70946                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     520889118                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       431200                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           98378105                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           42654440                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               667840                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               108425                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       971454                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             294830080                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           52462909                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     32878414                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97366120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2127418                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.cacheLines         45432202                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          323                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     99401515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     5.367616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     2.939856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        11487160     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185475      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6636380      6.68%     22.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4376309      4.40%     26.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        11997304     12.07%     38.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         3252619      3.27%     42.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         8532739      8.58%     50.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3954942      3.98%     54.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        44978587     45.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     99401515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.527391                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.963820                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           45432228                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   87                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           18299508                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       11179737                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         8661                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        17488                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       4967327                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads        60178                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  33125640201                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        993278                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles         8889579                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        6444361                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         1281                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         74364573                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles      8708437                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     514639006                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        41219                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2379842                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       1792619                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       3021840                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    520648881                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1355725695                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       720200598                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        157017719                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    455213393                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        65435385                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         23184265                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               553012477                       # The number of ROB reads
system.switch_cpus1.rob.writes             1011562367                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249992294                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          450484882                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       52469385                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     32688580                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      1048410                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     22351839                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       21911356                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    98.029321                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        8265105                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2877860                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      2714585                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       163275                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted       116940                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     51766495                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts       978000                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     92463270                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     4.872198                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.282185                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     15967957     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      7241050      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5083272      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     10116155     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      3178955      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      2226422      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      3400017      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3500241      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41749201     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     92463270                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249999954                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     450499386                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          132213704                       # Number of memory references committed
system.switch_cpus2.commit.loads             91796567                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          44284656                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          93661067                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          395884415                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      6935285                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass      2418328      0.54%      0.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    268729934     59.65%     60.19% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       953158      0.21%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      2922550      0.65%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     17150627      3.81%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      7400238      1.64%     66.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       592165      0.13%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     16927568      3.76%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     56694737     12.58%     83.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     34125839      7.58%     90.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     35101830      7.79%     98.60% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      6291298      1.40%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    450499386                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41749201                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         5909500                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     15050201                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         71365323                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      6084620                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        993322                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     21313937                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred        70948                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     520800256                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts       430978                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           98387190                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           42655475                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses               667789                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       971854                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             294852228                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           52469385                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     32891046                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97367131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        2127510                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines         45451537                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     99402972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     5.366560                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.940217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        11490411     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4185164      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         6650588      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         4382849      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        11995238     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         3252843      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         8520072      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         3954909      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        44970898     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     99402972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.527456                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.964043                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           45451563                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   88                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           18298322                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       11160799                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         8672                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        17513                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       4983036                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads        60157                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  33125640201                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        993322                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         8890501                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles        6441043                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         1400                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         74366899                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8709801                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     514587122                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        41251                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       2380681                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1795387                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3019374                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    520566995                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1355584950                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       720010747                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        157122599                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    455227832                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        65339090                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         23188888                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               552979950                       # The number of ROB reads
system.switch_cpus2.rob.writes             1011481229                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249999954                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          450499386                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       52468328                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     32687954                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      1048308                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     22351293                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       21910872                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.029550                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        8264956                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2877740                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      2714605                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       163135                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted       116855                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     51760771                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       977896                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92464279                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     4.872146                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.282174                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     15969465     17.27%     17.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      7239861      7.83%     25.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5083205      5.50%     30.60% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     10115830     10.94%     41.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3179201      3.44%     44.98% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      2227071      2.41%     47.39% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      3401769      3.68%     51.06% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3500084      3.79%     54.85% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41747793     45.15%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92464279                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     450499466                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          132213732                       # Number of memory references committed
system.switch_cpus3.commit.loads             91796583                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          44284663                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          93661082                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          395884488                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      6935287                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass      2418328      0.54%      0.54% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    268729979     59.65%     60.19% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       953158      0.21%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     60.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      1017886      0.23%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.63% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      2922550      0.65%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.27% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        80071      0.02%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     17150630      3.81%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.10% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp        61424      0.01%     65.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      7400239      1.64%     66.76% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       592165      0.13%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.89% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     16927571      3.76%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt        31733      0.01%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     56694745     12.58%     83.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     34125851      7.58%     90.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     35101838      7.79%     98.60% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      6291298      1.40%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    450499466                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41747793                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5908963                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     15052024                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         71364611                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      6084325                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        993197                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     21313817                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred        70950                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     520792407                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       431001                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           98386559                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           42655242                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses               667801                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               108436                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       971823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             294846770                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           52468328                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     32890433                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97367439                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        2127264                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles          160                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.pendingQuiesceStallCycles           47                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.cacheLines         45450684                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          336                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     99403126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     5.366446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     2.940296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        11492309     11.56%     11.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4185296      4.21%     15.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         6650244      6.69%     22.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         4382846      4.41%     26.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        11995045     12.07%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         3252612      3.27%     42.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         8519551      8.57%     50.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3955098      3.98%     54.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        44970125     45.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     99403126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.527445                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.963988                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45450710                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   88                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 17928131202387                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           18298534                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       11159752                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         8674                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        17459                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       4982790                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        60149                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  33125640201                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        993197                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         8890111                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles        6441104                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles         1272                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         74365746                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles      8711690                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     514580400                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        41509                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       2379950                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       1795840                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       3020635                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    520560044                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1355566069                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       719998543                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        157122347                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    455227904                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        65332043                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              3                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            3                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         23189922                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               552976723                       # The number of ROB reads
system.switch_cpus3.rob.writes             1011469107                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000001                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          450499466                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
