{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667365864573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667365864573 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 23:11:04 2022 " "Processing started: Tue Nov 01 23:11:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667365864573 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365864573 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alu -c Alu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365864574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667365865141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667365865141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/Alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_full_adder " "Found entity 1: nbit_full_adder" {  } { { "nbit_full_adder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_multiplier " "Found entity 1: nbit_multiplier" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbit_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nbit_divider " "Found entity 1: nbit_divider" {  } { { "nbit_divider.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/regFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extendSign.sv(11) " "Verilog HDL warning at extendSign.sv(11): extended using \"x\" or \"z\"" {  } { { "extendSign.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/extendSign.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1667365875519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extendsign.sv 1 1 " "Found 1 design units, including 1 entities, in source file extendsign.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendSign " "Found entity 1: extendSign" {  } { { "extendSign.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/extendSign.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 asip " "Found entity 1: asip" {  } { { "asip.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a1 " "Found entity 1: mux2a1" {  } { { "mux2a1.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux2a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condLogic " "Found entity 1: condLogic" {  } { { "condLogic.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/condLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffnextvalue.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffnextvalue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffNextValue " "Found entity 1: ffNextValue" {  } { { "ffNextValue.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ffNextValue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazardunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "hazardUnit.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/hazardUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp2.sv 1 1 " "Found 1 design units, including 1 entities, in source file comp2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comp2 " "Found entity 1: comp2" {  } { { "comp2.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/comp2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "ROM_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "RAM_tb.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3a1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3a1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a1 " "Found entity 1: mux3a1" {  } { { "mux3a1.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/mux3a1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxaluparams.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxaluparams.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxAluParams " "Found entity 1: muxAluParams" {  } { { "muxAluParams.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAluParams.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxalu1b.sv 1 1 " "Found 1 design units, including 1 entities, in source file muxalu1b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxAlu1B " "Found entity 1: muxAlu1B" {  } { { "muxAlu1B.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/muxAlu1B.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667365875647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:meminstructions " "Elaborating entity \"ROM\" for hierarchy \"ROM:meminstructions\"" {  } { { "processor.sv" "meminstructions" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:meminstructions\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:meminstructions\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:meminstructions\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:meminstructions\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:meminstructions\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365875705 ""}  } { { "ROM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667365875705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6v91 " "Found entity 1: altsyncram_6v91" {  } { { "db/altsyncram_6v91.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6v91 ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated " "Elaborating entity \"altsyncram_6v91\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_eca.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_eca.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_eca " "Found entity 1: decode_eca" {  } { { "db/decode_eca.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_eca.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_eca ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|decode_eca:rden_decode " "Elaborating entity \"decode_eca\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|decode_eca:rden_decode\"" {  } { { "db/altsyncram_6v91.tdf" "rden_decode" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jsb " "Found entity 1: mux_jsb" {  } { { "db/mux_jsb.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_jsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jsb ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|mux_jsb:mux2 " "Elaborating entity \"mux_jsb\" for hierarchy \"ROM:meminstructions\|altsyncram:altsyncram_component\|altsyncram_6v91:auto_generated\|mux_jsb:mux2\"" {  } { { "db/altsyncram_6v91.tdf" "mux2" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_6v91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875898 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerarom.sv 1 1 " "Using design file registerarom.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAROM " "Found entity 1: registerAROM" {  } { { "registerarom.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerarom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667365875915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAROM registerAROM:reg1 " "Elaborating entity \"registerAROM\" for hierarchy \"registerAROM:reg1\"" {  } { { "processor.sv" "reg1" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asip asip:myProcessor " "Elaborating entity \"asip\" for hierarchy \"asip:myProcessor\"" {  } { { "processor.sv" "myProcessor" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 16 asip.sv(33) " "Verilog HDL assignment warning at asip.sv(33): truncated value with size 48 to match size of target (16)" {  } { { "asip.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667365875920 "|processor|asip:myProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit asip:myProcessor\|controlUnit:controller " "Elaborating entity \"controlUnit\" for hierarchy \"asip:myProcessor\|controlUnit:controller\"" {  } { { "asip.sv" "controller" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder asip:myProcessor\|controlUnit:controller\|decoder:deco " "Elaborating entity \"decoder\" for hierarchy \"asip:myProcessor\|controlUnit:controller\|decoder:deco\"" {  } { { "controlUnit.sv" "deco" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/controlUnit.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardUnit asip:myProcessor\|hazardUnit:hazardU " "Elaborating entity \"hazardUnit\" for hierarchy \"asip:myProcessor\|hazardUnit:hazardU\"" {  } { { "asip.sv" "hazardU" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath asip:myProcessor\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"asip:myProcessor\|datapath:datapath\"" {  } { { "asip.sv" "datapath" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile asip:myProcessor\|datapath:datapath\|regFile:regfile " "Elaborating entity \"regFile\" for hierarchy \"asip:myProcessor\|datapath:datapath\|regFile:regfile\"" {  } { { "datapath.sv" "regfile" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder asip:myProcessor\|datapath:datapath\|adder:pcAdder " "Elaborating entity \"adder\" for hierarchy \"asip:myProcessor\|datapath:datapath\|adder:pcAdder\"" {  } { { "datapath.sv" "pcAdder" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 asip:myProcessor\|datapath:datapath\|mux2a1:muxPcSrc " "Elaborating entity \"mux2a1\" for hierarchy \"asip:myProcessor\|datapath:datapath\|mux2a1:muxPcSrc\"" {  } { { "datapath.sv" "muxPcSrc" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffNextValue asip:myProcessor\|datapath:datapath\|ffNextValue:pcRegister " "Elaborating entity \"ffNextValue\" for hierarchy \"asip:myProcessor\|datapath:datapath\|ffNextValue:pcRegister\"" {  } { { "datapath.sv" "pcRegister" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extendSign asip:myProcessor\|datapath:datapath\|extendSign:extSign " "Elaborating entity \"extendSign\" for hierarchy \"asip:myProcessor\|datapath:datapath\|extendSign:extSign\"" {  } { { "datapath.sv" "extSign" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 asip:myProcessor\|datapath:datapath\|mux2a1:muxA1RegFile " "Elaborating entity \"mux2a1\" for hierarchy \"asip:myProcessor\|datapath:datapath\|mux2a1:muxA1RegFile\"" {  } { { "datapath.sv" "muxA1RegFile" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875943 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registerareg.sv 1 1 " "Using design file registerareg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAReg " "Found entity 1: registerAReg" {  } { { "registerareg.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registerareg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365875957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667365875957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAReg asip:myProcessor\|datapath:datapath\|registerAReg:regARefFile " "Elaborating entity \"registerAReg\" for hierarchy \"asip:myProcessor\|datapath:datapath\|registerAReg:regARefFile\"" {  } { { "datapath.sv" "regARefFile" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condLogic asip:myProcessor\|datapath:datapath\|condLogic:conditional " "Elaborating entity \"condLogic\" for hierarchy \"asip:myProcessor\|datapath:datapath\|condLogic:conditional\"" {  } { { "datapath.sv" "conditional" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr asip:myProcessor\|datapath:datapath\|condLogic:conditional\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"asip:myProcessor\|datapath:datapath\|condLogic:conditional\|flopenr:flagreg1\"" {  } { { "condLogic.sv" "flagreg1" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/condLogic.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAlu1B asip:myProcessor\|datapath:datapath\|muxAlu1B:muxALU1B " "Elaborating entity \"muxAlu1B\" for hierarchy \"asip:myProcessor\|datapath:datapath\|muxAlu1B:muxALU1B\"" {  } { { "datapath.sv" "muxALU1B" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 asip:myProcessor\|datapath:datapath\|mux2a1:muxALU1A " "Elaborating entity \"mux2a1\" for hierarchy \"asip:myProcessor\|datapath:datapath\|mux2a1:muxALU1A\"" {  } { { "datapath.sv" "muxALU1A" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a1 asip:myProcessor\|datapath:datapath\|mux3a1:muxALU2B " "Elaborating entity \"mux3a1\" for hierarchy \"asip:myProcessor\|datapath:datapath\|mux3a1:muxALU2B\"" {  } { { "datapath.sv" "muxALU2B" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxAluParams asip:myProcessor\|datapath:datapath\|muxAluParams:muxALU1Params " "Elaborating entity \"muxAluParams\" for hierarchy \"asip:myProcessor\|datapath:datapath\|muxAluParams:muxALU1Params\"" {  } { { "datapath.sv" "muxALU1Params" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu asip:myProcessor\|datapath:datapath\|alu:alu_instance1 " "Elaborating entity \"alu\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\"" {  } { { "datapath.sv" "alu_instance1" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875972 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cero alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"cero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negativo alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"negativo\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setToZero alu.sv(46) " "Verilog HDL Always Construct warning at alu.sv(46): inferring latch(es) for variable \"setToZero\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negativo alu.sv(46) " "Inferred latch for \"negativo\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cero alu.sv(46) " "Inferred latch for \"cero\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.sv(46) " "Inferred latch for \"out\[0\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.sv(46) " "Inferred latch for \"out\[1\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.sv(46) " "Inferred latch for \"out\[2\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.sv(46) " "Inferred latch for \"out\[3\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.sv(46) " "Inferred latch for \"out\[4\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.sv(46) " "Inferred latch for \"out\[5\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.sv(46) " "Inferred latch for \"out\[6\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.sv(46) " "Inferred latch for \"out\[7\]\" at alu.sv(46)" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365875973 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance\"" {  } { { "alu.sv" "sum_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance " "Elaborating entity \"full_adder\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sum_instance\|full_adder:geninstance\[0\].f1_instance\"" {  } { { "nbit_full_adder.sv" "geninstance\[0\].f1_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_full_adder.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_multiplier asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_multiplier:multInst " "Elaborating entity \"nbit_multiplier\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_multiplier:multInst\"" {  } { { "alu.sv" "multInst" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nbit_multiplier.sv(5) " "Verilog HDL assignment warning at nbit_multiplier.sv(5): truncated value with size 32 to match size of target (8)" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667365875981 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nbit_multiplier.sv(7) " "Verilog HDL assignment warning at nbit_multiplier.sv(7): truncated value with size 32 to match size of target (8)" {  } { { "nbit_multiplier.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_multiplier.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667365875981 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1|nbit_multiplier:multInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_divider asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst " "Elaborating entity \"nbit_divider\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\"" {  } { { "alu.sv" "divInst" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp2 asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|comp2:c_instance " "Elaborating entity \"comp2\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|comp2:c_instance\"" {  } { { "alu.sv" "c_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875983 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 comp2.sv(11) " "Verilog HDL assignment warning at comp2.sv(11): truncated value with size 32 to match size of target (8)" {  } { { "comp2.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/comp2.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667365875984 "|processor_tb|processor:procesador|asip:myProcessor|datapath:datapath|alu:alu_instance1|comp2:c_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_full_adder asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sub_instance " "Elaborating entity \"nbit_full_adder\" for hierarchy \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_full_adder:sub_instance\"" {  } { { "alu.sv" "sub_instance" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365875984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a1 asip:myProcessor\|datapath:datapath\|mux2a1:muxPostALU " "Elaborating entity \"mux2a1\" for hierarchy \"asip:myProcessor\|datapath:datapath\|mux2a1:muxPostALU\"" {  } { { "datapath.sv" "muxPostALU" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/datapath.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876041 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registeraalu.sv 1 1 " "Using design file registeraalu.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAALU " "Found entity 1: registerAALU" {  } { { "registeraalu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeraalu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365876055 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667365876055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAALU asip:myProcessor\|registerAALU:regALU " "Elaborating entity \"registerAALU\" for hierarchy \"asip:myProcessor\|registerAALU:regALU\"" {  } { { "asip.sv" "regALU" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876056 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registeramem.sv 1 1 " "Using design file registeramem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registerAMem " "Found entity 1: registerAMem" {  } { { "registeramem.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/registeramem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365876070 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667365876070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAMem asip:myProcessor\|registerAMem:regMem " "Elaborating entity \"registerAMem\" for hierarchy \"asip:myProcessor\|registerAMem:regMem\"" {  } { { "asip.sv" "regMem" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/asip.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:memdata " "Elaborating entity \"RAM\" for hierarchy \"RAM:memdata\"" {  } { { "processor.sv" "memdata" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:memdata\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:memdata\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:memdata\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:memdata\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:memdata\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:memdata\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram.mif " "Parameter \"init_file\" = \"ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365876092 ""}  } { { "RAM.v" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667365876092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e7i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e7i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e7i1 " "Found entity 1: altsyncram_e7i1" {  } { { "db/altsyncram_e7i1.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365876213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365876213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e7i1 RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated " "Elaborating entity \"altsyncram_e7i1\" for hierarchy \"RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l0b " "Found entity 1: decode_l0b" {  } { { "db/decode_l0b.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/decode_l0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365876270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365876270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l0b RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|decode_l0b:decode3 " "Elaborating entity \"decode_l0b\" for hierarchy \"RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|decode_l0b:decode3\"" {  } { { "db/altsyncram_e7i1.tdf" "decode3" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psb " "Found entity 1: mux_psb" {  } { { "db/mux_psb.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/mux_psb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365876331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365876331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_psb RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|mux_psb:mux2 " "Elaborating entity \"mux_psb\" for hierarchy \"RAM:memdata\|altsyncram:altsyncram_component\|altsyncram_e7i1:auto_generated\|mux_psb:mux2\"" {  } { { "db/altsyncram_e7i1.tdf" "mux2" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/altsyncram_e7i1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365876331 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877449 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877450 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877451 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877452 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365877453 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878888 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|cero " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|cero\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 2 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878890 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[0\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[0\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[1\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[1\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[2\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[2\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[3\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[3\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[4\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[4\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[5\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[5\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[6\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[6\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[7\] " "LATCH primitive \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|out\[7\]\" is permanently enabled" {  } { { "alu.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/alu.sv" 46 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1667365878891 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\|Div0\"" {  } { { "nbit_divider.sv" "Div0" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365879374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|nbit_divider:divInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"asip:myProcessor\|datapath:datapath\|alu:alu_instance2\|nbit_divider:divInst\|Div0\"" {  } { { "nbit_divider.sv" "Div0" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365879374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|nbit_divider:divInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"asip:myProcessor\|datapath:datapath\|alu:alu_instance3\|nbit_divider:divInst\|Div0\"" {  } { { "nbit_divider.sv" "Div0" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365879374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|nbit_divider:divInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"asip:myProcessor\|datapath:datapath\|alu:alu_instance4\|nbit_divider:divInst\|Div0\"" {  } { { "nbit_divider.sv" "Div0" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365879374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|nbit_divider:divInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"asip:myProcessor\|datapath:datapath\|alu:alu_instance5\|nbit_divider:divInst\|Div0\"" {  } { { "nbit_divider.sv" "Div0" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365879374 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|nbit_divider:divInst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"asip:myProcessor\|datapath:datapath\|alu:alu_instance6\|nbit_divider:divInst\|Div0\"" {  } { { "nbit_divider.sv" "Div0" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365879374 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667365879374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\|lpm_divide:Div0\"" {  } { { "nbit_divider.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365879418 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\|lpm_divide:Div0 " "Instantiated megafunction \"asip:myProcessor\|datapath:datapath\|alu:alu_instance1\|nbit_divider:divInst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365879418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365879418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365879418 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667365879418 ""}  } { { "nbit_divider.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/nbit_divider.sv" 2 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667365879418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hlm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hlm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hlm " "Found entity 1: lpm_divide_hlm" {  } { { "db/lpm_divide_hlm.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/lpm_divide_hlm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365879466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365879466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365879481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365879481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c8f " "Found entity 1: alt_u_div_c8f" {  } { { "db/alt_u_div_c8f.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/alt_u_div_c8f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365879499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365879499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/add_sub_1tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365879551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365879551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/db/add_sub_2tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667365879601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365879601 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667365881810 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/output_files/Alu.map.smsg " "Generated suppressed messages file C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/output_files/Alu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365884982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667365885464 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667365885464 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[0\] " "No output dependent on input pin \"btn\[0\]\"" {  } { { "processor.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365885876 "|processor|btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[1\] " "No output dependent on input pin \"btn\[1\]\"" {  } { { "processor.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365885876 "|processor|btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[2\] " "No output dependent on input pin \"btn\[2\]\"" {  } { { "processor.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365885876 "|processor|btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[3\] " "No output dependent on input pin \"btn\[3\]\"" {  } { { "processor.sv" "" { Text "C:/Users/Pablo/Desktop/TEC/II Semestre 2022/Arqui II/Proyecto 2/ASIP_Vectorial/Processor/processor.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667365885876 "|processor|btn[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667365885876 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4580 " "Implemented 4580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667365885876 ""} { "Info" "ICUT_CUT_TM_OPINS" "153 " "Implemented 153 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667365885876 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3845 " "Implemented 3845 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667365885876 ""} { "Info" "ICUT_CUT_TM_RAMS" "576 " "Implemented 576 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1667365885876 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667365885876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4895 " "Peak virtual memory: 4895 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667365886080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 23:11:26 2022 " "Processing ended: Tue Nov 01 23:11:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667365886080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667365886080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667365886080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667365886080 ""}
