[
    {
        "age": null,
        "album": "",
        "author": "/u/spikerguy",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-17T22:19:53.316078+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-17T22:11:19+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Is it that I am looking at wrong place or there is no proper exposure of these chips to general users and reviewers? </p> <p>I see that ch32v have so many model which directly compete with stn32 and the price is quite cheap when compared to stm32. </p> <p>I want to test ch32v1x, ch32v2x and ch32v3x chips but I cannot find enough learning resources. I can barely find anything on the basics so IDK how I will be able to look for complex connection with different protocols. I want to use uart, spi, i2c, adc and dac. </p> <p>I cannot even find dev boards for these chips </p> <p>Can someone tell me where is the right place to look for resources other than their official site ? </p> <p>I am looking for course or a tutorial on the IDE itself. </p> <p>I would also like to know if anyone have done complex projects using ch32v chips and it&#39;s it worth switching from stm32 to ch32v just to same some bucks ?</p> <p>Thanks.</p> </div><!-- SC_ON --> &#32; submitt",
        "id": 4347403,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pp9q4h/why_does_wch_chips_have_very_little_to_no",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Why does WCH chips have very little to no tutorial online ?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/TJSnider1984",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-17T11:41:13.600489+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-17T10:47:29+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>So 2 things that are interesting to me are:</p> <p>Tenstorrent Atlantis - SOC and Dev Board - Sometime in 2026</p> <p>NextSilicon Arbel - 10 wide dual core - already taped out and in silicon?</p> <p>What else is due in 2026 on the RISC-V frontier?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/TJSnider1984\"> /u/TJSnider1984 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1potjkm/so_what_riscv_chips_will_be_arriving_in_2026_and/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1potjkm/so_what_riscv_chips_will_be_arriving_in_2026_and/\">[comments]</a></span>",
        "id": 4342256,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1potjkm/so_what_riscv_chips_will_be_arriving_in_2026_and",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "So what RISC-V chips will be arriving in 2026? And are we expecting anything to be announced at CES 2026 in Jan?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/IngwiePhoenix",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-17T10:37:09.525142+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-17T10:04:18+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>So a while ago I asked about compiler options and selecting ISA extensions and alike. Well, I dug around a little and learned some about the various extension. Whilst I am never gonna write pure ASM, it&#39;s interesting to know what goes into stuff :)</p> <p>This brought me to the <code>riscv-info.py</code> tool - and, on my SpacemiT MUSE Pi Pro (K1), it produces:</p> <p>``` root@newriscboi ~/w/riscv-info (master)# ./riscv_info.py</p> <h1>Base architecture</h1> <p>RV64IMAFDCV (64 bits) I: Integer instructions M: Integer multiplication and division A: Atomic instructions F: Single-precision floating-point D: Double-precision floating-point C: Compressed instructions V: Vector operations</p> <h1>ISA extensions</h1> <p>Found 32 extensions Ime : Unknown Sscofpmf : Count overflow and mode-based filtering Sstc : Supervisor-level timer interrupts Sv39 : Page-based 39-bit virtual-memory system Svinval : Fine-grained address-translation cache invalidation Svn",
        "id": 4341797,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1posus1/about_profiles",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "About \"Profiles\"",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/compbluewiz",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-17T11:41:13.898216+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-17T09:01:08+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hello. Can you tell me if there are any RV64 CPUs you can order &quot;by piece&quot; (globally)? Like if you wanted to develop your own board not for mass production and put it on it.</p> <p>I&#39;ve seen the &quot;Commercially available RISC-V silicon&quot; list, but it seems not very up to date, and it&#39;s usually things that come with development boards/you probably have to inquire to buy in bulk.</p> <p>Also I imagine stuff more like desktop CPUs than SoCs, but there&#39;s probably not much of such as it will require support chips and whatnot...</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/compbluewiz\"> /u/compbluewiz </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1porwfg/commercially_available_rv64_cpus/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1porwfg/commercially_available_rv64_cpus/\">[comments]</a></span>",
        "id": 4342257,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1porwfg/commercially_available_rv64_cpus",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Commercially available RV64 CPUs?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/sharath_reddit",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-17T11:41:14.036136+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-17T07:04:36+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Hi Team, </p> <p>We&#39;re working on enabling GNOME-Wayland on Ubuntu 22.04 with our RISC-V64 Development Platform. We&#39;re successfully able to bring up GNOME-Wayland Environment with GPU Hardware Acceleration support using our Imagination PowerVR GPU which supports OpenGL-ES 3.2. And we&#39;re able to perform necessary windowing and other application usages as well. But one think we noticed with out usage is we encountered error logs within our JournalCtl for EGL (&quot;Failed to make EGL context current with GL&quot;) as below: </p> <pre><code>Ubuntu-riscv64 org.gnome.Shell.desktop[1270]: libEGL warning: DRI2: failed to rebind the previous context Ubuntu-riscv64 org.gnome.Shell.desktop[1270]: Failed to make EGL context current with GL </code></pre> <p>We notice this error messages during each boot time upon GNOME Login. Which is suggested to be reported from GNOME Desktop Shell, Although we&#39;re not exactly sure about want this issue is. It wo",
        "id": 4342258,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1poq465/error_in_egl_context_initialize_on_gnome",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Error in EGL context initialize on gnome.",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/self",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-17T07:22:47.464278+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-17T06:30:52+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1popjpx/nextsilicon_at_sc25_arbel_riscv_core_maverick/\"> <img src=\"https://external-preview.redd.it/KlSIR1hpeyCl766h_cpp3J7DvL5UvlbxsxJWKKTr7BQ.jpeg?width=320&amp;crop=smart&amp;auto=webp&amp;s=a5bd81e62509a065987b013f8f3dbe710ee82acd\" alt=\"NextSilicon at #sc25 Arbel RISC-V core, Maverick accelerator: Amdahl-aware CPU/accelerator co-design\" title=\"NextSilicon at #sc25 Arbel RISC-V core, Maverick accelerator: Amdahl-aware CPU/accelerator co-design\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/self\"> /u/self </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=_oeF15ZHPD0\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1popjpx/nextsilicon_at_sc25_arbel_riscv_core_maverick/\">[comments]</a></span> </td></tr></table>",
        "id": 4340845,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1popjpx/nextsilicon_at_sc25_arbel_riscv_core_maverick",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/KlSIR1hpeyCl766h_cpp3J7DvL5UvlbxsxJWKKTr7BQ.jpeg?width=320&crop=smart&auto=webp&s=a5bd81e62509a065987b013f8f3dbe710ee82acd",
        "title": "NextSilicon at #sc25 Arbel RISC-V core, Maverick accelerator: Amdahl-aware CPU/accelerator co-design",
        "vote": 0
    }
]