$date
	Tue Apr 29 11:16:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2x1_tb $end
$var wire 1 ! q $end
$var reg 1 " a0 $end
$var reg 1 # a1 $end
$var reg 1 $ s $end
$scope module mux $end
$var wire 1 # b $end
$var wire 1 " c $end
$var wire 1 $ select $end
$var reg 1 ! a $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1"
#20
0!
0"
1#
#30
1!
1"
#40
0!
0"
0#
1$
#50
1"
#60
1!
0"
1#
#70
1"
