############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -depth 1024 "matrixmul" A
set_directive_interface -mode s_axilite -depth 1024 "matrixmul" B
set_directive_interface -mode s_axilite -depth 1024 "matrixmul" AB
set_directive_interface -mode s_axilite "matrixmul"
