#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55a7c9035da0 .scope module, "Registers_tb" "Registers_tb" 2 3;
 .timescale -9 -12;
v0x55a7c90650a0_0 .var "RDaddr_i", 4 0;
v0x55a7c9065180_0 .var "RDdata_i", 31 0;
v0x55a7c9065220_0 .var "RS1addr_i", 4 0;
v0x55a7c9065320_0 .net/s "RS1data_o", 31 0, L_0x55a7c9032cd0;  1 drivers
v0x55a7c90653f0_0 .var "RS2addr_i", 4 0;
v0x55a7c9065490_0 .net/s "RS2data_o", 31 0, L_0x55a7c9032d40;  1 drivers
v0x55a7c9065560_0 .var "RegWrite_i", 0 0;
v0x55a7c9065630_0 .var "clk_i", 0 0;
v0x55a7c9065700_0 .var "rst_i", 0 0;
S_0x55a7c9043880 .scope module, "uut" "Registers" 2 19, 3 1 0, S_0x55a7c9035da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst_i";
    .port_info 1 /INPUT 1 "clk_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RS1data_o";
    .port_info 8 /OUTPUT 32 "RS2data_o";
L_0x55a7c9032cd0 .functor BUFZ 32, L_0x55a7c90657d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a7c9032d40 .functor BUFZ 32, L_0x55a7c9065ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a7c9034220_0 .net "RDaddr_i", 4 0, v0x55a7c90650a0_0;  1 drivers
v0x55a7c90342c0_0 .net "RDdata_i", 31 0, v0x55a7c9065180_0;  1 drivers
v0x55a7c90642b0_0 .net "RS1addr_i", 4 0, v0x55a7c9065220_0;  1 drivers
v0x55a7c9064370_0 .net/s "RS1data_o", 31 0, L_0x55a7c9032cd0;  alias, 1 drivers
v0x55a7c9064450_0 .net "RS2addr_i", 4 0, v0x55a7c90653f0_0;  1 drivers
v0x55a7c9064580_0 .net/s "RS2data_o", 31 0, L_0x55a7c9032d40;  alias, 1 drivers
v0x55a7c9064660_0 .net "RegWrite_i", 0 0, v0x55a7c9065560_0;  1 drivers
v0x55a7c9064720_0 .net *"_ivl_0", 31 0, L_0x55a7c90657d0;  1 drivers
v0x55a7c9064800_0 .net *"_ivl_10", 6 0, L_0x55a7c9065b50;  1 drivers
L_0x7fca85484060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a7c90648e0_0 .net *"_ivl_13", 1 0, L_0x7fca85484060;  1 drivers
v0x55a7c90649c0_0 .net *"_ivl_2", 6 0, L_0x55a7c90658d0;  1 drivers
L_0x7fca85484018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a7c9064aa0_0 .net *"_ivl_5", 1 0, L_0x7fca85484018;  1 drivers
v0x55a7c9064b80_0 .net *"_ivl_8", 31 0, L_0x55a7c9065ab0;  1 drivers
v0x55a7c9064c60_0 .net "clk_i", 0 0, v0x55a7c9065630_0;  1 drivers
v0x55a7c9064d20_0 .var/i "i", 31 0;
v0x55a7c9064e00 .array/s "register", 31 0, 31 0;
v0x55a7c9064ec0_0 .net "rst_i", 0 0, v0x55a7c9065700_0;  1 drivers
E_0x55a7c9040fd0/0 .event negedge, v0x55a7c9064ec0_0;
E_0x55a7c9040fd0/1 .event posedge, v0x55a7c9064c60_0;
E_0x55a7c9040fd0 .event/or E_0x55a7c9040fd0/0, E_0x55a7c9040fd0/1;
L_0x55a7c90657d0 .array/port v0x55a7c9064e00, L_0x55a7c90658d0;
L_0x55a7c90658d0 .concat [ 5 2 0 0], v0x55a7c9065220_0, L_0x7fca85484018;
L_0x55a7c9065ab0 .array/port v0x55a7c9064e00, L_0x55a7c9065b50;
L_0x55a7c9065b50 .concat [ 5 2 0 0], v0x55a7c90653f0_0, L_0x7fca85484060;
    .scope S_0x55a7c9043880;
T_0 ;
    %wait E_0x55a7c9040fd0;
    %load/vec4 v0x55a7c9064ec0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7c9064d20_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x55a7c9064d20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55a7c9064d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7c9064e00, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a7c9064d20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x55a7c9064d20_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55a7c9064660_0;
    %load/vec4 v0x55a7c9034220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55a7c90342c0_0;
    %load/vec4 v0x55a7c9034220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a7c9064e00, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a7c9035da0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7c9065630_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55a7c9035da0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x55a7c9065630_0;
    %inv;
    %store/vec4 v0x55a7c9065630_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a7c9035da0;
T_3 ;
    %vpi_call 2 37 "$dumpfile", "Registers_test.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a7c9035da0 {0 0 0};
    %vpi_call 2 39 "$display", "Starting Registers Testbench..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7c9065700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7c9065560_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a7c90650a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a7c9065180_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7c9065700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a7c90650a0_0, 0, 5;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x55a7c9065180_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7c9065560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a7c9065220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7c9065560_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Test 1: Write/Read register 1. RS1data_o = %h (Expected: DEADBEEF)", v0x55a7c9065320_0 {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a7c90650a0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55a7c9065180_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7c9065560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a7c90650a0_0, 0, 5;
    %pushi/vec4 2882400001, 0, 32;
    %store/vec4 v0x55a7c9065180_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a7c9065220_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x55a7c90653f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7c9065560_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 76 "$display", "Test 2: RS1data_o = %h (Expected: 12345678), RS2data_o = %h (Expected: ABCDEF01)", v0x55a7c9065320_0, v0x55a7c9065490_0 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a7c90650a0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x55a7c9065180_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7c9065560_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55a7c9065220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7c9065560_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "Test 3: Write/Read register 0. RS1data_o = %h (Expected: 00000000)", v0x55a7c9065320_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a7c9065700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a7c9065700_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55a7c9065220_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55a7c90653f0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 98 "$display", "Test 4: After reset, RS1data_o = %h (Expected: 00000000), RS2data_o = %h (Expected: 00000000)", v0x55a7c9065320_0, v0x55a7c9065490_0 {0 0 0};
    %vpi_call 2 100 "$display", "Registers Testbench Completed." {0 0 0};
    %vpi_call 2 101 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Registers_tb.v";
    "Registers.v";
