{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529343469155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529343469156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 17:37:49 2018 " "Processing started: Mon Jun 18 17:37:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529343469156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343469156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off loop_back_verilog -c loop_back_verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off loop_back_verilog -c loop_back_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343469156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1529343469373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SizedFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file SizedFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 SizedFIFO " "Found entity 1: SizedFIFO" {  } { { "SizedFIFO.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/SizedFIFO.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343480909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343480909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loop_back_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file loop_back_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_back_verilog " "Found entity 1: loop_back_verilog" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343480911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343480911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/tx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343480912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343480912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343480912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343480912 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "loop_back_verilog " "Elaborating entity \"loop_back_verilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529343481011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx tx:tx1 " "Elaborating entity \"tx\" for hierarchy \"tx:tx1\"" {  } { { "loop_back_verilog.v" "tx1" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_tx tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborating entity \"altlvds_tx\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "tx.v" "ALTLVDS_TX_component" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/tx.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Elaborated megafunction instantiation \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\"" {  } { { "tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/tx.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component " "Instantiated megafunction \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "center_align_msb UNUSED " "Parameter \"center_align_msb\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coreclock_divide_by 2 " "Parameter \"coreclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "differential_drive 0 " "Parameter \"differential_drive\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=tx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_tx " "Parameter \"lpm_type\" = \"altlvds_tx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multi_clock OFF " "Parameter \"multi_clock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_alignment EDGE_ALIGNED " "Parameter \"outclock_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_divide_by 2 " "Parameter \"outclock_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_duty_cycle 50 " "Parameter \"outclock_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_multiply_by 1 " "Parameter \"outclock_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_phase_shift 0 " "Parameter \"outclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_data_rate 200 " "Parameter \"output_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_compensation_mode AUTO " "Parameter \"pll_compensation_mode\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preemphasis_setting 0 " "Parameter \"preemphasis_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_input TX_CORECLK " "Parameter \"registered_input\" = \"TX_CORECLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "vod_setting 0 " "Parameter \"vod_setting\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481116 ""}  } { { "tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/tx.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529343481116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/tx_lvds_tx.v 7 7 " "Found 7 design units, including 7 entities, in source file db/tx_lvds_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_ddio_out " "Found entity 1: tx_ddio_out" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481163 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_ddio_out1 " "Found entity 2: tx_ddio_out1" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481163 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_cmpr " "Found entity 3: tx_cmpr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481163 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_cntr " "Found entity 4: tx_cntr" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481163 ""} { "Info" "ISGN_ENTITY_NAME" "5 tx_shift_reg " "Found entity 5: tx_shift_reg" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481163 ""} { "Info" "ISGN_ENTITY_NAME" "6 tx_shift_reg1 " "Found entity 6: tx_shift_reg1" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481163 ""} { "Info" "ISGN_ENTITY_NAME" "7 tx_lvds_tx " "Found entity 7: tx_lvds_tx" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343481163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_lvds_tx tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated " "Elaborating entity \"tx_lvds_tx\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\"" {  } { { "altlvds_tx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_tx.tdf" 263 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dffe19a tx_lvds_tx.v(461) " "Verilog HDL or VHDL warning at tx_lvds_tx.v(461): object \"dffe19a\" assigned a value but never read" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 461 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1529343481165 "|loop_back_verilog|tx:tx1|altlvds_tx:ALTLVDS_TX_component|tx_lvds_tx:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ddio_out tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out " "Elaborating entity \"tx_ddio_out\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out:ddio_out\"" {  } { { "db/tx_lvds_tx.v" "ddio_out" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_ddio_out1 tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio " "Elaborating entity \"tx_ddio_out1\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_ddio_out1:outclock_ddio\"" {  } { { "db/tx_lvds_tx.v" "outclock_ddio" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cmpr tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10 " "Elaborating entity \"tx_cmpr\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cmpr:cmpr10\"" {  } { { "db/tx_lvds_tx.v" "cmpr10" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_cntr tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13 " "Elaborating entity \"tx_cntr\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_cntr:cntr13\"" {  } { { "db/tx_lvds_tx.v" "cntr13" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift " "Elaborating entity \"tx_shift_reg\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg:outclk_shift\"" {  } { { "db/tx_lvds_tx.v" "outclk_shift" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_shift_reg1 tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23 " "Elaborating entity \"tx_shift_reg1\" for hierarchy \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|tx_shift_reg1:shift_reg23\"" {  } { { "db/tx_lvds_tx.v" "shift_reg23" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx rx:rx1 " "Elaborating entity \"rx\" for hierarchy \"rx:rx1\"" {  } { { "loop_back_verilog.v" "rx1" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altlvds_rx rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborating entity \"altlvds_rx\" for hierarchy \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "rx.v" "ALTLVDS_RX_component" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Elaborated megafunction instantiation \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\"" {  } { { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component " "Instantiated megafunction \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "buffer_implementation RAM " "Parameter \"buffer_implementation\" = \"RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "cds_mode UNUSED " "Parameter \"cds_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "common_rx_tx_pll OFF " "Parameter \"common_rx_tx_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_align_rollover 4 " "Parameter \"data_align_rollover\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "data_rate 200.0 Mbps " "Parameter \"data_rate\" = \"200.0 Mbps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "deserialization_factor 4 " "Parameter \"deserialization_factor\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_initial_phase_value 0 " "Parameter \"dpa_initial_phase_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_count 0 " "Parameter \"dpll_lock_count\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpll_lock_window 0 " "Parameter \"dpll_lock_window\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_clock_pin_mode UNUSED " "Parameter \"enable_clock_pin_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_align_to_rising_edge_only OFF " "Parameter \"enable_dpa_align_to_rising_edge_only\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_calibration ON " "Parameter \"enable_dpa_calibration\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_fifo UNUSED " "Parameter \"enable_dpa_fifo\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_initial_phase_selection OFF " "Parameter \"enable_dpa_initial_phase_selection\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_mode OFF " "Parameter \"enable_dpa_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_dpa_pll_calibration OFF " "Parameter \"enable_dpa_pll_calibration\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_soft_cdr_mode OFF " "Parameter \"enable_soft_cdr_mode\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les ON " "Parameter \"implement_in_les\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_boost 0 " "Parameter \"inclock_boost\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_data_alignment EDGE_ALIGNED " "Parameter \"inclock_data_alignment\" = \"EDGE_ALIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_period 20000 " "Parameter \"inclock_period\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclock_phase_shift 0 " "Parameter \"inclock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_data_rate 200 " "Parameter \"input_data_rate\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lose_lock_on_one_change UNUSED " "Parameter \"lose_lock_on_one_change\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=rx " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altlvds_rx " "Parameter \"lpm_type\" = \"altlvds_rx\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_channels 2 " "Parameter \"number_of_channels\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outclock_resource AUTO " "Parameter \"outclock_resource\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_operation_mode UNUSED " "Parameter \"pll_operation_mode\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_self_reset_on_loss_lock ON " "Parameter \"pll_self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_channel_data_align PORT_UNUSED " "Parameter \"port_rx_channel_data_align\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_rx_data_align PORT_USED " "Parameter \"port_rx_data_align\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "refclk_frequency UNUSED " "Parameter \"refclk_frequency\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_data_align_input UNUSED " "Parameter \"registered_data_align_input\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "registered_output ON " "Parameter \"registered_output\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reset_fifo_at_first_lock UNUSED " "Parameter \"reset_fifo_at_first_lock\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rx_align_data_reg UNUSED " "Parameter \"rx_align_data_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_is_negative_ppm_drift OFF " "Parameter \"sim_dpa_is_negative_ppm_drift\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_net_ppm_variation 0 " "Parameter \"sim_dpa_net_ppm_variation\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_dpa_output_clock_phase_shift 0 " "Parameter \"sim_dpa_output_clock_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_coreclock_input OFF " "Parameter \"use_coreclock_input\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_dpll_rawperror OFF " "Parameter \"use_dpll_rawperror\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_external_pll OFF " "Parameter \"use_external_pll\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_no_phase_shift ON " "Parameter \"use_no_phase_shift\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "x_on_bitslip ON " "Parameter \"x_on_bitslip\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk_src_is_pll off " "Parameter \"clk_src_is_pll\" = \"off\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343481223 ""}  } { { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529343481223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/rx_lvds_rx.v 5 5 " "Found 5 design units, including 5 entities, in source file db/rx_lvds_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_lvds_ddio_in " "Found entity 1: rx_lvds_ddio_in" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481266 ""} { "Info" "ISGN_ENTITY_NAME" "2 rx_dffpipe " "Found entity 2: rx_dffpipe" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481266 ""} { "Info" "ISGN_ENTITY_NAME" "3 rx_cntr " "Found entity 3: rx_cntr" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481266 ""} { "Info" "ISGN_ENTITY_NAME" "4 rx_mux " "Found entity 4: rx_mux" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481266 ""} { "Info" "ISGN_ENTITY_NAME" "5 rx_lvds_rx " "Found entity 5: rx_lvds_rx" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529343481266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343481266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_rx rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated " "Elaborating entity \"rx_lvds_rx\" for hierarchy \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\"" {  } { { "altlvds_rx.tdf" "auto_generated" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_lvds_ddio_in rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in " "Elaborating entity \"rx_lvds_ddio_in\" for hierarchy \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_lvds_ddio_in:ddio_in\"" {  } { { "db/rx_lvds_rx.v" "ddio_in" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_dffpipe rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe " "Elaborating entity \"rx_dffpipe\" for hierarchy \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_dffpipe:h_dffpipe\"" {  } { { "db/rx_lvds_rx.v" "h_dffpipe" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_cntr rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr " "Elaborating entity \"rx_cntr\" for hierarchy \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_cntr:bitslip_cntr\"" {  } { { "db/rx_lvds_rx.v" "bitslip_cntr" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_mux rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux11a " "Elaborating entity \"rx_mux\" for hierarchy \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|rx_mux:h_mux11a\"" {  } { { "db/rx_lvds_rx.v" "h_mux11a" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SizedFIFO SizedFIFO:fifo_tx " "Elaborating entity \"SizedFIFO\" for hierarchy \"SizedFIFO:fifo_tx\"" {  } { { "loop_back_verilog.v" "fifo_tx" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343481276 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SizedFIFO:fifo_rx\|arr " "RAM logic \"SizedFIFO:fifo_rx\|arr\" is uninferred due to inappropriate RAM size" {  } { { "SizedFIFO.v" "arr" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/SizedFIFO.v" 88 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529343481566 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "SizedFIFO:fifo_tx\|arr " "RAM logic \"SizedFIFO:fifo_tx\|arr\" is uninferred due to inappropriate RAM size" {  } { { "SizedFIFO.v" "arr" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/SizedFIFO.v" 88 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1529343481566 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1529343481566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1529343482111 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529343482682 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 3 2 0 0 " "Adding 11 node(s), including 3 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529343482818 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529343482818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529343482892 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529343482892 ""} { "Info" "ICUT_CUT_TM_LCELLS" "346 " "Implemented 346 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1529343482892 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1529343482892 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529343482892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1294 " "Peak virtual memory: 1294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529343482902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 17:38:02 2018 " "Processing ended: Mon Jun 18 17:38:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529343482902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529343482902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529343482902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529343482902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1529343483729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529343483729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 17:38:03 2018 " "Processing started: Mon Jun 18 17:38:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529343483729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1529343483729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1529343483729 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1529343483776 ""}
{ "Info" "0" "" "Project  = loop_back_verilog" {  } {  } 0 0 "Project  = loop_back_verilog" 0 0 "Fitter" 0 0 1529343483777 ""}
{ "Info" "0" "" "Revision = loop_back_verilog" {  } {  } 0 0 "Revision = loop_back_verilog" 0 0 "Fitter" 0 0 1529343483777 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1529343483836 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "loop_back_verilog EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"loop_back_verilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1529343483843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529343483906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1529343483906 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll " "None of the inputs fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[0\] " "Input \"rx_in\[0\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343483959 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[1\] " "Input \"rx_in\[1\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343483959 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[0\] " "Input \"rx_in\[0\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343483959 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll rx_in\[1\] " "Input \"rx_in\[1\]\" that is fed by the compensated output clock of PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" in Source Synchronous mode has been set as a compensated input" {  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1529343483959 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "altlvds_rx.tdf" "" { Text "/home/mohil/altera_lite/16.0/quartus/libraries/megafunctions/altlvds_rx.tdf" 256 0 0 } } { "rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/rx.v" 98 0 0 } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 92 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1529343483959 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll Cyclone IV E PLL " "Implemented PLL \"rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|lvds_rx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343483964 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] port" {  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 348 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 140 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343483964 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 357 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529343483964 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll Cyclone IV E PLL " "Implemented PLL \"tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|lvds_tx_pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343483965 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] 1 1 -45 -2500 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -45 degrees (-2500 ps) for tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] port" {  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 484 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 219 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1529343483965 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 487 -1 0 } } { "" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1529343483965 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1529343484079 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1529343484084 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529343484146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529343484146 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1529343484146 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1529343484146 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 802 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343484151 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 804 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343484151 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 806 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343484151 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 808 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343484151 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 810 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1529343484151 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1529343484151 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1529343484152 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "4 " "Following 4 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out\[0\] tx_out\[0\](n) " "Pin \"tx_out\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out\[0\]" } { 0 "tx_out\[0\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""} { 0 { 0 ""} 0 54 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343484497 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "tx_out\[1\] tx_out\[1\](n) " "Pin \"tx_out\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"tx_out\[1\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[1] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx_out\[1\]" } { 0 "tx_out\[1\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""} { 0 { 0 ""} 0 55 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { tx_out[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343484497 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in\[0\] rx_in\[0\](n) " "Pin \"rx_in\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in\[0\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[0] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in\[0\]" } { 0 "rx_in\[0\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""} { 0 { 0 ""} 0 52 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343484497 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "rx_in\[1\] rx_in\[1\](n) " "Pin \"rx_in\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"rx_in\[1\](n)\"" {  } { { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[1] } } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx_in\[1\]" } { 0 "rx_in\[1\](n)" } } } } { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""} { 0 { 0 ""} 0 53 14046 14942 0 0 ""}  }  } } { "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mohil/altera_lite/16.0/quartus/linux64/pin_planner.ppl" { rx_in[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1529343484497 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1529343484497 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "loop_back_verilog.sdc " "Synopsys Design Constraints File file not found: 'loop_back_verilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1529343484726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529343484726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1529343484729 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1529343484730 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1529343484733 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1529343484733 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1529343484734 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3) " "Automatically promoted node rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343484790 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 520 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343484790 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3) " "Automatically promoted node rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|wire_lvds_rx_pll_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343484791 ""}  } { { "db/rx_lvds_rx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/rx_lvds_rx.v" 520 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx:rx1\|altlvds_rx:ALTLVDS_RX_component\|rx_lvds_rx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 148 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343484791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rx_inclock~input (placed in PIN B8 (CLK11, DIFFCLK_4p)) " "Automatically promoted node rx_inclock~input (placed in PIN B8 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343484791 ""}  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 775 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343484791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4) " "Automatically promoted node tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343484791 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343484791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|wire_lvds_tx_pll_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343484791 ""}  } { { "db/tx_lvds_tx.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/db/tx_lvds_tx.v" 721 -1 0 } } { "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mohil/altera_lite/16.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "tx:tx1\|altlvds_tx:ALTLVDS_TX_component\|tx_lvds_tx:auto_generated\|fast_clock" } } } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 227 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343484791 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_inclock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node tx_inclock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1529343484791 ""}  } { { "loop_back_verilog.v" "" { Text "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/loop_back_verilog.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 0 { 0 ""} 0 776 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1529343484791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1529343485001 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529343485002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1529343485002 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529343485004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1529343485006 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1529343485008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1529343485008 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1529343485009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1529343485030 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1529343485032 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1529343485032 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343485076 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1529343485079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1529343485922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343486053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1529343486070 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1529343486354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343486354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1529343486594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 12 { 0 ""} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1529343487619 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1529343487619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1529343487707 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1529343487707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1529343487707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343487708 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1529343487836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529343487844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529343488062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1529343488063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1529343488463 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1529343488893 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1529343489166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/output_files/loop_back_verilog.fit.smsg " "Generated suppressed messages file /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/output_files/loop_back_verilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1529343489220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1397 " "Peak virtual memory: 1397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529343489457 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 17:38:09 2018 " "Processing ended: Mon Jun 18 17:38:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529343489457 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529343489457 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529343489457 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1529343489457 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1529343490305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529343490306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 17:38:10 2018 " "Processing started: Mon Jun 18 17:38:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529343490306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1529343490306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog " "Command: quartus_asm --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1529343490306 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1529343491168 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1529343491195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529343491301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 17:38:11 2018 " "Processing ended: Mon Jun 18 17:38:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529343491301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529343491301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529343491301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1529343491301 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1529343491418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1529343492093 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529343492093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 17:38:11 2018 " "Processing started: Mon Jun 18 17:38:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529343492093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta loop_back_verilog -c loop_back_verilog " "Command: quartus_sta loop_back_verilog -c loop_back_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492093 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1529343492171 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492315 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "loop_back_verilog.sdc " "Synopsys Design Constraints File file not found: 'loop_back_verilog.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492559 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name rx_inclock rx_inclock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name rx_inclock rx_inclock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529343492561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name tx_inclock tx_inclock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name tx_inclock tx_inclock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529343492561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} " "create_generated_clock -source \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\} \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529343492561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -phase -45.00 -duty_cycle 50.00 -name \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} " "create_generated_clock -source \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|inclk\[0\]\} -phase -45.00 -duty_cycle 50.00 -name \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\} \{tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529343492561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} " "create_generated_clock -source \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\} \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529343492561 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -phase -45.00 -duty_cycle 50.00 -name \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} " "create_generated_clock -source \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|inclk\[0\]\} -phase -45.00 -duty_cycle 50.00 -name \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\} \{rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1529343492561 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492561 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492562 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492562 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492565 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492566 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1529343492566 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529343492571 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.783 " "Worst-case setup slack is 0.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.783               0.000 rx_inclock  " "    0.783               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.107               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    4.107               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.822               0.000 tx_inclock  " "    6.822               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.595               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    7.595               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.737               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    7.737               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.662               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   13.662               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 rx_inclock  " "    0.357               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 tx_inclock  " "    0.358               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.361               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    0.372               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.378               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    0.406               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.746 " "Worst-case minimum pulse width slack is 4.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.746               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    4.746               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    4.748               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.633               0.000 rx_inclock  " "    9.633               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.637               0.000 tx_inclock  " "    9.637               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    9.747               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.748               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    9.748               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343492586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492586 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529343492638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343492662 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493086 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.913 " "Worst-case setup slack is 0.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.913               0.000 rx_inclock  " "    0.913               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.210               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    4.210               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.178               0.000 tx_inclock  " "    7.178               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.853               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    7.853               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.949               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    7.949               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.103               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   14.103               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 rx_inclock  " "    0.311               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 tx_inclock  " "    0.312               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.320               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.337               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    0.338               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    0.371               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493147 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.743 " "Worst-case minimum pulse width slack is 4.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    4.743               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    4.744               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 rx_inclock  " "    9.655               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.660               0.000 tx_inclock  " "    9.660               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.744               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    9.744               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.745               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    9.745               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493159 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1529343493245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.583 " "Worst-case setup slack is 1.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.583               0.000 rx_inclock  " "    1.583               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.481               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    4.481               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.880               0.000 tx_inclock  " "    7.880               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.601               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    8.601               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.662               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    8.662               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.208               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "   15.208               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 rx_inclock  " "    0.186               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 tx_inclock  " "    0.186               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    0.190               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    0.193               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    0.193               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    0.198               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493330 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.772 " "Worst-case minimum pulse width slack is 4.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.772               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\]  " "    4.772               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.782               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\]  " "    4.782               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 rx_inclock  " "    9.400               0.000 rx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.403               0.000 tx_inclock  " "    9.403               0.000 tx_inclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.781               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\]  " "    9.781               0.000 rx1\|ALTLVDS_RX_component\|auto_generated\|lvds_rx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.782               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\]  " "    9.782               0.000 tx1\|ALTLVDS_TX_component\|auto_generated\|lvds_tx_pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1529343493344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493806 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1096 " "Peak virtual memory: 1096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529343493872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 17:38:13 2018 " "Processing ended: Mon Jun 18 17:38:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529343493872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529343493872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529343493872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343493872 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1529343494765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529343494766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 18 17:38:14 2018 " "Processing started: Mon Jun 18 17:38:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529343494766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529343494766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off loop_back_verilog -c loop_back_verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1529343494766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_85c_slow.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_85c_slow.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495200 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_0c_slow.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_0c_slow.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495257 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_min_1200mv_0c_fast.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_min_1200mv_0c_fast.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog.vo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog.vo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495364 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_85c_v_slow.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_85c_v_slow.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_6_1200mv_0c_v_slow.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_6_1200mv_0c_v_slow.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495463 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_min_1200mv_0c_v_fast.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_min_1200mv_0c_v_fast.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "loop_back_verilog_v.sdo /home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/ simulation " "Generated file loop_back_verilog_v.sdo in folder \"/home/mohil/Desktop/Summer_Project/LVDS_Project/FIFO/loop_back/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1529343495550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1310 " "Peak virtual memory: 1310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529343495576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 18 17:38:15 2018 " "Processing ended: Mon Jun 18 17:38:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529343495576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529343495576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529343495576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529343495576 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1529343495695 ""}
